
---------- Begin Simulation Statistics ----------
host_inst_rate                               29544634                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389580                       # Number of bytes of host memory used
host_seconds                                     6.28                       # Real time elapsed on the host
host_tick_rate                             2487030767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   185588575                       # Number of instructions simulated
sim_seconds                                  0.015623                       # Number of seconds simulated
sim_ticks                                 15623005000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 12829.787234                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  9829.787234                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          317                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       603000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.129121                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           47                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       462000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.129121                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           47                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         18006                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        18006                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 16176.646707                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 13176.646707                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             17672                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         17672                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      5403000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.018549                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             334                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          334                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      4401000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.018549                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           334                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29409500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 21964.285714                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency        21600                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          194                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1845000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.302158                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           84                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           84                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1620000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.269784                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           75                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         8640                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         8640                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 48843.750000                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 45843.750000                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             8512                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         8512                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      6252000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.014815                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0            128                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          128                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      5868000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.014815                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses          128                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     16927500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                31.439024                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          26646                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        26646                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 25227.272727                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 22227.272727                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              26184                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          26184                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency      11655000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.017338                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              462                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          462                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency     10269000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.017338                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            462                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.817591                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          837.213353                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         26646                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        26646                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 25227.272727                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 22227.272727                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             26184                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         26184                       # number of overall hits
system.cpu00.dcache.overall_miss_latency     11655000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.017338                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             462                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          462                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency     10269000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.017338                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           462                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     46337000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  123                       # number of replacements
system.cpu00.dcache.sampled_refs                  123                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              834.213353                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   3867                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     26                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      27639                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      18597                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      9042                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         89990                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        89990                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17472.440945                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14472.440945                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             89736                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         89736                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      4438000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002823                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             254                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3676000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002823                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           254                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                68.921260                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          89990                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        89990                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17472.440945                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14472.440945                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              89736                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          89736                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       4438000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002823                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              254                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3676000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002823                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            254                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         89990                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        89990                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17472.440945                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14472.440945                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             89736                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         89736                       # number of overall hits
system.cpu00.icache.overall_miss_latency      4438000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002823                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             254                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          254                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3676000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002823                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           254                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  254                       # number of replacements
system.cpu00.icache.sampled_refs                  254                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  17506                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.988332                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  6906                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      6906                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 477     87.68%     87.68% # number of callpals executed
system.cpu00.kern.callpal::rdps                    37      6.80%     94.49% # number of callpals executed
system.cpu00.kern.callpal::rti                     30      5.51%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  544                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      574                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    172     32.03%     32.03% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.93%     32.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    16      2.98%     35.94% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     9      1.68%     37.62% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   335     62.38%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                537                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     172     47.12%     47.12% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.37%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     16      4.38%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      9      2.47%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    163     44.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 365                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            15494082000     99.16%     99.16% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2348500      0.02%     99.18% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               6447000      0.04%     99.22% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               5763500      0.04%     99.25% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             116494000      0.75%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        15625135000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.486567                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.011668                       # Percentage of non-idle cycles
system.cpu00.numCycles                       31250270                       # number of cpu cycles simulated
system.cpu00.num_insts                          89990                       # Number of instructions executed
system.cpu00.num_refs                           27692                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0        20150                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency        17150                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           99                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       806000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.287770                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           40                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       686000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.287770                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           40                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          8683                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         8683                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 20341.176471                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 17341.176471                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              8343                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          8343                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      6916000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.039157                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             340                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          340                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      5896000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.039157                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           340                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 15789.473684                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 17930.232558                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           59                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       900000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.491379                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       771000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.370690                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         4021                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         4021                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 55314.285714                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 52314.285714                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             3986                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         3986                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1936000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.008704                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             35                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1831000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.008704                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           35                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      5213500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                13.009901                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0          12704                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        12704                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 23605.333333                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 20605.333333                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0              12329                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          12329                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       8852000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.029518                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              375                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          375                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      7727000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.029518                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            375                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.450892                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000694                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          461.713343                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1           -0.710230                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0         12704                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        12704                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 23605.333333                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 20605.333333                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0             12329                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total         12329                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      8852000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.029518                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             375                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          375                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      7727000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.029518                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           375                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      5213500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  101                       # number of replacements
system.cpu01.dcache.sampled_refs                  101                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              461.003114                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1314                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     17                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                      12984                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       8822                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      4162                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         40159                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        40159                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15184.210526                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12184.210526                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             40083                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         40083                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency      1154000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001892                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       926000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001892                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               232.118421                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          40159                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        40159                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15184.210526                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12184.210526                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              40083                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          40083                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency       1154000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001892                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       926000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001892                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         40159                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        40159                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15184.210526                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12184.210526                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             40083                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         40083                       # number of overall hits
system.cpu01.icache.overall_miss_latency      1154000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001892                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              76                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           76                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       926000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001892                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   76                       # number of replacements
system.cpu01.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                  17641                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995547                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  4191                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      4191                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 232     80.28%     80.28% # number of callpals executed
system.cpu01.kern.callpal::rdps                    32     11.07%     91.35% # number of callpals executed
system.cpu01.kern.callpal::rti                     25      8.65%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  289                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      314                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     73     25.89%     25.89% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    16      5.67%     31.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     9      3.19%     34.75% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   184     65.25%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                282                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      73     45.06%     45.06% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     16      9.88%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      9      5.56%     60.49% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     64     39.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 162                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            15588619500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               6283000      0.04%     99.80% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               5583500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              26274000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        15626760000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                25                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004453                       # Percentage of non-idle cycles
system.cpu01.numCycles                       31253520                       # number of cpu cycles simulated
system.cpu01.num_insts                          40159                       # Number of instructions executed
system.cpu01.num_refs                           13027                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         5070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         5070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 13953.551913                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 10953.551913                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         4704                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         4704                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency      5107000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.072189                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0          366                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          366                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency      4009000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.072189                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses          366                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        293100                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       293100                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 16760.012285                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 13759.582310                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0            284960                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        284960                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    136426500                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.027772                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0            8140                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         8140                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency    112003000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.027772                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses          8140                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency     75530500                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0         5039                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         5039                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 44495.049505                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 41748.221906                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         4332                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         4332                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     31458000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.140306                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0          707                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          707                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     29349000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.139512                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses          703                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       167924                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       167924                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 52988.697941                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 49988.697941                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           161465                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       161465                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    342254000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.038464                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           6459                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         6459                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    322877000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.038464                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         6459                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency    129236500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                37.150933                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         461024                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       461024                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 32788.581410                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 29788.341667                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             446425                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         446425                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     478680500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.031666                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            14599                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        14599                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    434880000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.031666                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          14599                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.907217                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          928.990141                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        461024                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       461024                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 32788.581410                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 29788.341667                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            446425                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        446425                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    478680500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.031666                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           14599                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        14599                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    434880000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.031666                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         14599                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency    204767000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                12224                       # number of replacements
system.cpu02.dcache.sampled_refs                12224                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              928.990141                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 454133                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   6451                       # number of writebacks
system.cpu02.dtb.data_accesses                  48333                       # DTB accesses
system.cpu02.dtb.data_acv                          10                       # DTB access violations
system.cpu02.dtb.data_hits                     471937                       # DTB hits
system.cpu02.dtb.data_misses                      417                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                  32706                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     298047                       # DTB read hits
system.cpu02.dtb.read_misses                      344                       # DTB read misses
system.cpu02.dtb.write_accesses                 15627                       # DTB write accesses
system.cpu02.dtb.write_acv                         10                       # DTB write access violations
system.cpu02.dtb.write_hits                    173890                       # DTB write hits
system.cpu02.dtb.write_misses                      73                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       1435551                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1435551                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 16048.186644                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 13046.450189                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           1395239                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1395239                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    646934500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.028081                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0           40312                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        40312                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency    525928500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.028081                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses         40312                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                34.743526                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        1435551                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1435551                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 16048.186644                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 13046.450189                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            1395239                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1395239                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     646934500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.028081                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0            40312                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        40312                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency    525928500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.028081                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses          40312                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       1435551                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1435551                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 16048.186644                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 13046.450189                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           1395239                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       1395239                       # number of overall hits
system.cpu02.icache.overall_miss_latency    646934500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.028081                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0           40312                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total        40312                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency    525928500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.028081                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses         40312                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                40312                       # number of replacements
system.cpu02.icache.sampled_refs                40312                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                1400581                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.793789                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                193624                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                    193302                       # ITB hits
system.cpu02.itb.fetch_misses                     322                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                  18      0.35%      0.35% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  79      1.54%      1.89% # number of callpals executed
system.cpu02.kern.callpal::tbi                      5      0.10%      1.99% # number of callpals executed
system.cpu02.kern.callpal::swpipl                4471     87.02%     89.00% # number of callpals executed
system.cpu02.kern.callpal::rdps                   311      6.05%     95.06% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.02%     95.08% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.02%     95.10% # number of callpals executed
system.cpu02.kern.callpal::rti                    179      3.48%     98.58% # number of callpals executed
system.cpu02.kern.callpal::callsys                 36      0.70%     99.28% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.02%     99.30% # number of callpals executed
system.cpu02.kern.callpal::rdunique                35      0.68%     99.98% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.02%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 5138                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     5969                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                    191                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                   1491     31.51%     31.51% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    57      1.20%     32.71% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    16      0.34%     33.05% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     9      0.19%     33.24% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  3159     66.76%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               4732                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1489     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     57      1.87%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     16      0.52%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      9      0.29%     51.49% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1480     48.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                3051                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            14225139500     91.03%     91.03% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              30907000      0.20%     91.23% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               6760000      0.04%     91.27% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7216500      0.05%     91.32% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1356666000      8.68%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        15626689000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998659                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.468503                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                95                      
system.cpu02.kern.mode_good::user                  95                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             258                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                95                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.368217                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      20047076000     98.56%     98.56% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          293111000      1.44%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     79                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        1      5.56%      5.56% # number of syscalls executed
system.cpu02.kern.syscall::4                        6     33.33%     38.89% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     22.22%     61.11% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      5.56%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::71                       2     11.11%     77.78% # number of syscalls executed
system.cpu02.kern.syscall::74                       1      5.56%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      5.56%     88.89% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      5.56%     94.44% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      5.56%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   18                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.206211                       # Percentage of non-idle cycles
system.cpu02.numCycles                       31253378                       # number of cpu cycles simulated
system.cpu02.num_insts                        1435124                       # Number of instructions executed
system.cpu02.num_refs                          474498                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        65987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        65987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  8849.462366                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  5849.462366                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        65801                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        65801                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency      1646000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.002819                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0          186                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency      1088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.002819                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses          186                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1887958                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1887958                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 25457.258835                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 22457.020057                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0           1885864                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1885864                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     53307500                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.001109                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0            2094                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2094                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     47025000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.001109                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses          2094                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency       992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        65968                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        65968                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 17953.191489                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 15668.141593                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        65733                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        65733                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency      4219000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.003562                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0          235                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          235                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency      3541000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.003426                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses          226                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0      1115610                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      1115610                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 47648.957633                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 44648.957633                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0          1114123                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      1114123                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency     70854000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.001333                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           1487                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1487                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency     66393000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.001333                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         1487                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency     19375500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs              1254.922945                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        3003568                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      3003568                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 34672.298241                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 31672.158615                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            2999987                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2999987                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     124161500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.001192                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0             3581                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3581                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    113418000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.001192                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses           3581                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.746618                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          764.536696                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       3003568                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      3003568                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 34672.298241                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 31672.158615                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           2999987                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2999987                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    124161500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.001192                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0            3581                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3581                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    113418000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.001192                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses          3581                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency     20367500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 2336                       # number of replacements
system.cpu03.dcache.sampled_refs                 2336                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              764.536696                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                2931500                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   1321                       # number of writebacks
system.cpu03.dtb.data_accesses                3100734                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    3135429                       # DTB hits
system.cpu03.dtb.data_misses                       88                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                1934614                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    1953829                       # DTB read hits
system.cpu03.dtb.read_misses                       76                       # DTB read misses
system.cpu03.dtb.write_accesses               1166120                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                   1181600                       # DTB write hits
system.cpu03.dtb.write_misses                      12                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       6990131                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      6990131                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 20787.840290                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 17786.751361                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           6987376                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       6987376                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     57270500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000394                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            2755                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         2755                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     49002500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000394                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          2755                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              2156.287945                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        6990131                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      6990131                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 20787.840290                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 17786.751361                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            6987376                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        6987376                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      57270500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000394                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             2755                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         2755                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     49002500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000394                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           2755                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.999905                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          511.951170                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       6990131                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      6990131                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 20787.840290                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 17786.751361                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           6987376                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       6987376                       # number of overall hits
system.cpu03.icache.overall_miss_latency     57270500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000394                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            2755                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         2755                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     49002500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000394                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          2755                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 2754                       # number of replacements
system.cpu03.icache.sampled_refs                 2754                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              511.951170                       # Cycle average of tags in use
system.cpu03.icache.total_refs                5938417                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.338994                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               6883712                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   6883672                       # ITB hits
system.cpu03.itb.fetch_misses                      40                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                 106     16.01%     16.01% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  12      1.81%     17.82% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.15%     17.98% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 439     66.31%     84.29% # number of callpals executed
system.cpu03.kern.callpal::rdps                    49      7.40%     91.69% # number of callpals executed
system.cpu03.kern.callpal::rti                     32      4.83%     96.53% # number of callpals executed
system.cpu03.kern.callpal::callsys                  2      0.30%     96.83% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.15%     96.98% # number of callpals executed
system.cpu03.kern.callpal::rdunique                20      3.02%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  662                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      810                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    162     32.99%     32.99% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    16      3.26%     36.25% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     4      0.81%     37.07% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   309     62.93%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                491                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     162     47.65%     47.65% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     16      4.71%     52.35% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      4      1.18%     53.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    158     46.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 340                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            15528551500     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               6828000      0.04%     99.42% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               3831500      0.02%     99.44% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              86764000      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        15625975000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.511327                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                23                      
system.cpu03.kern.mode_good::user                  23                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.522727                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       9460118000     48.50%     48.50% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        10043952000     51.50%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.661006                       # Percentage of non-idle cycles
system.cpu03.numCycles                       31251950                       # number of cpu cycles simulated
system.cpu03.num_insts                        6990043                       # Number of instructions executed
system.cpu03.num_refs                         3135868                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0        17250                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency        14250                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0          537                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          537                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency      1035000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.100503                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           60                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       855000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.100503                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           60                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0         32925                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        32925                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 15391.653291                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 12391.653291                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0             31056                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31056                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency     28767000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.056765                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            1869                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1869                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     23160000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.056765                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          1869                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          591                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          591                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 36521.739130                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 34611.940299                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0          453                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency      5040000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.233503                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0          138                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency      4638000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.226734                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses          134                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        20195                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        20195                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 54777.444254                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 51777.444254                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            19029                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        19029                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency     63870500                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.057737                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           1166                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1166                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency     60372500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.057737                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         1166                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      5125000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                29.402141                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0          53120                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        53120                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 30523.064250                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 27523.064250                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0              50085                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          50085                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency      92637500                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.057135                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0             3035                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3035                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency     83532500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.057135                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses           3035                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.626251                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          641.280703                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0         53120                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        53120                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 30523.064250                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 27523.064250                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0             50085                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total         50085                       # number of overall hits
system.cpu04.dcache.overall_miss_latency     92637500                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.057135                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0            3035                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3035                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency     83532500                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.057135                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses          3035                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      5125000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                 2335                       # number of replacements
system.cpu04.dcache.sampled_refs                 2335                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              641.280703                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                  68654                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    931                       # number of writebacks
system.cpu04.dtb.data_accesses                   2701                       # DTB accesses
system.cpu04.dtb.data_acv                          21                       # DTB access violations
system.cpu04.dtb.data_hits                      53681                       # DTB hits
system.cpu04.dtb.data_misses                      365                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                   1826                       # DTB read accesses
system.cpu04.dtb.read_acv                          12                       # DTB read access violations
system.cpu04.dtb.read_hits                      32976                       # DTB read hits
system.cpu04.dtb.read_misses                      327                       # DTB read misses
system.cpu04.dtb.write_accesses                   875                       # DTB write accesses
system.cpu04.dtb.write_acv                          9                       # DTB write access violations
system.cpu04.dtb.write_hits                     20705                       # DTB write hits
system.cpu04.dtb.write_misses                      38                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        153306                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       153306                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 16197.447447                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 13197.447447                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            151974                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        151974                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     21575000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.008689                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            1332                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1332                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     17579000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.008689                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          1332                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                95.886637                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         153306                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       153306                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 16197.447447                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 13197.447447                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             151974                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         151974                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      21575000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.008689                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             1332                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1332                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     17579000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.008689                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           1332                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        153306                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       153306                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 16197.447447                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 13197.447447                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            151974                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        151974                       # number of overall hits
system.cpu04.icache.overall_miss_latency     21575000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.008689                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            1332                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         1332                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     17579000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.008689                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          1332                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 1332                       # number of replacements
system.cpu04.icache.sampled_refs                 1332                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 127721                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.978971                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                 27685                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                     27560                       # ITB hits
system.cpu04.itb.fetch_misses                     125                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  58      9.83%     10.00% # number of callpals executed
system.cpu04.kern.callpal::tbi                      5      0.85%     10.85% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 389     65.93%     76.78% # number of callpals executed
system.cpu04.kern.callpal::rdps                    33      5.59%     82.37% # number of callpals executed
system.cpu04.kern.callpal::rti                     93     15.76%     98.14% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      1.53%     99.66% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  590                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1127                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    184     36.22%     36.22% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    16      3.15%     39.37% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      1.97%     41.34% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   298     58.66%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                508                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     184     47.92%     47.92% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     16      4.17%     52.08% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      2.60%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    174     45.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 384                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            15547418000     99.53%     99.53% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               6431500      0.04%     99.57% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7733500      0.05%     99.62% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              59296000      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        15620879000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.583893                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                67                      
system.cpu04.kern.mode_good::user                  67                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             151                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.443709                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      18742902000     99.86%     99.86% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           25774000      0.14%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu04.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.021029                       # Percentage of non-idle cycles
system.cpu04.numCycles                       31241758                       # number of cpu cycles simulated
system.cpu04.num_insts                         152920                       # Number of instructions executed
system.cpu04.num_refs                           54868                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0         1440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 15638.888889                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 12638.888889                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0         1296                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1296                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency      2252000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0          144                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency      1820000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses          144                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         88421                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        88421                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 32492.373792                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 29492.373792                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             83766                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         83766                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    151252000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.052646                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            4655                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         4655                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    137287000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.052646                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          4655                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0         1422                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1422                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 41891.228070                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 39487.544484                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         1137                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1137                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     11939000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.200422                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          285                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          285                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     11096000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.197609                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          281                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        91798                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        91798                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 55689.348702                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 52689.348702                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            84597                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        84597                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    401019000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.078444                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           7201                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         7201                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    379416000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.078444                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         7201                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      6799500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                14.743550                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0         180219                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       180219                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 46581.562078                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 43581.562078                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0             168363                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         168363                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     552271000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.065787                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            11856                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        11856                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    516703000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.065787                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          11856                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.680707                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          697.044442                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0        180219                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       180219                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 46581.562078                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 43581.562078                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0            168363                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total        168363                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    552271000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.065787                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           11856                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        11856                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    516703000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.065787                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         11856                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      6799500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                10930                       # number of replacements
system.cpu05.dcache.sampled_refs                10930                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              696.044442                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 161147                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   6925                       # number of writebacks
system.cpu05.dtb.data_accesses                  49579                       # DTB accesses
system.cpu05.dtb.data_acv                           5                       # DTB access violations
system.cpu05.dtb.data_hits                     182578                       # DTB hits
system.cpu05.dtb.data_misses                      477                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                      89393                       # DTB read hits
system.cpu05.dtb.read_misses                      371                       # DTB read misses
system.cpu05.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu05.dtb.write_acv                          5                       # DTB write access violations
system.cpu05.dtb.write_hits                     93185                       # DTB write hits
system.cpu05.dtb.write_misses                     106                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        468143                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       468143                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 19588.726043                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 16588.726043                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            463708                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        463708                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     86876000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.009474                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            4435                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4435                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     73571000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.009474                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          4435                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                79.364908                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         468143                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       468143                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 19588.726043                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 16588.726043                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             463708                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         463708                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      86876000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.009474                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             4435                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4435                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     73571000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.009474                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           4435                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.999998                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.998740                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        468143                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       468143                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 19588.726043                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 16588.726043                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            463708                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        463708                       # number of overall hits
system.cpu05.icache.overall_miss_latency     86876000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.009474                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            4435                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         4435                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     73571000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.009474                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          4435                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 4434                       # number of replacements
system.cpu05.icache.sampled_refs                 4434                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.998740                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 351904                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.917126                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                166535                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                    166383                       # ITB hits
system.cpu05.itb.fetch_misses                     152                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                  15      1.68%      1.68% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  53      5.93%      7.61% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 651     72.82%     80.43% # number of callpals executed
system.cpu05.kern.callpal::rdps                    33      3.69%     84.12% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.11%     84.23% # number of callpals executed
system.cpu05.kern.callpal::rti                    124     13.87%     98.10% # number of callpals executed
system.cpu05.kern.callpal::callsys                 15      1.68%     99.78% # number of callpals executed
system.cpu05.kern.callpal::imb                      2      0.22%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  894                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                     1553                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    336     42.00%     42.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    16      2.00%     44.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     9      1.12%     45.12% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   439     54.87%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                800                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     334     48.83%     48.83% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     16      2.34%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      9      1.32%     52.49% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    325     47.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 684                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            15882539500     99.41%     99.41% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               6316000      0.04%     99.45% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               6134500      0.04%     99.48% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              82342000      0.52%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        15977332000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.994048                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.740319                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                96                      
system.cpu05.kern.mode_good::user                  97                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel             176                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      16690960000     98.15%     98.15% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user          314623000      1.85%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu05.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu05.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu05.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu05.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   12                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.082874                       # Percentage of non-idle cycles
system.cpu05.numCycles                       31956690                       # number of cpu cycles simulated
system.cpu05.num_insts                         467660                       # Number of instructions executed
system.cpu05.num_refs                          183931                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 18275.862069                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 15275.862069                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           95                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       530000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.233871                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           29                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       443000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.233871                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           29                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          6109                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         6109                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0        27152                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency        24152                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              5984                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          5984                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      3394000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.020462                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0             125                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          125                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      3019000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.020462                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses           125                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 17518.518519                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 18022.222222                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           57                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       946000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.486486                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           54                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       811000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.405405                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         3223                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         3223                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 60629.629630                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 57629.629630                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             3196                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         3196                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1637000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.008377                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             27                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1556000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.008377                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           27                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      4926500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                10.894737                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           9332                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         9332                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 33098.684211                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 30098.684211                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               9180                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           9180                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       5031000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.016288                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0              152                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          152                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      4575000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.016288                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses            152                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.803087                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          822.361062                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          9332                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         9332                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 33098.684211                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 30098.684211                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              9180                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          9180                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      5031000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.016288                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0             152                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total          152                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      4575000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.016288                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses           152                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      4926500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   19                       # number of replacements
system.cpu06.dcache.sampled_refs                   19                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              822.361062                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                    207                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      8                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                       9592                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       6233                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      3359                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         27045                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        27045                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0        20875                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency        17875                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0             27037                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         27037                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency       167000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000296                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0               8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency       143000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses             8                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                       59                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          27045                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        27045                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0        20875                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency        17875                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              27037                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          27037                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency        167000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000296                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                8                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            8                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency       143000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000296                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              8                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         27045                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        27045                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0        20875                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency        17875                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             27037                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         27037                       # number of overall hits
system.cpu06.icache.overall_miss_latency       167000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000296                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               8                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            8                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency       143000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000296                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             8                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    8                       # number of replacements
system.cpu06.icache.sampled_refs                    8                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                    472                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996925                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  4119                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      4119                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 224     79.72%     79.72% # number of callpals executed
system.cpu06.kern.callpal::rdps                    32     11.39%     91.10% # number of callpals executed
system.cpu06.kern.callpal::rti                     25      8.90%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  281                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      306                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     72     26.28%     26.28% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    16      5.84%     32.12% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     9      3.28%     35.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   177     64.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                274                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      72     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     16     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      9      5.62%     60.63% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     63     39.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 160                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            15587282500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               5991000      0.04%     99.80% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               5963500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              25036000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        15624273000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.355932                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.003075                       # Percentage of non-idle cycles
system.cpu06.numCycles                       31248546                       # number of cpu cycles simulated
system.cpu06.num_insts                          27045                       # Number of instructions executed
system.cpu06.num_refs                            9635                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 16023.076923                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 13023.076923                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0          628                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          628                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      2083000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.171504                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          130                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          130                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      1693000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.171504                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          130                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0         38706                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        38706                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14261.328125                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11261.328125                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             36146                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         36146                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     36509000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.066140                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            2560                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2560                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     28829000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.066140                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          2560                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          742                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          742                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 43357.723577                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 42387.234043                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          496                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          496                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     10666000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.331536                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          246                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          246                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency      9961000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.316712                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          235                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        29657                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        29657                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54036.656236                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51036.656236                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            27420                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        27420                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    120880000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.075429                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           2237                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2237                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    114169000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.075429                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         2237                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      4877000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                16.777701                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0          68363                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        68363                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 32809.881176                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 29809.881176                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0              63566                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          63566                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     157389000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.070170                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0             4797                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4797                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    142998000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.070170                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses           4797                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.931187                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          953.535040                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0         68363                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        68363                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 32809.881176                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 29809.881176                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0             63566                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total         63566                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    157389000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.070170                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0            4797                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4797                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    142998000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.070170                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses          4797                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      4877000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 4314                       # number of replacements
system.cpu07.dcache.sampled_refs                 4314                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              953.535040                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                  72379                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   2888                       # number of writebacks
system.cpu07.dtb.data_accesses                   6267                       # DTB accesses
system.cpu07.dtb.data_acv                           7                       # DTB access violations
system.cpu07.dtb.data_hits                      69758                       # DTB hits
system.cpu07.dtb.data_misses                       96                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                   4023                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                      39356                       # DTB read hits
system.cpu07.dtb.read_misses                       82                       # DTB read misses
system.cpu07.dtb.write_accesses                  2244                       # DTB write accesses
system.cpu07.dtb.write_acv                          7                       # DTB write access violations
system.cpu07.dtb.write_hits                     30402                       # DTB write hits
system.cpu07.dtb.write_misses                      14                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        195528                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       195528                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 23180.617635                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 20180.414466                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            193067                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        193067                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     57047500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.012586                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            2461                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2461                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     49664000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.012586                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          2461                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               123.026016                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         195528                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       195528                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 23180.617635                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 20180.414466                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             193067                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         193067                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      57047500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.012586                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             2461                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2461                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     49664000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.012586                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           2461                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          511.999915                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        195528                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       195528                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 23180.617635                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 20180.414466                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            193067                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        193067                       # number of overall hits
system.cpu07.icache.overall_miss_latency     57047500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.012586                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            2461                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         2461                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     49664000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.012586                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          2461                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 2460                       # number of replacements
system.cpu07.icache.sampled_refs                 2460                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              511.999915                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 302644                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.968643                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                 30674                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                     30590                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   1      0.15%      0.15% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  12      1.79%      1.94% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.15%      2.09% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 578     86.27%     88.36% # number of callpals executed
system.cpu07.kern.callpal::rdps                    32      4.78%     93.13% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.15%     93.28% # number of callpals executed
system.cpu07.kern.callpal::rti                     39      5.82%     99.10% # number of callpals executed
system.cpu07.kern.callpal::callsys                  6      0.90%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  670                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      882                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    244     38.01%     38.01% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    16      2.49%     40.50% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     9      1.40%     41.90% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   373     58.10%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                642                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     244     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     16      3.17%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      9      1.79%     53.37% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    235     46.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 504                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            15157097000     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               6149500      0.04%     99.29% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               6316500      0.04%     99.33% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             102730000      0.67%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        15272293000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.630027                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                15                      
system.cpu07.kern.mode_good::user                  14                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              52                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.288462                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel        347569000     85.88%     85.88% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           57131000     14.12%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.031357                       # Percentage of non-idle cycles
system.cpu07.numCycles                       30542198                       # number of cpu cycles simulated
system.cpu07.num_insts                         195426                       # Number of instructions executed
system.cpu07.num_refs                           70131                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 18555.555556                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 15555.555556                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          566                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          566                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency      1503000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.125193                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           81                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           81                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency      1260000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.125193                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           81                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0         39143                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        39143                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 19666.592920                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 16666.592920                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0             36883                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         36883                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     44446500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.057737                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            2260                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2260                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     37666500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.057737                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          2260                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       496000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0          634                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          634                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0        39560                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 37924.137931                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          484                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          484                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency      5934000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.236593                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0          150                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency      5499000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.228707                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses          145                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        26489                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        26489                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 55143.128562                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 52143.128562                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            24910                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        24910                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency     87071000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.059610                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           1579                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1579                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     82334000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.059610                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         1579                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      5189000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               310.213834                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0          65632                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        65632                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 34258.270383                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 31258.270383                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0              61793                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          61793                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     131517500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.058493                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0             3839                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3839                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    120000500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.058493                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses           3839                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.807796                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          827.183235                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0         65632                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        65632                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 34258.270383                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 31258.270383                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0             61793                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total         61793                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    131517500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.058493                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0            3839                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3839                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    120000500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.058493                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses          3839                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      5685000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 3007                       # number of replacements
system.cpu08.dcache.sampled_refs                 3007                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              825.183235                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 932813                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1192                       # number of writebacks
system.cpu08.dtb.data_accesses                   2697                       # DTB accesses
system.cpu08.dtb.data_acv                          21                       # DTB access violations
system.cpu08.dtb.data_hits                      66309                       # DTB hits
system.cpu08.dtb.data_misses                      364                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                   1825                       # DTB read accesses
system.cpu08.dtb.read_acv                          12                       # DTB read access violations
system.cpu08.dtb.read_hits                      39251                       # DTB read hits
system.cpu08.dtb.read_misses                      329                       # DTB read misses
system.cpu08.dtb.write_accesses                   872                       # DTB write accesses
system.cpu08.dtb.write_acv                          9                       # DTB write access violations
system.cpu08.dtb.write_hits                     27058                       # DTB write hits
system.cpu08.dtb.write_misses                      35                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0        200285                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       200285                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 27171.480144                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 24171.480144                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0            198346                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        198346                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     52685500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.009681                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1939                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1939                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     46868500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.009681                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1939                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1374.279871                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0         200285                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       200285                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 27171.480144                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 24171.480144                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0             198346                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         198346                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      52685500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.009681                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1939                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1939                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     46868500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.009681                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1939                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.996306                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          510.108792                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0        200285                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       200285                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 27171.480144                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 24171.480144                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0            198346                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total        198346                       # number of overall hits
system.cpu08.icache.overall_miss_latency     52685500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.009681                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1939                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1939                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     46868500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.009681                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1939                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1858                       # number of replacements
system.cpu08.icache.sampled_refs                 1858                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              510.108792                       # Cycle average of tags in use
system.cpu08.icache.total_refs                2553412                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle         2398463985000                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.970644                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                 28268                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                     28143                       # ITB hits
system.cpu08.itb.fetch_misses                     125                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                  57      8.53%      8.53% # number of callpals executed
system.cpu08.kern.callpal::tbi                      4      0.60%      9.13% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 465     69.61%     78.74% # number of callpals executed
system.cpu08.kern.callpal::rdps                    39      5.84%     84.58% # number of callpals executed
system.cpu08.kern.callpal::rti                     93     13.92%     98.50% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      1.35%     99.85% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.15%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  668                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1204                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    220     37.67%     37.67% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    16      2.74%     40.41% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    10      1.71%     42.12% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   338     57.88%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                584                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     220     48.25%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     16      3.51%     51.75% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     10      2.19%     53.95% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    210     46.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 456                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            15512218000     99.28%     99.28% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               4858500      0.03%     99.31% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7209500      0.05%     99.35% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             100805000      0.65%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        15625091000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.621302                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                67                      
system.cpu08.kern.mode_good::user                  67                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             150                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.446667                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     2398318527000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           26214000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu08.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.029356                       # Percentage of non-idle cycles
system.cpu08.numCycles                       31250182                       # number of cpu cycles simulated
system.cpu08.num_insts                         199900                       # Number of instructions executed
system.cpu08.num_refs                           67507                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 18189.189189                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 15189.189189                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           86                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       673000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.300813                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       562000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.300813                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          8502                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         8502                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 16277.027027                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 13277.027027                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              8206                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          8206                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      4818000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.034815                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             296                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          296                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      3930000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.034815                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           296                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0        18500                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 19394.736842                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           56                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       851000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.450980                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           46                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       737000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.372549                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           38                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         4021                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         4021                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 59514.285714                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 56514.285714                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             3986                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         3986                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      2083000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.008704                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             35                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1978000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.008704                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           35                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3478500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               167.147059                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0          12523                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        12523                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 20848.942598                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 17848.942598                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0              12192                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          12192                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       6901000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.026431                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              331                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          331                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      5908000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.026431                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            331                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.568227                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          581.864721                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0         12523                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        12523                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 20848.942598                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 17848.942598                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0             12192                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total         12192                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      6901000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.026431                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             331                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          331                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      5908000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.026431                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           331                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3478500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  136                       # number of replacements
system.cpu09.dcache.sampled_refs                  136                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              580.864721                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                  22732                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     19                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                      12773                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       8625                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      4148                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         39707                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        39707                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16578.947368                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13578.947368                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             39631                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         39631                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency      1260000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001914                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency      1032000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001914                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs                59.657895                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          39707                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        39707                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16578.947368                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13578.947368                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              39631                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          39631                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency       1260000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001914                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency      1032000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001914                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         39707                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        39707                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16578.947368                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13578.947368                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             39631                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         39631                       # number of overall hits
system.cpu09.icache.overall_miss_latency      1260000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001914                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              76                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           76                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency      1032000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001914                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   76                       # number of replacements
system.cpu09.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu09.icache.total_refs                   4534                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.995827                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  4191                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      4191                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 232     80.28%     80.28% # number of callpals executed
system.cpu09.kern.callpal::rdps                    32     11.07%     91.35% # number of callpals executed
system.cpu09.kern.callpal::rti                     25      8.65%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  289                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      314                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     73     25.89%     25.89% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    16      5.67%     31.56% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     9      3.19%     34.75% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   184     65.25%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                282                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      73     45.06%     45.06% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     16      9.88%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      9      5.56%     60.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     64     39.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 162                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            15588690500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               4570000      0.03%     99.79% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               6172500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              26317000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        15625750000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.004173                       # Percentage of non-idle cycles
system.cpu09.numCycles                       31251500                       # number of cpu cycles simulated
system.cpu09.num_insts                          39707                       # Number of instructions executed
system.cpu09.num_refs                           12816                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 19441.860465                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 16441.860465                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           83                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       836000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.341270                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           43                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       707000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.341270                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           43                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          8551                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         8551                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 17520.134228                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 14520.134228                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              8253                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          8253                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      5221000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.034850                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             298                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          298                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      4327000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.034850                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           298                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 19837.209302                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 17309.523810                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           57                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       853000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.430000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           43                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       727000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.420000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         4021                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         4021                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0        57700                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency        54700                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             3991                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         3991                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1731000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.007461                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1641000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.007461                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3442500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               175.103175                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          12572                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        12572                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 21195.121951                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 18195.121951                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              12244                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          12244                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       6952000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.026090                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              328                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          328                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      5968000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.026090                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            328                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.567297                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          580.912345                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         12572                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        12572                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 21195.121951                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 18195.121951                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             12244                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         12244                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      6952000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.026090                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             328                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          328                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      5968000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.026090                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           328                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3442500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  126                       # number of replacements
system.cpu10.dcache.sampled_refs                  126                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              580.912345                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  22063                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                     13                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                      12823                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       8677                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      4146                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         39808                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        39808                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 16342.105263                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 13342.105263                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             39732                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         39732                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency      1242000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001909                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency      1014000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001909                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                59.657895                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          39808                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        39808                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 16342.105263                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 13342.105263                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              39732                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          39732                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency       1242000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001909                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency      1014000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001909                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         39808                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        39808                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 16342.105263                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 13342.105263                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             39732                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         39732                       # number of overall hits
system.cpu10.icache.overall_miss_latency      1242000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001909                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              76                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           76                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency      1014000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001909                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   76                       # number of replacements
system.cpu10.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   4534                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.995807                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  4191                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      4191                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 232     80.28%     80.28% # number of callpals executed
system.cpu10.kern.callpal::rdps                    32     11.07%     91.35% # number of callpals executed
system.cpu10.kern.callpal::rti                     25      8.65%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  289                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      314                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     73     25.89%     25.89% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    16      5.67%     31.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     9      3.19%     34.75% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   184     65.25%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                282                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      73     45.06%     45.06% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     16      9.88%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      9      5.56%     60.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     64     39.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 162                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            15589551500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               4532000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               5961500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              25995000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        15626040000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.004193                       # Percentage of non-idle cycles
system.cpu10.numCycles                       31252080                       # number of cpu cycles simulated
system.cpu10.num_insts                          39808                       # Number of instructions executed
system.cpu10.num_refs                           12866                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 21658.536585                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 18658.536585                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           89                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       888000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.315385                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           41                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.315385                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           41                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          8572                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         8572                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 17756.232687                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 14756.232687                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              8211                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          8211                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      6410000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.042114                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             361                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          361                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      5327000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.042114                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           361                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 16270.833333                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency        16525                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           58                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       781000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.452830                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       661000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.377358                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         4021                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         4021                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 56372.093023                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 53372.093023                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             3978                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         3978                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      2424000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.010694                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             43                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      2295000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.010694                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           43                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3421500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               129.722543                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          12593                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        12593                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 21866.336634                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 18866.336634                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0              12189                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          12189                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       8834000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.032081                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              404                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          404                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      7622000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.032081                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            404                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.551069                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          564.294282                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         12593                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        12593                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 21866.336634                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 18866.336634                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0             12189                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total         12189                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      8834000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.032081                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             404                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          404                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      7622000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.032081                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           404                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3421500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  173                       # number of replacements
system.cpu11.dcache.sampled_refs                  173                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              564.294282                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                  22442                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     29                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                      12854                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       8702                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      4152                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         39880                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        39880                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 16105.263158                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 13105.263158                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             39804                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         39804                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency      1224000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001906                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       996000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001906                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                59.657895                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          39880                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        39880                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 16105.263158                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 13105.263158                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              39804                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          39804                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency       1224000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001906                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       996000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001906                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         39880                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        39880                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 16105.263158                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 13105.263158                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             39804                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         39804                       # number of overall hits
system.cpu11.icache.overall_miss_latency      1224000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001906                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              76                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           76                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       996000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001906                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   76                       # number of replacements
system.cpu11.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   4534                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.995688                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  4191                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      4191                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 232     80.28%     80.28% # number of callpals executed
system.cpu11.kern.callpal::rdps                    32     11.07%     91.35% # number of callpals executed
system.cpu11.kern.callpal::rti                     25      8.65%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  289                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      314                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     73     25.89%     25.89% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    16      5.67%     31.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     9      3.19%     34.75% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   184     65.25%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                282                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      73     45.06%     45.06% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     16      9.88%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      9      5.56%     60.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     64     39.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 162                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            15588856500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               5172000      0.03%     99.79% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               5925500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              26497000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        15626451000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.004312                       # Percentage of non-idle cycles
system.cpu11.numCycles                       31252902                       # number of cpu cycles simulated
system.cpu11.num_insts                          39880                       # Number of instructions executed
system.cpu11.num_refs                           12897                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 19317.073171                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 16317.073171                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           80                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       792000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.338843                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           41                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       669000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.338843                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           41                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          8502                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         8502                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 17493.055556                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 14493.055556                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              8214                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          8214                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      5038000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.033874                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             288                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      4174000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.033874                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           288                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 16975.609756                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 16333.333333                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           58                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       696000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.414141                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           41                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       588000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           36                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         4021                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         4021                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 59148.148148                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 56148.148148                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             3994                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3994                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1597000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.006715                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             27                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1516000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.006715                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           27                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3403500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               181.702479                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          12523                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        12523                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 21063.492063                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 18063.492063                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              12208                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          12208                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       6635000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.025154                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              315                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          315                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      5690000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.025154                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            315                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.580834                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          594.773811                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         12523                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        12523                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 21063.492063                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 18063.492063                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             12208                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         12208                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      6635000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.025154                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             315                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          315                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      5690000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.025154                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           315                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3403500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  121                       # number of replacements
system.cpu12.dcache.sampled_refs                  121                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              593.773811                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  21986                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     14                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      12768                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       8623                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      4145                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         39692                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        39692                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16315.789474                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13315.789474                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             39616                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         39616                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      1240000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001915                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency      1012000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001915                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                59.657895                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          39692                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        39692                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16315.789474                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13315.789474                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              39616                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          39616                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       1240000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001915                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency      1012000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001915                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         39692                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        39692                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16315.789474                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13315.789474                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             39616                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         39616                       # number of overall hits
system.cpu12.icache.overall_miss_latency      1240000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001915                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              76                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           76                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency      1012000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001915                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   76                       # number of replacements
system.cpu12.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   4534                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.995853                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  4191                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      4191                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 232     80.28%     80.28% # number of callpals executed
system.cpu12.kern.callpal::rdps                    32     11.07%     91.35% # number of callpals executed
system.cpu12.kern.callpal::rti                     25      8.65%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  289                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      314                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     73     25.89%     25.89% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    16      5.67%     31.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     9      3.19%     34.75% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   184     65.25%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                282                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      73     45.06%     45.06% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     16      9.88%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      9      5.56%     60.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     64     39.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 162                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            15589488500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               4491000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               5619500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              25991000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        15625590000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.004147                       # Percentage of non-idle cycles
system.cpu12.numCycles                       31251180                       # number of cpu cycles simulated
system.cpu12.num_insts                          39692                       # Number of instructions executed
system.cpu12.num_refs                           12811                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 17621.621622                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 14621.621622                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0          103                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       652000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.264286                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       541000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.264286                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          8734                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         8734                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 20130.563798                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 17130.563798                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              8397                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          8397                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      6784000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.038585                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             337                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          337                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      5773000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.038585                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           337                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 17133.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 17979.591837                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           59                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency      1028000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.504202                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           60                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       881000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.411765                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           49                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         4021                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         4021                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 56264.705882                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 53264.705882                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             3987                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         3987                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1913000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.008456                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             34                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1811000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.008456                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           34                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3376500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               183.298387                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0          12755                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        12755                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 23442.048518                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 20442.048518                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0              12384                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          12384                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       8697000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.029087                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              371                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          371                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      7584000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.029087                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            371                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.571815                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          585.538668                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0         12755                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        12755                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 23442.048518                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 20442.048518                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0             12384                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total         12384                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      8697000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.029087                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             371                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          371                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      7584000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.029087                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           371                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3376500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  124                       # number of replacements
system.cpu13.dcache.sampled_refs                  124                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              584.538668                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                  22729                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     18                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                      13039                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       8874                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      4165                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         40273                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        40273                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 16184.210526                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 13184.210526                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             40197                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         40197                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1230000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001887                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      1002000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001887                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                59.657895                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          40273                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        40273                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 16184.210526                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 13184.210526                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              40197                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          40197                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1230000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001887                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      1002000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001887                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         40273                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        40273                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 16184.210526                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 13184.210526                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             40197                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         40197                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1230000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001887                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              76                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           76                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      1002000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001887                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   76                       # number of replacements
system.cpu13.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   4534                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.995660                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  4191                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      4191                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 232     80.28%     80.28% # number of callpals executed
system.cpu13.kern.callpal::rdps                    32     11.07%     91.35% # number of callpals executed
system.cpu13.kern.callpal::rti                     25      8.65%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  289                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      314                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     73     25.89%     25.89% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    16      5.67%     31.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     9      3.19%     34.75% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   184     65.25%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                282                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      73     45.06%     45.06% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     16      9.88%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      9      5.56%     60.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     64     39.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 162                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            15589775500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4462000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               5795500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              26221000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        15626254000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.004340                       # Percentage of non-idle cycles
system.cpu13.numCycles                       31252508                       # number of cpu cycles simulated
system.cpu13.num_insts                          40273                       # Number of instructions executed
system.cpu13.num_refs                           13082                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 17533.333333                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 14533.333333                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           93                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       526000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.243902                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           30                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.243902                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           30                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          8460                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         8460                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 17788.778878                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 14788.778878                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              8157                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          8157                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      5390000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.035816                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             303                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          303                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      4481000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.035816                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           303                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 24576.271186                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency        26000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1450000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.546296                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           59                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1300000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.462963                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           50                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         4021                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         4021                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 55782.608696                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 52782.608696                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             3975                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         3975                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2566000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.011440                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             46                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2428000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.011440                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           46                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3360500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                      189                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0          12481                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        12481                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 22796.561605                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 19796.561605                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0              12132                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          12132                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       7956000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.027963                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              349                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          349                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      6909000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.027963                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            349                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.576247                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          590.076980                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0         12481                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        12481                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 22796.561605                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 19796.561605                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0             12132                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total         12132                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      7956000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.027963                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             349                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          349                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      6909000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.027963                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           349                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3360500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  119                       # number of replacements
system.cpu14.dcache.sampled_refs                  119                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              590.076980                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  22491                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     12                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                      12737                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       8583                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      4154                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         39641                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        39641                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 15776.315789                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 12776.315789                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             39565                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         39565                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1199000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001917                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       971000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001917                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                59.657895                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          39641                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        39641                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 15776.315789                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 12776.315789                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              39565                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          39565                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1199000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001917                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       971000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001917                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         39641                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        39641                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 15776.315789                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 12776.315789                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             39565                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         39565                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1199000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001917                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              76                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           76                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       971000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001917                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   76                       # number of replacements
system.cpu14.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   4534                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.995750                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  4191                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      4191                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 232     80.28%     80.28% # number of callpals executed
system.cpu14.kern.callpal::rdps                    32     11.07%     91.35% # number of callpals executed
system.cpu14.kern.callpal::rti                     25      8.65%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  289                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      314                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     73     25.89%     25.89% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    16      5.67%     31.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     9      3.19%     34.75% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   184     65.25%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                282                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      73     45.06%     45.06% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     16      9.88%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      9      5.56%     60.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     64     39.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 162                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            15587515500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4445000      0.03%     99.79% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               7183500      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              25838000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        15624982000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.347826                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.004250                       # Percentage of non-idle cycles
system.cpu14.numCycles                       31249964                       # number of cpu cycles simulated
system.cpu14.num_insts                          39641                       # Number of instructions executed
system.cpu14.num_refs                           12780                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0        16000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency        13000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           97                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       800000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.340136                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           50                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       650000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.340136                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           50                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          8911                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         8911                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 21077.844311                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 18077.844311                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              8577                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          8577                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      7040000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.037482                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             334                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          334                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      6038000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.037482                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           334                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 19356.164384                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 20163.934426                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           51                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1413000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.588710                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           73                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1230000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.491935                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           61                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         4229                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         4229                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 49702.127660                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 46702.127660                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             4135                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         4135                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4672000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.022227                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             94                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           94                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4390000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.022227                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           94                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3327500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                19.524590                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          13140                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        13140                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 27364.485981                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 24364.485981                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              12712                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          12712                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency      11712000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.032572                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              428                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          428                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency     10428000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.032572                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            428                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.671038                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          687.142663                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         13140                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        13140                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 27364.485981                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 24364.485981                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             12712                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         12712                       # number of overall hits
system.cpu15.dcache.overall_miss_latency     11712000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.032572                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             428                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          428                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency     10428000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.032572                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           428                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3327500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  122                       # number of replacements
system.cpu15.dcache.sampled_refs                  122                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              687.142663                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   2382                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     18                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      13436                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       9058                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      4378                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         41631                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        41631                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 15578.947368                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 12578.947368                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             41555                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         41555                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency      1184000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001826                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       956000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001826                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                59.776316                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          41631                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        41631                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 15578.947368                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 12578.947368                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              41555                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          41555                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency       1184000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001826                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       956000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001826                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         41631                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        41631                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 15578.947368                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 12578.947368                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             41555                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         41555                       # number of overall hits
system.cpu15.icache.overall_miss_latency      1184000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001826                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              76                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           76                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       956000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001826                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   76                       # number of replacements
system.cpu15.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   4543                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.995332                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  4515                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      4515                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 268     82.46%     82.46% # number of callpals executed
system.cpu15.kern.callpal::rdps                    32      9.85%     92.31% # number of callpals executed
system.cpu15.kern.callpal::rti                     25      7.69%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  325                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      350                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     81     25.47%     25.47% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    16      5.03%     30.50% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    18      5.66%     36.16% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   203     63.84%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                318                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      81     41.33%     41.33% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     16      8.16%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     18      9.18%     58.67% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     81     41.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            15582923500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4414000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              10202500      0.07%     99.83% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              26630000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        15624170000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.399015                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.004668                       # Percentage of non-idle cycles
system.cpu15.numCycles                       31248340                       # number of cpu cycles simulated
system.cpu15.num_insts                          41631                       # Number of instructions executed
system.cpu15.num_refs                           13483                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   776192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  91                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        121                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                 69                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             69                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 32942.028986                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 20942.028986                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           2273000                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                   69                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               69                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      1445000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                 69                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             12128                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         12128                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 97063.364446                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 85058.534960                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       1177184484                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               12128                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           12128                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   1031589912                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             12128                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3231.568254                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                 5040                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      16287104                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               12197                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12197                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 96700.621792                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 84695.819628                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         1179457484                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 12197                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12197                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    1033034912                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               12197                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              12197                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12197                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 96700.621792                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 84695.819628                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        1179457484                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                12197                       # number of overall misses
system.iocache.overall_misses::total            12197                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   1033034912                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              12197                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     12197                       # number of replacements
system.iocache.sampled_refs                     12197                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       12128                       # number of writebacks
system.l2.ReadExReq_accesses::0                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                    12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  4646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  6631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  1843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  1307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  121366357.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  70797041.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  182859.341369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  994806.206089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  868675.357873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  128120.117629                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6     212391125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  460968.258275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  650011.094109                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  106195562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 283188166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 283188166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 283188166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 106195562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 283188166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 70797041.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40050.238941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            849564500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                      12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    4646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     854                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    6631                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    1843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    1307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16322                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       653700000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     2331.714286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     1360.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        3.513130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       19.112412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       16.689162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5        2.461469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6     4080.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        8.856213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       12.488141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     2040.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    5440.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    5440.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    5440.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    2040.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    5440.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1360.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16322                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   47121                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    4313                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    2799                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    9004                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                      11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    4255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                     117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                    128                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    188                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               72975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    30203142.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    153315.445975                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    442305.439331                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    2388949.152542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    161144.817073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6       422844000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    643598.173516                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    448878.980892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14      422844000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15      422844000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40011.935524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         357                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         193                       # number of ReadReq hits
system.l2.ReadReq_hits::2                       44363                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        3357                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        2622                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        6380                       # number of ReadReq hits
system.l2.ReadReq_hits::6                          10                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        3598                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        2863                       # number of ReadReq hits
system.l2.ReadReq_hits::9                         117                       # number of ReadReq hits
system.l2.ReadReq_hits::10                        128                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        188                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        151                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        163                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        172                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        182                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   64844                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              422844000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.037736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.058530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.221655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.063237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.291426                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.154407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.247569                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.005780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.005464                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        14                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      2758                       # number of ReadReq misses
system.l2.ReadReq_misses::3                       956                       # number of ReadReq misses
system.l2.ReadReq_misses::4                       177                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      2624                       # number of ReadReq misses
system.l2.ReadReq_misses::6                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       657                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       942                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8131                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         325177000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         21.905660                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         42.108808                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.172471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.884303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          2.903537                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          0.902599                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6        738.818182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          1.909988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          2.135874                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         69.461538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        63.492188                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        43.228723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        53.821192                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        49.858896                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        46.976879                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        44.409836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     95255000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1934                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  442                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  485                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  336                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4671                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 1646396.825397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 7153310.344828                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 107262.668046                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 469334.841629                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 879008.474576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 286527.624309                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 6286242.424242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 427723.711340                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 617398.809524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 5927028.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 6101352.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 4509695.652174                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 7153310.344828                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 6286242.424242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3400754.098361                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2357340.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40590.665810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           207446000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    126                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1934                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    442                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    236                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    724                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    485                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    336                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4671                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      189599000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      37.071429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     161.068966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       2.415202                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      10.567873                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      19.792373                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5       6.451657                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     141.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       9.630928                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      13.901786                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     133.457143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    137.382353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    101.543478                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    161.068966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    141.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     76.573770                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     53.079545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 4671                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    186682000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19882                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19882                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19882                       # number of Writeback hits
system.l2.Writeback_hits::total                 19882                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.507028                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      378                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      205                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    51767                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     5167                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     3777                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    15635                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                       15                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     6098                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     5112                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                      125                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                     131                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     191                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     154                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                     171                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                     176                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     195                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89297                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     60590880.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     106034041.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     171854.200432                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     702988.121547                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     1101652.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     137483.360346                       # average overall miss latency
system.l2.demand_avg_miss_latency::6        254481700                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     508963.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     565766.340596                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     159051062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    424136166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    424136166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    424136166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    159051062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::14       318102125                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    97877576.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40037.506646                       # average overall mshr miss latency
system.l2.demand_hits::0                          357                       # number of demand (read+write) hits
system.l2.demand_hits::1                          193                       # number of demand (read+write) hits
system.l2.demand_hits::2                        44363                       # number of demand (read+write) hits
system.l2.demand_hits::3                         3357                       # number of demand (read+write) hits
system.l2.demand_hits::4                         2622                       # number of demand (read+write) hits
system.l2.demand_hits::5                         6380                       # number of demand (read+write) hits
system.l2.demand_hits::6                           10                       # number of demand (read+write) hits
system.l2.demand_hits::7                         3598                       # number of demand (read+write) hits
system.l2.demand_hits::8                         2863                       # number of demand (read+write) hits
system.l2.demand_hits::9                          117                       # number of demand (read+write) hits
system.l2.demand_hits::10                         128                       # number of demand (read+write) hits
system.l2.demand_hits::11                         188                       # number of demand (read+write) hits
system.l2.demand_hits::12                         151                       # number of demand (read+write) hits
system.l2.demand_hits::13                         163                       # number of demand (read+write) hits
system.l2.demand_hits::14                         172                       # number of demand (read+write) hits
system.l2.demand_hits::15                         182                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64844                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1272408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.055556                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.058537                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.143025                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.350300                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.305798                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.591941                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.409970                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.439945                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.064000                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.022901                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.015707                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.019481                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.046784                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.022727                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.066667                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         21                       # number of demand (read+write) misses
system.l2.demand_misses::1                         12                       # number of demand (read+write) misses
system.l2.demand_misses::2                       7404                       # number of demand (read+write) misses
system.l2.demand_misses::3                       1810                       # number of demand (read+write) misses
system.l2.demand_misses::4                       1155                       # number of demand (read+write) misses
system.l2.demand_misses::5                       9255                       # number of demand (read+write) misses
system.l2.demand_misses::6                          5                       # number of demand (read+write) misses
system.l2.demand_misses::7                       2500                       # number of demand (read+write) misses
system.l2.demand_misses::8                       2249                       # number of demand (read+write) misses
system.l2.demand_misses::9                          8                       # number of demand (read+write) misses
system.l2.demand_misses::10                         3                       # number of demand (read+write) misses
system.l2.demand_misses::11                         3                       # number of demand (read+write) misses
system.l2.demand_misses::12                         3                       # number of demand (read+write) misses
system.l2.demand_misses::13                         8                       # number of demand (read+write) misses
system.l2.demand_misses::14                         4                       # number of demand (read+write) misses
system.l2.demand_misses::15                        13                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24453                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          978877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          64.679894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         119.263415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.472289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           4.731759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           6.473127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           1.563735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6        1629.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           4.009347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.782668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         195.592000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        186.633588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        128.005236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        158.759740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        142.976608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        138.914773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        125.379487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    24449                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010631                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002289                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.090408                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.026096                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.024621                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.043141                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.003654                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.040312                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.023924                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000004                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000143                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.273456                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    348.346406                       # Average occupied blocks per context
system.l2.occ_blocks::1                     75.005234                       # Average occupied blocks per context
system.l2.occ_blocks::2                   2962.496218                       # Average occupied blocks per context
system.l2.occ_blocks::3                    855.112722                       # Average occupied blocks per context
system.l2.occ_blocks::4                    806.774548                       # Average occupied blocks per context
system.l2.occ_blocks::5                   1413.629224                       # Average occupied blocks per context
system.l2.occ_blocks::6                    119.736704                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1320.938849                       # Average occupied blocks per context
system.l2.occ_blocks::8                    783.931874                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.128624                       # Average occupied blocks per context
system.l2.occ_blocks::15                     4.670044                       # Average occupied blocks per context
system.l2.occ_blocks::16                  8960.599628                       # Average occupied blocks per context
system.l2.overall_accesses::0                     378                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     205                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   51767                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    5167                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    3777                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   15635                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                      15                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    6098                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    5112                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                     125                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                    131                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    191                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    154                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                    171                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                    176                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    195                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89297                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    60590880.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    106034041.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    171854.200432                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    702988.121547                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    1101652.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    137483.360346                       # average overall miss latency
system.l2.overall_avg_miss_latency::6       254481700                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    508963.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    565766.340596                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    159051062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   424136166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   424136166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   424136166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   159051062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::14      318102125                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   97877576.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40037.506646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         357                       # number of overall hits
system.l2.overall_hits::1                         193                       # number of overall hits
system.l2.overall_hits::2                       44363                       # number of overall hits
system.l2.overall_hits::3                        3357                       # number of overall hits
system.l2.overall_hits::4                        2622                       # number of overall hits
system.l2.overall_hits::5                        6380                       # number of overall hits
system.l2.overall_hits::6                          10                       # number of overall hits
system.l2.overall_hits::7                        3598                       # number of overall hits
system.l2.overall_hits::8                        2863                       # number of overall hits
system.l2.overall_hits::9                         117                       # number of overall hits
system.l2.overall_hits::10                        128                       # number of overall hits
system.l2.overall_hits::11                        188                       # number of overall hits
system.l2.overall_hits::12                        151                       # number of overall hits
system.l2.overall_hits::13                        163                       # number of overall hits
system.l2.overall_hits::14                        172                       # number of overall hits
system.l2.overall_hits::15                        182                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   64844                       # number of overall hits
system.l2.overall_miss_latency             1272408500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.055556                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.058537                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.143025                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.350300                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.305798                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.591941                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.409970                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.439945                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.064000                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.022901                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.015707                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.019481                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.046784                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.022727                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.066667                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        21                       # number of overall misses
system.l2.overall_misses::1                        12                       # number of overall misses
system.l2.overall_misses::2                      7404                       # number of overall misses
system.l2.overall_misses::3                      1810                       # number of overall misses
system.l2.overall_misses::4                      1155                       # number of overall misses
system.l2.overall_misses::5                      9255                       # number of overall misses
system.l2.overall_misses::6                         5                       # number of overall misses
system.l2.overall_misses::7                      2500                       # number of overall misses
system.l2.overall_misses::8                      2249                       # number of overall misses
system.l2.overall_misses::9                         8                       # number of overall misses
system.l2.overall_misses::10                        3                       # number of overall misses
system.l2.overall_misses::11                        3                       # number of overall misses
system.l2.overall_misses::12                        3                       # number of overall misses
system.l2.overall_misses::13                        8                       # number of overall misses
system.l2.overall_misses::14                        4                       # number of overall misses
system.l2.overall_misses::15                       13                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 24453                       # number of overall misses
system.l2.overall_mshr_hits                         4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         978877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         64.679894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        119.263415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.472289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          4.731759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          6.473127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          1.563735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6       1629.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          4.009347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.782668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        195.592000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       186.633588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       128.005236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       158.759740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       142.976608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       138.914773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       125.379487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24449                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    281937000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          15510                       # number of replacements
system.l2.sampled_refs                          15510                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17651.370074                       # Cycle average of tags in use
system.l2.total_refs                            85414                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7360                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               26818673                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389712                       # Number of bytes of host memory used
host_seconds                                     7.26                       # Real time elapsed on the host
host_tick_rate                             1614595057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   194658621                       # Number of instructions simulated
sim_seconds                                  0.011720                       # Number of seconds simulated
sim_ticks                                 11719514000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 14558.139535                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 11558.139535                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          300                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       626000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.125364                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           43                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.125364                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           43                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         15618                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        15618                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 15845.849802                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 12845.849802                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             15365                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         15365                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      4009000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.016199                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             253                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      3250000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.016199                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           253                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29415500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          258                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          258                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 19025.641026                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency        18200                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          180                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1484000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.302326                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           78                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1274000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.271318                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           70                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         7572                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         7572                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 46537.735849                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 43537.735849                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             7466                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         7466                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      4933000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.013999                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0            106                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          106                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      4615000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.013999                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses          106                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15988000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                 8.663043                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          23190                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        23190                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 24908.077994                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 21908.077994                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              22831                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          22831                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency       8942000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.015481                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              359                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          359                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      7865000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.015481                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            359                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.810335                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          829.782927                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         23190                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        23190                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 24908.077994                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 21908.077994                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             22831                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         22831                       # number of overall hits
system.cpu00.dcache.overall_miss_latency      8942000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.015481                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             359                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          359                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      7865000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.015481                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           359                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     45403500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                   92                       # number of replacements
system.cpu00.dcache.sampled_refs                   92                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              826.782927                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                    797                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     22                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      24139                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      16188                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      7951                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         79437                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        79437                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17435.779817                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14435.779817                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             79219                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         79219                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      3801000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002744                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             218                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          218                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3147000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002744                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           218                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                69.490826                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          79437                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        79437                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17435.779817                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14435.779817                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              79219                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          79219                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       3801000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002744                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              218                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          218                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3147000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002744                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            218                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         79437                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        79437                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17435.779817                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14435.779817                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             79219                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         79219                       # number of overall hits
system.cpu00.icache.overall_miss_latency      3801000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002744                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             218                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          218                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3147000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002744                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           218                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  218                       # number of replacements
system.cpu00.icache.sampled_refs                  218                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  15149                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.986027                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  6097                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      6097                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 417     88.16%     88.16% # number of callpals executed
system.cpu00.kern.callpal::rdps                    29      6.13%     94.29% # number of callpals executed
system.cpu00.kern.callpal::rti                     27      5.71%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  473                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      500                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    157     33.33%     33.33% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      1.06%     34.39% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    12      2.55%     36.94% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    10      2.12%     39.07% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   287     60.93%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                471                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     157     47.43%     47.43% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.51%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     12      3.63%     52.57% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     10      3.02%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    147     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 331                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            11599311500     98.98%     98.98% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2433500      0.02%     99.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4836000      0.04%     99.04% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               6218000      0.05%     99.09% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             106061000      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        11718860000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.512195                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.013973                       # Percentage of non-idle cycles
system.cpu00.numCycles                       23437720                       # number of cpu cycles simulated
system.cpu00.num_insts                          79437                       # Number of instructions executed
system.cpu00.num_refs                           24191                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 18406.250000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 15406.250000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           80                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       589000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       493000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.285714                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          6615                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6615                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 18172.413793                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 15172.413793                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              6383                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          6383                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      4216000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.035072                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             232                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          232                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      3520000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.035072                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           232                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 14176.470588                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 14634.146341                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       723000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.510000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       600000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.410000                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           41                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         3221                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         3221                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 52351.351351                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 49351.351351                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             3184                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         3184                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1937000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.011487                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             37                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1826000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.011487                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           37                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4292000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                20.769231                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           9836                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         9836                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 22873.605948                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 19873.605948                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               9567                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           9567                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       6153000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.027349                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              269                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          269                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      5346000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.027349                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            269                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.450811                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          461.630359                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          9836                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         9836                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 22873.605948                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 19873.605948                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              9567                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          9567                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      6153000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.027349                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             269                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          269                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      5346000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.027349                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           269                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4292000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   78                       # number of replacements
system.cpu01.dcache.sampled_refs                   78                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              460.630359                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1620                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     19                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                      10070                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       6727                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      3343                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         31128                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        31128                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0        16020                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency        13020                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             31078                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         31078                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       801000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001606                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       651000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001606                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                66.460000                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          31128                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        31128                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0        16020                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency        13020                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              31078                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          31078                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        801000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001606                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       651000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001606                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         31128                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        31128                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0        16020                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency        13020                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             31078                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         31078                       # number of overall hits
system.cpu01.icache.overall_miss_latency       801000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001606                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              50                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           50                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       651000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001606                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   50                       # number of replacements
system.cpu01.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   3323                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995444                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3454                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3454                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 180     79.65%     79.65% # number of callpals executed
system.cpu01.kern.callpal::rdps                    24     10.62%     90.27% # number of callpals executed
system.cpu01.kern.callpal::rti                     22      9.73%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  226                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      248                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     58     25.89%     25.89% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    12      5.36%     31.25% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    10      4.46%     35.71% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   144     64.29%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                224                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      58     45.31%     45.31% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     12      9.38%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     10      7.81%     62.50% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     48     37.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 128                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            11686063000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4683000      0.04%     99.77% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               6141000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              20453000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        11717340000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                22                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004556                       # Percentage of non-idle cycles
system.cpu01.numCycles                       23434680                       # number of cpu cycles simulated
system.cpu01.num_insts                          31128                       # Number of instructions executed
system.cpu01.num_refs                           10112                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 17027.027027                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 14027.027027                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0           96                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       630000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.278195                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       519000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.278195                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          5761                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5761                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 25697.674419                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 22697.674419                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              5546                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          5546                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      5525000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.037320                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             215                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      4880000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.037320                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           215                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0        13500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 13659.574468                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           61                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       783000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.487395                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           58                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       642000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.394958                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         3035                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         3035                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 53786.885246                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 50786.885246                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             2974                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2974                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      3281000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.020099                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             61                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      3098000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.020099                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           61                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      4248000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                 8.063492                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           8796                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         8796                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 31905.797101                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 28905.797101                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               8520                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           8520                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       8806000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.031378                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              276                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          276                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      7978000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.031378                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            276                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.610082                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          624.723845                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          8796                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         8796                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 31905.797101                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 28905.797101                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              8520                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          8520                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      8806000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.031378                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             276                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          276                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      7978000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.031378                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           276                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      4248000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   63                       # number of replacements
system.cpu02.dcache.sampled_refs                   63                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              624.723845                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                    508                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                     54                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       9070                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       5894                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      3176                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         26125                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        26125                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 16803.030303                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 13803.030303                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0             26059                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         26059                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency      1109000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.002526                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0              66                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency       911000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses            66                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                90.106061                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          26125                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        26125                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 16803.030303                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 13803.030303                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              26059                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          26059                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency       1109000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.002526                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0               66                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency       911000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.002526                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses             66                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         26125                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        26125                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 16803.030303                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 13803.030303                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             26059                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         26059                       # number of overall hits
system.cpu02.icache.overall_miss_latency      1109000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.002526                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0              66                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total           66                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency       911000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.002526                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses            66                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                   66                       # number of replacements
system.cpu02.icache.sampled_refs                   66                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                   5947                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.995701                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  3850                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      3850                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 224     82.96%     82.96% # number of callpals executed
system.cpu02.kern.callpal::rdps                    24      8.89%     91.85% # number of callpals executed
system.cpu02.kern.callpal::rti                     22      8.15%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  270                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      292                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     82     30.60%     30.60% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    12      4.48%     35.07% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    10      3.73%     38.81% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   164     61.19%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                268                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      82     46.59%     46.59% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     12      6.82%     53.41% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     10      5.68%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     72     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 176                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            11683381000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4641000      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               6150000      0.05%     99.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              24111000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        11718283000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.439024                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.004299                       # Percentage of non-idle cycles
system.cpu02.numCycles                       23436566                       # number of cpu cycles simulated
system.cpu02.num_insts                          26125                       # Number of instructions executed
system.cpu02.num_refs                            9128                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 18485.714286                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 15485.714286                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           91                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       647000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.277778                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       542000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.277778                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          5197                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5197                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 28286.713287                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 25286.713287                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              5054                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          5054                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      4045000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.027516                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             143                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          143                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      3616000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.027516                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           143                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 16431.034483                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 17276.595745                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           50                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       953000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.537037                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           58                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       812000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.435185                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2731                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2731                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 52781.250000                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 49781.250000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2699                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2699                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1689000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.011717                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             32                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1593000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.011717                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           32                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      4204000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               260.300000                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           7928                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7928                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 32765.714286                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 29765.714286                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               7753                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7753                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       5734000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.022074                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              175                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          175                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      5209000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.022074                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            175                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.796729                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          815.850140                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          7928                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7928                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 32765.714286                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 29765.714286                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              7753                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7753                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      5734000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.022074                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             175                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          175                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      5209000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.022074                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           175                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      4204000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   30                       # number of replacements
system.cpu03.dcache.sampled_refs                   30                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              815.850140                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                   7809                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      7                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       8184                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       5323                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      2861                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         23228                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        23228                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0        27400                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency        24400                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0             23178                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         23178                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency      1370000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.002153                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency      1220000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.002153                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                26.440000                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          23228                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        23228                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0        27400                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency        24400                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              23178                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          23178                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency       1370000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.002153                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency      1220000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.002153                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         23228                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        23228                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0        27400                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency        24400                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             23178                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         23178                       # number of overall hits
system.cpu03.icache.overall_miss_latency      1370000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.002153                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0              50                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total           50                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency      1220000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.002153                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                   50                       # number of replacements
system.cpu03.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                   1322                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.996242                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3508                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3508                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 186     80.17%     80.17% # number of callpals executed
system.cpu03.kern.callpal::rdps                    24     10.34%     90.52% # number of callpals executed
system.cpu03.kern.callpal::rti                     22      9.48%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  232                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      254                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     63     27.39%     27.39% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    12      5.22%     32.61% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    10      4.35%     36.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   145     63.04%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                230                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      63     45.65%     45.65% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     12      8.70%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     10      7.25%     61.59% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     53     38.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 138                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            11687288000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4597000      0.04%     99.77% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               6149000      0.05%     99.82% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              20923000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        11718957000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.365517                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.003758                       # Percentage of non-idle cycles
system.cpu03.numCycles                       23437914                       # number of cpu cycles simulated
system.cpu03.num_insts                          23228                       # Number of instructions executed
system.cpu03.num_refs                            8228                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 16433.333333                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 13433.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           80                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       493000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           30                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       403000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.272727                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           30                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          4954                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4954                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 27631.067961                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 24631.067961                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              4851                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4851                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      2846000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.020791                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0             103                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          103                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      2537000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.020791                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses           103                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 15020.833333                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency        15025                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       721000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.500000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       601000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         2663                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2663                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 58545.454545                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 55545.454545                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             2641                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2641                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency      1288000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.008261                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             22                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency      1222000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.008261                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           22                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      4167000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                 6.642857                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           7617                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7617                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0        33072                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency        30072                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               7492                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           7492                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       4134000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.016411                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0              125                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          125                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      3759000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.016411                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses            125                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.732233                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          749.806742                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          7617                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7617                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0        33072                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency        30072                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              7492                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          7492                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      4134000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.016411                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0             125                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total          125                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      3759000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.016411                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses           125                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      4167000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   14                       # number of replacements
system.cpu04.dcache.sampled_refs                   14                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              749.806742                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                     93                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                      9                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       7845                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       5064                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      2781                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         22185                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        22185                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0        16000                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency        13000                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0             22181                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         22181                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency        64000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000180                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0               4                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency        52000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses             4                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                10.250000                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          22185                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        22185                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0        16000                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency        13000                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              22181                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          22181                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency         64000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000180                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                4                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency        52000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000180                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              4                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         22185                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        22185                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0        16000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency        13000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             22181                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         22181                       # number of overall hits
system.cpu04.icache.overall_miss_latency        64000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000180                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               4                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            4                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency        52000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000180                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             4                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    4                       # number of replacements
system.cpu04.icache.sampled_refs                    4                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                     41                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.996634                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  3400                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      3400                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 174     79.09%     79.09% # number of callpals executed
system.cpu04.kern.callpal::rdps                    24     10.91%     90.00% # number of callpals executed
system.cpu04.kern.callpal::rti                     22     10.00%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  220                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      242                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     57     26.15%     26.15% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    12      5.50%     31.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      4.59%     36.24% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   139     63.76%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                218                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      57     45.24%     45.24% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     12      9.52%     54.76% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      7.94%     62.70% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     47     37.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 126                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            11687429000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4558000      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               6151000      0.05%     99.84% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              19236000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        11717374000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.338129                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.003366                       # Percentage of non-idle cycles
system.cpu04.numCycles                       23434748                       # number of cpu cycles simulated
system.cpu04.num_insts                          22185                       # Number of instructions executed
system.cpu04.num_refs                            7887                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 14194.690265                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 11194.690265                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0          618                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          618                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency      1604000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.154583                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0          113                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency      1265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.154583                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses          113                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         34354                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        34354                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 15402.783819                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 12402.783819                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             32055                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         32055                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency     35411000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.066921                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            2299                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2299                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency     28514000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.066921                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          2299                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          724                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          724                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 44110.132159                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 41305.309735                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          497                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          497                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     10013000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.313536                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          227                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency      9335000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.312155                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          226                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        27885                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        27885                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 53233.363719                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 50233.363719                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            25691                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        25691                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    116794000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.078680                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           2194                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         2194                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    110212000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.078680                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         2194                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3843500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                16.146635                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0          62239                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        62239                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 33876.029379                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 30876.029379                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0              57746                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          57746                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     152205000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.072189                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0             4493                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         4493                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    138726000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.072189                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses           4493                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.946014                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          968.718010                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0         62239                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        62239                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 33876.029379                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 30876.029379                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0             57746                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total         57746                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    152205000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.072189                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0            4493                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total         4493                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    138726000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.072189                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses          4493                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3843500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 4160                       # number of replacements
system.cpu05.dcache.sampled_refs                 4160                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              967.718010                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                  67170                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   2694                       # number of writebacks
system.cpu05.dtb.data_accesses                   5815                       # DTB accesses
system.cpu05.dtb.data_acv                           7                       # DTB access violations
system.cpu05.dtb.data_hits                      63586                       # DTB hits
system.cpu05.dtb.data_misses                       96                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                      34977                       # DTB read hits
system.cpu05.dtb.read_misses                       82                       # DTB read misses
system.cpu05.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu05.dtb.write_acv                          7                       # DTB write access violations
system.cpu05.dtb.write_hits                     28609                       # DTB write hits
system.cpu05.dtb.write_misses                      14                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        174819                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       174819                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 23162.582057                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 20162.363239                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            172534                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        172534                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     52926500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.013071                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            2285                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2285                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     46071000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.013071                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          2285                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               119.999124                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         174819                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       174819                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 23162.582057                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 20162.363239                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             172534                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         172534                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      52926500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.013071                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             2285                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2285                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     46071000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.013071                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           2285                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.999883                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        174819                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       174819                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 23162.582057                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 20162.363239                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            172534                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        172534                       # number of overall hits
system.cpu05.icache.overall_miss_latency     52926500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.013071                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            2285                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         2285                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     46071000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.013071                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          2285                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 2284                       # number of replacements
system.cpu05.icache.sampled_refs                 2284                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.999883                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 274078                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.961428                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                 28538                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                     28454                       # ITB hits
system.cpu05.itb.fetch_misses                      84                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  12      2.02%      2.19% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.17%      2.36% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 512     86.34%     88.70% # number of callpals executed
system.cpu05.kern.callpal::rdps                    24      4.05%     92.75% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.17%     92.92% # number of callpals executed
system.cpu05.kern.callpal::rti                     36      6.07%     98.99% # number of callpals executed
system.cpu05.kern.callpal::callsys                  6      1.01%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  593                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      802                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    225     39.47%     39.47% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    12      2.11%     41.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    10      1.75%     43.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   323     56.67%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                570                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     225     48.70%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     12      2.60%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     10      2.16%     53.46% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    215     46.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 462                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            11262145500     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               4432500      0.04%     99.12% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               6553000      0.06%     99.18% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              93482000      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        11366613000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.665635                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                15                      
system.cpu05.kern.mode_good::user                  14                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.306122                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel        339605000     85.76%     85.76% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user           56407000     14.24%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu05.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.038572                       # Percentage of non-idle cycles
system.cpu05.numCycles                       22731200                       # number of cpu cycles simulated
system.cpu05.num_insts                         174717                       # Number of instructions executed
system.cpu05.num_refs                           63962                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 14517.241379                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 11517.241379                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0          537                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          537                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       842000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.097479                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           58                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       668000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.097479                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           58                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0         30769                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        30769                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 18019.079686                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 15019.079686                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0             28987                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         28987                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     32110000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.057915                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0            1782                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1782                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     26764000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.057915                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses          1782                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 31717.391304                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 32585.365854                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0          445                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          445                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency      4377000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.236707                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0          138                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency      4008000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.210978                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses          123                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        18531                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        18531                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 54730.237154                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 51730.237154                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0            17519                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        17519                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency     55387000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.054611                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           1012                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1012                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency     52351000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.054611                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         1012                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3275000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                37.270690                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0          49300                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        49300                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 31316.034359                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 28316.034359                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0              46506                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          46506                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency      87497000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.056673                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0             2794                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2794                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency     79115000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.056673                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses           2794                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.872632                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          893.575660                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0         49300                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        49300                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 31316.034359                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 28316.034359                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0             46506                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total         46506                       # number of overall hits
system.cpu06.dcache.overall_miss_latency     87497000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.056673                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0            2794                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2794                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency     79115000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.056673                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses          2794                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3275000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                 2320                       # number of replacements
system.cpu06.dcache.sampled_refs                 2320                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              893.575660                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                  86468                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    947                       # number of writebacks
system.cpu06.dtb.data_accesses                   2698                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                      49848                       # DTB hits
system.cpu06.dtb.data_misses                      364                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                      30818                       # DTB read hits
system.cpu06.dtb.read_misses                      326                       # DTB read misses
system.cpu06.dtb.write_accesses                   875                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                     19030                       # DTB write hits
system.cpu06.dtb.write_misses                      38                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0        145272                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       145272                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 18141.959799                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 15141.959799                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0            144078                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        144078                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     21661500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.008219                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1194                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1194                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     18079500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.008219                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1194                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               292.448911                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0         145272                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       145272                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 18141.959799                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 15141.959799                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0             144078                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         144078                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      21661500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.008219                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1194                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1194                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     18079500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.008219                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1194                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0        145272                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       145272                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 18141.959799                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 15141.959799                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0            144078                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total        144078                       # number of overall hits
system.cpu06.icache.overall_miss_latency     21661500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.008219                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1194                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1194                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     18079500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.008219                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1194                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1194                       # number of replacements
system.cpu06.icache.sampled_refs                 1194                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                 349184                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.973609                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                 26579                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                     26454                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   1      0.20%      0.20% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  58     11.76%     11.97% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.81%     12.78% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 305     61.87%     74.65% # number of callpals executed
system.cpu06.kern.callpal::rdps                    25      5.07%     79.72% # number of callpals executed
system.cpu06.kern.callpal::rti                     90     18.26%     97.97% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      1.83%     99.80% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.20%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  493                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                     1026                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    152     36.36%     36.36% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    12      2.87%     39.23% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    11      2.63%     41.87% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   243     58.13%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                418                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     152     48.10%     48.10% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     12      3.80%     51.90% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     11      3.48%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    141     44.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 316                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            11651918000     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3697500      0.03%     99.47% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7256500      0.06%     99.53% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              54720000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        11717592000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.580247                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                67                      
system.cpu06.kern.mode_good::user                  67                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel             148                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.452703                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      17377408000     99.86%     99.86% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           25136000      0.14%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.026391                       # Percentage of non-idle cycles
system.cpu06.numCycles                       23435184                       # number of cpu cycles simulated
system.cpu06.num_insts                         144887                       # Number of instructions executed
system.cpu06.num_refs                           51011                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 12384.030418                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  9384.030418                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0         1613                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1613                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      3257000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.140192                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          263                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          263                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      2468000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.140192                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          263                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0        101495                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       101495                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 16699.066558                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 13699.066558                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             96567                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         96567                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     82293000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.048554                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            4928                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         4928                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     67509000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.048554                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          4928                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0         1856                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1856                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 38167.714885                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 35818.763326                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         1379                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1379                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     18206000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.257004                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          477                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          477                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     16799000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.252694                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          469                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        77728                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        77728                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 53199.223803                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 50199.223803                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            72317                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        72317                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    287861000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.069615                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           5411                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         5411                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    271628000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.069615                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         5411                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      7684000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                20.570611                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0         179223                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       179223                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 35801.721637                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 32801.721637                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0             168884                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         168884                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     370154000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.057688                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            10339                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        10339                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    339137000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.057688                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          10339                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.903164                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          924.840361                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0        179223                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       179223                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 35801.721637                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 32801.721637                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0            168884                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total        168884                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    370154000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.057688                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           10339                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        10339                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    339137000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.057688                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         10339                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      7684000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 8738                       # number of replacements
system.cpu07.dcache.sampled_refs                 8738                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              924.840361                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 179746                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   5357                       # number of writebacks
system.cpu07.dtb.data_accesses                  49618                       # DTB accesses
system.cpu07.dtb.data_acv                          10                       # DTB access violations
system.cpu07.dtb.data_hits                     182245                       # DTB hits
system.cpu07.dtb.data_misses                      438                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                  33384                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                     102735                       # DTB read hits
system.cpu07.dtb.read_misses                      360                       # DTB read misses
system.cpu07.dtb.write_accesses                 16234                       # DTB write accesses
system.cpu07.dtb.write_acv                         10                       # DTB write access violations
system.cpu07.dtb.write_hits                     79510                       # DTB write hits
system.cpu07.dtb.write_misses                      78                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        514721                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       514721                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 19560.371327                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 16560.309849                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            506588                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        506588                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    159084500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.015801                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            8133                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         8133                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    134685000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.015801                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          8133                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                65.551457                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         514721                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       514721                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 19560.371327                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 16560.309849                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             506588                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         506588                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     159084500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.015801                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             8133                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         8133                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    134685000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.015801                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           8133                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        514721                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       514721                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 19560.371327                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 16560.309849                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            506588                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        506588                       # number of overall hits
system.cpu07.icache.overall_miss_latency    159084500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.015801                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            8133                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         8133                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    134685000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.015801                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          8133                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 8133                       # number of replacements
system.cpu07.icache.sampled_refs                 8133                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 533130                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.894451                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                159765                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    159435                       # ITB hits
system.cpu07.itb.fetch_misses                     330                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                  33      2.50%      2.50% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  67      5.08%      7.58% # number of callpals executed
system.cpu07.kern.callpal::tbi                      5      0.38%      7.95% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 981     74.32%     82.27% # number of callpals executed
system.cpu07.kern.callpal::rdps                    26      1.97%     84.24% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.08%     84.32% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.08%     84.39% # number of callpals executed
system.cpu07.kern.callpal::rti                    123      9.32%     93.71% # number of callpals executed
system.cpu07.kern.callpal::callsys                 39      2.95%     96.67% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.08%     96.74% # number of callpals executed
system.cpu07.kern.callpal::rdunique                42      3.18%     99.92% # number of callpals executed
system.cpu07.kern.callpal::wrunique                 1      0.08%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 1320                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                     2120                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    495     43.96%     43.96% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    12      1.07%     45.03% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    10      0.89%     45.91% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   609     54.09%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1126                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     493     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     12      1.20%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     10      1.00%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    483     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 998                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            11562275000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4324000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               7436000      0.06%     98.78% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             142979000      1.22%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        11717014000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.995960                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.793103                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                99                      
system.cpu07.kern.mode_good::user                  99                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel             190                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                99                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.521053                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      25242788000     98.90%     98.90% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user          281242000      1.10%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1      5.00%      5.00% # number of syscalls executed
system.cpu07.kern.syscall::4                        6     30.00%     35.00% # number of syscalls executed
system.cpu07.kern.syscall::17                       4     20.00%     55.00% # number of syscalls executed
system.cpu07.kern.syscall::54                       1      5.00%     60.00% # number of syscalls executed
system.cpu07.kern.syscall::71                       3     15.00%     75.00% # number of syscalls executed
system.cpu07.kern.syscall::74                       2     10.00%     85.00% # number of syscalls executed
system.cpu07.kern.syscall::144                      1      5.00%     90.00% # number of syscalls executed
system.cpu07.kern.syscall::256                      1      5.00%     95.00% # number of syscalls executed
system.cpu07.kern.syscall::257                      1      5.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   20                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.105549                       # Percentage of non-idle cycles
system.cpu07.numCycles                       23434028                       # number of cpu cycles simulated
system.cpu07.num_insts                         514273                       # Number of instructions executed
system.cpu07.num_refs                          183808                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        35282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        35282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 26635.877060                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 23635.877060                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         4828                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         4828                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency    811169000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.863160                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        30454                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        30454                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency    719807000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.863160                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        30454                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1033140                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1033140                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0  9986.821183                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency  6986.821183                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0            996035                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        996035                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    370561000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.035915                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           37105                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        37105                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    259246000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.035915                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         37105                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        33136                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        33136                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  5072.006373                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  2073.249969                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          500                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          500                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    165530000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.984911                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        32636                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        32636                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     67646000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.984669                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        32628                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       585786                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       585786                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 54843.798083                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 51843.798083                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           551990                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       551990                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency   1853501000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.057693                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          33796                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        33796                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency   1752113000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.057693                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        33796                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency     15805000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               580.786331                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1618926                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1618926                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 31368.556156                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 28368.556156                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1548025                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1548025                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency    2224062000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.043795                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            70901                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        70901                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency   2011359000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.043795                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          70901                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.696446                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          713.161215                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1618926                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1618926                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 31368.556156                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 28368.556156                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1548025                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1548025                       # number of overall hits
system.cpu08.dcache.overall_miss_latency   2224062000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.043795                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           70901                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        70901                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency   2011359000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.043795                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         70901                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency     15805000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 2663                       # number of replacements
system.cpu08.dcache.sampled_refs                 2663                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              711.161215                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                1546634                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1197                       # number of writebacks
system.cpu08.dtb.data_accesses                1659202                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1687238                       # DTB hits
system.cpu08.dtb.data_misses                       86                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1050130                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1068311                       # DTB read hits
system.cpu08.dtb.read_misses                       74                       # DTB read misses
system.cpu08.dtb.write_accesses                609072                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    618927                       # DTB write hits
system.cpu08.dtb.write_misses                      12                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       3886757                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      3886757                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 21948.907455                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 18948.907455                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           3885201                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       3885201                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     34152500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000400                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1556                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1556                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     29484500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000400                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1556                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              2211.699229                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        3886757                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      3886757                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 21948.907455                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 18948.907455                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            3885201                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        3885201                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      34152500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000400                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1556                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1556                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     29484500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000400                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1556                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       3886757                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      3886757                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 21948.907455                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 18948.907455                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           3885201                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       3885201                       # number of overall hits
system.cpu08.icache.overall_miss_latency     34152500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000400                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1556                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1556                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     29484500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000400                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1556                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1556                       # number of replacements
system.cpu08.icache.sampled_refs                 1556                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                3441404                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.258541                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               3804579                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   3804539                       # ITB hits
system.cpu08.itb.fetch_misses                      40                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                 110     21.57%     21.57% # number of callpals executed
system.cpu08.kern.callpal::swpctx                   9      1.76%     23.33% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 298     58.43%     81.76% # number of callpals executed
system.cpu08.kern.callpal::rdps                    31      6.08%     87.84% # number of callpals executed
system.cpu08.kern.callpal::rti                     32      6.27%     94.12% # number of callpals executed
system.cpu08.kern.callpal::callsys                  6      1.18%     95.29% # number of callpals executed
system.cpu08.kern.callpal::rdunique                24      4.71%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  510                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      652                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    106     30.64%     30.64% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    12      3.47%     34.10% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     4      1.16%     35.26% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   224     64.74%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                346                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     106     47.11%     47.11% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     12      5.33%     52.44% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      4      1.78%     54.22% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    103     45.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 225                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            11631567000     99.26%     99.26% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               5039500      0.04%     99.30% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               2617500      0.02%     99.33% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              78850000      0.67%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        11718074000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.459821                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                26                      
system.cpu08.kern.mode_good::user                  26                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              41                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                26                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.634146                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      16292377000     65.74%     65.74% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         8491597000     34.26%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      9                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.741459                       # Percentage of non-idle cycles
system.cpu08.numCycles                       23436148                       # number of cpu cycles simulated
system.cpu08.num_insts                        3886671                       # Number of instructions executed
system.cpu08.num_refs                         1687606                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0        35627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        35627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 26689.275019                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 23689.275019                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         5240                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         5240                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency    811007000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.852921                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0        30387                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        30387                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency    719846000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.852921                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses        30387                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0        986595                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       986595                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0  9599.030471                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency  6599.030471                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0            949051                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        949051                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    360386000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.038054                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           37544                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        37544                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency    247754000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.038054                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         37544                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0        33479                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        33479                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  5152.964257                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  2155.018553                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0          857                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          857                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency    168100000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.974402                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0        32622                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        32622                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     70273000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.974014                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses        32609                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       567015                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       567015                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 54447.182379                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 51447.182379                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           532784                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       532784                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency   1863781500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.060371                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0          34231                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        34231                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency   1761088500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.060371                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses        34231                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3644500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               773.827235                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1553610                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1553610                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 30988.052943                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 27988.052943                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1481835                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1481835                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency    2224167500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.046199                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            71775                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        71775                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency   2008842500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.046199                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          71775                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.693764                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          710.414407                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1553610                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1553610                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 30988.052943                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 27988.052943                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1481835                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1481835                       # number of overall hits
system.cpu09.dcache.overall_miss_latency   2224167500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.046199                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           71775                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        71775                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency   2008842500                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.046199                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         71775                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3644500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                 3334                       # number of replacements
system.cpu09.dcache.sampled_refs                 3334                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              709.414407                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                2579940                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   1456                       # number of writebacks
system.cpu09.dtb.data_accesses                1559344                       # DTB accesses
system.cpu09.dtb.data_acv                          21                       # DTB access violations
system.cpu09.dtb.data_hits                    1621951                       # DTB hits
system.cpu09.dtb.data_misses                      406                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                 982796                       # DTB read accesses
system.cpu09.dtb.read_acv                          12                       # DTB read access violations
system.cpu09.dtb.read_hits                    1021568                       # DTB read hits
system.cpu09.dtb.read_misses                      364                       # DTB read misses
system.cpu09.dtb.write_accesses                576548                       # DTB write accesses
system.cpu09.dtb.write_acv                          9                       # DTB write access violations
system.cpu09.dtb.write_hits                    600383                       # DTB write hits
system.cpu09.dtb.write_misses                      42                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       3533558                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3533558                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16483.544806                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13482.950040                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           3531036                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3531036                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     41571500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000714                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            2522                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2522                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     34004000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000714                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          2522                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              2374.828349                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        3533558                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3533558                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16483.544806                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13482.950040                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            3531036                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3531036                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      41571500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000714                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             2522                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2522                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     34004000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000714                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           2522                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.893585                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          457.515585                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       3533558                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3533558                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16483.544806                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13482.950040                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           3531036                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       3531036                       # number of overall hits
system.cpu09.icache.overall_miss_latency     41571500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000714                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            2522                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         2522                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     34004000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000714                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          2522                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 2441                       # number of replacements
system.cpu09.icache.sampled_refs                 2441                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              457.515585                       # Cycle average of tags in use
system.cpu09.icache.total_refs                5796956                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle         2423902443000                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.294550                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               3371292                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   3371140                       # ITB hits
system.cpu09.itb.fetch_misses                     152                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                   1      0.16%      0.16% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  72     11.46%     11.62% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.64%     12.26% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 385     61.31%     73.57% # number of callpals executed
system.cpu09.kern.callpal::rdps                    25      3.98%     77.55% # number of callpals executed
system.cpu09.kern.callpal::rti                    104     16.56%     94.11% # number of callpals executed
system.cpu09.kern.callpal::callsys                 16      2.55%     96.66% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.16%     96.82% # number of callpals executed
system.cpu09.kern.callpal::rdunique                20      3.18%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  628                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                     1235                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                    193     37.33%     37.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    12      2.32%     39.65% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    16      3.09%     42.75% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   296     57.25%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                517                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     193     48.13%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     12      2.99%     51.12% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     16      3.99%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    180     44.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 401                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            11589543000     98.89%     98.89% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               5083500      0.04%     98.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              11411500      0.10%     99.03% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             113967000      0.97%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        11720005000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.608108                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                87                      
system.cpu09.kern.mode_good::user                  87                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel             176                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                87                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.494318                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     2415986768000     99.67%     99.67% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         7888454000      0.33%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     72                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu09.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    4                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.705450                       # Percentage of non-idle cycles
system.cpu09.numCycles                       23440010                       # number of cpu cycles simulated
system.cpu09.num_insts                        3533131                       # Number of instructions executed
system.cpu09.num_refs                         1623317                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0         1412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 15259.740260                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 12259.740260                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0         1258                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1258                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency      2350000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.109065                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          154                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency      1888000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.109065                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          154                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         90114                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        90114                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 29193.933266                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 26193.933266                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             85169                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         85169                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency    144364000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.054875                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            4945                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         4945                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency    129529000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.054875                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          4945                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0         1394                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1394                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 41759.717314                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 39207.142857                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         1111                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1111                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     11818000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.203013                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          283                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          283                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     10978000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.200861                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          280                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        92660                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        92660                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 55459.529669                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 52459.529669                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            85346                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        85346                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    405631000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.078934                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           7314                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         7314                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    383689000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.078934                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         7314                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      4840000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               108.463242                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0         182774                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       182774                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 44864.589281                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 41864.589281                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0             170515                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         170515                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     549995000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.067072                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            12259                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        12259                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    513218000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.067072                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          12259                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.603802                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          618.293139                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0        182774                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       182774                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 44864.589281                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 41864.589281                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0            170515                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total        170515                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    549995000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.067072                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           12259                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        12259                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    513218000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.067072                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         12259                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      4840000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                11154                       # number of replacements
system.cpu10.dcache.sampled_refs                11154                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              618.293139                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                1209799                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle         2424193834000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   6792                       # number of writebacks
system.cpu10.dtb.data_accesses                  49579                       # DTB accesses
system.cpu10.dtb.data_acv                           5                       # DTB access violations
system.cpu10.dtb.data_hits                     185074                       # DTB hits
system.cpu10.dtb.data_misses                      477                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                      91058                       # DTB read hits
system.cpu10.dtb.read_misses                      371                       # DTB read misses
system.cpu10.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu10.dtb.write_acv                          5                       # DTB write access violations
system.cpu10.dtb.write_hits                     94016                       # DTB write hits
system.cpu10.dtb.write_misses                     106                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        476291                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       476291                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 18983.300374                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 15983.300374                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            471740                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        471740                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     86393000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.009555                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            4551                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4551                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     72740000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.009555                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          4551                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               640.851421                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         476291                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       476291                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 18983.300374                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 15983.300374                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             471740                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         471740                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      86393000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.009555                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             4551                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4551                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     72740000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.009555                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           4551                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.858329                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          439.464389                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        476291                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       476291                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 18983.300374                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 15983.300374                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            471740                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        471740                       # number of overall hits
system.cpu10.icache.overall_miss_latency     86393000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.009555                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            4551                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         4551                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     72740000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.009555                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          4551                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 4469                       # number of replacements
system.cpu10.icache.sampled_refs                 4469                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              439.464389                       # Cycle average of tags in use
system.cpu10.icache.total_refs                2863965                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle         2424057515000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.889065                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                165510                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    165358                       # ITB hits
system.cpu10.itb.fetch_misses                     152                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                  15      1.88%      1.88% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  53      6.63%      8.51% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 567     70.96%     79.47% # number of callpals executed
system.cpu10.kern.callpal::rdps                    25      3.13%     82.60% # number of callpals executed
system.cpu10.kern.callpal::wrusp                    1      0.13%     82.73% # number of callpals executed
system.cpu10.kern.callpal::rti                    121     15.14%     97.87% # number of callpals executed
system.cpu10.kern.callpal::callsys                 15      1.88%     99.75% # number of callpals executed
system.cpu10.kern.callpal::imb                      2      0.25%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  799                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                     1455                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    301     42.39%     42.39% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    12      1.69%     44.08% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    10      1.41%     45.49% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   387     54.51%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                710                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     299     49.02%     49.02% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     12      1.97%     50.98% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     10      1.64%     52.62% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    289     47.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 610                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            11975788000     99.21%     99.21% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3794000      0.03%     99.24% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               6226000      0.05%     99.29% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              85173000      0.71%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        12070981000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                0.993355                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.746770                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                96                      
system.cpu10.kern.mode_good::user                  97                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel             173                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.554913                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2424855111000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user          305418000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu10.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu10.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu10.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu10.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu10.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu10.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu10.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                   12                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.110935                       # Percentage of non-idle cycles
system.cpu10.numCycles                       24143930                       # number of cpu cycles simulated
system.cpu10.num_insts                         475808                       # Number of instructions executed
system.cpu10.num_refs                          186376                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0        15500                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency        12500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           92                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       496000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.258065                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.258065                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          6709                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         6709                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 18107.843137                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 15107.843137                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              6403                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          6403                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      5541000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.045610                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             306                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          306                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      4623000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.045610                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           306                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 16842.105263                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 17869.565217                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       960000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.537736                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       822000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.433962                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           46                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         3221                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         3221                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 52333.333333                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 49333.333333                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             3179                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         3179                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      2198000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.013039                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             42                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      2072000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.013039                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           42                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      2971000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                18.869919                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           9930                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         9930                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 22238.505747                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 19238.505747                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               9582                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           9582                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       7739000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.035045                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              348                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          348                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      6695000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.035045                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            348                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.545022                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          558.102458                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          9930                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         9930                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 22238.505747                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 19238.505747                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              9582                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          9582                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      7739000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.035045                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             348                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          348                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      6695000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.035045                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           348                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      2971000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  123                       # number of replacements
system.cpu11.dcache.sampled_refs                  123                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              558.102458                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                   2321                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     25                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                      10182                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       6833                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      3349                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         31370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        31370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0        17040                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency        14040                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             31320                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         31320                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency       852000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001594                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       702000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001594                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                66.460000                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          31370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        31370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0        17040                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency        14040                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              31320                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          31320                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency        852000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001594                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       702000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001594                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         31370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        31370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0        17040                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency        14040                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             31320                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         31320                       # number of overall hits
system.cpu11.icache.overall_miss_latency       852000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001594                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              50                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           50                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       702000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001594                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   50                       # number of replacements
system.cpu11.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   3323                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.995381                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  3454                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      3454                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 180     79.65%     79.65% # number of callpals executed
system.cpu11.kern.callpal::rdps                    24     10.62%     90.27% # number of callpals executed
system.cpu11.kern.callpal::rti                     22      9.73%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  226                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      248                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     58     25.89%     25.89% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    12      5.36%     31.25% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    10      4.46%     35.71% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   144     64.29%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                224                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      58     45.31%     45.31% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     12      9.38%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     10      7.81%     62.50% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     48     37.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 128                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            11687442000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3812000      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               6386000      0.05%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              20637000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        11718277000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.004619                       # Percentage of non-idle cycles
system.cpu11.numCycles                       23436554                       # number of cpu cycles simulated
system.cpu11.num_insts                          31370                       # Number of instructions executed
system.cpu11.num_refs                           10224                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 12965.517241                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  9965.517241                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           74                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           74                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       376000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.281553                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           29                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.281553                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           29                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          6514                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         6514                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 14297.169811                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 11297.169811                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              6302                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          6302                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      3031000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.032545                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             212                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      2395000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.032545                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           212                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 15952.380952                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency        13750                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       670000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.461538                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           42                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       550000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.439560                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         3221                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3221                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0        51900                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency        48900                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             3191                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3191                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1557000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.009314                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1467000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.009314                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      2962000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                51.604651                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0           9735                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         9735                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 18958.677686                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 15958.677686                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               9493                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           9493                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       4588000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.024859                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              242                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          242                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      3862000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.024859                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            242                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.574414                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          588.200086                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0          9735                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         9735                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 18958.677686                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 15958.677686                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              9493                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          9493                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      4588000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.024859                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             242                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          242                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      3862000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.024859                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           242                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      2962000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                   86                       # number of replacements
system.cpu12.dcache.sampled_refs                   86                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              587.200086                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                   4438                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     14                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                       9951                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       6617                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      3334                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         30872                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        30872                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0        18260                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency        15260                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             30822                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         30822                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency       913000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001620                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       763000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001620                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                66.460000                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          30872                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        30872                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0        18260                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency        15260                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              30822                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          30822                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency        913000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001620                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       763000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001620                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         30872                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        30872                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0        18260                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency        15260                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             30822                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         30822                       # number of overall hits
system.cpu12.icache.overall_miss_latency       913000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001620                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              50                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           50                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       763000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001620                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   50                       # number of replacements
system.cpu12.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   3323                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.995733                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  3454                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      3454                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 180     79.65%     79.65% # number of callpals executed
system.cpu12.kern.callpal::rdps                    24     10.62%     90.27% # number of callpals executed
system.cpu12.kern.callpal::rti                     22      9.73%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  226                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      248                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     58     25.89%     25.89% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    12      5.36%     31.25% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    10      4.46%     35.71% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   144     64.29%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                224                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      58     45.31%     45.31% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     12      9.38%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     10      7.81%     62.50% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     48     37.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 128                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            11688424000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3353000      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               6169000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              20212000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        11718158000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.004267                       # Percentage of non-idle cycles
system.cpu12.numCycles                       23436316                       # number of cpu cycles simulated
system.cpu12.num_insts                          30872                       # Number of instructions executed
system.cpu12.num_refs                            9993                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0        17250                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency        14250                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           87                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       552000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.268908                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.268908                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          6721                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         6721                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 18803.149606                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 15803.149606                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              6467                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          6467                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      4776000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.037792                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             254                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      4014000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.037792                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           254                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 16259.259259                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 16511.111111                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       878000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.524272                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           54                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       743000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.436893                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         3221                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         3221                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 51580.645161                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 48580.645161                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             3190                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         3190                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1599000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.009624                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             31                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1506000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.009624                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           31                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      2944000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                11.523256                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           9942                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         9942                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 22368.421053                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 19368.421053                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               9657                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           9657                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       6375000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.028666                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              285                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          285                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      5520000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.028666                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            285                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.565711                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          579.287905                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          9942                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         9942                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 22368.421053                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 19368.421053                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              9657                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          9657                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      6375000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.028666                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             285                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          285                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      5520000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.028666                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           285                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      2944000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   86                       # number of replacements
system.cpu13.dcache.sampled_refs                   86                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              578.287905                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                    991                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     14                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                      10186                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       6840                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      3346                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         31370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        31370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0        18420                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency        15420                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             31320                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         31320                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency       921000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001594                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency       771000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001594                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                66.460000                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          31370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        31370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0        18420                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency        15420                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              31320                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          31320                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency        921000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001594                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency       771000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001594                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         31370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        31370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0        18420                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency        15420                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             31320                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         31320                       # number of overall hits
system.cpu13.icache.overall_miss_latency       921000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001594                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              50                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           50                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency       771000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001594                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   50                       # number of replacements
system.cpu13.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   3323                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.995491                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  3454                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      3454                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 180     79.65%     79.65% # number of callpals executed
system.cpu13.kern.callpal::rdps                    24     10.62%     90.27% # number of callpals executed
system.cpu13.kern.callpal::rti                     22      9.73%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  226                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      248                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     58     25.89%     25.89% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    12      5.36%     31.25% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    10      4.46%     35.71% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   144     64.29%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                224                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      58     45.31%     45.31% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     12      9.38%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     10      7.81%     62.50% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     48     37.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 128                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            11689112000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3337000      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               6165000      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              20243000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        11718857000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.004509                       # Percentage of non-idle cycles
system.cpu13.numCycles                       23437714                       # number of cpu cycles simulated
system.cpu13.num_insts                          31370                       # Number of instructions executed
system.cpu13.num_refs                           10228                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0        15800                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency        12800                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           80                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       553000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.304348                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       448000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.304348                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          6693                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         6693                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 18376.033058                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 15376.033058                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              6451                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          6451                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      4447000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.036157                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             242                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          242                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      3721000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.036157                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           242                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0        23600                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 22745.454545                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           39                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1416000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.606061                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           60                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1251000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.555556                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           55                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         3221                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         3221                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 52276.595745                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 49276.595745                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             3174                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         3174                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2457000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.014592                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             47                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2316000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.014592                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           47                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      2933000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                38.064103                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0           9914                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         9914                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 23889.273356                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 20889.273356                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               9625                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           9625                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       6904000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.029151                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              289                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          289                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      6037000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.029151                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            289                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.569111                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          582.769940                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0          9914                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         9914                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 23889.273356                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 20889.273356                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              9625                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          9625                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      6904000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.029151                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             289                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          289                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      6037000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.029151                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           289                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      2933000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                   78                       # number of replacements
system.cpu14.dcache.sampled_refs                   78                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              582.769940                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                   2969                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                      9                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                      10150                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       6808                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      3342                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         31290                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        31290                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0        18100                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency        15100                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             31240                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         31240                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency       905000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001598                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       755000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001598                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                66.460000                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          31290                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        31290                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0        18100                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency        15100                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              31240                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          31240                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency        905000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001598                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       755000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001598                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         31290                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        31290                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0        18100                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency        15100                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             31240                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         31240                       # number of overall hits
system.cpu14.icache.overall_miss_latency       905000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001598                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              50                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           50                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       755000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001598                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   50                       # number of replacements
system.cpu14.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   3323                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.995413                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  3454                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      3454                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 180     79.65%     79.65% # number of callpals executed
system.cpu14.kern.callpal::rdps                    24     10.62%     90.27% # number of callpals executed
system.cpu14.kern.callpal::rti                     22      9.73%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  226                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      248                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     58     25.89%     25.89% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    12      5.36%     31.25% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    10      4.46%     35.71% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   144     64.29%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                224                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      58     45.31%     45.31% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     12      9.38%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     10      7.81%     62.50% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     48     37.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 128                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            11688429000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3324000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               7968000      0.07%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              19890000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        11719611000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.004587                       # Percentage of non-idle cycles
system.cpu14.numCycles                       23439222                       # number of cpu cycles simulated
system.cpu14.num_insts                          31290                       # Number of instructions executed
system.cpu14.num_refs                           10192                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 10621.621622                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  7621.621622                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           83                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       393000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.308333                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       282000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.308333                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          7067                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         7067                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 18702.702703                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 15702.702703                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              6845                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          6845                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      4152000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.031414                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             222                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          222                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      3486000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.031414                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           222                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0        20900                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 20596.774194                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           41                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           41                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1463000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.630631                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           70                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1277000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.558559                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           62                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         3527                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3527                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0        47800                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency        44800                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             3427                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3427                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4780000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.028353                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0            100                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4480000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.028353                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses          100                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      2899000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                13.800000                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          10594                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        10594                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 27739.130435                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 24739.130435                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              10272                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          10272                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency       8932000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.030395                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              322                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          322                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      7966000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.030395                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            322                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.677825                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          694.092985                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         10594                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        10594                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 27739.130435                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 24739.130435                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             10272                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         10272                       # number of overall hits
system.cpu15.dcache.overall_miss_latency      8932000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.030395                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             322                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          322                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      7966000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.030395                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           322                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      2899000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                   80                       # number of replacements
system.cpu15.dcache.sampled_refs                   80                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              694.092985                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   1104                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                      9                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      10847                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       7187                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      3660                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         33554                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        33554                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0        17960                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency        14960                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             33504                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         33504                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency       898000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001490                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       748000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001490                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                66.460000                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          33554                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        33554                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0        17960                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency        14960                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              33504                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          33504                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency        898000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001490                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       748000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001490                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         33554                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        33554                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0        17960                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency        14960                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             33504                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         33504                       # number of overall hits
system.cpu15.icache.overall_miss_latency       898000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001490                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              50                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           50                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       748000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001490                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   50                       # number of replacements
system.cpu15.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   3323                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.995004                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  3940                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      3940                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 234     83.57%     83.57% # number of callpals executed
system.cpu15.kern.callpal::rdps                    24      8.57%     92.14% # number of callpals executed
system.cpu15.kern.callpal::rti                     22      7.86%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  280                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      302                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     74     26.62%     26.62% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    12      4.32%     30.94% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    20      7.19%     38.13% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   172     61.87%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                278                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      74     41.11%     41.11% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     12      6.67%     47.78% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     20     11.11%     58.89% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     74     41.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            11683115000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               3309000      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              11293000      0.10%     99.82% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              21090000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        11718807000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.430233                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.004996                       # Percentage of non-idle cycles
system.cpu15.numCycles                       23437614                       # number of cpu cycles simulated
system.cpu15.num_insts                          33554                       # Number of instructions executed
system.cpu15.num_refs                           10899                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                    10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                    12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  1783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  4431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                  1054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                 6676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0     161324900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1      80662450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  67218708.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  134437416.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  268874833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  452397.363993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  961411.799762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  182041.187091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  1218466.012085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  765298.387097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 120824.520671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 268874833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 268874833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 100828062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 268874833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 62048038.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40003.352460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            806624500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                      10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                      12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    1783                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     839                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    4431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                    1054                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                   6676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15511                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       620492000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     3102.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     1551.100000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     1292.583333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3     2585.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4     5170.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5        8.699383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       18.487485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        3.500564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       23.430514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9       14.716319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10       2.323397                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    5170.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    5170.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    1938.875000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    5170.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1193.153846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 15511                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     280                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     119                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                     128                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                      68                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    4009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    2598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   11942                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3749                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    4383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   9295                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                     84                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                     90                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                     92                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               37065                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0        24934250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    9350343.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3        14960550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    430519.424460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    977813.725490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    190458.943348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    533352.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    1372527.522936                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   128361.647362                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11      299211000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12      149605500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13      149605500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14       99737000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15       99737000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40002.445842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         268                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         119                       # number of ReadReq hits
system.l2.ReadReq_hits::2                          96                       # number of ReadReq hits
system.l2.ReadReq_hits::3                          48                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           7                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        3314                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        2292                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       10371                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        3188                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        4165                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       6964                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        117                       # number of ReadReq hits
system.l2.ReadReq_hits::12                         82                       # number of ReadReq hits
system.l2.ReadReq_hits::13                         88                       # number of ReadReq hits
system.l2.ReadReq_hits::14                         89                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        100                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31308                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              299211000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.042857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.294118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.173360                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.117783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.131553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.149640                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.049738                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.250780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.008475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.023810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.022222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.032609                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.029126                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        12                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        32                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        20                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       695                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       306                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      1571                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       561                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       218                       # number of ReadReq misses
system.l2.ReadReq_misses::10                     2331                       # number of ReadReq misses
system.l2.ReadReq_misses::11                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::12                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::13                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5757                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         228974000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         20.442857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         48.100840                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2         44.718750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3         84.176471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4        817.714286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          1.427787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          2.203233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          0.479317                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          1.526807                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          1.305955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         0.615815                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        48.508475                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        68.142857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        63.600000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        62.217391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        55.572816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5724                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26312500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                  215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  986                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                33040                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                32860                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 761                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            68822                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 1739980.198020                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 5668967.741935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 3315811.320755                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 5021085.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 6508814.814815                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 384547.045952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 817386.046512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 178233.265720                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8  5318.946731                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9  5348.082775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 230930.354796                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 3820391.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 5857933.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 6059931.034483                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 2978610.169492                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 1910195.652174                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40000.900875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           175738000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    101                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    457                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                    215                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    986                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                  33040                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                  32860                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   761                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              68822                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2752942000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0     681.405941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1    2220.064516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2    1298.528302                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3    1966.342857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4    2548.962963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5     150.595186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     320.102326                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      69.799189                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8       2.082990                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9       2.094400                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     90.436268                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11   1496.130435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12   2294.066667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13   2373.172414                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14   1166.474576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15    748.065217                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                68822                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     69531000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 18625                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18625                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     18625                       # number of Writeback hits
system.l2.Writeback_hits::total                 18625                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.848156                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      285                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      129                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                      140                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                       74                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                       10                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     5792                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     3437                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    16373                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     4411                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     5437                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                   15971                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     121                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                      87                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                      98                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                      95                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     116                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52576                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     65049147.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::1        110583550                       # average overall miss latency
system.l2.demand_avg_miss_latency::2         25132625                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     42532134.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     368611833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     446261.299435                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     965795.196507                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     184244.501833                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     904199.100572                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     869367.531447                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    122775.119352                       # average overall miss latency
system.l2.demand_avg_miss_latency::11       276458875                       # average overall miss latency
system.l2.demand_avg_miss_latency::12       221167100                       # average overall miss latency
system.l2.demand_avg_miss_latency::13       110583550                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    184305916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    69114718.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40003.108076                       # average overall mshr miss latency
system.l2.demand_hits::0                          268                       # number of demand (read+write) hits
system.l2.demand_hits::1                          119                       # number of demand (read+write) hits
system.l2.demand_hits::2                           96                       # number of demand (read+write) hits
system.l2.demand_hits::3                           48                       # number of demand (read+write) hits
system.l2.demand_hits::4                            7                       # number of demand (read+write) hits
system.l2.demand_hits::5                         3314                       # number of demand (read+write) hits
system.l2.demand_hits::6                         2292                       # number of demand (read+write) hits
system.l2.demand_hits::7                        10371                       # number of demand (read+write) hits
system.l2.demand_hits::8                         3188                       # number of demand (read+write) hits
system.l2.demand_hits::9                         4165                       # number of demand (read+write) hits
system.l2.demand_hits::10                        6964                       # number of demand (read+write) hits
system.l2.demand_hits::11                         117                       # number of demand (read+write) hits
system.l2.demand_hits::12                          82                       # number of demand (read+write) hits
system.l2.demand_hits::13                          88                       # number of demand (read+write) hits
system.l2.demand_hits::14                          89                       # number of demand (read+write) hits
system.l2.demand_hits::15                         100                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31308                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1105835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.059649                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.077519                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.314286                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.351351                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.300000                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.427831                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.333139                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.366579                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.277261                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.233953                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.563960                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.033058                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.057471                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.102041                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.063158                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.137931                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         17                       # number of demand (read+write) misses
system.l2.demand_misses::1                         10                       # number of demand (read+write) misses
system.l2.demand_misses::2                         44                       # number of demand (read+write) misses
system.l2.demand_misses::3                         26                       # number of demand (read+write) misses
system.l2.demand_misses::4                          3                       # number of demand (read+write) misses
system.l2.demand_misses::5                       2478                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1145                       # number of demand (read+write) misses
system.l2.demand_misses::7                       6002                       # number of demand (read+write) misses
system.l2.demand_misses::8                       1223                       # number of demand (read+write) misses
system.l2.demand_misses::9                       1272                       # number of demand (read+write) misses
system.l2.demand_misses::10                      9007                       # number of demand (read+write) misses
system.l2.demand_misses::11                         4                       # number of demand (read+write) misses
system.l2.demand_misses::12                         5                       # number of demand (read+write) misses
system.l2.demand_misses::13                        10                       # number of demand (read+write) misses
system.l2.demand_misses::14                         6                       # number of demand (read+write) misses
system.l2.demand_misses::15                        16                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21268                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          849466000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          74.508772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         164.612403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2         151.678571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3         286.959459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4        2123.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           3.666264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6           6.178353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           1.296952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.814101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9           3.905646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          1.329597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        175.495868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        244.080460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        216.683673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        223.526316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        183.060345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21235                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.009784                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002019                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.053560                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.025487                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.013265                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.065985                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.010035                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.042075                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.012722                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000660                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.004432                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000052                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000091                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.311920                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    320.589707                       # Average occupied blocks per context
system.l2.occ_blocks::1                     66.148870                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1755.058947                       # Average occupied blocks per context
system.l2.occ_blocks::3                    835.150272                       # Average occupied blocks per context
system.l2.occ_blocks::4                    434.654285                       # Average occupied blocks per context
system.l2.occ_blocks::5                   2162.201384                       # Average occupied blocks per context
system.l2.occ_blocks::6                    328.821255                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1378.723953                       # Average occupied blocks per context
system.l2.occ_blocks::8                    416.863151                       # Average occupied blocks per context
system.l2.occ_blocks::9                     21.618060                       # Average occupied blocks per context
system.l2.occ_blocks::10                   145.241628                       # Average occupied blocks per context
system.l2.occ_blocks::14                     1.698897                       # Average occupied blocks per context
system.l2.occ_blocks::15                     2.976862                       # Average occupied blocks per context
system.l2.occ_blocks::16                 10220.983751                       # Average occupied blocks per context
system.l2.overall_accesses::0                     285                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     129                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                     140                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                      74                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                      10                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    5792                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    3437                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   16373                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    4411                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    5437                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                  15971                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    121                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                     87                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                     98                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                     95                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    116                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52576                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    65049147.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::1       110583550                       # average overall miss latency
system.l2.overall_avg_miss_latency::2        25132625                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    42532134.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    368611833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    446261.299435                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    965795.196507                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    184244.501833                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    904199.100572                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    869367.531447                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   122775.119352                       # average overall miss latency
system.l2.overall_avg_miss_latency::11      276458875                       # average overall miss latency
system.l2.overall_avg_miss_latency::12      221167100                       # average overall miss latency
system.l2.overall_avg_miss_latency::13      110583550                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   184305916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   69114718.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40003.108076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         268                       # number of overall hits
system.l2.overall_hits::1                         119                       # number of overall hits
system.l2.overall_hits::2                          96                       # number of overall hits
system.l2.overall_hits::3                          48                       # number of overall hits
system.l2.overall_hits::4                           7                       # number of overall hits
system.l2.overall_hits::5                        3314                       # number of overall hits
system.l2.overall_hits::6                        2292                       # number of overall hits
system.l2.overall_hits::7                       10371                       # number of overall hits
system.l2.overall_hits::8                        3188                       # number of overall hits
system.l2.overall_hits::9                        4165                       # number of overall hits
system.l2.overall_hits::10                       6964                       # number of overall hits
system.l2.overall_hits::11                        117                       # number of overall hits
system.l2.overall_hits::12                         82                       # number of overall hits
system.l2.overall_hits::13                         88                       # number of overall hits
system.l2.overall_hits::14                         89                       # number of overall hits
system.l2.overall_hits::15                        100                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   31308                       # number of overall hits
system.l2.overall_miss_latency             1105835500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.059649                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.077519                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.314286                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.351351                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.300000                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.427831                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.333139                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.366579                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.277261                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.233953                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.563960                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.033058                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.057471                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.102041                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.063158                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.137931                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        17                       # number of overall misses
system.l2.overall_misses::1                        10                       # number of overall misses
system.l2.overall_misses::2                        44                       # number of overall misses
system.l2.overall_misses::3                        26                       # number of overall misses
system.l2.overall_misses::4                         3                       # number of overall misses
system.l2.overall_misses::5                      2478                       # number of overall misses
system.l2.overall_misses::6                      1145                       # number of overall misses
system.l2.overall_misses::7                      6002                       # number of overall misses
system.l2.overall_misses::8                      1223                       # number of overall misses
system.l2.overall_misses::9                      1272                       # number of overall misses
system.l2.overall_misses::10                     9007                       # number of overall misses
system.l2.overall_misses::11                        4                       # number of overall misses
system.l2.overall_misses::12                        5                       # number of overall misses
system.l2.overall_misses::13                       10                       # number of overall misses
system.l2.overall_misses::14                        6                       # number of overall misses
system.l2.overall_misses::15                       16                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 21268                       # number of overall misses
system.l2.overall_mshr_hits                        33                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         849466000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         74.508772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        164.612403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2        151.678571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3        286.959459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4       2123.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          3.666264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6          6.178353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          1.296952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.814101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9          3.905646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         1.329597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       175.495868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       244.080460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       216.683673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       223.526316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       183.060345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   21235                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency     95843500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          12526                       # number of replacements
system.l2.sampled_refs                          12526                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18090.731021                       # Cycle average of tags in use
system.l2.total_refs                            73254                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             6576                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               18014331                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389712                       # Number of bytes of host memory used
host_seconds                                    11.59                       # Real time elapsed on the host
host_tick_rate                              902439696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   208787334                       # Number of instructions simulated
sim_seconds                                  0.010460                       # Number of seconds simulated
sim_ticks                                 10459508000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0        46460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        46460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 26069.027425                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 23069.027425                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0        30307                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        30307                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency    421093000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.347675                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        16153                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        16153                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency    372634000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.347675                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        16153                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0       1019345                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1019345                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 18075.889480                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 15075.889480                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0            946634                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        946634                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency   1314316000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.071331                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0           72711                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        72711                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency   1096183000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.071331                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses         72711                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29404000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0        40655                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        40655                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0  3304.556415                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency  2917.868590                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          426                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          426                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    132939000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.989522                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        40229                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        40229                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     65547000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.552552                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        22464                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       290760                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       290760                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 35467.013373                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 32467.013373                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0           273935                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       273935                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    596732500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.057866                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0          16825                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        16825                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    546257500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.057866                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses        16825                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15303500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               166.571429                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0        1310105                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1310105                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 21343.911946                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 18343.911946                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0            1220569                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1220569                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency    1911048500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.068343                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            89536                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        89536                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency   1642440500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.068343                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          89536                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.831566                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.003575                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          851.523173                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -3.660430                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0       1310105                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1310105                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 21343.911946                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 18343.911946                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0           1220569                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1220569                       # number of overall hits
system.cpu00.dcache.overall_miss_latency   1911048500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.068343                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           89536                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        89536                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency   1642440500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.068343                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         89536                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     44707500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  847                       # number of replacements
system.cpu00.dcache.sampled_refs                  847                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              847.862743                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                 141086                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                    451                       # number of writebacks
system.cpu00.dtb.data_accesses                1368416                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                    1397507                       # DTB hits
system.cpu00.dtb.data_misses                       28                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                1047337                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                    1065978                       # DTB read hits
system.cpu00.dtb.read_misses                       26                       # DTB read misses
system.cpu00.dtb.write_accesses                321079                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                    331529                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       3011581                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      3011581                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 19461.734694                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 16461.309524                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           3010405                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       3010405                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     22887000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.000390                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            1176                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1176                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     19358500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          1176                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs              2108.341837                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        3011581                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      3011581                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 19461.734694                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 16461.309524                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            3010405                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        3010405                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      22887000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.000390                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             1176                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1176                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     19358500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.000390                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           1176                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       3011581                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      3011581                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 19461.734694                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 16461.309524                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           3010405                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       3010405                       # number of overall hits
system.cpu00.icache.overall_miss_latency     22887000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.000390                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            1176                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         1176                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     19358500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.000390                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          1176                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 1176                       # number of replacements
system.cpu00.icache.sampled_refs                 1176                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                2479410                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.348621                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               2926035                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   2926015                       # ITB hits
system.cpu00.itb.fetch_misses                      20                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpctx                   5      0.93%      0.93% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 448     83.58%     84.51% # number of callpals executed
system.cpu00.kern.callpal::rdps                    27      5.04%     89.55% # number of callpals executed
system.cpu00.kern.callpal::rti                     35      6.53%     96.08% # number of callpals executed
system.cpu00.kern.callpal::callsys                  4      0.75%     96.83% # number of callpals executed
system.cpu00.kern.callpal::rdunique                17      3.17%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  536                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      614                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    174     33.92%     33.92% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.97%     34.89% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    11      2.14%     37.04% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    14      2.73%     39.77% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   309     60.23%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                513                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     174     47.03%     47.03% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.35%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     11      2.97%     51.35% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     14      3.78%     55.14% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    166     44.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 370                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            10590103000     98.60%     98.60% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               3046000      0.03%     98.62% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4610500      0.04%     98.67% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               9252500      0.09%     98.75% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             133987000      1.25%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        10740999000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.537217                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                18                      
system.cpu00.kern.mode_good::user                  18                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              40                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                18                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.450000                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      58910573000     89.92%     89.92% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         6601144000     10.08%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.651379                       # Percentage of non-idle cycles
system.cpu00.numCycles                       21481998                       # number of cpu cycles simulated
system.cpu00.num_insts                        3011553                       # Number of instructions executed
system.cpu00.num_refs                         1397668                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 18545.454545                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 15545.454545                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           90                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       612000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.268293                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.268293                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          6579                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6579                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 17554.166667                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 14554.166667                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              6339                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          6339                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      4213000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.036480                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             240                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          240                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      3493000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.036480                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           240                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 12563.636364                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 13069.767442                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           53                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       691000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.509259                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       562000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.398148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         3187                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         3187                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 46896.551724                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 43896.551724                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             3158                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         3158                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1360000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.009099                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             29                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1273000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.009099                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           29                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4265000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                21.804878                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           9766                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         9766                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 20717.472119                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 17717.472119                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               9497                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           9497                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       5573000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.027545                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              269                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          269                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      4766000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.027545                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            269                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.452117                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          462.968110                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          9766                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         9766                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 20717.472119                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 17717.472119                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              9497                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          9497                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      5573000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.027545                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             269                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          269                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      4766000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.027545                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           269                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4265000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   82                       # number of replacements
system.cpu01.dcache.sampled_refs                   82                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              461.968110                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1788                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     19                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                      10020                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       6702                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      3318                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         30974                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        30974                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15188.679245                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12188.679245                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             30921                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         30921                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       805000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001711                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              53                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       646000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001711                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            53                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               105.981132                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          30974                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        30974                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15188.679245                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12188.679245                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              30921                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          30921                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        805000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001711                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               53                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           53                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       646000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001711                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         30974                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        30974                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15188.679245                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12188.679245                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             30921                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         30921                       # number of overall hits
system.cpu01.icache.overall_miss_latency       805000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001711                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              53                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           53                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       646000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001711                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            53                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   53                       # number of replacements
system.cpu01.icache.sampled_refs                   53                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   5617                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.994973                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3408                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3408                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 167     78.77%     78.77% # number of callpals executed
system.cpu01.kern.callpal::rdps                    22     10.38%     89.15% # number of callpals executed
system.cpu01.kern.callpal::rti                     23     10.85%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  212                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      235                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     56     26.29%     26.29% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    11      5.16%     31.46% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    12      5.63%     37.09% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   134     62.91%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                213                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      56     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     11      8.94%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     12      9.76%     64.23% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     44     35.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 123                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            10712705000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4269000      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               7606000      0.07%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              18457000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        10743037000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.328358                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                23                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.005027                       # Percentage of non-idle cycles
system.cpu01.numCycles                       21486074                       # number of cpu cycles simulated
system.cpu01.num_insts                          30974                       # Number of instructions executed
system.cpu01.num_refs                           10067                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 16878.787879                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 13878.787879                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0           91                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       557000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.266129                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       458000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.266129                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          5033                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5033                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 20350.746269                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 17350.746269                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              4899                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4899                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      2727000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.026624                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             134                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      2325000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.026624                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           134                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0        13375                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 12658.536585                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           62                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       642000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.436364                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       519000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.372727                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           41                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         2677                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2677                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0        59550                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency        56550                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             2657                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2657                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      1191000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.007471                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             20                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      1131000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.007471                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           20                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      4226000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               294.571429                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           7710                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7710                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 25441.558442                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 22441.558442                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               7556                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           7556                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       3918000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.019974                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              154                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          154                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      3456000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.019974                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            154                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.582639                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          596.622371                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          7710                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7710                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 25441.558442                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 22441.558442                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              7556                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          7556                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      3918000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.019974                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             154                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          154                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      3456000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.019974                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           154                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      4226000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                    7                       # number of replacements
system.cpu02.dcache.sampled_refs                    7                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              596.622371                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                   2062                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                      3                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       7967                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       5157                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      2810                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         22772                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        22772                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_hits::0             22772                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         22772                       # number of ReadReq hits
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          22772                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        22772                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              22772                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          22772                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         22772                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        22772                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             22772                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         22772                       # number of overall hits
system.cpu02.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0               0                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total            0                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                    0                       # number of replacements
system.cpu02.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.996186                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  3372                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      3372                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 163     78.37%     78.37% # number of callpals executed
system.cpu02.kern.callpal::rdps                    22     10.58%     88.94% # number of callpals executed
system.cpu02.kern.callpal::rti                     23     11.06%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  208                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      231                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     56     26.79%     26.79% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    11      5.26%     32.06% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    12      5.74%     37.80% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   130     62.20%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                209                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      56     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     11      8.94%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     12      9.76%     64.23% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     44     35.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 123                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            10710849000     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4229000      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7441000      0.07%     99.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              19467000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        10741986000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.338462                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.003814                       # Percentage of non-idle cycles
system.cpu02.numCycles                       21483972                       # number of cpu cycles simulated
system.cpu02.num_insts                          22772                       # Number of instructions executed
system.cpu02.num_refs                            8014                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 13571.428571                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 10571.428571                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           86                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       380000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.245614                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       296000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.245614                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          4777                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4777                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0        24000                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency        21000                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              4676                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4676                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      2424000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.021143                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             101                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      2121000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.021143                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           101                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 15941.176471                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 15066.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           51                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       813000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       678000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.441176                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2627                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2627                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 57523.809524                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 54523.809524                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2606                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2606                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1208000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.007994                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             21                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1145000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.007994                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           21                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      4193000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                94.615385                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           7404                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7404                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 29770.491803                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 26770.491803                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               7282                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7282                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       3632000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.016478                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              122                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          122                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      3266000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.016478                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            122                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.771936                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          790.462322                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          7404                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7404                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 29770.491803                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 26770.491803                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              7282                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7282                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      3632000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.016478                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             122                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          122                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      3266000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.016478                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           122                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      4193000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   13                       # number of replacements
system.cpu03.dcache.sampled_refs                   13                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              790.462322                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                   1230                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      4                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       7643                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       4891                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      2752                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         21594                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        21594                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0        14000                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency        11000                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0             21593                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         21593                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency        14000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000046                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0               1                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency        11000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses             1                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                       15                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          21594                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        21594                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0        14000                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              21593                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          21593                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency         14000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000046                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0                1                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000046                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses              1                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         21594                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        21594                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0        14000                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             21593                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         21593                       # number of overall hits
system.cpu03.icache.overall_miss_latency        14000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000046                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0               1                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total            1                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency        11000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000046                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses             1                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                    1                       # number of replacements
system.cpu03.icache.sampled_refs                    1                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                     15                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.996357                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3372                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3372                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 163     78.37%     78.37% # number of callpals executed
system.cpu03.kern.callpal::rdps                    22     10.58%     88.94% # number of callpals executed
system.cpu03.kern.callpal::rti                     23     11.06%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  208                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      231                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     56     26.79%     26.79% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    11      5.26%     32.06% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    12      5.74%     37.80% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   130     62.20%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                209                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      56     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     11      8.94%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     12      9.76%     64.23% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     44     35.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 123                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            10711460000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4194000      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               7688000      0.07%     99.84% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              17704000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        10741046000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.338462                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.003643                       # Percentage of non-idle cycles
system.cpu03.numCycles                       21482092                       # number of cpu cycles simulated
system.cpu03.num_insts                          21594                       # Number of instructions executed
system.cpu03.num_refs                            7690                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0        15275                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency        12275                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           99                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       611000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.287770                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           40                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       491000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.287770                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           40                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          5116                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5116                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 30331.325301                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 27331.325301                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              4950                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4950                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      5035000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.032447                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0             166                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          166                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      4537000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.032447                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses           166                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 11704.918033                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 13604.651163                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           52                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       714000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.539823                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           61                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       585000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.380531                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         2627                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2627                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 54631.578947                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 51631.578947                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             2608                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2608                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency      1038000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.007233                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency       981000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.007233                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           19                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3971000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                10.769231                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           7743                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7743                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 32827.027027                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 29827.027027                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               7558                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           7558                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       6073000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.023893                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0              185                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          185                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      5518000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.023893                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses            185                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.712934                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          730.044050                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          7743                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7743                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 32827.027027                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 29827.027027                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              7558                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          7558                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      6073000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.023893                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0             185                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total          185                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      5518000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.023893                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses           185                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3971000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   13                       # number of replacements
system.cpu04.dcache.sampled_refs                   13                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              730.044050                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                    140                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                     10                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       8018                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       5255                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      2763                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         22380                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        22380                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0        14000                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency        11000                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0             22379                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         22379                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency        14000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000045                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0               1                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency        11000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses             1                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                       59                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          22380                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        22380                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0        14000                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              22379                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          22379                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency         14000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000045                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                1                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000045                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              1                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         22380                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        22380                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0        14000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             22379                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         22379                       # number of overall hits
system.cpu04.icache.overall_miss_latency        14000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000045                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               1                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            1                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency        11000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000045                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             1                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    1                       # number of replacements
system.cpu04.icache.sampled_refs                    1                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                     59                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.996028                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  3372                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      3372                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 163     78.37%     78.37% # number of callpals executed
system.cpu04.kern.callpal::rdps                    22     10.58%     88.94% # number of callpals executed
system.cpu04.kern.callpal::rti                     23     11.06%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  208                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      231                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     56     26.79%     26.79% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    11      5.26%     32.06% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    12      5.74%     37.80% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   130     62.20%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                209                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      56     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     11      8.94%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     12      9.76%     64.23% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     44     35.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 123                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            10713745000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3977000      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7498000      0.07%     99.83% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              17756000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        10742976000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.338462                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.003972                       # Percentage of non-idle cycles
system.cpu04.numCycles                       21485952                       # number of cpu cycles simulated
system.cpu04.num_insts                          22380                       # Number of instructions executed
system.cpu04.num_refs                            8065                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 15378.378378                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 12378.378378                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0           99                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       569000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.272059                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       458000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.272059                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0          5085                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5085                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 30723.270440                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 27723.270440                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0              4926                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4926                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency      4885000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.031268                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0             159                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency      4408000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.031268                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses           159                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          113                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 13147.540984                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 13708.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           52                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency       802000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.539823                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0           61                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency       658000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.424779                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0         2622                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2622                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 58652.173913                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 55652.173913                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             2599                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2599                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency      1349000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.008772                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0             23                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency      1280000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.008772                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses           23                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3257000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                19.689655                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0           7707                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7707                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 34252.747253                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 31252.747253                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0               7525                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           7525                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency       6234000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.023615                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0              182                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          182                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency      5688000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.023615                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses            182                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.850213                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          870.617700                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0          7707                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7707                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 34252.747253                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 31252.747253                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0              7525                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total          7525                       # number of overall hits
system.cpu05.dcache.overall_miss_latency      6234000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.023615                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0             182                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total          182                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency      5688000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.023615                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses           182                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3257000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                   29                       # number of replacements
system.cpu05.dcache.sampled_refs                   29                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              869.617700                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                    571                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                     20                       # number of writebacks
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                       7979                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                       5221                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                      2758                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0         22305                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        22305                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_hits::0             22305                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         22305                       # number of ReadReq hits
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0          22305                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        22305                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0              22305                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          22305                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0         22305                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        22305                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0             22305                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total         22305                       # number of overall hits
system.cpu05.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0               0                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total            0                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                    0                       # number of replacements
system.cpu05.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.996088                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                  3372                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                      3372                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpipl                 163     78.37%     78.37% # number of callpals executed
system.cpu05.kern.callpal::rdps                    22     10.58%     88.94% # number of callpals executed
system.cpu05.kern.callpal::rti                     23     11.06%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  208                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      231                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     56     26.79%     26.79% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    11      5.26%     32.06% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    12      5.74%     37.80% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   130     62.20%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                209                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      56     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     11      8.94%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     12      9.76%     64.23% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     44     35.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 123                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            10713201000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3262000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               7453000      0.07%     99.83% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              18119000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        10742035000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.338462                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.not_idle_fraction               0.003912                       # Percentage of non-idle cycles
system.cpu05.numCycles                       21484070                       # number of cpu cycles simulated
system.cpu05.num_insts                          22305                       # Number of instructions executed
system.cpu05.num_refs                            8026                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 13121.212121                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 10121.212121                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           93                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       433000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.261905                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       334000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.261905                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          5003                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5003                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 29152.671756                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 26152.671756                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              4872                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4872                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      3819000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.026184                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0             131                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          131                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      3426000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.026184                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses           131                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 14561.403509                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 14291.666667                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           51                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       830000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.527778                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       686000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         2622                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2622                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 58736.842105                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 55736.842105                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             2603                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2603                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1116000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.007246                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             19                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1059000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.007246                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           19                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3231000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                 6.214286                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           7625                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         7625                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0        32900                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency        29900                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               7475                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           7475                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       4935000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.019672                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0              150                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          150                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      4485000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.019672                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses            150                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.834619                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          854.649400                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          7625                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         7625                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0        32900                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency        29900                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              7475                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          7475                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      4935000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.019672                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0             150                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total          150                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      4485000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.019672                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses           150                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3231000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   14                       # number of replacements
system.cpu06.dcache.sampled_refs                   14                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              854.649400                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                     87                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      7                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                       7882                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       5129                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      2753                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         22096                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        22096                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_hits::0             22096                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         22096                       # number of ReadReq hits
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          22096                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        22096                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              22096                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          22096                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         22096                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        22096                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             22096                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         22096                       # number of overall hits
system.cpu06.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               0                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            0                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    0                       # number of replacements
system.cpu06.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996251                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  3372                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      3372                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 163     78.37%     78.37% # number of callpals executed
system.cpu06.kern.callpal::rdps                    22     10.58%     88.94% # number of callpals executed
system.cpu06.kern.callpal::rti                     23     11.06%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  208                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      231                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     56     26.79%     26.79% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    11      5.26%     32.06% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    12      5.74%     37.80% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   130     62.20%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                209                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      56     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     11      8.94%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     12      9.76%     64.23% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     44     35.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 123                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            10713967000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3237000      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7359000      0.07%     99.83% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              17779000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        10742342000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.338462                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.003749                       # Percentage of non-idle cycles
system.cpu06.numCycles                       21484684                       # number of cpu cycles simulated
system.cpu06.num_insts                          22096                       # Number of instructions executed
system.cpu06.num_refs                            7929                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0        15575                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency        12575                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0           82                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency       623000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.327869                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0           40                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency       503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.327869                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses           40                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0          6719                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         6719                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 17897.810219                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 14897.810219                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0              6445                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          6445                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency      4904000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.040780                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0             274                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency      4082000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.040780                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses           274                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 15947.368421                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 14823.529412                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0           51                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency       909000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.527778                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency       756000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.472222                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses           51                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0         3286                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         3286                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 47893.617021                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 44893.617021                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0             3239                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         3239                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency      2251000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.014303                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0             47                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency      2110000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.014303                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses           47                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      3118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                 6.423611                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0          10005                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        10005                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 22289.719626                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 19289.719626                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0               9684                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           9684                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency       7155000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.032084                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0              321                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          321                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency      6192000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.032084                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses            321                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.884038                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          905.254968                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0         10005                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        10005                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 22289.719626                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 19289.719626                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0              9684                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total          9684                       # number of overall hits
system.cpu07.dcache.overall_miss_latency      7155000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.032084                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0             321                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total          321                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency      6192000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.032084                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses           321                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      3118000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  144                       # number of replacements
system.cpu07.dcache.sampled_refs                  144                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              905.254968                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                    925                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                     38                       # number of writebacks
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                      10258                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                       6841                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                      3417                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0         31877                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        31877                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 17310.606061                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 14310.606061                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0             31745                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         31745                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency      2285000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.004141                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0             132                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency      1889000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses           132                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                75.962121                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0          31877                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        31877                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 17310.606061                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 14310.606061                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0              31745                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          31745                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency       2285000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.004141                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0              132                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          132                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency      1889000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.004141                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses            132                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0         31877                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        31877                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 17310.606061                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 14310.606061                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0             31745                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total         31745                       # number of overall hits
system.cpu07.icache.overall_miss_latency      2285000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.004141                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0             132                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total          132                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency      1889000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.004141                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses           132                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                  132                       # number of replacements
system.cpu07.icache.sampled_refs                  132                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                  10027                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.994673                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                  3570                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                      3570                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpipl                 185     80.43%     80.43% # number of callpals executed
system.cpu07.kern.callpal::rdps                    22      9.57%     90.00% # number of callpals executed
system.cpu07.kern.callpal::rti                     23     10.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  230                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      253                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     65     28.14%     28.14% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    11      4.76%     32.90% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    12      5.19%     38.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   143     61.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                231                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      65     46.10%     46.10% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     11      7.80%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     12      8.51%     62.41% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     53     37.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 141                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            10712091000     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               3120000      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               7498000      0.07%     99.81% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              20587000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        10743296000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.370629                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.not_idle_fraction               0.005327                       # Percentage of non-idle cycles
system.cpu07.numCycles                       21486592                       # number of cpu cycles simulated
system.cpu07.num_insts                          31877                       # Number of instructions executed
system.cpu07.num_refs                           10309                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 11166.666667                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  8166.666667                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0           91                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency       402000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.283465                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           36                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency       294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.283465                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           36                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0          5268                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         5268                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 26551.020408                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 23551.020408                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0              5121                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          5121                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency      3903000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.027904                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0             147                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          147                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency      3462000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.027904                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses           147                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 12762.711864                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 12367.346939                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0           53                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency       753000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.526786                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0           59                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency       606000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses           49                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0         2680                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2680                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 51230.769231                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 48230.769231                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0             2654                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2654                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency      1332000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.009701                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0             26                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency      1254000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.009701                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses           26                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      3072000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                32.193548                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0           7948                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         7948                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 30260.115607                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 27260.115607                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0               7775                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           7775                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency       5235000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.021766                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0              173                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          173                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency      4716000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.021766                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses            173                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.701593                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          718.431154                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0          7948                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         7948                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 30260.115607                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 27260.115607                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0              7775                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total          7775                       # number of overall hits
system.cpu08.dcache.overall_miss_latency      5235000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.021766                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0             173                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total          173                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency      4716000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.021766                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses           173                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      3072000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                   31                       # number of replacements
system.cpu08.dcache.sampled_refs                   31                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              716.431154                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                    998                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                     14                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                       8210                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                       5395                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                      2815                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0         23067                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        23067                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 26795.918367                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 23795.918367                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0             23018                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         23018                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency      1313000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.002124                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0              49                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency      1166000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.002124                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses            49                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs                34.224490                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0          23067                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        23067                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 26795.918367                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 23795.918367                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0              23018                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          23018                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency       1313000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.002124                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0               49                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency      1166000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.002124                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses             49                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0         23067                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        23067                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 26795.918367                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 23795.918367                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0             23018                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total         23018                       # number of overall hits
system.cpu08.icache.overall_miss_latency      1313000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.002124                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0              49                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total           49                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency      1166000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.002124                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses            49                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                   49                       # number of replacements
system.cpu08.icache.sampled_refs                   49                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                   1677                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.996006                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                  3462                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                      3462                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpipl                 173     79.36%     79.36% # number of callpals executed
system.cpu08.kern.callpal::rdps                    22     10.09%     89.45% # number of callpals executed
system.cpu08.kern.callpal::rti                     23     10.55%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  218                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      241                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     61     27.85%     27.85% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    11      5.02%     32.88% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    12      5.48%     38.36% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   135     61.64%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                219                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      61     45.86%     45.86% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     11      8.27%     54.14% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     12      9.02%     63.16% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     49     36.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 133                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            10712810000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3077000      0.03%     99.75% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7418000      0.07%     99.82% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              19837000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        10743142000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.362963                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.003994                       # Percentage of non-idle cycles
system.cpu08.numCycles                       21486284                       # number of cpu cycles simulated
system.cpu08.num_insts                          23067                       # Number of instructions executed
system.cpu08.num_refs                            8259                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 12690.476190                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  9690.476190                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           81                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       533000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.341463                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           42                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       407000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.341463                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           42                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          4960                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         4960                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 24288.888889                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 21288.888889                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              4825                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4825                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      3279000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.027218                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             135                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      2874000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.027218                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           135                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 13964.912281                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 13936.170213                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           50                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       796000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.532710                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       655000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.439252                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         2670                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2670                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 54862.068966                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 51862.068966                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             2641                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2641                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1591000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.010861                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             29                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1504000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.010861                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           29                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3054000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                11.400000                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           7630                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         7630                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 29695.121951                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 26695.121951                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               7466                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           7466                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       4870000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.021494                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              164                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          164                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      4378000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.021494                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            164                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.849771                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          870.165444                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          7630                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         7630                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 29695.121951                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 26695.121951                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              7466                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          7466                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      4870000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.021494                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             164                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          164                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      4378000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.021494                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           164                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3054000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   45                       # number of replacements
system.cpu09.dcache.sampled_refs                   45                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              869.165444                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                    513                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     17                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       7883                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       5083                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      2800                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         22377                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        22377                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 28509.433962                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 25509.433962                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             22324                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         22324                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency      1511000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.002369                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              53                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency      1352000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            53                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               431.075472                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          22377                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        22377                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 28509.433962                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 25509.433962                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              22324                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          22324                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency       1511000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.002369                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               53                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           53                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency      1352000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.002369                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         22377                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        22377                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 28509.433962                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 25509.433962                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             22324                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         22324                       # number of overall hits
system.cpu09.icache.overall_miss_latency      1511000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.002369                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              53                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           53                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency      1352000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.002369                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            53                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   53                       # number of replacements
system.cpu09.icache.sampled_refs                   53                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                  22847                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.996104                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  3444                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      3444                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 171     79.17%     79.17% # number of callpals executed
system.cpu09.kern.callpal::rdps                    22     10.19%     89.35% # number of callpals executed
system.cpu09.kern.callpal::rti                     23     10.65%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  216                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      239                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     60     27.65%     27.65% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    11      5.07%     32.72% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    12      5.53%     38.25% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   134     61.75%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                217                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      60     45.80%     45.80% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     11      8.40%     54.20% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     12      9.16%     63.36% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     48     36.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 131                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            10710892000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               3058000      0.03%     99.75% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               7418000      0.07%     99.82% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              19401000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        10740769000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.358209                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.003896                       # Percentage of non-idle cycles
system.cpu09.numCycles                       21481538                       # number of cpu cycles simulated
system.cpu09.num_insts                          22377                       # Number of instructions executed
system.cpu09.num_refs                            7932                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 14705.035971                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 11705.035971                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0          627                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          627                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency      2044000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.181462                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          139                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency      1627000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.181462                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          139                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         34813                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        34813                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 16992.571193                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 13992.571193                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             32390                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         32390                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency     41173000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.069600                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            2423                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2423                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     33904000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.069600                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          2423                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          746                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          746                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 41916.349810                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 40573.122530                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0          483                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          483                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     11024000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.352547                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          263                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          263                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     10265000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.339142                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          253                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        27960                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        27960                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 54563.093623                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 51563.093623                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            25749                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        25749                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    120639000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.079077                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           2211                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2211                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    114006000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.079077                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         2211                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3147500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                15.316584                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          62773                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        62773                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 34918.429003                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 31918.429003                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              58139                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          58139                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     161812000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.073822                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0             4634                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         4634                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    147910000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.073822                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses           4634                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.938767                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          961.297413                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         62773                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        62773                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 34918.429003                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 31918.429003                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             58139                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         58139                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    161812000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.073822                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0            4634                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total         4634                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    147910000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.073822                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses          4634                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3147500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                 4239                       # number of replacements
system.cpu10.dcache.sampled_refs                 4239                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              961.297413                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  64927                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   2815                       # number of writebacks
system.cpu10.dtb.data_accesses                   5815                       # DTB accesses
system.cpu10.dtb.data_acv                           7                       # DTB access violations
system.cpu10.dtb.data_hits                      64178                       # DTB hits
system.cpu10.dtb.data_misses                       96                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                      35471                       # DTB read hits
system.cpu10.dtb.read_misses                       82                       # DTB read misses
system.cpu10.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu10.dtb.write_acv                          7                       # DTB write access violations
system.cpu10.dtb.write_hits                     28707                       # DTB write hits
system.cpu10.dtb.write_misses                      14                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        175788                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       175788                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 21152.025586                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 18151.812367                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            173443                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        173443                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     49601500                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.013340                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            2345                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         2345                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     42566000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.013340                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          2345                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               126.337031                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         175788                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       175788                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 21152.025586                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 18151.812367                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             173443                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         173443                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      49601500                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.013340                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             2345                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         2345                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     42566000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.013340                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           2345                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          511.999871                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        175788                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       175788                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 21152.025586                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 18151.812367                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            173443                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        173443                       # number of overall hits
system.cpu10.icache.overall_miss_latency     49601500                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.013340                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            2345                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         2345                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     42566000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.013340                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          2345                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 2344                       # number of replacements
system.cpu10.icache.sampled_refs                 2344                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              511.999871                       # Cycle average of tags in use
system.cpu10.icache.total_refs                 296134                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.955983                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                 28564                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                     28480                       # ITB hits
system.cpu10.itb.fetch_misses                      84                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  12      2.04%      2.21% # number of callpals executed
system.cpu10.kern.callpal::tbi                      1      0.17%      2.39% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 507     86.37%     88.76% # number of callpals executed
system.cpu10.kern.callpal::rdps                    22      3.75%     92.50% # number of callpals executed
system.cpu10.kern.callpal::rdusp                    1      0.17%     92.67% # number of callpals executed
system.cpu10.kern.callpal::rti                     37      6.30%     98.98% # number of callpals executed
system.cpu10.kern.callpal::callsys                  6      1.02%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  587                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      797                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    227     40.04%     40.04% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    11      1.94%     41.98% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    12      2.12%     44.09% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   317     55.91%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                567                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     227     48.82%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     11      2.37%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     12      2.58%     53.76% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    215     46.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 465                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            10285663500     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3344500      0.03%     99.03% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               8017000      0.08%     99.11% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              92697000      0.89%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        10389722000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.678233                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                15                      
system.cpu10.kern.mode_good::user                  14                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              50                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.300000                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel        349155000     86.67%     86.67% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user           53704000     13.33%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu10.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.044017                       # Percentage of non-idle cycles
system.cpu10.numCycles                       20777476                       # number of cpu cycles simulated
system.cpu10.num_insts                         175686                       # Number of instructions executed
system.cpu10.num_refs                           64557                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 15324.675325                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 12324.675325                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0          548                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          548                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency      1180000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.123200                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           77                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       949000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.123200                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           77                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0         34419                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        34419                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 16767.453057                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 13767.453057                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             32342                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         32342                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency     34826000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.060345                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            2077                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2077                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency     28595000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.060345                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          2077                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          604                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          604                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 31155.405405                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 29935.714286                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0          456                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency      4611000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.245033                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0          148                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency      4191000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.231788                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses          140                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        20822                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        20822                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 54880.199667                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 51880.199667                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            19620                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        19620                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency     65966000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.057727                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           1202                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1202                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency     62360000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.057727                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         1202                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3261000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               411.338068                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          55241                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        55241                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 30738.639829                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 27738.639829                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0              51962                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          51962                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     100792000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.059358                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0             3279                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3279                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency     90955000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.059358                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses           3279                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.868825                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          889.676751                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         55241                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        55241                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 30738.639829                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 27738.639829                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0             51962                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total         51962                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    100792000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.059358                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0            3279                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3279                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency     90955000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.059358                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses          3279                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3261000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                 2464                       # number of replacements
system.cpu11.dcache.sampled_refs                 2464                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              889.676751                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                1013537                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle         2425663445000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                    964                       # number of writebacks
system.cpu11.dtb.data_accesses                   2698                       # DTB accesses
system.cpu11.dtb.data_acv                          21                       # DTB access violations
system.cpu11.dtb.data_hits                      55841                       # DTB hits
system.cpu11.dtb.data_misses                      364                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu11.dtb.read_acv                          12                       # DTB read access violations
system.cpu11.dtb.read_hits                      34498                       # DTB read hits
system.cpu11.dtb.read_misses                      326                       # DTB read misses
system.cpu11.dtb.write_accesses                   875                       # DTB write accesses
system.cpu11.dtb.write_acv                          9                       # DTB write access violations
system.cpu11.dtb.write_hits                     21343                       # DTB write hits
system.cpu11.dtb.write_misses                      38                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0        161682                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       161682                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 15749.813572                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 12749.813572                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0            160341                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        160341                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     21120500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.008294                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            1341                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1341                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     17097500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.008294                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          1341                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs              1937.901665                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0         161682                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       161682                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 15749.813572                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 12749.813572                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0             160341                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         160341                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      21120500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.008294                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             1341                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1341                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     17097500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.008294                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           1341                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.992725                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          508.275406                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0        161682                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       161682                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 15749.813572                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 12749.813572                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0            160341                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total        160341                       # number of overall hits
system.cpu11.icache.overall_miss_latency     21120500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.008294                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            1341                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         1341                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     17097500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.008294                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          1341                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 1261                       # number of replacements
system.cpu11.icache.sampled_refs                 1261                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              508.275406                       # Cycle average of tags in use
system.cpu11.icache.total_refs                2443694                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.967079                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                 26695                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                     26570                       # ITB hits
system.cpu11.itb.fetch_misses                     125                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::wripir                   1      0.20%      0.20% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  58     11.67%     11.87% # number of callpals executed
system.cpu11.kern.callpal::tbi                      4      0.80%     12.68% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 310     62.37%     75.05% # number of callpals executed
system.cpu11.kern.callpal::rdps                    23      4.63%     79.68% # number of callpals executed
system.cpu11.kern.callpal::rti                     91     18.31%     97.99% # number of callpals executed
system.cpu11.kern.callpal::callsys                  9      1.81%     99.80% # number of callpals executed
system.cpu11.kern.callpal::imb                      1      0.20%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  497                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                     1031                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    157     36.94%     36.94% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    11      2.59%     39.53% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    13      3.06%     42.59% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   244     57.41%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                425                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     157     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     11      3.38%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     13      4.00%     55.69% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    144     44.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 325                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            10668268000     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3686500      0.03%     99.35% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               9003500      0.08%     99.43% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              60923000      0.57%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        10741881000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.590164                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                67                      
system.cpu11.kern.mode_good::user                  67                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel             149                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.449664                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2425669638000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user           24816000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu11.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu11.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu11.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    3                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.032921                       # Percentage of non-idle cycles
system.cpu11.numCycles                       21483762                       # number of cpu cycles simulated
system.cpu11.num_insts                         161297                       # Number of instructions executed
system.cpu11.num_refs                           57011                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 12268.221574                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  9268.221574                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0         1559                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1559                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency      4208000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.180336                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0          343                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          343                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency      3179000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.180336                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses          343                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        110403                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       110403                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 16762.651822                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 13762.651822                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0            104475                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        104475                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency     99369000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.053694                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0            5928                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         5928                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency     81585000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.053694                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses          5928                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 39399.334443                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency        36465                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         1290                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1290                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     23679000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.317821                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0          601                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          601                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     21879000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.317292                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses          600                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0        86336                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        86336                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 52931.749802                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 49931.749802                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0            80021                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        80021                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    334264000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.073144                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           6315                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         6315                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    315319000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.073144                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         6315                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency     11515500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               130.054145                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0         196739                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       196739                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 35418.851589                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 32418.851589                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0             184496                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         184496                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     433633000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.062230                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            12243                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        12243                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    396904000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.062230                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          12243                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.885420                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          906.669973                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0        196739                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       196739                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 35418.851589                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 32418.851589                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0            184496                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total        184496                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    433633000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.062230                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           12243                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        12243                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    396904000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.062230                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         12243                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency     11515500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                10435                       # number of replacements
system.cpu12.dcache.sampled_refs                10435                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              905.669973                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                1357115                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   5977                       # number of writebacks
system.cpu12.dtb.data_accesses                  50971                       # DTB accesses
system.cpu12.dtb.data_acv                          10                       # DTB access violations
system.cpu12.dtb.data_hits                     199775                       # DTB hits
system.cpu12.dtb.data_misses                      476                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                  34146                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     111621                       # DTB read hits
system.cpu12.dtb.read_misses                      388                       # DTB read misses
system.cpu12.dtb.write_accesses                 16825                       # DTB write accesses
system.cpu12.dtb.write_acv                         10                       # DTB write access violations
system.cpu12.dtb.write_hits                     88154                       # DTB write hits
system.cpu12.dtb.write_misses                      88                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0        572755                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       572755                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 18976.719399                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 15976.719399                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0            563842                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        563842                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency    169139500                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.015562                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            8913                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         8913                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency    142400500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.015562                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          8913                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               348.688632                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0         572755                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       572755                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 18976.719399                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 15976.719399                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0             563842                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         563842                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency     169139500                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.015562                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             8913                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         8913                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency    142400500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.015562                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           8913                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.991029                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          507.406645                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0        572755                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       572755                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 18976.719399                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 15976.719399                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0            563842                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total        563842                       # number of overall hits
system.cpu12.icache.overall_miss_latency    169139500                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.015562                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            8913                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         8913                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency    142400500                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.015562                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          8913                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 8832                       # number of replacements
system.cpu12.icache.sampled_refs                 8832                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              507.406645                       # Cycle average of tags in use
system.cpu12.icache.total_refs                3079618                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle         2425871108000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.866767                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                165166                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    164820                       # ITB hits
system.cpu12.itb.fetch_misses                     346                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::wripir                  65      4.72%      4.72% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  69      5.01%      9.73% # number of callpals executed
system.cpu12.kern.callpal::tbi                      4      0.29%     10.02% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 979     71.10%     81.12% # number of callpals executed
system.cpu12.kern.callpal::rdps                    26      1.89%     83.01% # number of callpals executed
system.cpu12.kern.callpal::wrusp                    1      0.07%     83.08% # number of callpals executed
system.cpu12.kern.callpal::rdusp                    1      0.07%     83.15% # number of callpals executed
system.cpu12.kern.callpal::rti                    130      9.44%     92.59% # number of callpals executed
system.cpu12.kern.callpal::callsys                 45      3.27%     95.86% # number of callpals executed
system.cpu12.kern.callpal::rdunique                56      4.07%     99.93% # number of callpals executed
system.cpu12.kern.callpal::wrunique                 1      0.07%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 1377                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                     2230                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                    501     44.34%     44.34% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    11      0.97%     45.31% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    10      0.88%     46.19% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   608     53.81%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               1130                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     499     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     11      1.09%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     10      0.99%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    489     48.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1009                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            10562731500     98.33%     98.33% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3667000      0.03%     98.37% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               9154500      0.09%     98.45% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             166468000      1.55%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        10742021000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                0.996008                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.804276                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel               108                      
system.cpu12.kern.mode_good::user                 108                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel             199                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               108                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.542714                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2433910725000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user          290873000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     69                       # number of times the context was actually changed
system.cpu12.kern.syscall::2                        1      4.17%      4.17% # number of syscalls executed
system.cpu12.kern.syscall::4                        6     25.00%     29.17% # number of syscalls executed
system.cpu12.kern.syscall::17                       4     16.67%     45.83% # number of syscalls executed
system.cpu12.kern.syscall::54                       1      4.17%     50.00% # number of syscalls executed
system.cpu12.kern.syscall::71                       5     20.83%     70.83% # number of syscalls executed
system.cpu12.kern.syscall::74                       4     16.67%     87.50% # number of syscalls executed
system.cpu12.kern.syscall::144                      1      4.17%     91.67% # number of syscalls executed
system.cpu12.kern.syscall::256                      1      4.17%     95.83% # number of syscalls executed
system.cpu12.kern.syscall::257                      1      4.17%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                   24                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.133233                       # Percentage of non-idle cycles
system.cpu12.numCycles                       21484042                       # number of cpu cycles simulated
system.cpu12.num_insts                         572269                       # Number of instructions executed
system.cpu12.num_refs                          201472                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        46394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        46394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 25951.523375                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 22951.523375                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0        30180                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        30180                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency    420778000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.349485                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0        16214                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        16214                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency    372136000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.349485                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses        16214                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0       1107140                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1107140                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 18018.422645                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 15018.422645                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0           1032775                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1032775                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency   1339940000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.067169                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           74365                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        74365                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency   1116845000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.067169                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         74365                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0        40759                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        40759                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0  3468.438622                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency  3113.111563                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0          916                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          916                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency    138193000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.977526                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0        39843                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        39843                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     70375000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.554626                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses        22606                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       340809                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       340809                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 37520.053033                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 34520.053033                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           322707                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       322707                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    679188000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.053115                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0          18102                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        18102                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    624882000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.053115                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses        18102                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency     16238000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               605.690719                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1447949                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1447949                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 21836.201023                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 18836.201023                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1355482                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1355482                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency    2019128000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.063861                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            92467                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        92467                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency   1741727000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.063861                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          92467                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.646179                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          661.687152                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1447949                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1447949                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 21836.201023                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 18836.201023                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1355482                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1355482                       # number of overall hits
system.cpu13.dcache.overall_miss_latency   2019128000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.063861                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           92467                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        92467                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency   1741727000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.063861                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         92467                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency     16238000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                 4116                       # number of replacements
system.cpu13.dcache.sampled_refs                 4116                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              660.687152                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                2493023                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                   1479                       # number of writebacks
system.cpu13.dtb.data_accesses                1465722                       # DTB accesses
system.cpu13.dtb.data_acv                          21                       # DTB access violations
system.cpu13.dtb.data_hits                    1534316                       # DTB hits
system.cpu13.dtb.data_misses                      451                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                1110888                       # DTB read accesses
system.cpu13.dtb.read_acv                          12                       # DTB read access violations
system.cpu13.dtb.read_hits                    1152858                       # DTB read hits
system.cpu13.dtb.read_misses                      404                       # DTB read misses
system.cpu13.dtb.write_accesses                354834                       # DTB write accesses
system.cpu13.dtb.write_acv                          9                       # DTB write access violations
system.cpu13.dtb.write_hits                    381458                       # DTB write hits
system.cpu13.dtb.write_misses                      47                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       3577954                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      3577954                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 17241.360294                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 14240.992647                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           3575234                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       3575234                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     46896500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.000760                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            2720                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         2720                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     38735500                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.000760                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          2720                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              2245.328155                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        3577954                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      3577954                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 17241.360294                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 14240.992647                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            3575234                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        3575234                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      46896500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.000760                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             2720                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         2720                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     38735500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.000760                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           2720                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.900075                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          460.838262                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       3577954                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      3577954                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 17241.360294                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 14240.992647                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           3575234                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       3575234                       # number of overall hits
system.cpu13.icache.overall_miss_latency     46896500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.000760                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            2720                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         2720                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     38735500                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.000760                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          2720                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 2639                       # number of replacements
system.cpu13.icache.sampled_refs                 2639                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              460.838262                       # Cycle average of tags in use
system.cpu13.icache.total_refs                5925421                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle         2434215653000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.271424                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses               3387623                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                   3387458                       # ITB hits
system.cpu13.itb.fetch_misses                     165                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::wripir                 109     14.23%     14.23% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  71      9.27%     23.50% # number of callpals executed
system.cpu13.kern.callpal::tbi                      4      0.52%     24.02% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 412     53.79%     77.81% # number of callpals executed
system.cpu13.kern.callpal::rdps                    30      3.92%     81.72% # number of callpals executed
system.cpu13.kern.callpal::rti                    103     13.45%     95.17% # number of callpals executed
system.cpu13.kern.callpal::callsys                 15      1.96%     97.13% # number of callpals executed
system.cpu13.kern.callpal::imb                      1      0.13%     97.26% # number of callpals executed
system.cpu13.kern.callpal::rdunique                21      2.74%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  766                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                     1423                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                    201     37.57%     37.57% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    11      2.06%     39.63% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    10      1.87%     41.50% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   313     58.50%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                535                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     201     48.09%     48.09% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     11      2.63%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     10      2.39%     53.11% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    196     46.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 418                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            10616358000     98.85%     98.85% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4412000      0.04%     98.89% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               7271000      0.07%     98.96% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             112087000      1.04%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        10740128000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.626198                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                93                      
system.cpu13.kern.mode_good::user                  93                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel             174                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                93                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.534483                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2427157448000     99.71%     99.71% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         7169506000      0.29%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     71                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu13.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu13.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu13.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    4                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.728576                       # Percentage of non-idle cycles
system.cpu13.numCycles                       21480256                       # number of cpu cycles simulated
system.cpu13.num_insts                        3577482                       # Number of instructions executed
system.cpu13.num_refs                         1535842                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        47699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        47699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 26058.837772                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 23058.837772                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0        31179                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        31179                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency    430492000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.346338                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0        16520                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        16520                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency    380932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.346338                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses        16520                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0       1101326                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1101326                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 18862.398117                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 15862.398117                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0           1023173                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1023173                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency   1474153000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.070963                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           78153                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        78153                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency   1239694000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.070963                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         78153                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0        41916                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        41916                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0  3567.439694                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency  3344.465274                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         1124                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1124                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency    145523000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.973184                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0        40792                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        40792                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     76712000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.547213                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses        22937                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       377392                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       377392                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 41539.348515                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 38539.348515                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           353109                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       353109                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency   1008700000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.064344                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0          24283                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        24283                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    935851000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.064344                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses        24283                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      5489000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               224.202525                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1478718                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1478718                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 24238.090125                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 21238.090125                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1376282                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1376282                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency    2482853000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.069274                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0           102436                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       102436                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency   2175545000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.069274                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses         102436                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.616656                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          631.455958                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1478718                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1478718                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 24238.090125                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 21238.090125                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1376282                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1376282                       # number of overall hits
system.cpu14.dcache.overall_miss_latency   2482853000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.069274                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0          102436                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total       102436                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency   2175545000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.069274                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses        102436                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      5489000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                11801                       # number of replacements
system.cpu14.dcache.sampled_refs                11801                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              631.455958                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                2645814                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle         2434780293000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   7023                       # number of writebacks
system.cpu14.dtb.data_accesses                1420839                       # DTB accesses
system.cpu14.dtb.data_acv                           5                       # DTB access violations
system.cpu14.dtb.data_hits                    1567743                       # DTB hits
system.cpu14.dtb.data_misses                      518                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                1084054                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                    1148481                       # DTB read hits
system.cpu14.dtb.read_misses                      409                       # DTB read misses
system.cpu14.dtb.write_accesses                336785                       # DTB write accesses
system.cpu14.dtb.write_acv                          5                       # DTB write access violations
system.cpu14.dtb.write_hits                    419262                       # DTB write hits
system.cpu14.dtb.write_misses                     109                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       3433112                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      3433112                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 18317.152659                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 15316.981132                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           3427282                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       3427282                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency    106789000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001698                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            5830                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         5830                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     89298000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001698                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          5830                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              1019.048191                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        3433112                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      3433112                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 18317.152659                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 15316.981132                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            3427282                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        3427282                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency     106789000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001698                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             5830                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         5830                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     89298000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001698                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           5830                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.898356                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          459.958421                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       3433112                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      3433112                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 18317.152659                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 15316.981132                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           3427282                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       3427282                       # number of overall hits
system.cpu14.icache.overall_miss_latency    106789000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001698                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            5830                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         5830                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     89298000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001698                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          5830                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 5748                       # number of replacements
system.cpu14.icache.sampled_refs                 5748                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              459.958421                       # Cycle average of tags in use
system.cpu14.icache.total_refs                5857489                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle         2434389641000                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.232760                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               3092503                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   3092328                       # ITB hits
system.cpu14.itb.fetch_misses                     175                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                  17      1.86%      1.86% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  60      6.57%      8.43% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 630     69.00%     77.44% # number of callpals executed
system.cpu14.kern.callpal::rdps                    23      2.52%     79.96% # number of callpals executed
system.cpu14.kern.callpal::wrusp                    1      0.11%     80.07% # number of callpals executed
system.cpu14.kern.callpal::rti                    134     14.68%     94.74% # number of callpals executed
system.cpu14.kern.callpal::callsys                 23      2.52%     97.26% # number of callpals executed
system.cpu14.kern.callpal::imb                      2      0.22%     97.48% # number of callpals executed
system.cpu14.kern.callpal::rdunique                23      2.52%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  913                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                     1637                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    329     41.65%     41.65% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    11      1.39%     43.04% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    18      2.28%     45.32% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   432     54.68%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                790                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     327     48.16%     48.16% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     11      1.62%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     18      2.65%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    323     47.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 679                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            10656287000     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4981500      0.05%     98.61% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              13031500      0.12%     98.73% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             137591000      1.27%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        10811891000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                0.993921                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.747685                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel               120                      
system.cpu14.kern.mode_good::user                 121                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel             193                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               121                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.621762                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2428668536000     99.71%     99.71% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         6951417000      0.29%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     60                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu14.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu14.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu14.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu14.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu14.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu14.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu14.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                   13                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.767240                       # Percentage of non-idle cycles
system.cpu14.numCycles                       21625918                       # number of cpu cycles simulated
system.cpu14.num_insts                        3432588                       # Number of instructions executed
system.cpu14.num_refs                         1569199                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        46313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        46313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 26088.989258                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 23088.989258                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0        29929                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        29929                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency    427442000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.353767                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0        16384                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        16384                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency    378290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.353767                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses        16384                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0       1015755                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1015755                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 18077.588808                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 15077.588808                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0            942845                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        942845                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency   1318037000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.071779                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           72910                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        72910                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency   1099307000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.071779                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         72910                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0        40529                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        40529                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0  3315.803788                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency  2897.062703                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           83                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           83                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency    134111000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.997952                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0        40446                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        40446                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     65885000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.561129                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses        22742                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       287183                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       287183                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 35733.951959                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 32733.951959                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           270156                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       270156                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    608442000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.059290                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0          17027                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        17027                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    557361000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.059290                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses        17027                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3537500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               594.210123                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1302938                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1302938                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 21420.316444                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 18420.316444                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1213001                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1213001                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency    1926479000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.069026                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            89937                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        89937                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency   1656668000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.069026                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          89937                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.650669                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          666.284919                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1302938                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1302938                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 21420.316444                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 18420.316444                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1213001                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1213001                       # number of overall hits
system.cpu15.dcache.overall_miss_latency   1926479000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.069026                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           89937                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        89937                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency   1656668000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.069026                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         89937                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3537500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  652                       # number of replacements
system.cpu15.dcache.sampled_refs                  652                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              666.284919                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                 387425                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                    247                       # number of writebacks
system.cpu15.dtb.data_accesses                1370348                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                    1389741                       # DTB hits
system.cpu15.dtb.data_misses                       28                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                1049249                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                    1062013                       # DTB read hits
system.cpu15.dtb.read_misses                       26                       # DTB read misses
system.cpu15.dtb.write_accesses                321099                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    327728                       # DTB write hits
system.cpu15.dtb.write_misses                       2                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       2978424                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      2978424                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16266.470010                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13265.978368                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           2977407                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       2977407                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     16543000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.000341                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            1017                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1017                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     13491500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          1017                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              4210.866597                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        2978424                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      2978424                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16266.470010                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13265.978368                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            2977407                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        2977407                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      16543000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.000341                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             1017                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1017                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     13491500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.000341                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           1017                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.897489                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          459.514354                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       2978424                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      2978424                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16266.470010                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13265.978368                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           2977407                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       2977407                       # number of overall hits
system.cpu15.icache.overall_miss_latency     16543000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.000341                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            1017                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         1017                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     13491500                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.000341                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          1017                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                  952                       # number of replacements
system.cpu15.icache.sampled_refs                  952                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              459.514354                       # Cycle average of tags in use
system.cpu15.icache.total_refs                4008745                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.355008                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               2927969                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   2927949                       # ITB hits
system.cpu15.itb.fetch_misses                      20                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                   2      0.56%      0.56% # number of callpals executed
system.cpu15.kern.callpal::swpctx                   5      1.41%      1.98% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 271     76.55%     78.53% # number of callpals executed
system.cpu15.kern.callpal::rdps                    22      6.21%     84.75% # number of callpals executed
system.cpu15.kern.callpal::rti                     31      8.76%     93.50% # number of callpals executed
system.cpu15.kern.callpal::callsys                  5      1.41%     94.92% # number of callpals executed
system.cpu15.kern.callpal::rdunique                18      5.08%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  354                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      427                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     94     28.75%     28.75% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    11      3.36%     32.11% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    22      6.73%     38.84% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   200     61.16%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                327                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      94     42.34%     42.34% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     11      4.95%     47.30% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     22      9.91%     57.21% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     95     42.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 222                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            10664562500     99.28%     99.28% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4103000      0.04%     99.32% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              14360500      0.13%     99.45% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              58987000      0.55%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        10742013000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.475000                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                20                      
system.cpu15.kern.mode_good::user                  20                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              36                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.555556                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2426887949000     99.73%     99.73% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         6632610000      0.27%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.644992                       # Percentage of non-idle cycles
system.cpu15.numCycles                       21484026                       # number of cpu cycles simulated
system.cpu15.num_insts                        2978396                       # Number of instructions executed
system.cpu15.num_refs                         1389903                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                   167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                    15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                 1849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                 4952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                 1382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                 6818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  5104359.281437                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  121775428.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2     426214000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3     426214000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4     426214000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  121775428.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6     426214000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  56828533.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8     426214000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  121775428.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 461021.092482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 857573.440644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 172138.126010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 616807.525326                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 125026.107363                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 4632760.869565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40002.684236                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            852428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                     167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                      15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                   1849                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                   4952                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                   1382                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                   6818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16392                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       655724000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0       98.155689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     2341.714286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2            8196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3            8196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4            8196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5     2341.714286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6            8196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7     1092.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8            8196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     2341.714286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10       8.865333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11      16.490946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12       3.310178                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13      11.861071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14       2.404224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15      89.086957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16392                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    1465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                      80                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                      10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                       4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                     205                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                      68                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                      76                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   4185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   2805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                  13878                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                   5732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                  10958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   1288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               40776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    2121972.027972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2       303442000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4       151721000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5       303442000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    13792818.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    16857888.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    13792818.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   476361.067504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   1208932.270916                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   187309.876543                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   514308.474576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   121279.776179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   8201135.135135                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40001.378597                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        1322                       # number of ReadReq hits
system.l2.ReadReq_hits::1                          80                       # number of ReadReq hits
system.l2.ReadReq_hits::2                           6                       # number of ReadReq hits
system.l2.ReadReq_hits::3                           7                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           6                       # number of ReadReq hits
system.l2.ReadReq_hits::5                           9                       # number of ReadReq hits
system.l2.ReadReq_hits::6                           4                       # number of ReadReq hits
system.l2.ReadReq_hits::7                         183                       # number of ReadReq hits
system.l2.ReadReq_hits::8                          50                       # number of ReadReq hits
system.l2.ReadReq_hits::9                          54                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       3548                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       2554                       # number of ReadReq hits
system.l2.ReadReq_hits::12                      12258                       # number of ReadReq hits
system.l2.ReadReq_hits::13                       5142                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       8456                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       1251                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   34930                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              303442000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.097611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.100000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.107317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.264706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.289474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.152210                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.089483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.116732                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.102931                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.228326                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.028727                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                       143                       # number of ReadReq misses
system.l2.ReadReq_misses::2                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::4                         2                       # number of ReadReq misses
system.l2.ReadReq_misses::5                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        22                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        18                       # number of ReadReq misses
system.l2.ReadReq_misses::9                        22                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      637                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      251                       # number of ReadReq misses
system.l2.ReadReq_misses::12                     1620                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      590                       # number of ReadReq misses
system.l2.ReadReq_misses::14                     2502                       # number of ReadReq misses
system.l2.ReadReq_misses::15                       37                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5846                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         232128000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          3.961092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         72.537500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2               829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3               829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4        725.375000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5        580.300000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6       1450.750000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7         28.307317                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         85.338235                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         76.355263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         1.386619                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         2.068806                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         0.418144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         1.012387                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         0.529567                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         4.505435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26310000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                10112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                   24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                   33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                   27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 483                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                1379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13               10464                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14               11008                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15               10299                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            44234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 18453.322785                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1      7775000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2      7464000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 7176923.076923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4      7464000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5      7775000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6      7464000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 5654545.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 6911111.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9      6220000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 386335.403727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11       746400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 135315.445975                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 17832.568807                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 16951.308140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 18118.263909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40002.871095                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           186600000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                  10112                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                     24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                     33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                     27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   483                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   250                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  1379                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                 10464                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                 11008                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                 10299                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              44234                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1769487000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0       4.374407                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1    1843.083333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2    1769.360000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3    1701.307692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4    1769.360000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5    1843.083333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6    1769.360000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7    1340.424242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8    1638.296296                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9    1474.466667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     91.581781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    176.936000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     32.076867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13      4.227255                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14      4.018350                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15      4.294980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                44234                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     75255500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19088                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19088                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19088                       # number of Writeback hits
system.l2.Writeback_hits::total                 19088                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.440255                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     1632                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                       87                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                        9                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                        9                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                       10                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                       17                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                        6                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                      220                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                       70                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       83                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    6034                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    3799                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                   18830                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    7114                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                   17776                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    1472                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                57168                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     3728612.903226                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     165124285.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::2        385290000                       # average overall miss latency
system.l2.demand_avg_miss_latency::3        577935000                       # average overall miss latency
system.l2.demand_avg_miss_latency::4        288967500                       # average overall miss latency
system.l2.demand_avg_miss_latency::5        144483750                       # average overall miss latency
system.l2.demand_avg_miss_latency::6        577935000                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     31239729.729730                       # average overall miss latency
system.l2.demand_avg_miss_latency::8         57793500                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     39857586.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    464951.729686                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    928409.638554                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    175877.967133                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    586140.973631                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    124020.386266                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    5230180.995475                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40002.342870                       # average overall mshr miss latency
system.l2.demand_hits::0                         1322                       # number of demand (read+write) hits
system.l2.demand_hits::1                           80                       # number of demand (read+write) hits
system.l2.demand_hits::2                            6                       # number of demand (read+write) hits
system.l2.demand_hits::3                            7                       # number of demand (read+write) hits
system.l2.demand_hits::4                            6                       # number of demand (read+write) hits
system.l2.demand_hits::5                            9                       # number of demand (read+write) hits
system.l2.demand_hits::6                            4                       # number of demand (read+write) hits
system.l2.demand_hits::7                          183                       # number of demand (read+write) hits
system.l2.demand_hits::8                           50                       # number of demand (read+write) hits
system.l2.demand_hits::9                           54                       # number of demand (read+write) hits
system.l2.demand_hits::10                        3548                       # number of demand (read+write) hits
system.l2.demand_hits::11                        2554                       # number of demand (read+write) hits
system.l2.demand_hits::12                       12258                       # number of demand (read+write) hits
system.l2.demand_hits::13                        5142                       # number of demand (read+write) hits
system.l2.demand_hits::14                        8456                       # number of demand (read+write) hits
system.l2.demand_hits::15                        1251                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34930                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1155870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.189951                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.080460                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.470588                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.168182                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.349398                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.411999                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.327718                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.349018                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.277200                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.524302                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.150136                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                        310                       # number of demand (read+write) misses
system.l2.demand_misses::1                          7                       # number of demand (read+write) misses
system.l2.demand_misses::2                          3                       # number of demand (read+write) misses
system.l2.demand_misses::3                          2                       # number of demand (read+write) misses
system.l2.demand_misses::4                          4                       # number of demand (read+write) misses
system.l2.demand_misses::5                          8                       # number of demand (read+write) misses
system.l2.demand_misses::6                          2                       # number of demand (read+write) misses
system.l2.demand_misses::7                         37                       # number of demand (read+write) misses
system.l2.demand_misses::8                         20                       # number of demand (read+write) misses
system.l2.demand_misses::9                         29                       # number of demand (read+write) misses
system.l2.demand_misses::10                      2486                       # number of demand (read+write) misses
system.l2.demand_misses::11                      1245                       # number of demand (read+write) misses
system.l2.demand_misses::12                      6572                       # number of demand (read+write) misses
system.l2.demand_misses::13                      1972                       # number of demand (read+write) misses
system.l2.demand_misses::14                      9320                       # number of demand (read+write) misses
system.l2.demand_misses::15                       221                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22238                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          887852000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          13.599877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         255.114943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2        2466.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3        2466.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4        2219.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5        1305.588235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6        3699.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7         100.886364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8         317.071429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         267.409639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          3.678323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11          5.842327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12          1.178704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13          3.119904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          1.248594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         15.078125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    22195                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010130                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.001954                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.033631                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.020322                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.008300                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.027311                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.006738                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.022137                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.005995                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.002277                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.047855                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.005609                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.025704                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.003366                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.005652                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000269                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.299995                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    331.925509                       # Average occupied blocks per context
system.l2.occ_blocks::1                     64.018326                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1102.012191                       # Average occupied blocks per context
system.l2.occ_blocks::3                    665.902806                       # Average occupied blocks per context
system.l2.occ_blocks::4                    271.984792                       # Average occupied blocks per context
system.l2.occ_blocks::5                    894.934236                       # Average occupied blocks per context
system.l2.occ_blocks::6                    220.788999                       # Average occupied blocks per context
system.l2.occ_blocks::7                    725.387159                       # Average occupied blocks per context
system.l2.occ_blocks::8                    196.454222                       # Average occupied blocks per context
system.l2.occ_blocks::9                     74.600488                       # Average occupied blocks per context
system.l2.occ_blocks::10                  1568.100216                       # Average occupied blocks per context
system.l2.occ_blocks::11                   183.794932                       # Average occupied blocks per context
system.l2.occ_blocks::12                   842.266702                       # Average occupied blocks per context
system.l2.occ_blocks::13                   110.312992                       # Average occupied blocks per context
system.l2.occ_blocks::14                   185.189251                       # Average occupied blocks per context
system.l2.occ_blocks::15                     8.806051                       # Average occupied blocks per context
system.l2.occ_blocks::16                  9830.226812                       # Average occupied blocks per context
system.l2.overall_accesses::0                    1632                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                      87                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                       9                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                       9                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                      10                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                      17                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                       6                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                     220                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                      70                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      83                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   6034                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   3799                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                  18830                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   7114                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                  17776                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   1472                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               57168                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    3728612.903226                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    165124285.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::2       385290000                       # average overall miss latency
system.l2.overall_avg_miss_latency::3       577935000                       # average overall miss latency
system.l2.overall_avg_miss_latency::4       288967500                       # average overall miss latency
system.l2.overall_avg_miss_latency::5       144483750                       # average overall miss latency
system.l2.overall_avg_miss_latency::6       577935000                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    31239729.729730                       # average overall miss latency
system.l2.overall_avg_miss_latency::8        57793500                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    39857586.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   464951.729686                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   928409.638554                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   175877.967133                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   586140.973631                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   124020.386266                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   5230180.995475                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40002.342870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        1322                       # number of overall hits
system.l2.overall_hits::1                          80                       # number of overall hits
system.l2.overall_hits::2                           6                       # number of overall hits
system.l2.overall_hits::3                           7                       # number of overall hits
system.l2.overall_hits::4                           6                       # number of overall hits
system.l2.overall_hits::5                           9                       # number of overall hits
system.l2.overall_hits::6                           4                       # number of overall hits
system.l2.overall_hits::7                         183                       # number of overall hits
system.l2.overall_hits::8                          50                       # number of overall hits
system.l2.overall_hits::9                          54                       # number of overall hits
system.l2.overall_hits::10                       3548                       # number of overall hits
system.l2.overall_hits::11                       2554                       # number of overall hits
system.l2.overall_hits::12                      12258                       # number of overall hits
system.l2.overall_hits::13                       5142                       # number of overall hits
system.l2.overall_hits::14                       8456                       # number of overall hits
system.l2.overall_hits::15                       1251                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   34930                       # number of overall hits
system.l2.overall_miss_latency             1155870000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.189951                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.080460                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.470588                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.168182                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.349398                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.411999                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.327718                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.349018                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.277200                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.524302                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.150136                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                       310                       # number of overall misses
system.l2.overall_misses::1                         7                       # number of overall misses
system.l2.overall_misses::2                         3                       # number of overall misses
system.l2.overall_misses::3                         2                       # number of overall misses
system.l2.overall_misses::4                         4                       # number of overall misses
system.l2.overall_misses::5                         8                       # number of overall misses
system.l2.overall_misses::6                         2                       # number of overall misses
system.l2.overall_misses::7                        37                       # number of overall misses
system.l2.overall_misses::8                        20                       # number of overall misses
system.l2.overall_misses::9                        29                       # number of overall misses
system.l2.overall_misses::10                     2486                       # number of overall misses
system.l2.overall_misses::11                     1245                       # number of overall misses
system.l2.overall_misses::12                     6572                       # number of overall misses
system.l2.overall_misses::13                     1972                       # number of overall misses
system.l2.overall_misses::14                     9320                       # number of overall misses
system.l2.overall_misses::15                      221                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 22238                       # number of overall misses
system.l2.overall_mshr_hits                        43                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         887852000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         13.599877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        255.114943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2       2466.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3       2466.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4       2219.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5       1305.588235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6       3699.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7        100.886364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8        317.071429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        267.409639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         3.678323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11         5.842327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12         1.178704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13         3.119904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         1.248594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        15.078125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22195                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    101565500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          13181                       # number of replacements
system.l2.sampled_refs                          13181                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17276.705685                       # Cycle average of tags in use
system.l2.total_refs                            45346                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7421                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               11520877                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389712                       # Number of bytes of host memory used
host_seconds                                    20.14                       # Real time elapsed on the host
host_tick_rate                              476943471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   231985582                       # Number of instructions simulated
sim_seconds                                  0.009604                       # Number of seconds simulated
sim_ticks                                  9603904000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0         2576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         2576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 12963.983051                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  9963.983051                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0         2104                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         2104                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency      6119000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.183230                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0          472                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          472                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency      4703000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.183230                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses          472                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0        138138                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       138138                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 17381.379772                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 14381.379772                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0            130673                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        130673                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency    129752000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.054040                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0            7465                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         7465                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency    107357000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.054040                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses          7465                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     32364000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0         2507                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         2507                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 37841.352406                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 35089.005236                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0         1738                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency     29100000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.306741                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0          769                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          769                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     26808000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.304747                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses          764                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       107614                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       107614                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 53149.785840                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 50149.785840                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0            99676                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        99676                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    421903000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.073764                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           7938                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         7938                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    398089000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.073764                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         7938                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     35517000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               114.183326                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0         245752                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       245752                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 35814.776342                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 32814.776342                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0             230349                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         230349                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency     551655000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.062677                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            15403                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        15403                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency    505446000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.062677                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          15403                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.910649                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.003906                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          932.504166                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -4                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0        245752                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       245752                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 35814.776342                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 32814.776342                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0            230349                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total        230349                       # number of overall hits
system.cpu00.dcache.overall_miss_latency    551655000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.062677                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           15403                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        15403                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency    505446000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.062677                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         15403                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     67881000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                13686                       # number of replacements
system.cpu00.dcache.sampled_refs                13686                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              928.504166                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                1562713                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                   8032                       # number of writebacks
system.cpu00.dtb.data_accesses                  52681                       # DTB accesses
system.cpu00.dtb.data_acv                          10                       # DTB access violations
system.cpu00.dtb.data_hits                     250300                       # DTB hits
system.cpu00.dtb.data_misses                      595                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                  35256                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                     140118                       # DTB read hits
system.cpu00.dtb.read_misses                      481                       # DTB read misses
system.cpu00.dtb.write_accesses                 17425                       # DTB write accesses
system.cpu00.dtb.write_acv                         10                       # DTB write access violations
system.cpu00.dtb.write_hits                    110182                       # DTB write hits
system.cpu00.dtb.write_misses                     114                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0        760094                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       760094                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 19130.990960                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 16130.948320                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0            748368                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        748368                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency    224330000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.015427                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0           11726                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        11726                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency    189151500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.015427                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses         11726                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               128.224714                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0         760094                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       760094                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 19130.990960                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 16130.948320                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0             748368                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         748368                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency     224330000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.015427                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0            11726                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        11726                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency    189151500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.015427                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses          11726                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0        760094                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       760094                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 19130.990960                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 16130.948320                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0            748368                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total        748368                       # number of overall hits
system.cpu00.icache.overall_miss_latency    224330000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.015427                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0           11726                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total        11726                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency    189151500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.015427                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses         11726                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                11726                       # number of replacements
system.cpu00.icache.sampled_refs                11726                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                1503563                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.806015                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                181057                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                    180661                       # ITB hits
system.cpu00.itb.fetch_misses                     396                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::wripir                 129      6.26%      6.26% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  78      3.78%     10.04% # number of callpals executed
system.cpu00.kern.callpal::tbi                      4      0.19%     10.24% # number of callpals executed
system.cpu00.kern.callpal::swpipl                1503     72.93%     83.16% # number of callpals executed
system.cpu00.kern.callpal::rdps                    38      1.84%     85.01% # number of callpals executed
system.cpu00.kern.callpal::wrusp                    1      0.05%     85.06% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    1      0.05%     85.10% # number of callpals executed
system.cpu00.kern.callpal::rti                    161      7.81%     92.92% # number of callpals executed
system.cpu00.kern.callpal::callsys                 61      2.96%     95.88% # number of callpals executed
system.cpu00.kern.callpal::rdunique                84      4.08%     99.95% # number of callpals executed
system.cpu00.kern.callpal::wrunique                 1      0.05%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 2061                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                     3094                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    743     43.81%     43.81% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    12      0.71%     44.52% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     9      0.53%     45.05% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    11      0.65%     45.70% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   921     54.30%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               1696                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     741     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     12      0.80%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      9      0.60%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     11      0.73%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    730     48.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1503                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             8470227000     96.32%     96.32% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               7039000      0.08%     96.40% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3912000      0.04%     96.44% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               8992000      0.10%     96.55% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             303669000      3.45%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         8793839000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.997308                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.792617                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel               128                      
system.cpu00.kern.mode_good::user                 128                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel             239                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               128                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.535565                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       9959434000     96.86%     96.86% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user          322609000      3.14%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     78                       # number of times the context was actually changed
system.cpu00.kern.syscall::2                        1      2.86%      2.86% # number of syscalls executed
system.cpu00.kern.syscall::4                        6     17.14%     20.00% # number of syscalls executed
system.cpu00.kern.syscall::17                       4     11.43%     31.43% # number of syscalls executed
system.cpu00.kern.syscall::54                       1      2.86%     34.29% # number of syscalls executed
system.cpu00.kern.syscall::71                       9     25.71%     60.00% # number of syscalls executed
system.cpu00.kern.syscall::73                       3      8.57%     68.57% # number of syscalls executed
system.cpu00.kern.syscall::74                       8     22.86%     91.43% # number of syscalls executed
system.cpu00.kern.syscall::144                      1      2.86%     94.29% # number of syscalls executed
system.cpu00.kern.syscall::256                      1      2.86%     97.14% # number of syscalls executed
system.cpu00.kern.syscall::257                      1      2.86%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                   35                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.193985                       # Percentage of non-idle cycles
system.cpu00.numCycles                       17587678                       # number of cpu cycles simulated
system.cpu00.num_insts                         759489                       # Number of instructions executed
system.cpu00.num_refs                          252466                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        49812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        49812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 14897.359093                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 11897.359093                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0        29781                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        29781                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency    298409000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.402132                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        20031                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        20031                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency    238316000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.402132                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        20031                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       1038650                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1038650                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 17605.397710                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 14605.397710                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0            957875                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        957875                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   1422076000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.077769                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0           80775                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        80775                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   1179751000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.077769                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses         80775                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0        33936                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        33936                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0  4133.914517                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency  5904.479364                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0          900                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          900                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    136568000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.973479                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        33036                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        33036                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency     90557000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.451939                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        15337                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0       210337                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       210337                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 23901.737509                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 20901.737509                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0           200150                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       200150                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency    243487000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.048432                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0          10187                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        10187                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency    212926000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.048432                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses        10187                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency     16610000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs               358.135056                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        1248987                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1248987                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 18310.536268                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 15310.536268                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            1158025                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1158025                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    1665563000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.072829                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            90962                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        90962                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   1392677000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.072829                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          90962                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.572578                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.005111                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          586.320308                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1           -5.233181                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       1248987                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1248987                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 18310.536268                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 15310.536268                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           1158025                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1158025                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   1665563000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.072829                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           90962                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        90962                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   1392677000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.072829                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         90962                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency     16610000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                 4761                       # number of replacements
system.cpu01.dcache.sampled_refs                 4761                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              581.087127                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                1705081                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                   1924                       # number of writebacks
system.cpu01.dtb.data_accesses                1247290                       # DTB accesses
system.cpu01.dtb.data_acv                          21                       # DTB access violations
system.cpu01.dtb.data_hits                    1331953                       # DTB hits
system.cpu01.dtb.data_misses                      451                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                1030347                       # DTB read accesses
system.cpu01.dtb.read_acv                          12                       # DTB read access violations
system.cpu01.dtb.read_hits                    1087782                       # DTB read hits
system.cpu01.dtb.read_misses                      401                       # DTB read misses
system.cpu01.dtb.write_accesses                216943                       # DTB write accesses
system.cpu01.dtb.write_acv                          9                       # DTB write access violations
system.cpu01.dtb.write_hits                    244171                       # DTB write hits
system.cpu01.dtb.write_misses                      50                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0       3138553                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      3138553                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 19349.069849                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 16348.543349                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0           3135704                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       3135704                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     55125500                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.000908                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0            2849                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         2849                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     46577000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.000908                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses          2849                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              3711.692497                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0        3138553                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      3138553                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 19349.069849                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 16348.543349                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0            3135704                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        3135704                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      55125500                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.000908                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0             2849                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         2849                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     46577000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.000908                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses           2849                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.988112                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          505.913509                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0       3138553                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      3138553                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 19349.069849                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 16348.543349                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0           3135704                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total       3135704                       # number of overall hits
system.cpu01.icache.overall_miss_latency     55125500                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.000908                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0            2849                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total         2849                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     46577000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.000908                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses          2849                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                 2839                       # number of replacements
system.cpu01.icache.sampled_refs                 2839                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              505.913509                       # Cycle average of tags in use
system.cpu01.icache.total_refs               10537495                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle         2443736516000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.321666                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               2914759                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   2914594                       # ITB hits
system.cpu01.itb.fetch_misses                     165                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::wripir                 109     14.34%     14.34% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  71      9.34%     23.68% # number of callpals executed
system.cpu01.kern.callpal::tbi                      4      0.53%     24.21% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 392     51.58%     75.79% # number of callpals executed
system.cpu01.kern.callpal::rdps                    26      3.42%     79.21% # number of callpals executed
system.cpu01.kern.callpal::rti                    110     14.47%     93.68% # number of callpals executed
system.cpu01.kern.callpal::callsys                 20      2.63%     96.32% # number of callpals executed
system.cpu01.kern.callpal::imb                      1      0.13%     96.45% # number of callpals executed
system.cpu01.kern.callpal::rdunique                27      3.55%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  760                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                     1419                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                    202     38.55%     38.55% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     9      1.72%     40.27% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    13      2.48%     42.75% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   300     57.25%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                524                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     202     48.10%     48.10% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      9      2.14%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     13      3.10%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    196     46.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 420                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             8652992000     98.43%     98.43% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3876000      0.04%     98.48% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               9194000      0.10%     98.58% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             124651000      1.42%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         8790713000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.653333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel               105                      
system.cpu01.kern.mode_good::user                 101                      
system.cpu01.kern.mode_good::idle                   4                      
system.cpu01.kern.mode_switch::kernel             167                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               101                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                14                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.628743                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.285714                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     1.914457                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        483690000      0.56%      0.56% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         5999814000      6.90%      7.46% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        80462034000     92.54%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     71                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu01.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu01.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu01.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    4                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.678334                       # Percentage of non-idle cycles
system.cpu01.numCycles                       17581426                       # number of cpu cycles simulated
system.cpu01.num_insts                        3138081                       # Number of instructions executed
system.cpu01.num_refs                         1333497                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0        52855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        52855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 15000.902099                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 12000.902099                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        31793                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        31793                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency    315949000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.398486                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        21062                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        21062                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency    252763000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.398486                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        21062                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       1057375                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1057375                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 18584.228852                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 15584.228852                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0            970926                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        970926                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   1606588000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.081758                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0           86449                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        86449                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   1347241000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.081758                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses         86449                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0        36077                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        36077                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0  4134.053094                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency  6064.234585                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         1158                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         1158                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    144357000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.967902                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        34919                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        34919                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     96579000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.441445                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        15926                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       245582                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       245582                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 34389.491631                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 31389.491631                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           229452                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       229452                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    554702500                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.065681                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0          16130                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        16130                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    506312500                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.065681                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses        16130                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      6254000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               108.057768                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        1302957                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1302957                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 21069.522027                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 18069.522027                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            1200378                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1200378                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    2161290500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.078728                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0           102579                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       102579                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   1853553500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.078728                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses         102579                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.598112                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.004233                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          612.466379                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1           -4.334915                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       1302957                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1302957                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 21069.522027                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 18069.522027                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           1200378                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1200378                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   2161290500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.078728                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0          102579                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total       102579                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   1853553500                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.078728                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses        102579                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      6254000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                11650                       # number of replacements
system.cpu02.dcache.sampled_refs                11650                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              608.131464                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                1258873                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   7254                       # number of writebacks
system.cpu02.dtb.data_accesses                1235441                       # DTB accesses
system.cpu02.dtb.data_acv                           5                       # DTB access violations
system.cpu02.dtb.data_hits                    1391287                       # DTB hits
system.cpu02.dtb.data_misses                      518                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                1035583                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    1109674                       # DTB read hits
system.cpu02.dtb.read_misses                      409                       # DTB read misses
system.cpu02.dtb.write_accesses                199858                       # DTB write accesses
system.cpu02.dtb.write_acv                          5                       # DTB write access violations
system.cpu02.dtb.write_hits                    281613                       # DTB write hits
system.cpu02.dtb.write_misses                     109                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       3048364                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      3048364                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 20254.563005                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 17254.563005                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           3042666                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       3042666                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    115410500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.001869                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0            5698                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         5698                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency     98316500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.001869                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses          5698                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs               520.114271                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        3048364                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      3048364                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 20254.563005                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 17254.563005                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            3042666                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        3042666                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     115410500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.001869                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0             5698                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         5698                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency     98316500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.001869                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses           5698                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                 0.999921                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0          511.959601                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       3048364                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      3048364                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 20254.563005                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 17254.563005                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           3042666                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       3042666                       # number of overall hits
system.cpu02.icache.overall_miss_latency    115410500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.001869                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0            5698                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total         5698                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency     98316500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.001869                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses          5698                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                 5697                       # number of replacements
system.cpu02.icache.sampled_refs                 5697                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse              511.959601                       # Cycle average of tags in use
system.cpu02.icache.total_refs                2963091                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.267137                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               2688389                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   2688214                       # ITB hits
system.cpu02.itb.fetch_misses                     175                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                  19      2.13%      2.13% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  62      6.96%      9.09% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 597     67.00%     76.09% # number of callpals executed
system.cpu02.kern.callpal::rdps                    19      2.13%     78.23% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.11%     78.34% # number of callpals executed
system.cpu02.kern.callpal::rti                    140     15.71%     94.05% # number of callpals executed
system.cpu02.kern.callpal::callsys                 26      2.92%     96.97% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.22%     97.19% # number of callpals executed
system.cpu02.kern.callpal::rdunique                25      2.81%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  891                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     1618                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                      8                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                    329     42.95%     42.95% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     9      1.17%     44.13% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    21      2.74%     46.87% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   407     53.13%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                766                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     327     48.30%     48.30% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      9      1.33%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     21      3.10%     52.73% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    320     47.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 677                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9502999000     98.24%     98.24% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3887000      0.04%     98.28% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              12847000      0.13%     98.41% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             153666000      1.59%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         9673399000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.993921                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.786241                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel               125                      
system.cpu02.kern.mode_good::user                 126                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             201                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               126                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.621891                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      27257286000     82.13%     82.13% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         5929994000     17.87%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     62                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu02.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu02.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu02.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu02.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu02.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   13                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.732863                       # Percentage of non-idle cycles
system.cpu02.numCycles                       19348740                       # number of cpu cycles simulated
system.cpu02.num_insts                        3047840                       # Number of instructions executed
system.cpu02.num_refs                         1392807                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        52341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        52341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 15053.074342                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 12053.074342                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        31182                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        31182                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency    318508000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.404253                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0        21159                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        21159                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency    255031000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.404253                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses        21159                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0        975372                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       975372                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 18036.519975                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 15036.519975                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0            892568                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        892568                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency   1493496000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.084895                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           82804                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        82804                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency   1245084000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.084895                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         82804                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0        35318                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        35318                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  3843.931784                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency  5538.543965                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           77                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    135464000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.997820                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0        35241                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        35241                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency     87869000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.449204                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses        15865                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       155212                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       155212                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 17436.467527                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 14436.467527                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           146374                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       146374                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    154103500                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.056941                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           8838                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         8838                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    127589500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.056941                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         8838                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3872000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs              1121.761299                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        1130584                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1130584                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 17978.650619                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 14978.650619                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            1038942                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1038942                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    1647599500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.081057                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            91642                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        91642                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   1372673500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.081057                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          91642                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.678069                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_%::1                -0.005523                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          694.342324                       # Average occupied blocks per context
system.cpu03.dcache.occ_blocks::1           -5.655365                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       1130584                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1130584                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 17978.650619                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 14978.650619                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           1038942                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1038942                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   1647599500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.081057                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           91642                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        91642                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   1372673500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.081057                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         91642                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3872000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                  708                       # number of replacements
system.cpu03.dcache.sampled_refs                  708                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              688.686959                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                 794207                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                    366                       # number of writebacks
system.cpu03.dtb.data_accesses                1203800                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    1218208                       # DTB hits
system.cpu03.dtb.data_misses                       28                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                1018988                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    1027659                       # DTB read hits
system.cpu03.dtb.read_misses                       26                       # DTB read misses
system.cpu03.dtb.write_accesses                184812                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                    190549                       # DTB write hits
system.cpu03.dtb.write_misses                       2                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       2600473                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      2600473                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 19304.276316                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 16304.276316                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           2599561                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       2599561                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     17605500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000351                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0             912                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          912                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     14869500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000351                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses           912                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              2403.742325                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        2600473                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      2600473                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 19304.276316                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 16304.276316                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            2599561                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        2599561                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      17605500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000351                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0              912                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          912                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     14869500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000351                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses            912                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       2600473                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      2600473                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 19304.276316                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 16304.276316                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           2599561                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       2599561                       # number of overall hits
system.cpu03.icache.overall_miss_latency     17605500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000351                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0             912                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total          912                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     14869500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000351                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses           912                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                  912                       # number of replacements
system.cpu03.icache.sampled_refs                  912                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                2192213                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.394804                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               2562273                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   2562253                       # ITB hits
system.cpu03.itb.fetch_misses                      20                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                   1      0.37%      0.37% # number of callpals executed
system.cpu03.kern.callpal::swpctx                   5      1.87%      2.24% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 191     71.27%     73.51% # number of callpals executed
system.cpu03.kern.callpal::rdps                    18      6.72%     80.22% # number of callpals executed
system.cpu03.kern.callpal::rti                     32     11.94%     92.16% # number of callpals executed
system.cpu03.kern.callpal::callsys                  4      1.49%     93.66% # number of callpals executed
system.cpu03.kern.callpal::rdunique                17      6.34%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  268                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      343                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     74     29.60%     29.60% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     9      3.60%     33.20% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    18      7.20%     40.40% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   149     59.60%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                250                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      74     44.05%     44.05% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      9      5.36%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     18     10.71%     60.12% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     67     39.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 168                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             8727075000     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               3655000      0.04%     99.32% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              11893000      0.14%     99.45% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              48198000      0.55%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         8790821000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.449664                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                22                      
system.cpu03.kern.mode_good::user                  22                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.594595                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      25771107000     81.85%     81.85% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         5715560000     18.15%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.605196                       # Percentage of non-idle cycles
system.cpu03.numCycles                       17581642                       # number of cpu cycles simulated
system.cpu03.num_insts                        2600445                       # Number of instructions executed
system.cpu03.num_refs                         1218368                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        52578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        52578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 15059.923502                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 12059.923502                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0        31401                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        31401                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency    318924000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.402773                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0        21177                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        21177                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency    255393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.402773                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses        21177                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0        997087                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       997087                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 18050.729051                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 15050.729051                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0            913348                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        913348                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency   1511550000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.083984                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           83739                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        83739                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency   1260333000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.083984                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         83739                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0        35600                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        35600                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  3776.529549                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency  5553.181992                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           83                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           83                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    134131000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.997669                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0        35517                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        35517                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     87085000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.440506                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses        15682                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       157107                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       157107                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 17349.275850                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 14349.275850                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           148200                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       148200                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    154530000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.056694                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           8907                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         8907                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    127809000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.056694                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         8907                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      4380500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs               889.026506                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        1154194                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1154194                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 17983.291238                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 14983.291238                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            1061548                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1061548                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    1666080000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.080269                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            92646                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        92646                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   1388142000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.080269                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          92646                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.648452                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -0.001954                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          664.014954                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1           -2.000390                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       1154194                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1154194                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 17983.291238                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 14983.291238                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           1061548                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1061548                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   1666080000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.080269                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           92646                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        92646                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   1388142000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.080269                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         92646                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      4380500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                  830                       # number of replacements
system.cpu04.dcache.sampled_refs                  830                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              662.014564                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                 737892                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    338                       # number of writebacks
system.cpu04.dtb.data_accesses                1207642                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                    1242307                       # DTB hits
system.cpu04.dtb.data_misses                       28                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                1022566                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                    1049584                       # DTB read hits
system.cpu04.dtb.read_misses                       26                       # DTB read misses
system.cpu04.dtb.write_accesses                185076                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                    192723                       # DTB write hits
system.cpu04.dtb.write_misses                       2                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       2656236                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      2656236                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 15849.089332                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 12848.655681                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           2655083                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       2655083                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     18274000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000434                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            1153                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1153                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     14814500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000434                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          1153                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs              1969.380746                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        2656236                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      2656236                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 15849.089332                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 12848.655681                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            2655083                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        2655083                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      18274000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000434                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             1153                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1153                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     14814500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000434                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           1153                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       2656236                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      2656236                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 15849.089332                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 12848.655681                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           2655083                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       2655083                       # number of overall hits
system.cpu04.icache.overall_miss_latency     18274000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000434                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            1153                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         1153                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     14814500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000434                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          1153                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 1153                       # number of replacements
system.cpu04.icache.sampled_refs                 1153                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                2270696                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.384645                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               2571329                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   2571309                       # ITB hits
system.cpu04.itb.fetch_misses                      20                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   3      0.93%      0.93% # number of callpals executed
system.cpu04.kern.callpal::swpctx                   9      2.79%      3.72% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 217     67.18%     70.90% # number of callpals executed
system.cpu04.kern.callpal::rdps                    18      5.57%     76.47% # number of callpals executed
system.cpu04.kern.callpal::rti                     41     12.69%     89.16% # number of callpals executed
system.cpu04.kern.callpal::callsys                 11      3.41%     92.57% # number of callpals executed
system.cpu04.kern.callpal::rdunique                24      7.43%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  323                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      400                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     91     31.71%     31.71% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     9      3.14%     34.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    20      6.97%     41.81% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   167     58.19%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                287                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      91     45.27%     45.27% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      9      4.48%     49.75% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     20      9.95%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     81     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 201                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             8685402500     98.82%     98.82% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3518000      0.04%     98.86% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              13018500      0.15%     99.01% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              86801000      0.99%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         8788740000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.485030                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                28                      
system.cpu04.kern.mode_good::user                  28                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              50                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.560000                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      24990485000     81.32%     81.32% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         5740314000     18.68%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      9                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.615355                       # Percentage of non-idle cycles
system.cpu04.numCycles                       17577480                       # number of cpu cycles simulated
system.cpu04.num_insts                        2656208                       # Number of instructions executed
system.cpu04.num_refs                         1242514                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        52954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        52954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 15107.214852                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 12107.214852                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        31623                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        31623                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency    322252000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.402821                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0        21331                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        21331                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency    258259000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.402821                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses        21331                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1003510                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1003510                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 18098.677566                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 15098.677566                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0            919347                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        919347                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency   1523239000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.083869                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           84163                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        84163                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency   1270750000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.083869                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         84163                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0        35820                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        35820                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  3795.567123                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency  5515.005023                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           87                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           87                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency    135627000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.997571                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0        35733                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        35733                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     87843000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.444668                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses        15928                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       157580                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       157580                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 17455.728874                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 14455.728874                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           148669                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       148669                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    155548000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.056549                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           8911                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         8911                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    128815000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.056549                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         8911                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      4242500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               805.893417                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1161090                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1161090                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 18037.121000                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 15037.121000                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1068016                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1068016                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    1678787000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.080161                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            93074                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        93074                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   1399565000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.080161                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          93074                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.732491                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.001977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          750.071148                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1           -2.024868                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1161090                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1161090                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 18037.121000                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 15037.121000                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1068016                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1068016                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   1678787000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.080161                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           93074                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        93074                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   1399565000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.080161                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         93074                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      4242500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                  957                       # number of replacements
system.cpu05.dcache.sampled_refs                  957                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              748.046281                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 771240                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                    334                       # number of writebacks
system.cpu05.dtb.data_accesses                1214372                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                    1249786                       # DTB hits
system.cpu05.dtb.data_misses                       28                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                1029079                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1056375                       # DTB read hits
system.cpu05.dtb.read_misses                       26                       # DTB read misses
system.cpu05.dtb.write_accesses                185293                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                    193411                       # DTB write hits
system.cpu05.dtb.write_misses                       2                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       2673505                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      2673505                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 15514.771710                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 12514.324082                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           2672388                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       2672388                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     17330000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000418                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            1117                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1117                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     13978500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000418                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          1117                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs              2031.009848                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        2673505                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      2673505                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 15514.771710                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 12514.324082                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            2672388                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        2672388                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      17330000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000418                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             1117                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1117                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     13978500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000418                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           1117                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       2673505                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      2673505                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 15514.771710                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 12514.324082                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           2672388                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       2672388                       # number of overall hits
system.cpu05.icache.overall_miss_latency     17330000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000418                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            1117                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         1117                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     13978500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000418                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          1117                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 1117                       # number of replacements
system.cpu05.icache.sampled_refs                 1117                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                2268638                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.380437                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               2585539                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   2585519                       # ITB hits
system.cpu05.itb.fetch_misses                      20                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.31%      0.31% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  11      3.43%      3.74% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 212     66.04%     69.78% # number of callpals executed
system.cpu05.kern.callpal::rdps                    18      5.61%     75.39% # number of callpals executed
system.cpu05.kern.callpal::rti                     44     13.71%     89.10% # number of callpals executed
system.cpu05.kern.callpal::callsys                 13      4.05%     93.15% # number of callpals executed
system.cpu05.kern.callpal::rdunique                22      6.85%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  321                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      399                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     93     32.52%     32.52% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     9      3.15%     35.66% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    21      7.34%     43.01% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   163     56.99%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                286                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      93     45.59%     45.59% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      9      4.41%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     21     10.29%     60.29% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     81     39.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 204                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             8696140500     98.93%     98.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3584000      0.04%     98.97% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              14561500      0.17%     99.13% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              76253000      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         8790539000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.496933                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                29                      
system.cpu05.kern.mode_good::user                  29                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              55                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                29                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.527273                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      23302445000     80.13%     80.13% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         5777155000     19.87%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.619563                       # Percentage of non-idle cycles
system.cpu05.numCycles                       17581078                       # number of cpu cycles simulated
system.cpu05.num_insts                        2673477                       # Number of instructions executed
system.cpu05.num_refs                         1250005                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        53426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        53426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 16148.460641                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 13148.460641                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        31144                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        31144                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency    359820000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.417063                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0        22282                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        22282                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency    292974000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.417063                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses        22282                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0        995325                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       995325                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 17730.805511                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 14730.805511                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0            909454                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        909454                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency   1522562000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.086274                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           85871                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        85871                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency   1264949000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.086274                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         85871                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0        35782                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        35782                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0  3656.007181                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency  5333.844875                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0          133                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          133                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency    130333000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.996283                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0        35649                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        35649                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     83416000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.437063                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses        15639                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       155883                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       155883                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 15384.933249                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 12384.933249                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           144872                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       144872                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    169403500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.070636                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0          11011                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        11011                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    136370500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.070636                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses        11011                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3897000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               885.909502                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1151208                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1151208                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 17464.188394                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 14464.188394                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1054326                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1054326                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency    1691965500                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.084157                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            96882                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        96882                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency   1401319500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.084157                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          96882                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.701183                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_%::1                -0.001444                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          718.010893                       # Average occupied blocks per context
system.cpu06.dcache.occ_blocks::1           -1.478957                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1151208                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1151208                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 17464.188394                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 14464.188394                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1054326                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1054326                       # number of overall hits
system.cpu06.dcache.overall_miss_latency   1691965500                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.084157                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           96882                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        96882                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency   1401319500                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.084157                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         96882                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3897000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                  884                       # number of replacements
system.cpu06.dcache.sampled_refs                  884                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              716.531936                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                 783144                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    406                       # number of writebacks
system.cpu06.dtb.data_accesses                1215786                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                    1240388                       # DTB hits
system.cpu06.dtb.data_misses                       33                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                1030570                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                    1048702                       # DTB read hits
system.cpu06.dtb.read_misses                       31                       # DTB read misses
system.cpu06.dtb.write_accesses                185216                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                    191686                       # DTB write hits
system.cpu06.dtb.write_misses                       2                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       2649262                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      2649262                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 15604.128440                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 12604.128440                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           2648172                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       2648172                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     17008500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000411                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1090                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1090                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     13738500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000411                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1090                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs              2106.934803                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        2649262                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      2649262                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 15604.128440                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 12604.128440                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            2648172                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        2648172                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      17008500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000411                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1090                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1090                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     13738500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000411                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1090                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998532                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          511.248510                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       2649262                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      2649262                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 15604.128440                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 12604.128440                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           2648172                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       2648172                       # number of overall hits
system.cpu06.icache.overall_miss_latency     17008500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000411                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1090                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1090                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     13738500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000411                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1090                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1089                       # number of replacements
system.cpu06.icache.sampled_refs                 1089                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              511.248510                       # Cycle average of tags in use
system.cpu06.icache.total_refs                2294452                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle         2442838276000                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.379745                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               2588001                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   2587979                       # ITB hits
system.cpu06.itb.fetch_misses                      22                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   2      0.67%      0.67% # number of callpals executed
system.cpu06.kern.callpal::swpctx                   4      1.34%      2.01% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 221     74.16%     76.17% # number of callpals executed
system.cpu06.kern.callpal::rdps                    18      6.04%     82.21% # number of callpals executed
system.cpu06.kern.callpal::rti                     32     10.74%     92.95% # number of callpals executed
system.cpu06.kern.callpal::callsys                  4      1.34%     94.30% # number of callpals executed
system.cpu06.kern.callpal::rdunique                17      5.70%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  298                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      380                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     89     31.79%     31.79% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     9      3.21%     35.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    18      6.43%     41.43% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   164     58.57%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                280                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      89     45.41%     45.41% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      9      4.59%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     18      9.18%     59.18% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     80     40.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             8715862000     99.16%     99.16% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3574000      0.04%     99.20% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              11874000      0.14%     99.34% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              58447000      0.66%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         8789757000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.487805                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                20                      
system.cpu06.kern.mode_good::user                  20                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              36                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.555556                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      23132892000     79.89%     79.89% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         5823122000     20.11%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.620255                       # Percentage of non-idle cycles
system.cpu06.numCycles                       17579514                       # number of cpu cycles simulated
system.cpu06.num_insts                        2649229                       # Number of instructions executed
system.cpu06.num_refs                         1240548                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        52804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        52804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 15802.734823                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 12802.734823                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        31011                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        31011                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency    344389000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.412715                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0        21793                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total        21793                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency    279010000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.412715                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses        21793                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0        988318                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       988318                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 17798.290173                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 14798.290173                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0            903865                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        903865                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency   1503119000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.085451                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           84453                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        84453                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency   1249760000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.085451                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         84453                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0        35537                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        35537                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0  3657.728529                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency  5389.923684                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0           71                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency    129725000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.998002                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0        35466                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        35466                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     83339000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.435096                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses        15462                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       155666                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       155666                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 16124.234515                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 13124.234515                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           145705                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       145705                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    160613500                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.063990                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           9961                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         9961                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    130730500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.063990                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         9961                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      3770500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs              1091.882081                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1143984                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1143984                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 17621.671574                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 14621.671574                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1049570                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1049570                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency    1663732500                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.082531                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            94414                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        94414                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency   1380490500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.082531                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          94414                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.732174                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1                -0.001569                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          749.746463                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1           -1.607150                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1143984                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1143984                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 17621.671574                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 14621.671574                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1049570                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1049570                       # number of overall hits
system.cpu07.dcache.overall_miss_latency   1663732500                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.082531                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           94414                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        94414                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency   1380490500                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.082531                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         94414                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      3770500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  865                       # number of replacements
system.cpu07.dcache.sampled_refs                  865                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              748.139313                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 944478                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                    356                       # number of writebacks
system.cpu07.dtb.data_accesses                1207659                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                    1232298                       # DTB hits
system.cpu07.dtb.data_misses                       28                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                1022631                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1041070                       # DTB read hits
system.cpu07.dtb.read_misses                       26                       # DTB read misses
system.cpu07.dtb.write_accesses                185028                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                    191228                       # DTB write hits
system.cpu07.dtb.write_misses                       2                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       2631471                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      2631471                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 15949.426486                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 12949.426486                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           2630512                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       2630512                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     15295500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000364                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0             959                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          959                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     12418500                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses           959                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              2312.621481                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        2631471                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      2631471                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 15949.426486                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 12949.426486                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            2630512                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        2630512                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      15295500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000364                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0              959                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          959                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     12418500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000364                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses            959                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       2631471                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      2631471                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 15949.426486                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 12949.426486                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           2630512                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       2630512                       # number of overall hits
system.cpu07.icache.overall_miss_latency     15295500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000364                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0             959                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total          959                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     12418500                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000364                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses           959                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                  959                       # number of replacements
system.cpu07.icache.sampled_refs                  959                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                2217804                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.386901                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               2570749                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   2570729                       # ITB hits
system.cpu07.itb.fetch_misses                      20                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu07.kern.callpal::swpctx                   4      1.46%      1.82% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 189     68.98%     70.80% # number of callpals executed
system.cpu07.kern.callpal::rdps                    18      6.57%     77.37% # number of callpals executed
system.cpu07.kern.callpal::rti                     35     12.77%     90.15% # number of callpals executed
system.cpu07.kern.callpal::callsys                  7      2.55%     92.70% # number of callpals executed
system.cpu07.kern.callpal::rdunique                20      7.30%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  274                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      349                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     74     29.48%     29.48% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     9      3.59%     33.07% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    18      7.17%     40.24% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   150     59.76%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                251                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      74     44.85%     44.85% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      9      5.45%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     18     10.91%     61.21% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     64     38.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 165                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             8723413500     99.26%     99.26% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               3598000      0.04%     99.30% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              12272500      0.14%     99.44% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              49604000      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         8788888000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.426667                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                22                      
system.cpu07.kern.mode_good::user                  22                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.564103                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      13389651000     69.93%     69.93% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         5758232000     30.07%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.613099                       # Percentage of non-idle cycles
system.cpu07.numCycles                       17577776                       # number of cpu cycles simulated
system.cpu07.num_insts                        2631443                       # Number of instructions executed
system.cpu07.num_refs                         1232454                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        52250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        52250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 16291.567041                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 13291.567041                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0        30502                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        30502                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency    354309000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.416230                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        21748                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        21748                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency    289065000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.416230                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        21748                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        975325                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       975325                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 17463.168826                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 14463.168826                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0            890587                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        890587                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency   1479794000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.086882                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           84738                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        84738                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency   1225580000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.086882                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         84738                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        35208                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        35208                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  3603.767679                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  5273.879524                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0           67                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    126640000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.998097                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        35141                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        35141                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     80722000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.434731                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        15306                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       154775                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       154775                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 14581.835972                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 11581.835972                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           143533                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       143533                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    163929000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.072634                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          11242                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        11242                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    130203000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.072634                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        11242                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      3675000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs              1213.480712                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1130100                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1130100                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 17125.682434                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 14125.682434                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1034120                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1034120                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency    1643723000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.084931                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            95980                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        95980                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency   1355783000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.084931                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          95980                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.682871                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.002778                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          699.260239                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1           -2.845152                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1130100                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1130100                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 17125.682434                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 14125.682434                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1034120                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1034120                       # number of overall hits
system.cpu08.dcache.overall_miss_latency   1643723000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.084931                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           95980                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        95980                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency   1355783000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.084931                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         95980                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      3675000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                  674                       # number of replacements
system.cpu08.dcache.sampled_refs                  674                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              696.415087                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 817886                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                    290                       # number of writebacks
system.cpu08.dtb.data_accesses                1194578                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1217552                       # DTB hits
system.cpu08.dtb.data_misses                       19                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1009870                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1027541                       # DTB read hits
system.cpu08.dtb.read_misses                       17                       # DTB read misses
system.cpu08.dtb.write_accesses                184708                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    190011                       # DTB write hits
system.cpu08.dtb.write_misses                       2                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       2596091                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      2596091                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 16078.980100                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 13078.980100                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           2595287                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       2595287                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     12927500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000310                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0             804                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          804                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     10515500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses           804                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              2704.853234                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        2596091                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      2596091                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 16078.980100                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 13078.980100                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            2595287                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        2595287                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      12927500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000310                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0              804                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          804                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     10515500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000310                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses            804                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       2596091                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      2596091                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 16078.980100                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 13078.980100                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           2595287                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       2595287                       # number of overall hits
system.cpu08.icache.overall_miss_latency     12927500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000310                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0             804                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total          804                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     10515500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000310                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses           804                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                  804                       # number of replacements
system.cpu08.icache.sampled_refs                  804                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                2174702                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.393877                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               2543206                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   2543193                       # ITB hits
system.cpu08.itb.fetch_misses                      13                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                   2      0.76%      0.76% # number of callpals executed
system.cpu08.kern.callpal::swpctx                   2      0.76%      1.52% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 186     70.72%     72.24% # number of callpals executed
system.cpu08.kern.callpal::rdps                    18      6.84%     79.09% # number of callpals executed
system.cpu08.kern.callpal::rti                     32     12.17%     91.25% # number of callpals executed
system.cpu08.kern.callpal::callsys                  5      1.90%     93.16% # number of callpals executed
system.cpu08.kern.callpal::rdunique                18      6.84%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  263                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      321                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     72     29.51%     29.51% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     9      3.69%     33.20% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    17      6.97%     40.16% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   146     59.84%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                244                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      72     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      9      5.62%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     17     10.62%     61.25% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     62     38.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 160                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             8719971000     99.21%     99.21% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3509000      0.04%     99.25% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              10945000      0.12%     99.38% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              54822000      0.62%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         8789247000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.424658                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                19                      
system.cpu08.kern.mode_good::user                  19                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              34                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                19                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.558824                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      14053355000     71.12%     71.12% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         5706610000     28.88%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.606123                       # Percentage of non-idle cycles
system.cpu08.numCycles                       17578494                       # number of cpu cycles simulated
system.cpu08.num_insts                        2596072                       # Number of instructions executed
system.cpu08.num_refs                         1217673                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 11258.064516                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  8258.064516                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           87                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       349000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.262712                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           31                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       256000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.262712                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           31                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          4462                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         4462                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 26316.326531                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 23316.326531                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              4364                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4364                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      2579000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.021963                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0              98                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      2285000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.021963                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses            98                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 13433.962264                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 11833.333333                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           53                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       712000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       568000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.452830                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         2475                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2475                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 60478.260870                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 57478.260870                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             2452                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2452                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1391000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.009293                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             23                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1322000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.009293                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           23                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3390000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                33.285714                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           6937                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         6937                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 32809.917355                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 29809.917355                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               6816                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6816                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       3970000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.017443                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              121                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          121                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      3607000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.017443                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            121                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.829889                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          849.806054                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          6937                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         6937                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 32809.917355                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 29809.917355                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              6816                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6816                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      3970000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.017443                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             121                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          121                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      3607000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.017443                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           121                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3390000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   21                       # number of replacements
system.cpu09.dcache.sampled_refs                   21                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              848.806054                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                    699                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     17                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       7186                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       4580                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      2606                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         20062                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        20062                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_hits::0             20062                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         20062                       # number of ReadReq hits
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          20062                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        20062                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              20062                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          20062                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         20062                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        20062                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             20062                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         20062                       # number of overall hits
system.cpu09.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0               0                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total            0                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                    0                       # number of replacements
system.cpu09.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.996303                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  3244                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      3244                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 133     75.57%     75.57% # number of callpals executed
system.cpu09.kern.callpal::rdps                    18     10.23%     85.80% # number of callpals executed
system.cpu09.kern.callpal::rti                     25     14.20%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  176                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      201                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     52     28.42%     28.42% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     9      4.92%     33.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    16      8.74%     42.08% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   106     57.92%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                183                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      52     46.02%     46.02% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      9      7.96%     53.98% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     16     14.16%     68.14% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     36     31.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 113                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             8761552000     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2608000      0.03%     99.71% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              10677000      0.12%     99.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              14968000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         8789805000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.339623                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.003697                       # Percentage of non-idle cycles
system.cpu09.numCycles                       17579610                       # number of cpu cycles simulated
system.cpu09.num_insts                          20062                       # Number of instructions executed
system.cpu09.num_refs                            7243                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 13216.216216                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 10216.216216                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0          101                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       489000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.268116                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.268116                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          4735                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         4735                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 28921.052632                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 25921.052632                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              4583                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4583                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      4396000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.032101                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             152                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      3940000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.032101                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           152                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          120                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          120                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 11846.153846                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency        12400                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           55                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           55                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       770000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.541667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           65                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       620000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           50                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         2480                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2480                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0        56000                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency        53000                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             2462                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2462                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1008000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.007258                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             18                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency       954000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.007258                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           18                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3376000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                 7.500000                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0           7215                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         7215                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 31788.235294                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 28788.235294                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0               7045                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           7045                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       5404000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.023562                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              170                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          170                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      4894000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.023562                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            170                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.840792                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          860.971001                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0          7215                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         7215                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 31788.235294                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 28788.235294                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0              7045                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total          7045                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      5404000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.023562                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             170                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          170                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      4894000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.023562                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           170                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3376000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                   22                       # number of replacements
system.cpu10.dcache.sampled_refs                   22                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              860.971001                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                    165                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                      9                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                       7498                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       4873                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      2625                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         20714                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        20714                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0        17000                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency        14000                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             20713                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         20713                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency        17000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.000048                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0               1                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency        14000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses             1                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                       55                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          20714                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        20714                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0        17000                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency        14000                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              20713                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          20713                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency         17000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.000048                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0                1                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency        14000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.000048                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses              1                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         20714                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        20714                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0        17000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency        14000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             20713                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         20713                       # number of overall hits
system.cpu10.icache.overall_miss_latency        17000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.000048                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0               1                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total            1                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency        14000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.000048                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses             1                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                    1                       # number of replacements
system.cpu10.icache.sampled_refs                    1                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu10.icache.total_refs                     55                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.996038                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  3244                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      3244                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 133     75.57%     75.57% # number of callpals executed
system.cpu10.kern.callpal::rdps                    18     10.23%     85.80% # number of callpals executed
system.cpu10.kern.callpal::rti                     25     14.20%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  176                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      201                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     52     28.42%     28.42% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     9      4.92%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    16      8.74%     42.08% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   106     57.92%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                183                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      52     46.02%     46.02% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      9      7.96%     53.98% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     16     14.16%     68.14% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     36     31.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 113                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             8762483000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2588000      0.03%     99.71% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              10390000      0.12%     99.83% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              14683000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         8790144000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.339623                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.003962                       # Percentage of non-idle cycles
system.cpu10.numCycles                       17580288                       # number of cpu cycles simulated
system.cpu10.num_insts                          20714                       # Number of instructions executed
system.cpu10.num_refs                            7555                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0        12100                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency         9100                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           79                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           79                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       363000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.275229                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           30                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       273000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.275229                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           30                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          5994                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5994                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 12453.703704                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency  9453.703704                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              5778                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          5778                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      2690000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.036036                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             216                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      2042000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.036036                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           216                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 13933.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency        11250                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           55                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           55                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       627000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.450000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       495000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.440000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           44                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         3079                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         3079                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 45631.578947                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 42631.578947                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             3041                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         3041                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      1734000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.012342                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             38                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      1620000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.012342                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           38                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3355000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                 9.083333                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           9073                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         9073                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 17417.322835                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 14417.322835                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               8819                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           8819                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       4424000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.027995                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              254                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      3662000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.027995                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            254                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.842181                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          862.393092                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          9073                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         9073                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 17417.322835                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 14417.322835                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              8819                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          8819                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      4424000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.027995                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             254                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          254                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      3662000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.027995                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           254                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3355000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  120                       # number of replacements
system.cpu11.dcache.sampled_refs                  120                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              862.393092                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                   1090                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     27                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                       9307                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       6103                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      3204                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         29512                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        29512                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17392.156863                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14392.156863                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             29461                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         29461                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency       887000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001728                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              51                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       734000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001728                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            51                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               104.039216                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          29512                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        29512                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17392.156863                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14392.156863                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              29461                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          29461                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency        887000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001728                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               51                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       734000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001728                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             51                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         29512                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        29512                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17392.156863                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14392.156863                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             29461                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         29461                       # number of overall hits
system.cpu11.icache.overall_miss_latency       887000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001728                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              51                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           51                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       734000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001728                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            51                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   51                       # number of replacements
system.cpu11.icache.sampled_refs                   51                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   5306                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.994988                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  3280                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      3280                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 137     76.11%     76.11% # number of callpals executed
system.cpu11.kern.callpal::rdps                    18     10.00%     86.11% # number of callpals executed
system.cpu11.kern.callpal::rti                     25     13.89%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  180                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      205                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     52     27.81%     27.81% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     9      4.81%     32.62% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    16      8.56%     41.18% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   110     58.82%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                187                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      52     46.02%     46.02% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      9      7.96%     53.98% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     16     14.16%     68.14% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     36     31.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 113                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             8759790000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               2805000      0.03%     99.70% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              10375000      0.12%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              15831000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         8788801000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.327273                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.005012                       # Percentage of non-idle cycles
system.cpu11.numCycles                       17577602                       # number of cpu cycles simulated
system.cpu11.num_insts                          29512                       # Number of instructions executed
system.cpu11.num_refs                            9364                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 13970.588235                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 10970.588235                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           99                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       475000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.255639                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           34                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.255639                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           34                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          4862                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         4862                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 26031.250000                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 23031.250000                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              4702                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4702                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      4165000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.032908                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             160                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          160                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      3685000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.032908                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           160                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 16222.222222                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 15539.682540                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           53                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency      1168000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.576000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           72                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       979000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.504000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           63                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         2600                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2600                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 51333.333333                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 48333.333333                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             2570                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2570                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1540000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.011538                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1450000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.011538                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3342000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                 7.357143                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0           7462                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         7462                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 30026.315789                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 27026.315789                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               7272                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           7272                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       5705000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.025462                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      5135000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.025462                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            190                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.866876                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          887.680879                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0          7462                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         7462                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 30026.315789                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 27026.315789                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              7272                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          7272                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      5705000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.025462                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             190                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          190                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      5135000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.025462                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           190                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3342000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                   70                       # number of replacements
system.cpu12.dcache.sampled_refs                   70                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              886.680879                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                    515                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     44                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                       7745                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       4995                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      2750                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         21730                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        21730                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0        19400                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency        16400                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             21670                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         21670                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      1164000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.002761                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              60                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       984000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.002761                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            60                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               100.983333                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          21730                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        21730                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0        19400                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency        16400                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              21670                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          21670                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       1164000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.002761                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               60                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       984000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.002761                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             60                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         21730                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        21730                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0        19400                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency        16400                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             21670                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         21670                       # number of overall hits
system.cpu12.icache.overall_miss_latency      1164000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.002761                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              60                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           60                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       984000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.002761                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            60                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   60                       # number of replacements
system.cpu12.icache.sampled_refs                   60                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   6059                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.995729                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  3424                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      3424                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 153     78.06%     78.06% # number of callpals executed
system.cpu12.kern.callpal::rdps                    18      9.18%     87.24% # number of callpals executed
system.cpu12.kern.callpal::rti                     25     12.76%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  196                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      221                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     61     30.05%     30.05% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     9      4.43%     34.48% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    16      7.88%     42.36% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   117     57.64%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                203                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      61     46.56%     46.56% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      9      6.87%     53.44% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     16     12.21%     65.65% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     45     34.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 131                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             8761572000     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2553000      0.03%     99.69% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               9926000      0.11%     99.80% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              17143000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         8791194000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.004271                       # Percentage of non-idle cycles
system.cpu12.numCycles                       17582388                       # number of cpu cycles simulated
system.cpu12.num_insts                          21730                       # Number of instructions executed
system.cpu12.num_refs                            7806                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 11964.285714                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  8964.285714                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           81                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       335000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.256881                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       251000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.256881                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          4476                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         4476                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 17887.640449                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 14887.640449                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              4387                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4387                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      1592000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.019884                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0              89                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      1325000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.019884                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses            89                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 17037.735849                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 14365.384615                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           54                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       903000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.495327                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       747000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.485981                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           52                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         2559                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2559                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0        55000                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency        52000                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             2527                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2527                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1760000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.012505                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             32                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1664000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.012505                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           32                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3323000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                14.288462                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           7035                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7035                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 27702.479339                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 24702.479339                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               6914                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           6914                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       3352000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.017200                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              121                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          121                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      2989000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.017200                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            121                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.858757                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          879.367412                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          7035                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7035                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 27702.479339                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 24702.479339                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              6914                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          6914                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      3352000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.017200                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             121                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          121                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      2989000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.017200                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           121                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3323000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   52                       # number of replacements
system.cpu13.dcache.sampled_refs                   52                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              878.367412                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                    743                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     24                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                       7276                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       4585                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      2691                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         20611                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        20611                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 18945.454545                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 15945.454545                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             20556                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         20556                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1042000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.002668                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              55                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency       877000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.002668                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            55                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               407.618182                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          20611                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        20611                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 18945.454545                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 15945.454545                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              20556                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          20556                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1042000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.002668                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               55                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           55                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency       877000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.002668                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         20611                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        20611                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 18945.454545                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 15945.454545                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             20556                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         20556                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1042000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.002668                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              55                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           55                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency       877000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.002668                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   55                       # number of replacements
system.cpu13.icache.sampled_refs                   55                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu13.icache.total_refs                  22419                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.996187                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  3388                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      3388                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 149     77.60%     77.60% # number of callpals executed
system.cpu13.kern.callpal::rdps                    18      9.38%     86.98% # number of callpals executed
system.cpu13.kern.callpal::rti                     25     13.02%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  192                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      217                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     60     30.15%     30.15% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     9      4.52%     34.67% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    16      8.04%     42.71% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   114     57.29%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                199                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      60     46.51%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      9      6.98%     53.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     16     12.40%     65.89% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     44     34.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 129                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             8761064000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2523000      0.03%     99.70% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               9915000      0.11%     99.81% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              16569000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         8790071000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.385965                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              25                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.003813                       # Percentage of non-idle cycles
system.cpu13.numCycles                       17580142                       # number of cpu cycles simulated
system.cpu13.num_insts                          20611                       # Number of instructions executed
system.cpu13.num_refs                            7336                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 14559.701493                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 11559.701493                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0          631                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          631                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency      1951000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.175163                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0          134                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency      1549000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.175163                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses          134                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0         34898                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        34898                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 16874.624302                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 13874.624302                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0             32569                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         32569                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency     39301000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.066737                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0            2329                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2329                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency     32314000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.066737                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses          2329                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 42696.629213                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 40346.007605                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0          485                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          485                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     11400000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.355053                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0          267                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          267                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     10611000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.349734                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses          263                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0        28076                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        28076                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 54330.088496                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 51330.088496                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0            25816                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        25816                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    122786000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.080496                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           2260                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2260                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    116006000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.080496                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         2260                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3382500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                14.507820                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0          62974                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        62974                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 35320.767052                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 32320.767052                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0              58385                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          58385                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     162087000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.072871                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0             4589                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         4589                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    148320000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.072871                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses           4589                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.932181                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          954.553380                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0         62974                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        62974                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 35320.767052                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 32320.767052                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0             58385                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total         58385                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    162087000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.072871                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0            4589                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total         4589                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    148320000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.072871                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses          4589                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3382500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                 4220                       # number of replacements
system.cpu14.dcache.sampled_refs                 4220                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              954.553380                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  61223                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   2805                       # number of writebacks
system.cpu14.dtb.data_accesses                   5826                       # DTB accesses
system.cpu14.dtb.data_acv                           7                       # DTB access violations
system.cpu14.dtb.data_hits                      64386                       # DTB hits
system.cpu14.dtb.data_misses                       96                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                   3783                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                      35555                       # DTB read hits
system.cpu14.dtb.read_misses                       82                       # DTB read misses
system.cpu14.dtb.write_accesses                  2043                       # DTB write accesses
system.cpu14.dtb.write_acv                          7                       # DTB write access violations
system.cpu14.dtb.write_hits                     28831                       # DTB write hits
system.cpu14.dtb.write_misses                      14                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0        176567                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       176567                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 22472.069403                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 19472.069403                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0            174204                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        174204                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     53101500                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.013383                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            2363                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         2363                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     46012500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.013383                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          2363                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               116.571550                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0         176567                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       176567                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 22472.069403                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 19472.069403                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0             174204                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         174204                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      53101500                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.013383                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             2363                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         2363                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     46012500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.013383                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           2363                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          511.999877                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0        176567                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       176567                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 22472.069403                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 19472.069403                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0            174204                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total        174204                       # number of overall hits
system.cpu14.icache.overall_miss_latency     53101500                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.013383                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            2363                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         2363                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     46012500                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.013383                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          2363                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 2362                       # number of replacements
system.cpu14.icache.sampled_refs                 2362                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              511.999877                       # Cycle average of tags in use
system.cpu14.icache.total_refs                 275342                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.951510                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                 28692                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                     28608                       # ITB hits
system.cpu14.itb.fetch_misses                      84                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  12      2.09%      2.27% # number of callpals executed
system.cpu14.kern.callpal::tbi                      1      0.17%      2.44% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 495     86.39%     88.83% # number of callpals executed
system.cpu14.kern.callpal::rdps                    18      3.14%     91.97% # number of callpals executed
system.cpu14.kern.callpal::rdusp                    1      0.17%     92.15% # number of callpals executed
system.cpu14.kern.callpal::rti                     39      6.81%     98.95% # number of callpals executed
system.cpu14.kern.callpal::callsys                  6      1.05%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  573                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      785                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    232     41.50%     41.50% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     9      1.61%     43.11% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    16      2.86%     45.97% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   302     54.03%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                559                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     232     49.05%     49.05% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      9      1.90%     50.95% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     16      3.38%     54.33% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    216     45.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 473                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             8608427500     98.74%     98.74% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2703000      0.03%     98.77% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              13473500      0.15%     98.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              93948000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         8718552000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.715232                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                15                      
system.cpu14.kern.mode_good::user                  14                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              52                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.288462                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel        355809000     87.29%     87.29% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user           51797000     12.71%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu14.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.048490                       # Percentage of non-idle cycles
system.cpu14.numCycles                       17434968                       # number of cpu cycles simulated
system.cpu14.num_insts                         176465                       # Number of instructions executed
system.cpu14.num_refs                           64808                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 13576.086957                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 10576.086957                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0          555                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          555                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency      1249000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.142195                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           92                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           92                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.142195                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           92                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0         33994                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        33994                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 17479.188345                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 14479.188345                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0             32072                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         32072                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency     33595000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.056539                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0            1922                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1922                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency     27829000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.056539                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses          1922                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          638                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          638                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 30764.102564                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 29781.420765                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0          443                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          443                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      5999000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.305643                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0          195                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          195                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      5450000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.286834                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses          183                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0        20621                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        20621                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 53982.348427                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 50982.348427                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0            19318                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        19318                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency     70339000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.063188                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           1303                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1303                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency     66430000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.063188                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         1303                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3439000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               708.056703                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          54615                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        54615                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 32227.596899                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 29227.596899                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              51390                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          51390                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     103934000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.059050                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0             3225                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3225                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency     94259000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.059050                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses           3225                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.892669                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          914.093320                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         54615                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        54615                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 32227.596899                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 29227.596899                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             51390                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         51390                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    103934000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.059050                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0            3225                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3225                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency     94259000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.059050                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses          3225                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3439000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                 2469                       # number of replacements
system.cpu15.dcache.sampled_refs                 2469                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              914.093320                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                1748192                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle         2436135010000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   1121                       # number of writebacks
system.cpu15.dtb.data_accesses                   2698                       # DTB accesses
system.cpu15.dtb.data_acv                          21                       # DTB access violations
system.cpu15.dtb.data_hits                      55273                       # DTB hits
system.cpu15.dtb.data_misses                      364                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu15.dtb.read_acv                          12                       # DTB read access violations
system.cpu15.dtb.read_hits                      34095                       # DTB read hits
system.cpu15.dtb.read_misses                      326                       # DTB read misses
system.cpu15.dtb.write_accesses                   875                       # DTB write accesses
system.cpu15.dtb.write_acv                          9                       # DTB write access violations
system.cpu15.dtb.write_hits                     21178                       # DTB write hits
system.cpu15.dtb.write_misses                      38                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0        157255                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       157255                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16503.005259                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13503.005259                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0            155924                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        155924                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     21965500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.008464                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            1331                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1331                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     17972500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.008464                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          1331                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              1121.937879                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0         157255                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       157255                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16503.005259                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13503.005259                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0             155924                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         155924                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      21965500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.008464                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             1331                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1331                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     17972500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.008464                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           1331                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.999105                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          511.541873                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0        157255                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       157255                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16503.005259                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13503.005259                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0            155924                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total        155924                       # number of overall hits
system.cpu15.icache.overall_miss_latency     21965500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.008464                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            1331                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         1331                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     17972500                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.008464                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          1331                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 1320                       # number of replacements
system.cpu15.icache.sampled_refs                 1320                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              511.541873                       # Cycle average of tags in use
system.cpu15.icache.total_refs                1480958                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle         2436188791000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.964079                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                 27233                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                     27108                       # ITB hits
system.cpu15.itb.fetch_misses                     125                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                   1      0.19%      0.19% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  58     10.76%     10.95% # number of callpals executed
system.cpu15.kern.callpal::tbi                      4      0.74%     11.69% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 354     65.68%     77.37% # number of callpals executed
system.cpu15.kern.callpal::rdps                    19      3.53%     80.89% # number of callpals executed
system.cpu15.kern.callpal::rti                     93     17.25%     98.14% # number of callpals executed
system.cpu15.kern.callpal::callsys                  9      1.67%     99.81% # number of callpals executed
system.cpu15.kern.callpal::imb                      1      0.19%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  539                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                     1075                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    177     37.42%     37.42% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     9      1.90%     39.32% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    32      6.77%     46.09% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   255     53.91%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                473                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     177     45.04%     45.04% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      9      2.29%     47.33% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     32      8.14%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    175     44.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 393                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             8709076000     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2643000      0.03%     99.10% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              19232000      0.22%     99.32% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              60146000      0.68%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         8791097000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.686275                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                67                      
system.cpu15.kern.mode_good::user                  67                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel             151                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.443709                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel       2613614000     99.04%     99.04% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user           25265000      0.96%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu15.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu15.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu15.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    3                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.035921                       # Percentage of non-idle cycles
system.cpu15.numCycles                       17582194                       # number of cpu cycles simulated
system.cpu15.num_insts                         156870                       # Number of instructions executed
system.cpu15.num_refs                           56468                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                  6458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                  1393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  6804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                 1870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                 1013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  151226.850418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  701093.323762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  143536.596120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  4419108.597285                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  4563658.878505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  4740888.349515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  4585084.507042                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  4932439.393939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  6103893.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  139517571.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10    325541000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    195324600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12    162770500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13    122077875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 522258.288770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 964089.832182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40006.070611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            976623000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                    6458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                    1393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    6804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     160                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                   1870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                   1013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18779                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       751274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        2.907866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1       13.480976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        2.759994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       84.972851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       87.752336                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       91.160194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       88.164319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       94.843434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      117.368750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     2682.714286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    6259.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    3755.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    3129.833333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    2347.375000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14      10.042246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15      18.538006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 18779                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                   18010                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    6481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   10699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    1189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    1521                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    1492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    1436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    1291                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    1104                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                     10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                     92                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                     88                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   4000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   2690                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50216                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    175999.531835                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    451302.521008                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    124646.883289                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    4321091.954023                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4        16345000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    31327916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    14459038.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    17087954.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    15663958.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   125311666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   31327916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13       37593500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   498587.533156                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   1328392.226148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40002.781254                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                       15874                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        5648                       # number of ReadReq hits
system.l2.ReadReq_hits::2                        7683                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        1102                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        1498                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        1480                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        1410                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        1269                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        1080                       # number of ReadReq hits
system.l2.ReadReq_hits::9                           7                       # number of ReadReq hits
system.l2.ReadReq_hits::10                         10                       # number of ReadReq hits
system.l2.ReadReq_hits::11                         89                       # number of ReadReq hits
system.l2.ReadReq_hits::12                         94                       # number of ReadReq hits
system.l2.ReadReq_hits::13                         78                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       3246                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       2407                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   42975                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              375935000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.118601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.128530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.281896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.073171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.015122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.008043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.018106                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.017041                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.021739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.032609                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.113208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.113636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.188500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.105204                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                      2136                       # number of ReadReq misses
system.l2.ReadReq_misses::1                       833                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      3016                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        87                       # number of ReadReq misses
system.l2.ReadReq_misses::4                        23                       # number of ReadReq misses
system.l2.ReadReq_misses::5                        12                       # number of ReadReq misses
system.l2.ReadReq_misses::6                        26                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        22                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        24                       # number of ReadReq misses
system.l2.ReadReq_misses::11                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::12                       12                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       10                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      754                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      283                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7241                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        50                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         287660000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.399278                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          1.109551                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.672119                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          6.047939                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          4.727811                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          4.819705                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          5.007660                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          5.570101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          6.513587                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9       1027.285714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10       719.100000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        78.163043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        67.839623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        81.715909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         1.797750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         2.673234                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     28971000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                 1479                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                 2315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 2548                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                 1797                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 1813                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 1838                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 1927                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 1860                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 1848                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                 506                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                 329                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            18396                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 154719.405003                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 98846.652268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 89807.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 127340.011130                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 126216.216216                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 124499.455930                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 118749.351323                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 123026.881720                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 123825.757576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 9949130.434783                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 10896666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 7890689.655172                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 7150937.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 7381612.903226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 452233.201581                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 695531.914894                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40010.219613                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           228830000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                   1479                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                   2315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   2548                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                   1797                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   1813                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   1838                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   1927                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   1860                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   1848                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                   506                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                   329                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              18396                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      736028000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      12.438134                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       7.946436                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       7.219780                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      10.237062                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      10.146718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      10.008705                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6       9.546445                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       9.890323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8       9.954545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     799.826087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10           876                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    634.344828                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    574.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    593.419355                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     36.355731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     55.914894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                18396                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     92171000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 23347                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23347                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     23347                       # number of Writeback hits
system.l2.Writeback_hits::total                 23347                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.708716                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                    24468                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     7874                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    17503                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     1410                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     1735                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     1698                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     1649                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     1489                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     1264                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       14                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                      13                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                      97                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     112                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                      96                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    5870                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    3703                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                68995                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     157383.988829                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     607618.149146                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     137735.030550                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     4391422.077922                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     5706995.780591                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     6204394.495413                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     5659238.493724                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     6147990.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     7350858.695652                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     193222571.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    450852666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::11       169069750                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    75142111.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    75142111.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    515456.554878                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    1043640.432099                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40005.159800                       # average overall mshr miss latency
system.l2.demand_hits::0                        15874                       # number of demand (read+write) hits
system.l2.demand_hits::1                         5648                       # number of demand (read+write) hits
system.l2.demand_hits::2                         7683                       # number of demand (read+write) hits
system.l2.demand_hits::3                         1102                       # number of demand (read+write) hits
system.l2.demand_hits::4                         1498                       # number of demand (read+write) hits
system.l2.demand_hits::5                         1480                       # number of demand (read+write) hits
system.l2.demand_hits::6                         1410                       # number of demand (read+write) hits
system.l2.demand_hits::7                         1269                       # number of demand (read+write) hits
system.l2.demand_hits::8                         1080                       # number of demand (read+write) hits
system.l2.demand_hits::9                            7                       # number of demand (read+write) hits
system.l2.demand_hits::10                          10                       # number of demand (read+write) hits
system.l2.demand_hits::11                          89                       # number of demand (read+write) hits
system.l2.demand_hits::12                          94                       # number of demand (read+write) hits
system.l2.demand_hits::13                          78                       # number of demand (read+write) hits
system.l2.demand_hits::14                        3246                       # number of demand (read+write) hits
system.l2.demand_hits::15                        2407                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42975                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1352558000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.351234                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.282703                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.561047                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.218440                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.136599                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.128386                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.144936                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.147750                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.145570                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.230769                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.082474                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.160714                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.187500                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.447019                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.349986                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                       8594                       # number of demand (read+write) misses
system.l2.demand_misses::1                       2226                       # number of demand (read+write) misses
system.l2.demand_misses::2                       9820                       # number of demand (read+write) misses
system.l2.demand_misses::3                        308                       # number of demand (read+write) misses
system.l2.demand_misses::4                        237                       # number of demand (read+write) misses
system.l2.demand_misses::5                        218                       # number of demand (read+write) misses
system.l2.demand_misses::6                        239                       # number of demand (read+write) misses
system.l2.demand_misses::7                        220                       # number of demand (read+write) misses
system.l2.demand_misses::8                        184                       # number of demand (read+write) misses
system.l2.demand_misses::9                          7                       # number of demand (read+write) misses
system.l2.demand_misses::10                         3                       # number of demand (read+write) misses
system.l2.demand_misses::11                         8                       # number of demand (read+write) misses
system.l2.demand_misses::12                        18                       # number of demand (read+write) misses
system.l2.demand_misses::13                        18                       # number of demand (read+write) misses
system.l2.demand_misses::14                      2624                       # number of demand (read+write) misses
system.l2.demand_misses::15                      1296                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26020                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1038934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           1.061386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           3.298197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           1.483746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3          18.418440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4          14.968300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5          15.294464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          15.748939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          17.441236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          20.545886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9               1855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10       1997.692308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        267.731959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        231.875000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        270.520833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          4.424191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15          7.013233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    25970                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.035080                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.006609                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.032160                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.018368                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.004643                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.014719                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.004735                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.009103                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.002437                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000849                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.016135                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.001592                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.011666                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.004858                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.033850                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.005484                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.346558                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1149.490977                       # Average occupied blocks per context
system.l2.occ_blocks::1                    216.567821                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1053.834183                       # Average occupied blocks per context
system.l2.occ_blocks::3                    601.891261                       # Average occupied blocks per context
system.l2.occ_blocks::4                    152.151711                       # Average occupied blocks per context
system.l2.occ_blocks::5                    482.298677                       # Average occupied blocks per context
system.l2.occ_blocks::6                    155.170185                       # Average occupied blocks per context
system.l2.occ_blocks::7                    298.296411                       # Average occupied blocks per context
system.l2.occ_blocks::8                     79.849558                       # Average occupied blocks per context
system.l2.occ_blocks::9                     27.822184                       # Average occupied blocks per context
system.l2.occ_blocks::10                   528.703870                       # Average occupied blocks per context
system.l2.occ_blocks::11                    52.181382                       # Average occupied blocks per context
system.l2.occ_blocks::12                   382.273592                       # Average occupied blocks per context
system.l2.occ_blocks::13                   159.194404                       # Average occupied blocks per context
system.l2.occ_blocks::14                  1109.201285                       # Average occupied blocks per context
system.l2.occ_blocks::15                   179.700450                       # Average occupied blocks per context
system.l2.occ_blocks::16                 11356.024394                       # Average occupied blocks per context
system.l2.overall_accesses::0                   24468                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    7874                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   17503                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    1410                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    1735                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    1698                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    1649                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    1489                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    1264                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      14                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                     13                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                     97                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    112                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                     96                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   5870                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   3703                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               68995                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    157383.988829                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    607618.149146                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    137735.030550                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    4391422.077922                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    5706995.780591                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    6204394.495413                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    5659238.493724                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    6147990.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    7350858.695652                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    193222571.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   450852666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::11      169069750                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   75142111.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   75142111.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   515456.554878                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   1043640.432099                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40005.159800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                       15874                       # number of overall hits
system.l2.overall_hits::1                        5648                       # number of overall hits
system.l2.overall_hits::2                        7683                       # number of overall hits
system.l2.overall_hits::3                        1102                       # number of overall hits
system.l2.overall_hits::4                        1498                       # number of overall hits
system.l2.overall_hits::5                        1480                       # number of overall hits
system.l2.overall_hits::6                        1410                       # number of overall hits
system.l2.overall_hits::7                        1269                       # number of overall hits
system.l2.overall_hits::8                        1080                       # number of overall hits
system.l2.overall_hits::9                           7                       # number of overall hits
system.l2.overall_hits::10                         10                       # number of overall hits
system.l2.overall_hits::11                         89                       # number of overall hits
system.l2.overall_hits::12                         94                       # number of overall hits
system.l2.overall_hits::13                         78                       # number of overall hits
system.l2.overall_hits::14                       3246                       # number of overall hits
system.l2.overall_hits::15                       2407                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   42975                       # number of overall hits
system.l2.overall_miss_latency             1352558000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.351234                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.282703                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.561047                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.218440                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.136599                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.128386                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.144936                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.147750                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.145570                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.230769                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.082474                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.160714                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.187500                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.447019                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.349986                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                      8594                       # number of overall misses
system.l2.overall_misses::1                      2226                       # number of overall misses
system.l2.overall_misses::2                      9820                       # number of overall misses
system.l2.overall_misses::3                       308                       # number of overall misses
system.l2.overall_misses::4                       237                       # number of overall misses
system.l2.overall_misses::5                       218                       # number of overall misses
system.l2.overall_misses::6                       239                       # number of overall misses
system.l2.overall_misses::7                       220                       # number of overall misses
system.l2.overall_misses::8                       184                       # number of overall misses
system.l2.overall_misses::9                         7                       # number of overall misses
system.l2.overall_misses::10                        3                       # number of overall misses
system.l2.overall_misses::11                        8                       # number of overall misses
system.l2.overall_misses::12                       18                       # number of overall misses
system.l2.overall_misses::13                       18                       # number of overall misses
system.l2.overall_misses::14                     2624                       # number of overall misses
system.l2.overall_misses::15                     1296                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 26020                       # number of overall misses
system.l2.overall_mshr_hits                        50                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1038934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          1.061386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          3.298197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          1.483746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3         18.418440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4         14.968300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5         15.294464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         15.748939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         17.441236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         20.545886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9              1855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10      1997.692308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       267.731959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       231.875000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       270.520833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         4.424191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15         7.013233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   25970                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    121142000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          17646                       # number of replacements
system.l2.sampled_refs                          17646                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17984.652345                       # Cycle average of tags in use
system.l2.total_refs                            65444                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            10844                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                7334044                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389712                       # Number of bytes of host memory used
host_seconds                                    37.46                       # Real time elapsed on the host
host_tick_rate                              318349549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   274736541                       # Number of instructions simulated
sim_seconds                                  0.011926                       # Number of seconds simulated
sim_ticks                                 11925582000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0        56881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        56881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 32737.163591                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 29737.163591                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0        18572                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        18572                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency   1254128000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.673494                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        38309                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        38309                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency   1139201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.673494                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        38309                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0       1065889                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1065889                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 34637.680138                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 31637.680138                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0            994971                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        994971                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency   2456435000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.066534                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0           70918                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        70918                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency   2243681000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.066534                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses         70918                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     24943500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0        19211                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        19211                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 17721.985368                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 28060.885609                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          212                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    336700000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.988965                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        18999                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        18999                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency    304180000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.564260                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        10840                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0        93926                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        93926                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 17791.136601                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 14791.136601                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0            89131                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        89131                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency     85308500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.051051                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           4795                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         4795                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency     70923500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.051051                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         4795                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15450000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               673.578726                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0        1159815                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1159815                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 33570.767239                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 30570.767239                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0            1084102                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1084102                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency    2541743500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.065280                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            75713                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        75713                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency   2314604500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.065280                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          75713                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.735779                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.024810                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          753.437835                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1          -25.405394                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0       1159815                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1159815                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 33570.767239                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 30570.767239                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0           1084102                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1084102                       # number of overall hits
system.cpu00.dcache.overall_miss_latency   2541743500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.065280                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           75713                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        75713                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency   2314604500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.065280                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         75713                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     40393500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  758                       # number of replacements
system.cpu00.dcache.sampled_refs                 1429                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              728.032441                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                 962544                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                    259                       # number of writebacks
system.cpu00.dtb.data_accesses                1208291                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                    1236187                       # DTB hits
system.cpu00.dtb.data_misses                       20                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                1105306                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                    1122931                       # DTB read hits
system.cpu00.dtb.read_misses                       18                       # DTB read misses
system.cpu00.dtb.write_accesses                102985                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                    113256                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       2623768                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      2623768                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 18856.751825                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 15856.751825                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           2622672                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       2622672                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     20667000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.000418                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            1096                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1096                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     17379000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.000418                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          1096                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs              1648.784826                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        2623768                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      2623768                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 18856.751825                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 15856.751825                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            2622672                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        2622672                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      20667000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.000418                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             1096                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1096                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     17379000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.000418                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           1096                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       2623768                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      2623768                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 18856.751825                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 15856.751825                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           2622672                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       2622672                       # number of overall hits
system.cpu00.icache.overall_miss_latency     20667000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.000418                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            1096                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         1096                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     17379000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.000418                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          1096                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 1096                       # number of replacements
system.cpu00.icache.sampled_refs                 1608                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                2651246                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.335194                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               2546127                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   2546114                       # ITB hits
system.cpu00.itb.fetch_misses                      13                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpctx                   2      0.36%      0.36% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 454     82.55%     82.91% # number of callpals executed
system.cpu00.kern.callpal::rdps                    29      5.27%     88.18% # number of callpals executed
system.cpu00.kern.callpal::rti                     46      8.36%     96.55% # number of callpals executed
system.cpu00.kern.callpal::callsys                  3      0.55%     97.09% # number of callpals executed
system.cpu00.kern.callpal::rdunique                16      2.91%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  550                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      625                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    180     33.21%     33.21% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     4      0.74%     33.95% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    13      2.40%     36.35% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    25      4.61%     40.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   320     59.04%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                542                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     180     46.39%     46.39% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      4      1.03%     47.42% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     13      3.35%     50.77% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     25      6.44%     57.22% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    166     42.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 388                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            12544371500     98.83%     98.83% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2634500      0.02%     98.85% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               5321000      0.04%     98.89% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              16174000      0.13%     99.02% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             124184000      0.98%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        12692685000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.518750                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                23                      
system.cpu00.kern.mode_good::user                  23                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              48                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.479167                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       3170881000     29.10%     29.10% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         7725929000     70.90%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.664806                       # Percentage of non-idle cycles
system.cpu00.numCycles                       25385370                       # number of cpu cycles simulated
system.cpu00.num_insts                        2623748                       # Number of instructions executed
system.cpu00.num_refs                         1236345                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        56361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        56361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 32786.437485                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 29786.437485                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0        18138                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        18138                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency   1253196000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.678182                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        38223                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        38223                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency   1138527000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.678182                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        38223                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       1058755                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1058755                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 34611.329952                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 31611.329952                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0            988181                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        988181                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   2442660000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.066658                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0           70574                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        70574                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   2230938000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.066658                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses         70574                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0        18875                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        18875                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 17796.878329                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 28089.056393                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0          103                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    334083000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.994543                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        18772                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        18772                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    301845000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.569325                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        10746                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0        91441                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        91441                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 17095.988539                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 14095.988539                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0            86555                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        86555                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency     83531000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.053433                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           4886                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         4886                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency     68873000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.053433                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         4886                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      5776500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs               621.606418                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        1150196                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1150196                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 33477.219719                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 30477.219719                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            1074736                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1074736                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    2526191000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.065606                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            75460                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        75460                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   2299811000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.065606                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          75460                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.742918                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.030282                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          760.748308                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1          -31.008827                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       1150196                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1150196                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 33477.219719                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 30477.219719                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           1074736                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1074736                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   2526191000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.065606                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           75460                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        75460                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   2299811000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.065606                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         75460                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      5776500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  886                       # number of replacements
system.cpu01.dcache.sampled_refs                 1527                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              729.739480                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                 949193                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                    304                       # number of writebacks
system.cpu01.dtb.data_accesses                1200963                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    1225415                       # DTB hits
system.cpu01.dtb.data_misses                       33                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                1098178                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    1115061                       # DTB read hits
system.cpu01.dtb.read_misses                       31                       # DTB read misses
system.cpu01.dtb.write_accesses                102785                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                    110354                       # DTB write hits
system.cpu01.dtb.write_misses                       2                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0       2589407                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      2589407                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15898.916968                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12898.014440                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0           2588299                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       2588299                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     17616000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.000428                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0            1108                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1108                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     14291000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.000428                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses          1108                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              1859.325309                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0        2589407                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      2589407                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15898.916968                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12898.014440                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0            2588299                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        2588299                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      17616000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.000428                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0             1108                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1108                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     14291000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.000428                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses           1108                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0       2589407                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      2589407                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15898.916968                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12898.014440                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0           2588299                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total       2588299                       # number of overall hits
system.cpu01.icache.overall_miss_latency     17616000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.000428                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0            1108                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total         1108                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     14291000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.000428                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses          1108                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                 1108                       # number of replacements
system.cpu01.icache.sampled_refs                 1620                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu01.icache.total_refs                3012107                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.343742                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               2529652                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   2529630                       # ITB hits
system.cpu01.itb.fetch_misses                      22                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::wripir                   1      0.26%      0.26% # number of callpals executed
system.cpu01.kern.callpal::swpctx                   4      1.05%      1.32% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 266     70.00%     71.32% # number of callpals executed
system.cpu01.kern.callpal::rdps                    26      6.84%     78.16% # number of callpals executed
system.cpu01.kern.callpal::rti                     50     13.16%     91.32% # number of callpals executed
system.cpu01.kern.callpal::callsys                 10      2.63%     93.95% # number of callpals executed
system.cpu01.kern.callpal::rdunique                23      6.05%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  380                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      474                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                    108     30.42%     30.42% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    13      3.66%     34.08% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    26      7.32%     41.41% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   208     58.59%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                355                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     108     45.19%     45.19% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     13      5.44%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     26     10.88%     61.51% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     92     38.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 239                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            12600096500     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               5033000      0.04%     99.31% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              16908500      0.13%     99.45% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              70382000      0.55%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        12692420000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.442308                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                31                      
system.cpu01.kern.mode_good::user                  29                      
system.cpu01.kern.mode_good::idle                   2                      
system.cpu01.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                29                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                23                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.086957                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     2.086957                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        106742000      0.99%      0.99% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         7687629000     71.25%     72.24% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle         2995508000     27.76%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.656258                       # Percentage of non-idle cycles
system.cpu01.numCycles                       25384840                       # number of cpu cycles simulated
system.cpu01.num_insts                        2589374                       # Number of instructions executed
system.cpu01.num_refs                         1225609                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0        56580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        56580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 32792.777528                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 29792.777528                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        18809                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        18809                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency   1238616000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.667568                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        37771                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        37771                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency   1125303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.667568                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        37771                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       1079426                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1079426                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 34076.665749                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 31076.665749                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0           1006786                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1006786                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   2475329000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.067295                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0           72640                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        72640                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   2257409000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.067295                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses         72640                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0        19724                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        19724                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 17950.485234                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 28321.831755                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0          558                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          558                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    344039000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.971710                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        19166                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        19166                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    311087000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.556885                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        10984                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       116516                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       116516                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 29363.495855                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 26363.495855                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           109399                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       109399                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    208980000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.061082                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           7117                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         7117                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    187629000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.061082                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         7117                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      5979000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               174.239587                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        1195942                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1195942                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 33656.092882                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 30656.092882                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            1116185                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1116185                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    2684309000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.066690                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            79757                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        79757                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   2445038000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.066690                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          79757                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.710626                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -0.025965                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          727.680580                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1          -26.588424                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       1195942                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1195942                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 33656.092882                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 30656.092882                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           1116185                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1116185                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   2684309000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.066690                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           79757                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        79757                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   2445038000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.066690                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         79757                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      5979000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                 5129                       # number of replacements
system.cpu02.dcache.sampled_refs                 5714                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              701.092156                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 995605                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   3167                       # number of writebacks
system.cpu02.dtb.data_accesses                1199999                       # DTB accesses
system.cpu02.dtb.data_acv                           7                       # DTB access violations
system.cpu02.dtb.data_hits                    1272100                       # DTB hits
system.cpu02.dtb.data_misses                      128                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                1094809                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    1135847                       # DTB read hits
system.cpu02.dtb.read_misses                      112                       # DTB read misses
system.cpu02.dtb.write_accesses                105190                       # DTB write accesses
system.cpu02.dtb.write_acv                          7                       # DTB write access violations
system.cpu02.dtb.write_hits                    136253                       # DTB write hits
system.cpu02.dtb.write_misses                      16                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       2723613                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      2723613                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 20331.361800                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 17331.073283                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           2720147                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2720147                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency     70468500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.001273                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0            3466                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         3466                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency     60069500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.001273                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses          3466                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs               724.790797                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        2723613                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      2723613                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 20331.361800                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 17331.073283                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            2720147                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2720147                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency      70468500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.001273                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0             3466                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         3466                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency     60069500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.001273                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses           3466                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                 0.999994                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0          511.996700                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       2723613                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      2723613                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 20331.361800                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 17331.073283                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           2720147                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       2720147                       # number of overall hits
system.cpu02.icache.overall_miss_latency     70468500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.001273                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0            3466                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total         3466                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency     60069500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.001273                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses          3466                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                 3465                       # number of replacements
system.cpu02.icache.sampled_refs                 3977                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse              511.996700                       # Cycle average of tags in use
system.cpu02.icache.total_refs                2882493                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.311783                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               2541357                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   2541251                       # ITB hits
system.cpu02.itb.fetch_misses                     106                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                   3      0.41%      0.41% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  16      2.16%      2.57% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.14%      2.70% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 600     81.08%     83.78% # number of callpals executed
system.cpu02.kern.callpal::rdps                    26      3.51%     87.30% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.14%     87.43% # number of callpals executed
system.cpu02.kern.callpal::rti                     61      8.24%     95.68% # number of callpals executed
system.cpu02.kern.callpal::callsys                 13      1.76%     97.43% # number of callpals executed
system.cpu02.kern.callpal::rdunique                19      2.57%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  740                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     1020                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                    272     38.86%     38.86% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    13      1.86%     40.71% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    26      3.71%     44.43% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   389     55.57%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                700                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     272     48.06%     48.06% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     13      2.30%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     26      4.59%     54.95% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    255     45.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 566                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            11644246000     98.58%     98.58% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               5457500      0.05%     98.63% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              18105500      0.15%     98.78% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             143815000      1.22%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        11811624000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.655527                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                40                      
system.cpu02.kern.mode_good::user                  39                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              78                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                39                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.512821                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       1834346000     19.23%     19.23% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         7705296000     80.77%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     16                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1     50.00%     50.00% # number of syscalls executed
system.cpu02.kern.syscall::2                        1     50.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    2                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.688217                       # Percentage of non-idle cycles
system.cpu02.numCycles                       23621306                       # number of cpu cycles simulated
system.cpu02.num_insts                        2723479                       # Number of instructions executed
system.cpu02.num_refs                         1272626                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        56063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        56063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 32927.666933                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 29927.666933                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        18473                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        18473                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency   1237751000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.670496                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0        37590                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        37590                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency   1124981000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.670496                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses        37590                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1066825                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1066825                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 34266.619896                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 31266.619896                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0            995555                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        995555                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency   2442182000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.066806                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           71270                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        71270                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency   2228372000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.066806                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         71270                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0        19370                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        19370                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 17633.044126                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 27965.787998                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0          583                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    331272000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.969902                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0        18787                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        18787                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    299178000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.552297                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses        10698                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       106303                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       106303                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 23826.919773                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 20826.919773                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           100482                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       100482                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    138696500                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.054759                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           5821                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         5821                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    121233500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.054759                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         5821                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      5633500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               498.603934                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        1173128                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1173128                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 33478.337290                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 30478.337290                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            1096037                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1096037                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    2580878500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.065714                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            77091                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        77091                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   2349605500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.065714                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          77091                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.707419                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_%::1                -0.028054                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          724.396591                       # Average occupied blocks per context
system.cpu03.dcache.occ_blocks::1          -28.727475                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       1173128                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1173128                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 33478.337290                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 30478.337290                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           1096037                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1096037                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   2580878500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.065714                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           77091                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        77091                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   2349605500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.065714                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         77091                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      5633500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 2723                       # number of replacements
system.cpu03.dcache.sampled_refs                 3406                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              695.669116                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                1698245                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   1148                       # number of writebacks
system.cpu03.dtb.data_accesses                1189281                       # DTB accesses
system.cpu03.dtb.data_acv                          21                       # DTB access violations
system.cpu03.dtb.data_hits                    1247913                       # DTB hits
system.cpu03.dtb.data_misses                      384                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                1085656                       # DTB read accesses
system.cpu03.dtb.read_acv                          12                       # DTB read access violations
system.cpu03.dtb.read_hits                    1122309                       # DTB read hits
system.cpu03.dtb.read_misses                      344                       # DTB read misses
system.cpu03.dtb.write_accesses                103625                       # DTB write accesses
system.cpu03.dtb.write_acv                          9                       # DTB write access violations
system.cpu03.dtb.write_hits                    125604                       # DTB write hits
system.cpu03.dtb.write_misses                      40                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       2669835                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      2669835                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 17426.048045                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 14426.048045                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           2667712                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       2667712                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     36995500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000795                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            2123                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         2123                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     30626500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          2123                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              1602.981784                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        2669835                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      2669835                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 17426.048045                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 14426.048045                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            2667712                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        2667712                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      36995500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000795                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             2123                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         2123                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     30626500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000795                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           2123                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       2669835                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      2669835                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 17426.048045                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 14426.048045                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           2667712                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       2667712                       # number of overall hits
system.cpu03.icache.overall_miss_latency     36995500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000795                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            2123                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         2123                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     30626500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000795                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          2123                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 2123                       # number of replacements
system.cpu03.icache.sampled_refs                 2635                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                4223857                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.330555                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               2522552                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   2522414                       # ITB hits
system.cpu03.itb.fetch_misses                     138                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                   1      0.16%      0.16% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  60      9.33%      9.49% # number of callpals executed
system.cpu03.kern.callpal::tbi                      4      0.62%     10.11% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 409     63.61%     73.72% # number of callpals executed
system.cpu03.kern.callpal::rdps                    27      4.20%     77.92% # number of callpals executed
system.cpu03.kern.callpal::rti                    111     17.26%     95.18% # number of callpals executed
system.cpu03.kern.callpal::callsys                 13      2.02%     97.20% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.16%     97.36% # number of callpals executed
system.cpu03.kern.callpal::rdunique                17      2.64%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  643                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                     1225                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    207     37.03%     37.03% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    13      2.33%     39.36% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    26      4.65%     44.01% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   313     55.99%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                559                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     207     47.59%     47.59% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     13      2.99%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     26      5.98%     56.55% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    189     43.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 435                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            12584525500     99.13%     99.13% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               5331000      0.04%     99.17% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              18456500      0.15%     99.31% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              87177000      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        12695490000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.603834                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                88                      
system.cpu03.kern.mode_good::user                  88                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel             171                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                88                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.514620                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       4316376000     36.16%     36.16% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         7621749000     63.84%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     60                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.669445                       # Percentage of non-idle cycles
system.cpu03.numCycles                       25390980                       # number of cpu cycles simulated
system.cpu03.num_insts                        2669430                       # Number of instructions executed
system.cpu03.num_refs                         1249195                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        57847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        57847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 32570.814545                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 29570.814545                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0        19924                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        19924                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency   1235183000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.655574                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0        37923                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        37923                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency   1121414000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.655574                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses        37923                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1194067                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1194067                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 32739.634333                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 29739.634333                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0           1115635                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1115635                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency   2567835000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.065685                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           78432                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        78432                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency   2332539000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.065685                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         78432                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0        21416                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        21416                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 18514.919979                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 28338.168473                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         2046                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2046                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    358634000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.904464                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0        19370                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        19370                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency    324302000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.534367                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses        11444                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       223807                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       223807                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 42610.816062                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 39610.816062                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           208367                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       208367                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    657911000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.068988                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          15440                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        15440                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    611591000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.068988                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        15440                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency     36139500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                90.711211                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        1417874                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1417874                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 34363.239305                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 31363.239305                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            1324002                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1324002                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    3225746000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.066206                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            93872                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        93872                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   2944130000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.066206                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          93872                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.874116                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -0.022731                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          895.094470                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1          -23.276798                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       1417874                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1417874                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 34363.239305                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 31363.239305                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           1324002                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1324002                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   3225746000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.066206                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           93872                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        93872                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   2944130000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.066206                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         93872                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency     36139500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                18719                       # number of replacements
system.cpu04.dcache.sampled_refs                19651                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              871.817672                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                1782566                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                  10894                       # number of writebacks
system.cpu04.dtb.data_accesses                1233848                       # DTB accesses
system.cpu04.dtb.data_acv                          10                       # DTB access violations
system.cpu04.dtb.data_hits                    1495930                       # DTB hits
system.cpu04.dtb.data_misses                      916                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                1111476                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                    1250766                       # DTB read hits
system.cpu04.dtb.read_misses                      733                       # DTB read misses
system.cpu04.dtb.write_accesses                122372                       # DTB write accesses
system.cpu04.dtb.write_acv                         10                       # DTB write access violations
system.cpu04.dtb.write_hits                    245164                       # DTB write hits
system.cpu04.dtb.write_misses                     183                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       3465488                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      3465488                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 20292.997842                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 17292.963040                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           3451121                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       3451121                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency    291549500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.004146                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0           14367                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        14367                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency    248448000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.004146                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses         14367                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               264.178384                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        3465488                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      3465488                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 20292.997842                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 17292.963040                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            3451121                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        3451121                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency     291549500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.004146                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0            14367                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        14367                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency    248448000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.004146                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses          14367                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.999897                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.947008                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       3465488                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      3465488                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 20292.997842                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 17292.963040                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           3451121                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       3451121                       # number of overall hits
system.cpu04.icache.overall_miss_latency    291549500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.004146                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0           14367                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total        14367                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency    248448000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.004146                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses         14367                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                14366                       # number of replacements
system.cpu04.icache.sampled_refs                14878                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.947008                       # Cycle average of tags in use
system.cpu04.icache.total_refs                3930446                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.165421                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               2676133                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   2675603                       # ITB hits
system.cpu04.itb.fetch_misses                     530                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                 256     10.38%     10.38% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  87      3.53%     13.91% # number of callpals executed
system.cpu04.kern.callpal::tbi                      4      0.16%     14.07% # number of callpals executed
system.cpu04.kern.callpal::swpipl                1619     65.65%     79.72% # number of callpals executed
system.cpu04.kern.callpal::rdps                    42      1.70%     81.43% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.04%     81.47% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.04%     81.51% # number of callpals executed
system.cpu04.kern.callpal::rti                    199      8.07%     89.58% # number of callpals executed
system.cpu04.kern.callpal::callsys                 98      3.97%     93.55% # number of callpals executed
system.cpu04.kern.callpal::rdunique               158      6.41%     99.96% # number of callpals executed
system.cpu04.kern.callpal::wrunique                 1      0.04%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 2466                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     3945                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    837     45.46%     45.46% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    13      0.71%     46.17% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      0.54%     46.71% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   981     53.29%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               1841                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     835     49.38%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     13      0.77%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      0.59%     50.74% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    833     49.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1691                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            12395378500     97.64%     97.64% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               6227000      0.05%     97.69% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7454500      0.06%     97.75% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             285499000      2.25%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        12694559000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.997611                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.849134                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel               190                      
system.cpu04.kern.mode_good::user                 190                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               190                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.664336                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       4906126000     38.30%     38.30% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         7904730000     61.70%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     87                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1      1.67%      1.67% # number of syscalls executed
system.cpu04.kern.syscall::2                        1      1.67%      3.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1      1.67%      5.00% # number of syscalls executed
system.cpu04.kern.syscall::4                        5      8.33%     13.33% # number of syscalls executed
system.cpu04.kern.syscall::17                       4      6.67%     20.00% # number of syscalls executed
system.cpu04.kern.syscall::54                       1      1.67%     21.67% # number of syscalls executed
system.cpu04.kern.syscall::71                      17     28.33%     50.00% # number of syscalls executed
system.cpu04.kern.syscall::73                      11     18.33%     68.33% # number of syscalls executed
system.cpu04.kern.syscall::74                      16     26.67%     95.00% # number of syscalls executed
system.cpu04.kern.syscall::144                      1      1.67%     96.67% # number of syscalls executed
system.cpu04.kern.syscall::256                      1      1.67%     98.33% # number of syscalls executed
system.cpu04.kern.syscall::257                      1      1.67%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   60                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.834579                       # Percentage of non-idle cycles
system.cpu04.numCycles                       25389118                       # number of cpu cycles simulated
system.cpu04.num_insts                        3464562                       # Number of instructions executed
system.cpu04.num_refs                         1498867                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        44611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        44611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 33569.589188                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 30569.589188                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        14865                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        14865                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency    998561000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.666786                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0        29746                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        29746                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency    909323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.666786                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses        29746                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0        952027                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       952027                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 33922.180269                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 30922.180269                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0            894291                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        894291                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency   1958531000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.060645                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           57736                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        57736                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency   1785323000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.060645                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         57736                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0        16082                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        16082                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 17534.820958                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 27052.910650                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          890                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          890                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency    266389000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.944659                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0        15192                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        15192                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency    239797000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.551175                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         8864                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       143172                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       143172                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 32868.544601                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 29868.544601                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           137208                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       137208                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    196028000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.041656                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           5964                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         5964                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    178136000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.041656                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         5964                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency     18677000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               271.805571                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1095199                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1095199                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 33823.532182                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 30823.532182                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1031499                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1031499                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    2154559000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.058163                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            63700                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        63700                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   1963459000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.058163                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          63700                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.635603                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.032075                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          650.857580                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1          -32.844600                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1095199                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1095199                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 33823.532182                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 30823.532182                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1031499                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1031499                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   2154559000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.058163                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           63700                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        63700                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   1963459000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.058163                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         63700                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency     18677000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 4425                       # number of replacements
system.cpu05.dcache.sampled_refs                 5241                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              618.012980                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                1424533                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   1828                       # number of writebacks
system.cpu05.dtb.data_accesses                1079787                       # DTB accesses
system.cpu05.dtb.data_acv                          21                       # DTB access violations
system.cpu05.dtb.data_hits                    1155148                       # DTB hits
system.cpu05.dtb.data_misses                      447                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 946224                       # DTB read accesses
system.cpu05.dtb.read_acv                          12                       # DTB read access violations
system.cpu05.dtb.read_hits                     995983                       # DTB read hits
system.cpu05.dtb.read_misses                      399                       # DTB read misses
system.cpu05.dtb.write_accesses                133563                       # DTB write accesses
system.cpu05.dtb.write_acv                          9                       # DTB write access violations
system.cpu05.dtb.write_hits                    159165                       # DTB write hits
system.cpu05.dtb.write_misses                      48                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       2739837                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      2739837                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 23785.851966                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 20785.851966                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           2737243                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       2737243                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     61700500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000947                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            2594                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2594                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     53918500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000947                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          2594                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs              1034.964585                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        2739837                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      2739837                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 23785.851966                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 20785.851966                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            2737243                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        2737243                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      61700500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000947                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             2594                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2594                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     53918500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000947                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           2594                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       2739837                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      2739837                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 23785.851966                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 20785.851966                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           2737243                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       2737243                       # number of overall hits
system.cpu05.icache.overall_miss_latency     61700500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000947                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            2594                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         2594                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     53918500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000947                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          2594                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 2594                       # number of replacements
system.cpu05.icache.sampled_refs                 3106                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                3214600                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.388625                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               2541212                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   2541047                       # ITB hits
system.cpu05.itb.fetch_misses                     165                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                 109     13.41%     13.41% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  67      8.24%     21.65% # number of callpals executed
system.cpu05.kern.callpal::tbi                      5      0.62%     22.26% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 449     55.23%     77.49% # number of callpals executed
system.cpu05.kern.callpal::rdps                    34      4.18%     81.67% # number of callpals executed
system.cpu05.kern.callpal::rti                    112     13.78%     95.45% # number of callpals executed
system.cpu05.kern.callpal::callsys                 13      1.60%     97.05% # number of callpals executed
system.cpu05.kern.callpal::imb                      2      0.25%     97.29% # number of callpals executed
system.cpu05.kern.callpal::rdunique                22      2.71%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  813                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                     1478                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    218     36.76%     36.76% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    13      2.19%     38.95% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    19      3.20%     42.16% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   343     57.84%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                593                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     218     46.98%     46.98% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     13      2.80%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     19      4.09%     53.88% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    214     46.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 464                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            12547144000     98.84%     98.84% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               5394500      0.04%     98.88% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              12732500      0.10%     98.98% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             129342000      1.02%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        12694613000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.623907                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel               102                      
system.cpu05.kern.mode_good::user                 102                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel             179                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               102                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.569832                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       6130954000     47.38%     47.38% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         6808171000     52.62%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu05.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    4                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.611375                       # Percentage of non-idle cycles
system.cpu05.numCycles                       25389226                       # number of cpu cycles simulated
system.cpu05.num_insts                        2739369                       # Number of instructions executed
system.cpu05.num_refs                         1156677                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        49980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        49980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 33416.951821                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 30416.951821                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        16957                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        16957                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency   1103528000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.660724                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0        33023                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        33023                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency   1004459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.660724                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses        33023                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0       1009989                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1009989                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 34906.570388                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 31906.570388                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0            944346                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        944346                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency   2291372000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.064994                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           65643                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        65643                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency   2094443000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.064994                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         65643                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0        18021                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        18021                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 17891.463197                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 27747.013783                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         1188                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1188                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency    301167000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.934077                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0        16833                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        16833                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency    271782000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.543533                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         9795                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       181939                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       181939                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 40379.555333                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 37379.555333                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           169975                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       169975                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    483101000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.065758                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0          11964                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        11964                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    447209000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.065758                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses        11964                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      7441500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               126.358349                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1191928                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1191928                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 35750.293144                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 32750.293144                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1114321                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1114321                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency    2774473000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.065110                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            77607                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        77607                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency   2541652000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.065110                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          77607                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.538813                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_%::1                -0.031667                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          551.744947                       # Average occupied blocks per context
system.cpu06.dcache.occ_blocks::1          -32.427034                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1191928                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1191928                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 35750.293144                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 32750.293144                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1114321                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1114321                       # number of overall hits
system.cpu06.dcache.overall_miss_latency   2774473000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.065110                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           77607                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        77607                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency   2541652000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.065110                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         77607                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      7441500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                11475                       # number of replacements
system.cpu06.dcache.sampled_refs                12499                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              519.317913                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                1579353                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                   7102                       # number of writebacks
system.cpu06.dtb.data_accesses                1107923                       # DTB accesses
system.cpu06.dtb.data_acv                           5                       # DTB access violations
system.cpu06.dtb.data_hits                    1259342                       # DTB hits
system.cpu06.dtb.data_misses                      517                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                 991816                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                    1059419                       # DTB read hits
system.cpu06.dtb.read_misses                      407                       # DTB read misses
system.cpu06.dtb.write_accesses                116107                       # DTB write accesses
system.cpu06.dtb.write_acv                          5                       # DTB write access violations
system.cpu06.dtb.write_hits                    199923                       # DTB write hits
system.cpu06.dtb.write_misses                     110                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       2756453                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      2756453                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 20851.949600                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 17851.864464                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           2750580                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       2750580                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency    122463500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.002131                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            5873                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         5873                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency    104844000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.002131                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          5873                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               511.655178                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        2756453                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      2756453                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 20851.949600                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 17851.864464                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            2750580                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        2750580                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency     122463500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.002131                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             5873                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         5873                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency    104844000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.002131                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           5873                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.999938                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          511.968205                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       2756453                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      2756453                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 20851.949600                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 17851.864464                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           2750580                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       2750580                       # number of overall hits
system.cpu06.icache.overall_miss_latency    122463500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.002131                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            5873                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         5873                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency    104844000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.002131                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          5873                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 5872                       # number of replacements
system.cpu06.icache.sampled_refs                 6383                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              511.968205                       # Cycle average of tags in use
system.cpu06.icache.total_refs                3265895                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.312463                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               2397197                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   2397018                       # ITB hits
system.cpu06.itb.fetch_misses                     179                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                  15      1.53%      1.53% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  62      6.34%      7.87% # number of callpals executed
system.cpu06.kern.callpal::tbi                      1      0.10%      7.98% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 678     69.33%     77.30% # number of callpals executed
system.cpu06.kern.callpal::rdps                    30      3.07%     80.37% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.10%     80.47% # number of callpals executed
system.cpu06.kern.callpal::rti                    148     15.13%     95.60% # number of callpals executed
system.cpu06.kern.callpal::callsys                 21      2.15%     97.75% # number of callpals executed
system.cpu06.kern.callpal::imb                      3      0.31%     98.06% # number of callpals executed
system.cpu06.kern.callpal::rdunique                19      1.94%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  978                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                     1720                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    360     41.52%     41.52% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    13      1.50%     43.02% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    28      3.23%     46.25% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   466     53.75%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                867                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     358     47.80%     47.80% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     13      1.74%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     28      3.74%     53.27% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    350     46.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 749                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            12619601000     98.51%     98.51% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               5791000      0.05%     98.56% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              17767000      0.14%     98.70% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             166803000      1.30%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        12809962000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.994444                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.751073                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel               130                      
system.cpu06.kern.mode_good::user                 131                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel             209                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               131                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.622010                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       7143321000     50.18%     50.18% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         7093072000     49.82%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     62                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu06.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   13                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.687537                       # Percentage of non-idle cycles
system.cpu06.numCycles                       25622058                       # number of cpu cycles simulated
system.cpu06.num_insts                        2755930                       # Number of instructions executed
system.cpu06.num_refs                         1260882                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        54458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        54458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 33143.167323                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 30143.167323                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        17613                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        17613                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency   1221160000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.676576                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0        36845                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total        36845                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency   1110625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.676576                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses        36845                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1020663                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1020663                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 34868.596293                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 31868.596293                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0            952636                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        952636                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency   2372006000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.066650                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           68027                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        68027                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency   2167925000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.066650                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         68027                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0        18483                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        18483                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 17575.510204                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 27780.594739                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          108                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          108                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency    322950000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.994157                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0        18375                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        18375                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency    291474000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.567657                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses        10492                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        90015                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        90015                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 19977.016386                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 16977.016386                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            85316                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        85316                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency     93872000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.052202                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           4699                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         4699                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency     79775000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.052202                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         4699                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      5376000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs               866.956859                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1110678                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1110678                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 33906.415862                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 30906.415862                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1037952                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1037952                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency    2465878000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.065479                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            72726                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        72726                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency   2247700000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.065479                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          72726                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.580023                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1                -0.033688                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          593.943167                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1          -34.496342                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1110678                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1110678                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 33906.415862                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 30906.415862                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1037952                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1037952                       # number of overall hits
system.cpu07.dcache.overall_miss_latency   2465878000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.065479                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           72726                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        72726                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency   2247700000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.065479                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         72726                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      5376000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  633                       # number of replacements
system.cpu07.dcache.sampled_refs                 1159                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              559.446825                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1004803                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                    314                       # number of writebacks
system.cpu07.dtb.data_accesses                1168059                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                    1183623                       # DTB hits
system.cpu07.dtb.data_misses                       20                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                1065669                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1075091                       # DTB read hits
system.cpu07.dtb.read_misses                       18                       # DTB read misses
system.cpu07.dtb.write_accesses                102390                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                    108532                       # DTB write hits
system.cpu07.dtb.write_misses                       2                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       2499933                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      2499933                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 19236.842105                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 16236.842105                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           2499211                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       2499211                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     13889000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000289                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0             722                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          722                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     11723000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses           722                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              2407.697731                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        2499933                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      2499933                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 19236.842105                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 16236.842105                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            2499211                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        2499211                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      13889000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000289                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0              722                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          722                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     11723000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000289                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses            722                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       2499933                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      2499933                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 19236.842105                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 16236.842105                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           2499211                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       2499211                       # number of overall hits
system.cpu07.icache.overall_miss_latency     13889000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000289                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0             722                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total          722                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     11723000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000289                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses           722                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                  722                       # number of replacements
system.cpu07.icache.sampled_refs                 1234                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                2971099                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.363377                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               2460536                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   2460523                       # ITB hits
system.cpu07.itb.fetch_misses                      13                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpctx                   2      0.60%      0.60% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 252     75.22%     75.82% # number of callpals executed
system.cpu07.kern.callpal::rdps                    26      7.76%     83.58% # number of callpals executed
system.cpu07.kern.callpal::rti                     40     11.94%     95.52% # number of callpals executed
system.cpu07.kern.callpal::callsys                  1      0.30%     95.82% # number of callpals executed
system.cpu07.kern.callpal::rdunique                14      4.18%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  335                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      406                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     92     27.88%     27.88% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    13      3.94%     31.82% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    25      7.58%     39.39% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   200     60.61%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                330                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      92     42.40%     42.40% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     13      5.99%     48.39% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     25     11.52%     59.91% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     87     40.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 217                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            12629019000     99.47%     99.47% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               5104500      0.04%     99.51% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              16278500      0.13%     99.64% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              45554000      0.36%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        12695956000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.435000                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                29                      
system.cpu07.kern.mode_good::user                  29                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              42                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                29                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.690476                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel       3535443000     32.07%     32.07% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         7488996000     67.93%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.636623                       # Percentage of non-idle cycles
system.cpu07.numCycles                       25391912                       # number of cpu cycles simulated
system.cpu07.num_insts                        2499913                       # Number of instructions executed
system.cpu07.num_refs                         1183770                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        56470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        56470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 32894.217687                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 29894.217687                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0        18250                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        18250                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency   1257217000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.676820                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        38220                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        38220                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency   1142557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.676820                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        38220                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1054782                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1054782                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 34527.957382                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 31527.957382                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0            983638                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        983638                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency   2456457000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.067449                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           71144                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        71144                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency   2243025000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.067449                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         71144                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        19139                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        19139                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 17554.002942                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 27949.152542                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          103                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    334158000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.994618                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        19036                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        19036                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency    301767000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.564136                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        10797                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        90841                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        90841                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 17181.359223                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 14181.359223                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            85691                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        85691                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency     88484000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.056692                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           5150                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         5150                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     73034000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.056692                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         5150                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      5154000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs              1012.479231                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1145623                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1145623                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 33357.026765                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 30357.026765                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1069329                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1069329                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency    2544941000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.066596                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            76294                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        76294                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency   2316059000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.066596                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          76294                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.650823                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.034055                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          666.442627                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1          -34.872272                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1145623                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1145623                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 33357.026765                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 30357.026765                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1069329                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1069329                       # number of overall hits
system.cpu08.dcache.overall_miss_latency   2544941000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.066596                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           76294                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        76294                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency   2316059000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.066596                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         76294                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      5154000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                  684                       # number of replacements
system.cpu08.dcache.sampled_refs                 1300                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              631.570356                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                1316223                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                    269                       # number of writebacks
system.cpu08.dtb.data_accesses                1203469                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1221215                       # DTB hits
system.cpu08.dtb.data_misses                       32                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1100425                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1111204                       # DTB read hits
system.cpu08.dtb.read_misses                       30                       # DTB read misses
system.cpu08.dtb.write_accesses                103044                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    110011                       # DTB write hits
system.cpu08.dtb.write_misses                       2                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       2582314                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      2582314                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 19848.244621                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 16847.678369                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           2581431                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       2581431                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     17526000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000342                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0             883                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          883                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     14876500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000342                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses           883                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              2591.117563                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        2582314                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      2582314                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 19848.244621                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 16847.678369                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            2581431                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        2581431                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      17526000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000342                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0              883                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          883                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     14876500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000342                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses            883                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       2582314                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      2582314                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 19848.244621                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 16847.678369                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           2581431                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       2581431                       # number of overall hits
system.cpu08.icache.overall_miss_latency     17526000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000342                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0             883                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total          883                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     14876500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000342                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses           883                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                  883                       # number of replacements
system.cpu08.icache.sampled_refs                 1395                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                3614609                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.342889                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               2534714                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   2534692                       # ITB hits
system.cpu08.itb.fetch_misses                      22                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                   4      1.12%      1.12% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 266     74.30%     75.42% # number of callpals executed
system.cpu08.kern.callpal::rdps                    26      7.26%     82.68% # number of callpals executed
system.cpu08.kern.callpal::rti                     43     12.01%     94.69% # number of callpals executed
system.cpu08.kern.callpal::callsys                  3      0.84%     95.53% # number of callpals executed
system.cpu08.kern.callpal::rdunique                16      4.47%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  358                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      451                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    101     29.02%     29.02% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    13      3.74%     32.76% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    26      7.47%     40.23% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   208     59.77%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                348                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     101     43.16%     43.16% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     13      5.56%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     26     11.11%     59.83% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     94     40.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 234                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            12614135000     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               5000000      0.04%     99.40% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              16901000      0.13%     99.54% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              58877000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        12694913000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.451923                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                31                      
system.cpu08.kern.mode_good::user                  31                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              47                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                31                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.659574                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel       3619985000     31.93%     31.93% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         7717794000     68.07%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.657111                       # Percentage of non-idle cycles
system.cpu08.numCycles                       25389826                       # number of cpu cycles simulated
system.cpu08.num_insts                        2582282                       # Number of instructions executed
system.cpu08.num_refs                         1221400                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0        55873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        55873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 32948.703109                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 29948.703109                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0        17859                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        17859                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency   1252512000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.680364                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0        38014                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        38014                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency   1138470000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.680364                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses        38014                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1044775                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1044775                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 34580.734561                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 31580.734561                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0            974774                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        974774                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency   2420686000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.067001                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           70001                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        70001                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency   2210683000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.067001                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         70001                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0        18655                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        18655                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 17906.209573                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 28359.954687                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0          103                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency    332196000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.994479                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0        18552                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        18552                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency    300417000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.567837                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses        10593                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0        89974                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        89974                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 16414.328063                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 13414.328063                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0            84914                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        84914                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency     83056500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.056238                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           5060                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         5060                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency     67876500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.056238                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         5060                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      5079500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               810.936786                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1134749                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1134749                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 33356.103702                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 30356.103702                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1059688                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1059688                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency    2503742500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.066148                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            75061                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        75061                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency   2278559500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.066148                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          75061                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.699086                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.038019                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          715.864142                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1          -38.931103                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1134749                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1134749                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 33356.103702                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 30356.103702                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1059688                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1059688                       # number of overall hits
system.cpu09.dcache.overall_miss_latency   2503742500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.066148                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           75061                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        75061                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency   2278559500                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.066148                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         75061                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      5079500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  682                       # number of replacements
system.cpu09.dcache.sampled_refs                 1313                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              676.933038                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                1064760                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    241                       # number of writebacks
system.cpu09.dtb.data_accesses                1193958                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1209282                       # DTB hits
system.cpu09.dtb.data_misses                       20                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1091389                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                    1100618                       # DTB read hits
system.cpu09.dtb.read_misses                       18                       # DTB read misses
system.cpu09.dtb.write_accesses                102569                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    108664                       # DTB write hits
system.cpu09.dtb.write_misses                       2                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       2552501                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      2552501                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 19401.290323                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 16401.290323                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           2551726                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       2551726                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     15036000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000304                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0             775                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          775                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     12711000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses           775                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              2210.268065                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        2552501                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      2552501                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 19401.290323                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 16401.290323                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            2551726                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        2551726                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      15036000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000304                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0              775                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          775                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     12711000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000304                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses            775                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       2552501                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      2552501                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 19401.290323                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 16401.290323                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           2551726                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       2551726                       # number of overall hits
system.cpu09.icache.overall_miss_latency     15036000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000304                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0             775                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total          775                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     12711000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000304                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses           775                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                  775                       # number of replacements
system.cpu09.icache.sampled_refs                 1287                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                2844615                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.350473                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               2513887                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   2513874                       # ITB hits
system.cpu09.itb.fetch_misses                      13                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpctx                   2      0.61%      0.61% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 247     74.85%     75.45% # number of callpals executed
system.cpu09.kern.callpal::rdps                    26      7.88%     83.33% # number of callpals executed
system.cpu09.kern.callpal::rti                     40     12.12%     95.45% # number of callpals executed
system.cpu09.kern.callpal::callsys                  1      0.30%     95.76% # number of callpals executed
system.cpu09.kern.callpal::rdunique                14      4.24%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  330                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      401                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     90     27.69%     27.69% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    13      4.00%     31.69% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    25      7.69%     39.38% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   197     60.62%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                325                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      90     42.65%     42.65% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     13      6.16%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     25     11.85%     60.66% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     83     39.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 211                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            12629001500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               4879000      0.04%     99.52% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              16296500      0.13%     99.65% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              45015000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        12695192000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.421320                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                28                      
system.cpu09.kern.mode_good::user                  28                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              42                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      22664734000     74.78%     74.78% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         7644358000     25.22%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.649527                       # Percentage of non-idle cycles
system.cpu09.numCycles                       25390384                       # number of cpu cycles simulated
system.cpu09.num_insts                        2552481                       # Number of instructions executed
system.cpu09.num_refs                         1209427                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0        55699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        55699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 32891.728612                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 29891.728612                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0        17628                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        17628                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency   1252221000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.683513                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0        38071                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        38071                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency   1138008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.683513                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses        38071                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0       1046568                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1046568                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 34838.208938                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 31838.208938                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0            977380                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        977380                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency   2410386000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.066109                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0           69188                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        69188                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency   2202822000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.066109                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses         69188                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0        18215                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        18215                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 18228.735442                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 28666.506856                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           98                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency    330250000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.994620                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0        18117                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        18117                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency    298963000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.572550                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses        10429                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        90127                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        90127                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 16592.130315                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 13592.130315                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            85400                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        85400                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency     78431000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.052448                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           4727                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         4727                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency     64250000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.052448                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         4727                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      5114000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               785.570143                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1136695                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1136695                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 33671.338700                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 30671.338700                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1062780                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1062780                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency    2488817000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.065026                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            73915                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        73915                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency   2267072000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.065026                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          73915                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.729031                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_%::1                -0.033672                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          746.527618                       # Average occupied blocks per context
system.cpu10.dcache.occ_blocks::1          -34.480320                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1136695                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1136695                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 33671.338700                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 30671.338700                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1062780                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1062780                       # number of overall hits
system.cpu10.dcache.overall_miss_latency   2488817000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.065026                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           73915                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        73915                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency   2267072000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.065026                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         73915                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      5114000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  658                       # number of replacements
system.cpu10.dcache.sampled_refs                 1333                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              712.047298                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                1047165                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                    245                       # number of writebacks
system.cpu10.dtb.data_accesses                1190869                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1210614                       # DTB hits
system.cpu10.dtb.data_misses                       20                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                1088737                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                    1102236                       # DTB read hits
system.cpu10.dtb.read_misses                       18                       # DTB read misses
system.cpu10.dtb.write_accesses                102132                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    108378                       # DTB write hits
system.cpu10.dtb.write_misses                       2                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       2554804                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      2554804                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 18834.131737                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 15834.131737                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           2553969                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       2553969                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     15726500                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.000327                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0             835                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          835                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     13221500                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses           835                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs              1949.265776                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        2554804                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      2554804                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 18834.131737                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 15834.131737                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            2553969                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        2553969                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      15726500                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.000327                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0              835                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          835                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     13221500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.000327                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses            835                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       2554804                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      2554804                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 18834.131737                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 15834.131737                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           2553969                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       2553969                       # number of overall hits
system.cpu10.icache.overall_miss_latency     15726500                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.000327                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0             835                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total          835                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     13221500                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.000327                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses           835                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                  835                       # number of replacements
system.cpu10.icache.sampled_refs                 1347                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu10.icache.total_refs                2625661                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.351447                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses               2507159                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                   2507146                       # ITB hits
system.cpu10.itb.fetch_misses                      13                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                   1      0.30%      0.30% # number of callpals executed
system.cpu10.kern.callpal::swpctx                   2      0.60%      0.90% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 247     73.95%     74.85% # number of callpals executed
system.cpu10.kern.callpal::rdps                    26      7.78%     82.63% # number of callpals executed
system.cpu10.kern.callpal::rti                     41     12.28%     94.91% # number of callpals executed
system.cpu10.kern.callpal::callsys                  2      0.60%     95.51% # number of callpals executed
system.cpu10.kern.callpal::rdunique                15      4.49%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  334                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      405                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     90     27.61%     27.61% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    13      3.99%     31.60% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    25      7.67%     39.26% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   198     60.74%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                326                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      90     42.86%     42.86% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     13      6.19%     49.05% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     25     11.90%     60.95% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     82     39.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 210                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            12614993000     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               4734000      0.04%     99.40% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              16516000      0.13%     99.53% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              59136000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        12695379000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.414141                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                28                      
system.cpu10.kern.mode_good::user                  28                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.651163                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel      21045964000     73.42%     73.42% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user         7619669000     26.58%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.648553                       # Percentage of non-idle cycles
system.cpu10.numCycles                       25390758                       # number of cpu cycles simulated
system.cpu10.num_insts                        2554784                       # Number of instructions executed
system.cpu10.num_refs                         1210759                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0        56248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        56248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 32752.205000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 29752.205000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0        17926                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        17926                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency   1255130000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.681304                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0        38322                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        38322                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency   1140164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.681304                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses        38322                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0       1050128                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1050128                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 34788.142032                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 31788.142032                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0            980369                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        980369                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency   2426786000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.066429                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0           69759                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        69759                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency   2217509000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.066429                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses         69759                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0        18461                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        18461                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 18477.744484                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 28765.383535                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0          106                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          106                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency    339159000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.994258                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0        18355                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        18355                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency    307128000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.578354                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses        10677                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        89972                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        89972                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 16428.082192                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 13428.082192                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            85300                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        85300                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency     76752000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.051927                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           4672                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4672                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency     62736000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.051927                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         4672                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      5202500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               734.661710                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0        1140100                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1140100                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 33635.689430                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 30635.689430                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0            1065669                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1065669                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency    2503538000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.065285                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            74431                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        74431                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency   2280245000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.065285                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          74431                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.732286                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_%::1                -0.036394                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          749.860571                       # Average occupied blocks per context
system.cpu11.dcache.occ_blocks::1          -37.267935                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0       1140100                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1140100                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 33635.689430                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 30635.689430                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0           1065669                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1065669                       # number of overall hits
system.cpu11.dcache.overall_miss_latency   2503538000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.065285                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           74431                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        74431                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency   2280245000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.065285                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         74431                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      5202500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  698                       # number of replacements
system.cpu11.dcache.sampled_refs                 1345                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              712.592637                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                 988120                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                    274                       # number of writebacks
system.cpu11.dtb.data_accesses                1199766                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                    1214813                       # DTB hits
system.cpu11.dtb.data_misses                       20                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                1097386                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                    1106346                       # DTB read hits
system.cpu11.dtb.read_misses                       18                       # DTB read misses
system.cpu11.dtb.write_accesses                102380                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                    108467                       # DTB write hits
system.cpu11.dtb.write_misses                       2                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       2563303                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2563303                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 18000.644330                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 15000.644330                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           2562527                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2562527                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     13968500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.000303                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0             776                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          776                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     11640500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses           776                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs              2231.672106                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        2563303                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2563303                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 18000.644330                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 15000.644330                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            2562527                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2562527                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      13968500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.000303                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0              776                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          776                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     11640500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.000303                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses            776                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.998513                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          511.238887                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       2563303                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2563303                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 18000.644330                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 15000.644330                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           2562527                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       2562527                       # number of overall hits
system.cpu11.icache.overall_miss_latency     13968500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.000303                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0             776                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total          776                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     11640500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.000303                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses           776                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                  775                       # number of replacements
system.cpu11.icache.sampled_refs                 1287                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              511.238887                       # Cycle average of tags in use
system.cpu11.icache.total_refs                2872162                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle         2454301662000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.348377                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses               2525695                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                   2525682                       # ITB hits
system.cpu11.itb.fetch_misses                      13                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpctx                   2      0.61%      0.61% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 247     74.85%     75.45% # number of callpals executed
system.cpu11.kern.callpal::rdps                    26      7.88%     83.33% # number of callpals executed
system.cpu11.kern.callpal::rti                     40     12.12%     95.45% # number of callpals executed
system.cpu11.kern.callpal::callsys                  1      0.30%     95.76% # number of callpals executed
system.cpu11.kern.callpal::rdunique                14      4.24%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  330                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      401                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     90     27.69%     27.69% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    13      4.00%     31.69% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    25      7.69%     39.38% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   197     60.62%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                325                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      90     43.06%     43.06% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     13      6.22%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     25     11.96%     61.24% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     81     38.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 209                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            12630190500     99.49%     99.49% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               4835000      0.04%     99.52% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              16757500      0.13%     99.66% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              43722000      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        12695505000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.411168                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                26                      
system.cpu11.kern.mode_good::user                  26                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              42                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                26                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.619048                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel      20960042000     73.20%     73.20% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user         7672306000     26.80%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.651623                       # Percentage of non-idle cycles
system.cpu11.numCycles                       25391010                       # number of cpu cycles simulated
system.cpu11.num_insts                        2563283                       # Number of instructions executed
system.cpu11.num_refs                         1214958                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        58003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        58003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 32559.535951                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 29559.535951                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0        18783                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        18783                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency   1276985000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.676172                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0        39220                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        39220                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency   1159325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.676172                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses        39220                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0       1080102                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1080102                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 34149.539227                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 31149.539227                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0           1006964                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1006964                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency   2497629000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.067714                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0           73138                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        73138                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency   2278215000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.067714                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses         73138                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0        19615                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        19615                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 17591.880670                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 27904.997749                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0          106                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          106                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency    343200000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.994596                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0        19509                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        19509                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency    309885000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.566148                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses        11105                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0        90658                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        90658                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 15026.119403                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 12026.119403                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0            85432                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        85432                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency     78526500                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.057645                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           5226                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         5226                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency     62848500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.057645                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         5226                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      5234000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               681.351086                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0        1170760                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1170760                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 32874.221581                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 29874.221581                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0            1092396                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1092396                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency    2576155500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.066934                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            78364                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        78364                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency   2341063500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.066934                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          78364                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.712999                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.039381                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          730.110842                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1          -40.325991                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0       1170760                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1170760                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 32874.221581                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 29874.221581                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0           1092396                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1092396                       # number of overall hits
system.cpu12.dcache.overall_miss_latency   2576155500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.066934                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           78364                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        78364                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency   2341063500                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.066934                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         78364                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      5234000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  806                       # number of replacements
system.cpu12.dcache.sampled_refs                 1427                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              689.784852                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                 972288                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                    416                       # number of writebacks
system.cpu12.dtb.data_accesses                1231197                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                    1248361                       # DTB hits
system.cpu12.dtb.data_misses                       33                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                1127669                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                    1138057                       # DTB read hits
system.cpu12.dtb.read_misses                       31                       # DTB read misses
system.cpu12.dtb.write_accesses                103528                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                    110304                       # DTB write hits
system.cpu12.dtb.write_misses                       2                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       2636753                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      2636753                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16891.061453                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13891.061453                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           2635858                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       2635858                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency     15117500                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.000339                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0             895                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          895                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     12432500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses           895                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs              1912.831557                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        2636753                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      2636753                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16891.061453                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13891.061453                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            2635858                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        2635858                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency      15117500                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.000339                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0              895                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          895                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     12432500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.000339                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses            895                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       2636753                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      2636753                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16891.061453                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13891.061453                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           2635858                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       2635858                       # number of overall hits
system.cpu12.icache.overall_miss_latency     15117500                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.000339                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0             895                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total          895                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     12432500                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.000339                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses           895                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                  895                       # number of replacements
system.cpu12.icache.sampled_refs                 1407                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu12.icache.total_refs                2691354                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.331494                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses               2592041                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                   2592019                       # ITB hits
system.cpu12.itb.fetch_misses                      22                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpctx                   4      1.18%      1.18% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 248     72.94%     74.12% # number of callpals executed
system.cpu12.kern.callpal::rdps                    26      7.65%     81.76% # number of callpals executed
system.cpu12.kern.callpal::rti                     43     12.65%     94.41% # number of callpals executed
system.cpu12.kern.callpal::callsys                  3      0.88%     95.29% # number of callpals executed
system.cpu12.kern.callpal::rdunique                16      4.71%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  340                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      434                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     94     28.48%     28.48% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    13      3.94%     32.42% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    26      7.88%     40.30% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   197     59.70%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                330                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      94     43.52%     43.52% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     13      6.02%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     26     12.04%     61.57% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     83     38.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 216                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            12619290000     99.41%     99.41% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               4713000      0.04%     99.45% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              17229000      0.14%     99.58% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              52881000      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        12694113000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.421320                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                27                      
system.cpu12.kern.mode_good::user                  27                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              47                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.574468                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel      12526060000     61.44%     61.44% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user         7862603000     38.56%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.668506                       # Percentage of non-idle cycles
system.cpu12.numCycles                       25388226                       # number of cpu cycles simulated
system.cpu12.num_insts                        2636720                       # Number of instructions executed
system.cpu12.num_refs                         1248545                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        57583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        57583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 32615.059222                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 29615.059222                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0        18577                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        18577                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency   1272183000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.677387                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0        39006                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        39006                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency   1155165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.677387                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses        39006                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0       1076055                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1076055                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 34392.939254                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 31392.939254                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0           1003853                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1003853                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency   2483239000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.067099                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           72202                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        72202                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency   2266633000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.067099                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         72202                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0        19324                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        19324                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 17677.019926                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 28148.698203                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0          103                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency    339770000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.994670                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0        19221                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        19221                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency    307046000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.564479                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses        10908                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0        90214                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        90214                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 15529.062871                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 12529.062871                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0            85156                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        85156                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency     78546000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.056067                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           5058                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         5058                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency     63372000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.056067                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         5058                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      5139500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               701.584302                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1166269                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1166269                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 33157.973078                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 30157.973078                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1089009                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1089009                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency    2561785000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.066245                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            77260                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        77260                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency   2330005000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.066245                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          77260                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.710232                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.045564                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          727.277118                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1          -46.657794                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1166269                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1166269                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 33157.973078                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 30157.973078                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1089009                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1089009                       # number of overall hits
system.cpu13.dcache.overall_miss_latency   2561785000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.066245                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           77260                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        77260                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency   2330005000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.066245                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         77260                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      5139500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  807                       # number of replacements
system.cpu13.dcache.sampled_refs                 1376                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              680.619325                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 965380                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                    393                       # number of writebacks
system.cpu13.dtb.data_accesses                1224705                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1243180                       # DTB hits
system.cpu13.dtb.data_misses                       20                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                1121463                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                    1133607                       # DTB read hits
system.cpu13.dtb.read_misses                       18                       # DTB read misses
system.cpu13.dtb.write_accesses                103242                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    109573                       # DTB write hits
system.cpu13.dtb.write_misses                       2                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       2622584                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      2622584                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 17088.439306                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 14088.439306                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           2621719                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       2621719                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     14781500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.000330                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0             865                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          865                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     12186500                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses           865                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              2071.448076                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        2622584                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      2622584                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 17088.439306                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 14088.439306                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            2621719                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        2621719                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      14781500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.000330                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0              865                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          865                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     12186500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.000330                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses            865                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       2622584                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      2622584                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 17088.439306                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 14088.439306                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           2621719                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       2621719                       # number of overall hits
system.cpu13.icache.overall_miss_latency     14781500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.000330                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0             865                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total          865                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     12186500                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.000330                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses           865                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                  865                       # number of replacements
system.cpu13.icache.sampled_refs                 1377                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu13.icache.total_refs                2852384                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.334920                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses               2577834                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                   2577821                       # ITB hits
system.cpu13.itb.fetch_misses                      13                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::wripir                   1      0.30%      0.30% # number of callpals executed
system.cpu13.kern.callpal::swpctx                   2      0.60%      0.90% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 248     74.03%     74.93% # number of callpals executed
system.cpu13.kern.callpal::rdps                    26      7.76%     82.69% # number of callpals executed
system.cpu13.kern.callpal::rti                     41     12.24%     94.93% # number of callpals executed
system.cpu13.kern.callpal::callsys                  2      0.60%     95.52% # number of callpals executed
system.cpu13.kern.callpal::rdunique                15      4.48%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  335                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      406                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     92     28.13%     28.13% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    13      3.98%     32.11% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    25      7.65%     39.76% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   197     60.24%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                327                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      92     43.60%     43.60% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     13      6.16%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     25     11.85%     61.61% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     81     38.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 211                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            12620789500     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4768000      0.04%     99.44% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              16109500      0.13%     99.57% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              54705000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        12696372000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.411168                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                25                      
system.cpu13.kern.mode_good::user                  25                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.581395                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel      12454561000     61.42%     61.42% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         7822089000     38.58%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.665080                       # Percentage of non-idle cycles
system.cpu13.numCycles                       25392744                       # number of cpu cycles simulated
system.cpu13.num_insts                        2622564                       # Number of instructions executed
system.cpu13.num_refs                         1243327                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        56638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        56638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 32671.567102                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 29671.567102                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0        18070                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        18070                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency   1260077000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.680956                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0        38568                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        38568                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency   1144373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.680956                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses        38568                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0       1056472                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1056472                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 34513.017408                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 31513.017408                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0            985759                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        985759                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency   2440519000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.066933                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           70713                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        70713                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency   2228380000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.066933                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         70713                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0        18765                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        18765                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 18333.832896                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 28680.632630                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           82                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency    342531000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.995630                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0        18683                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        18683                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency    310095000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.576179                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses        10812                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0        89931                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        89931                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 15638.045819                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 12638.045819                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0            84824                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        84824                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency     79863500                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.056788                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           5107                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         5107                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency     64542500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.056788                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         5107                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      5194000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               712.754518                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1146403                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1146403                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 33241.657874                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 30241.657874                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1070583                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1070583                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency    2520382500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.066137                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            75820                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        75820                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency   2292922500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.066137                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          75820                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.712373                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_%::1                -0.026574                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          729.469853                       # Average occupied blocks per context
system.cpu14.dcache.occ_blocks::1          -27.212259                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1146403                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1146403                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 33241.657874                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 30241.657874                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1070583                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1070583                       # number of overall hits
system.cpu14.dcache.overall_miss_latency   2520382500                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.066137                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           75820                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        75820                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency   2292922500                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.066137                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         75820                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      5194000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  713                       # number of replacements
system.cpu14.dcache.sampled_refs                 1328                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              702.257595                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 946538                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                    301                       # number of writebacks
system.cpu14.dtb.data_accesses                1206627                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                    1221810                       # DTB hits
system.cpu14.dtb.data_misses                       20                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                1103947                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                    1113080                       # DTB read hits
system.cpu14.dtb.read_misses                       18                       # DTB read misses
system.cpu14.dtb.write_accesses                102680                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    108730                       # DTB write hits
system.cpu14.dtb.write_misses                       2                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       2577568                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      2577568                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 17851.006711                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 14851.006711                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           2576823                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       2576823                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     13299000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.000289                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0             745                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          745                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     11064000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses           745                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              2090.824185                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        2577568                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      2577568                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 17851.006711                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 14851.006711                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            2576823                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        2576823                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      13299000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.000289                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0              745                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          745                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     11064000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.000289                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses            745                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       2577568                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      2577568                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 17851.006711                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 14851.006711                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           2576823                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       2576823                       # number of overall hits
system.cpu14.icache.overall_miss_latency     13299000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.000289                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0             745                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total          745                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     11064000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.000289                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses           745                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                  745                       # number of replacements
system.cpu14.icache.sampled_refs                 1257                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu14.icache.total_refs                2628166                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.344686                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               2540084                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   2540071                       # ITB hits
system.cpu14.itb.fetch_misses                      13                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpctx                   2      0.61%      0.61% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 246     74.77%     75.38% # number of callpals executed
system.cpu14.kern.callpal::rdps                    26      7.90%     83.28% # number of callpals executed
system.cpu14.kern.callpal::rti                     40     12.16%     95.44% # number of callpals executed
system.cpu14.kern.callpal::callsys                  1      0.30%     95.74% # number of callpals executed
system.cpu14.kern.callpal::rdunique                14      4.26%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  329                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      400                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     91     28.09%     28.09% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    13      4.01%     32.10% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    26      8.02%     40.12% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   194     59.88%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                324                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      91     43.33%     43.33% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     13      6.19%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     26     12.38%     61.90% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     80     38.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 210                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            12628336000     99.46%     99.46% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4871000      0.04%     99.50% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              20666000      0.16%     99.67% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              42482000      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        12696355000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.412371                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                23                      
system.cpu14.kern.mode_good::user                  23                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              42                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.547619                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel      10813059000     58.37%     58.37% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         7713188000     41.63%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.655314                       # Percentage of non-idle cycles
system.cpu14.numCycles                       25392710                       # number of cpu cycles simulated
system.cpu14.num_insts                        2577548                       # Number of instructions executed
system.cpu14.num_refs                         1221956                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        56958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        56958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 32693.193284                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 29693.193284                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0        18305                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        18305                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency   1263690000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.678623                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0        38653                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        38653                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency   1147731000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.678623                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses        38653                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0       1063066                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1063066                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 34580.659668                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 31580.659668                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0            991909                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        991909                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency   2460656000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.066936                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           71157                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        71157                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency   2247185000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.066936                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         71157                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0        19039                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        19039                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 17944.069228                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 28317.432544                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           87                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           87                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency    340076000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.995430                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0        18952                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        18952                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency    307499000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.570356                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses        10859                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0        90589                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        90589                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 17827.343907                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 14827.343907                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0            85608                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        85608                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency     88798000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.054985                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           4981                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         4981                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency     73855000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.054985                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         4981                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      4988500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               896.318150                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1153655                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1153655                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 33484.646300                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 30484.646300                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1077517                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1077517                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency    2549454000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.065997                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            76138                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        76138                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency   2321040000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.065997                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          76138                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.768432                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_%::1                -0.030285                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          786.873981                       # Average occupied blocks per context
system.cpu15.dcache.occ_blocks::1          -31.011412                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1153655                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1153655                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 33484.646300                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 30484.646300                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1077517                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1077517                       # number of overall hits
system.cpu15.dcache.overall_miss_latency   2549454000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.065997                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           76138                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        76138                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency   2321040000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.065997                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         76138                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      4988500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  777                       # number of replacements
system.cpu15.dcache.sampled_refs                 1449                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              755.862569                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                1298765                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                    380                       # number of writebacks
system.cpu15.dtb.data_accesses                1212842                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                    1229657                       # DTB hits
system.cpu15.dtb.data_misses                       20                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                1109913                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                    1119994                       # DTB read hits
system.cpu15.dtb.read_misses                       18                       # DTB read misses
system.cpu15.dtb.write_accesses                102929                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    109663                       # DTB write hits
system.cpu15.dtb.write_misses                       2                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       2595512                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      2595512                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16628.221649                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13628.221649                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           2594736                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       2594736                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     12903500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.000299                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0             776                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          776                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     10575500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.000299                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses           776                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              2202.836180                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        2595512                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      2595512                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16628.221649                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13628.221649                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            2594736                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        2594736                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      12903500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.000299                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0              776                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          776                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     10575500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.000299                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses            776                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       2595512                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      2595512                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16628.221649                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13628.221649                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           2594736                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       2594736                       # number of overall hits
system.cpu15.icache.overall_miss_latency     12903500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.000299                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0             776                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total          776                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     10575500                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.000299                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses           776                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                  776                       # number of replacements
system.cpu15.icache.sampled_refs                 1288                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu15.icache.total_refs                2837253                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.340080                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               2554109                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   2554096                       # ITB hits
system.cpu15.itb.fetch_misses                      13                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpctx                   2      0.45%      0.45% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 363     81.39%     81.84% # number of callpals executed
system.cpu15.kern.callpal::rdps                    26      5.83%     87.67% # number of callpals executed
system.cpu15.kern.callpal::rti                     40      8.97%     96.64% # number of callpals executed
system.cpu15.kern.callpal::callsys                  1      0.22%     96.86% # number of callpals executed
system.cpu15.kern.callpal::rdunique                14      3.14%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  446                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      517                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    128     29.02%     29.02% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    13      2.95%     31.97% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    48     10.88%     42.86% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   252     57.14%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                441                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     128     39.14%     39.14% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     13      3.98%     43.12% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     48     14.68%     57.80% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    138     42.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 327                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            12615647500     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4706000      0.04%     99.42% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              28691500      0.23%     99.65% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              44695000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        12693740000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.547619                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                22                      
system.cpu15.kern.mode_good::user                  22                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              42                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.523810                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel      10749819000     58.09%     58.09% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         7755318000     41.91%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.659920                       # Percentage of non-idle cycles
system.cpu15.numCycles                       25387480                       # number of cpu cycles simulated
system.cpu15.num_insts                        2595492                       # Number of instructions executed
system.cpu15.num_refs                         1229829                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                        16                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                   192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                   221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  2071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                  1013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                  8937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  1533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  6401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  6021653.645833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  5231481.900452                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  558260.502173                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  1141320.335637                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  129367.517064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  754179.712981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  180621.387283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  5505511.904762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  5427969.483568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  5667438.725490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 5868819.796954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 5959574.742268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 5723551.980198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 5184562.780269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 5868819.796954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 5184562.780269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40006.522424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1156157500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                     192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                     221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    2071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                    1013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                    8937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    1533                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    6401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22231                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       889385000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0      115.786458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1      100.592760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2       10.734428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       21.945706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4        2.487524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       14.501631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6        3.473051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7      105.861905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      104.370892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      108.975490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     112.847716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     114.592784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     110.054455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13      99.690583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     112.847716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15      99.690583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 22231                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    1456                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    1484                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                    5770                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    3767                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                   22961                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    5913                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                   10763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                     998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    1202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    1047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   1122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   1090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                   1216                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                   1158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   1029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   1090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               62066                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    4070530.434783                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    18004269.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    550718.823529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3         1248296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    153579.724409                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    492748.421053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    134708.201439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7        22291000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    12651648.648649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    20352652.173913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10       39009250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   29256937.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12       39009250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13       46811100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14       23405550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15       22291000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40004.120726                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        1341                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        1458                       # number of ReadReq hits
system.l2.ReadReq_hits::2                        4920                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        3392                       # number of ReadReq hits
system.l2.ReadReq_hits::4                       19913                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        4963                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        7288                       # number of ReadReq hits
system.l2.ReadReq_hits::7                         977                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        1165                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        1024                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       1110                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       1074                       # number of ReadReq hits
system.l2.ReadReq_hits::12                       1204                       # number of ReadReq hits
system.l2.ReadReq_hits::13                       1148                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       1009                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       1069                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   53055                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              468111000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.078984                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.017520                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.147314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.099549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.132747                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.160663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.322865                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.021042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.030782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.021968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.010695                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.014679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.009868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.008636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.019436                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.019266                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                       115                       # number of ReadReq misses
system.l2.ReadReq_misses::1                        26                       # number of ReadReq misses
system.l2.ReadReq_misses::2                       850                       # number of ReadReq misses
system.l2.ReadReq_misses::3                       375                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      3048                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       950                       # number of ReadReq misses
system.l2.ReadReq_misses::6                      3475                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        21                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        37                       # number of ReadReq misses
system.l2.ReadReq_misses::9                        23                       # number of ReadReq misses
system.l2.ReadReq_misses::10                       12                       # number of ReadReq misses
system.l2.ReadReq_misses::11                       16                       # number of ReadReq misses
system.l2.ReadReq_misses::12                       12                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       10                       # number of ReadReq misses
system.l2.ReadReq_misses::14                       20                       # number of ReadReq misses
system.l2.ReadReq_misses::15                       21                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9011                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        32                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         359197000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          6.166896                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          6.050539                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          1.556153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          2.383594                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          0.391054                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          1.518519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          0.834247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          8.996994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          7.470050                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          8.575931                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         8.002674                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         8.237615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         7.384046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         7.753886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         8.725948                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         8.237615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8979                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     22314500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  798                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                  727                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1292                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                 1016                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 2514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 1574                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 1882                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  813                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  716                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 633                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 606                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                 624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                 601                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                 666                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                 833                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 316197.368421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 347077.716644                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 195298.374613                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 248351.870079                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 100368.138425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 160308.449809                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 134073.060574                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 267011.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 310363.468635                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 352409.916201                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 398618.483412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 416378.712871                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 404367.788462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 419842.762063                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 378867.117117                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 302911.764706                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40014.778325                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           252325500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    798                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                    727                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1292                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                   1016                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   2514                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   1574                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   1882                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    945                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    813                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    716                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   633                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   606                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                   624                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                   601                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                   666                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                   833                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              16240                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      649840000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      20.350877                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1      22.338377                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      12.569659                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      15.984252                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4       6.459825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      10.317662                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6       8.629118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      17.185185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      19.975400                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      22.681564                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     25.655608                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     26.798680                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     26.025641                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     27.021631                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     24.384384                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     19.495798                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                16240                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    119769000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 27535                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27535                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     27535                       # number of Writeback hits
system.l2.Writeback_hits::total                 27535                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                          13.479739                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     1648                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     1705                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                     7841                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     4780                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    31898                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     7446                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                    17164                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     1208                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     1415                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     1251                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    1319                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    1284                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                    1418                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    1381                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    1226                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    1313                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                84297                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     5290776.872964                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     6575985.829960                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     556065.902088                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     1170222.262248                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     135525.114727                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     654155.658478                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     164466.231268                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     7031465.367965                       # average overall miss latency
system.l2.demand_avg_miss_latency::8          6497074                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     7155367.841410                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    7771619.617225                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    7734611.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    7590039.719626                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    6971109.442060                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    7485108.294931                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    6656838.114754                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40005.831464                       # average overall mshr miss latency
system.l2.demand_hits::0                         1341                       # number of demand (read+write) hits
system.l2.demand_hits::1                         1458                       # number of demand (read+write) hits
system.l2.demand_hits::2                         4920                       # number of demand (read+write) hits
system.l2.demand_hits::3                         3392                       # number of demand (read+write) hits
system.l2.demand_hits::4                        19913                       # number of demand (read+write) hits
system.l2.demand_hits::5                         4963                       # number of demand (read+write) hits
system.l2.demand_hits::6                         7288                       # number of demand (read+write) hits
system.l2.demand_hits::7                          977                       # number of demand (read+write) hits
system.l2.demand_hits::8                         1165                       # number of demand (read+write) hits
system.l2.demand_hits::9                         1024                       # number of demand (read+write) hits
system.l2.demand_hits::10                        1110                       # number of demand (read+write) hits
system.l2.demand_hits::11                        1074                       # number of demand (read+write) hits
system.l2.demand_hits::12                        1204                       # number of demand (read+write) hits
system.l2.demand_hits::13                        1148                       # number of demand (read+write) hits
system.l2.demand_hits::14                        1009                       # number of demand (read+write) hits
system.l2.demand_hits::15                        1069                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53055                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1624268500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.186286                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.144868                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.372529                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.290377                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.375729                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.333468                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.575390                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.191225                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.176678                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.181455                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.158453                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.163551                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.150917                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.168718                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.176998                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.185834                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                        307                       # number of demand (read+write) misses
system.l2.demand_misses::1                        247                       # number of demand (read+write) misses
system.l2.demand_misses::2                       2921                       # number of demand (read+write) misses
system.l2.demand_misses::3                       1388                       # number of demand (read+write) misses
system.l2.demand_misses::4                      11985                       # number of demand (read+write) misses
system.l2.demand_misses::5                       2483                       # number of demand (read+write) misses
system.l2.demand_misses::6                       9876                       # number of demand (read+write) misses
system.l2.demand_misses::7                        231                       # number of demand (read+write) misses
system.l2.demand_misses::8                        250                       # number of demand (read+write) misses
system.l2.demand_misses::9                        227                       # number of demand (read+write) misses
system.l2.demand_misses::10                       209                       # number of demand (read+write) misses
system.l2.demand_misses::11                       210                       # number of demand (read+write) misses
system.l2.demand_misses::12                       214                       # number of demand (read+write) misses
system.l2.demand_misses::13                       233                       # number of demand (read+write) misses
system.l2.demand_misses::14                       217                       # number of demand (read+write) misses
system.l2.demand_misses::15                       244                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31242                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1248582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          18.938107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1          18.304985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           3.980360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           6.529289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           0.978431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           4.191512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6           1.818341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          25.836093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          22.056537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          24.948042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         23.661865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         24.306854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         22.009873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         22.599566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         25.456770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         23.769992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    31210                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.018946                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.008282                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.064476                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.022933                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.031675                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.013637                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.009355                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.004798                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.001348                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000532                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.006187                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.001019                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.002810                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002668                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.006903                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.002594                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.374744                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    620.832079                       # Average occupied blocks per context
system.l2.occ_blocks::1                    271.391071                       # Average occupied blocks per context
system.l2.occ_blocks::2                   2112.747304                       # Average occupied blocks per context
system.l2.occ_blocks::3                    751.453485                       # Average occupied blocks per context
system.l2.occ_blocks::4                   1037.922257                       # Average occupied blocks per context
system.l2.occ_blocks::5                    446.860542                       # Average occupied blocks per context
system.l2.occ_blocks::6                    306.546894                       # Average occupied blocks per context
system.l2.occ_blocks::7                    157.218795                       # Average occupied blocks per context
system.l2.occ_blocks::8                     44.174747                       # Average occupied blocks per context
system.l2.occ_blocks::9                     17.419245                       # Average occupied blocks per context
system.l2.occ_blocks::10                   202.731858                       # Average occupied blocks per context
system.l2.occ_blocks::11                    33.405079                       # Average occupied blocks per context
system.l2.occ_blocks::12                    92.073479                       # Average occupied blocks per context
system.l2.occ_blocks::13                    87.440726                       # Average occupied blocks per context
system.l2.occ_blocks::14                   226.211113                       # Average occupied blocks per context
system.l2.occ_blocks::15                    84.987824                       # Average occupied blocks per context
system.l2.occ_blocks::16                 12279.601162                       # Average occupied blocks per context
system.l2.overall_accesses::0                    1648                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    1705                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                    7841                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    4780                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   31898                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    7446                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                   17164                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    1208                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    1415                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    1251                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   1319                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   1284                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                   1418                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   1381                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   1226                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   1313                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               84297                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    5290776.872964                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    6575985.829960                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    556065.902088                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    1170222.262248                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    135525.114727                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    654155.658478                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    164466.231268                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    7031465.367965                       # average overall miss latency
system.l2.overall_avg_miss_latency::8         6497074                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    7155367.841410                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   7771619.617225                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   7734611.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   7590039.719626                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   6971109.442060                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   7485108.294931                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   6656838.114754                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40005.831464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        1341                       # number of overall hits
system.l2.overall_hits::1                        1458                       # number of overall hits
system.l2.overall_hits::2                        4920                       # number of overall hits
system.l2.overall_hits::3                        3392                       # number of overall hits
system.l2.overall_hits::4                       19913                       # number of overall hits
system.l2.overall_hits::5                        4963                       # number of overall hits
system.l2.overall_hits::6                        7288                       # number of overall hits
system.l2.overall_hits::7                         977                       # number of overall hits
system.l2.overall_hits::8                        1165                       # number of overall hits
system.l2.overall_hits::9                        1024                       # number of overall hits
system.l2.overall_hits::10                       1110                       # number of overall hits
system.l2.overall_hits::11                       1074                       # number of overall hits
system.l2.overall_hits::12                       1204                       # number of overall hits
system.l2.overall_hits::13                       1148                       # number of overall hits
system.l2.overall_hits::14                       1009                       # number of overall hits
system.l2.overall_hits::15                       1069                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   53055                       # number of overall hits
system.l2.overall_miss_latency             1624268500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.186286                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.144868                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.372529                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.290377                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.375729                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.333468                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.575390                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.191225                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.176678                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.181455                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.158453                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.163551                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.150917                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.168718                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.176998                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.185834                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                       307                       # number of overall misses
system.l2.overall_misses::1                       247                       # number of overall misses
system.l2.overall_misses::2                      2921                       # number of overall misses
system.l2.overall_misses::3                      1388                       # number of overall misses
system.l2.overall_misses::4                     11985                       # number of overall misses
system.l2.overall_misses::5                      2483                       # number of overall misses
system.l2.overall_misses::6                      9876                       # number of overall misses
system.l2.overall_misses::7                       231                       # number of overall misses
system.l2.overall_misses::8                       250                       # number of overall misses
system.l2.overall_misses::9                       227                       # number of overall misses
system.l2.overall_misses::10                      209                       # number of overall misses
system.l2.overall_misses::11                      210                       # number of overall misses
system.l2.overall_misses::12                      214                       # number of overall misses
system.l2.overall_misses::13                      233                       # number of overall misses
system.l2.overall_misses::14                      217                       # number of overall misses
system.l2.overall_misses::15                      244                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 31242                       # number of overall misses
system.l2.overall_mshr_hits                        32                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1248582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         18.938107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1         18.304985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          3.980360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          6.529289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          0.978431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          4.191512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6          1.818341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         25.836093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         22.056537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         24.948042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        23.661865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        24.306854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        22.009873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        22.599566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        25.456770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        23.769992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   31210                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    142083500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          22583                       # number of replacements
system.l2.sampled_refs                          41533                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18773.017661                       # Cycle average of tags in use
system.l2.total_refs                           559854                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            13900                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------
