Reading OpenROAD database at '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/31-openroad-repairdesignpostgpl/ALU_7bit.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 5.0
[INFO] Setting input delay to: 5.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             966.6 u
legalized HPWL           1020.7 u
delta HPWL                    6 %

[INFO DPL-0020] Mirrored 32 instances
[INFO DPL-0021] HPWL before            1020.7 u
[INFO DPL-0022] HPWL after              966.6 u
[INFO DPL-0023] HPWL delta               -5.3 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 12      15.01
  Timing Repair Buffer                     21      96.34
  Inverter                                  6      22.52
  Multi-Input combinational cell           40     355.34
  Total                                    99     564.29
Writing OpenROAD database to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/33-openroad-detailedplacement/ALU_7bit.odb'…
Writing netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/33-openroad-detailedplacement/ALU_7bit.nl.v'…
Writing powered netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/33-openroad-detailedplacement/ALU_7bit.pnl.v'…
Writing layout to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/33-openroad-detailedplacement/ALU_7bit.def'…
Writing timing constraints to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/33-openroad-detailedplacement/ALU_7bit.sdc'…
