COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /top/TheTest/cov_grp                              97.4%        100    Uncovered            
    covered/total bins:                                  1220       1347                      
    missing/total bins:                                   127       1347                      
    % Hit:                                              90.5%        100                      
    Coverpoint cov_grp::pt_cmd                         100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_last_cmd                    100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_carry                       100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_zero                        100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_reg_a_idx                   100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
    Coverpoint cov_grp::pt_reg_b_idx                   100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
    Cross cov_grp::cross_op_and_regs                   100.0%        100    Covered              
        covered/total bins:                               665        665                      
        missing/total bins:                                 0        665                      
        % Hit:                                         100.0%        100                      
    Cross cov_grp::cross_op_and_flags                   79.2%        100    Uncovered            
        covered/total bins:                               485        612                      
        missing/total bins:                               127        612                      
        % Hit:                                          79.2%        100                      
 Covergroup instance \/top/TheTest/stimuli/cov_grp_inst  
                                                        97.4%        100    Uncovered            
    covered/total bins:                                  1220       1347                      
    missing/total bins:                                   127       1347                      
    % Hit:                                              90.5%        100                      
    Coverpoint pt_cmd                                  100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
        ignore_bin op_sleep                                 0               ZERO                 
        ignore_bin op_load                                  0               ZERO                 
        ignore_bin op_store                                 0               ZERO                 
        bin op_nop                                       4819          1    Covered              
        bin op_loadi                                     4772          1    Covered              
        bin op_jump                                      4762          1    Covered              
        bin op_jumpc                                     4713          1    Covered              
        bin op_jumpz                                     4827          1    Covered              
        bin op_move                                      4623          1    Covered              
        bin op_and                                       4865          1    Covered              
        bin op_or                                        4725          1    Covered              
        bin op_xor                                       4719          1    Covered              
        bin op_not                                       4753          1    Covered              
        bin op_add                                       4873          1    Covered              
        bin op_addc                                      4813          1    Covered              
        bin op_sub                                       4841          1    Covered              
        bin op_subc                                      4714          1    Covered              
        bin op_comp                                      4659          1    Covered              
        bin op_inc                                       4770          1    Covered              
        bin op_dec                                       4777          1    Covered              
        bin op_shl                                       4812          1    Covered              
        bin op_shr                                       4777          1    Covered              
        bin op_shlc                                      4690          1    Covered              
        bin op_shrc                                      4697          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Coverpoint pt_last_cmd                             100.0%        100    Covered              
        covered/total bins:                                21         21                      
        missing/total bins:                                 0         21                      
        % Hit:                                         100.0%        100                      
        ignore_bin op_sleep                                 0               ZERO                 
        ignore_bin op_load                                  0               ZERO                 
        ignore_bin op_store                                 0               ZERO                 
        bin op_nop                                       4819          1    Covered              
        bin op_loadi                                     4772          1    Covered              
        bin op_jump                                      4762          1    Covered              
        bin op_jumpc                                     4713          1    Covered              
        bin op_jumpz                                     4827          1    Covered              
        bin op_move                                      4623          1    Covered              
        bin op_and                                       4865          1    Covered              
        bin op_or                                        4725          1    Covered              
        bin op_xor                                       4719          1    Covered              
        bin op_not                                       4753          1    Covered              
        bin op_add                                       4873          1    Covered              
        bin op_addc                                      4813          1    Covered              
        bin op_sub                                       4841          1    Covered              
        bin op_subc                                      4714          1    Covered              
        bin op_comp                                      4659          1    Covered              
        bin op_inc                                       4770          1    Covered              
        bin op_dec                                       4777          1    Covered              
        bin op_shl                                       4812          1    Covered              
        bin op_shr                                       4777          1    Covered              
        bin op_shlc                                      4690          1    Covered              
        bin op_shrc                                      4697          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Coverpoint pt_carry                                100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
        bin carry[0]                                    74029          1    Covered              
        bin carry[1]                                    25972          1    Covered              
        bin trans_00                                    60608          1    Covered              
        bin trans_01                                    13420          1    Covered              
        bin trans_10                                    13420          1    Covered              
        bin trans_11                                    12552          1    Covered              
    Coverpoint pt_zero                                 100.0%        100    Covered              
        covered/total bins:                                 6          6                      
        missing/total bins:                                 0          6                      
        % Hit:                                         100.0%        100                      
        bin zero[0]                                     93553          1    Covered              
        bin zero[1]                                      6448          1    Covered              
        bin trans_00                                    89585          1    Covered              
        bin trans_01                                     3967          1    Covered              
        bin trans_10                                     3967          1    Covered              
        bin trans_11                                     2481          1    Covered              
    Coverpoint pt_reg_a_idx                            100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
        bin reg_a[0]                                    16675          1    Covered              
        bin reg_a[1]                                    11915          1    Covered              
        bin reg_a[2]                                    11885          1    Covered              
        bin reg_a[3]                                    12023          1    Covered              
        bin reg_a[4]                                    11990          1    Covered              
        bin reg_a[5]                                    11838          1    Covered              
        bin reg_a[6]                                    11792          1    Covered              
        bin reg_a[7]                                    11883          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Coverpoint pt_reg_b_idx                            100.0%        100    Covered              
        covered/total bins:                                 8          8                      
        missing/total bins:                                 0          8                      
        % Hit:                                         100.0%        100                      
        bin reg_b[0]                                    62577          1    Covered              
        bin reg_b[1]                                     5463          1    Covered              
        bin reg_b[2]                                     5221          1    Covered              
        bin reg_b[3]                                     5428          1    Covered              
        bin reg_b[4]                                     5313          1    Covered              
        bin reg_b[5]                                     5281          1    Covered              
        bin reg_b[6]                                     5419          1    Covered              
        bin reg_b[7]                                     5299          1    Covered              
        illegal_bin invalid                                 0               ZERO                 
    Cross cross_op_and_regs                            100.0%        100    Covered              
        covered/total bins:                               665        665                      
        missing/total bins:                                 0        665                      
        % Hit:                                         100.0%        100                      
        bin <op_nop,reg_a[0],reg_b[0]>                   4819          1    Covered              
        bin <op_jump,reg_a[0],reg_b[0]>                   595          1    Covered              
        bin <op_loadi,reg_a[0],reg_b[0]>                  593          1    Covered              
        bin <op_jumpc,reg_a[0],reg_b[0]>                  597          1    Covered              
        bin <op_jumpz,reg_a[0],reg_b[0]>                  578          1    Covered              
        bin <op_move,reg_a[0],reg_b[0]>                    60          1    Covered              
        bin <op_move,reg_a[0],reg_b[4]>                    67          1    Covered              
        bin <op_move,reg_a[0],reg_b[2]>                    69          1    Covered              
        bin <op_move,reg_a[0],reg_b[6]>                    57          1    Covered              
        bin <op_move,reg_a[0],reg_b[1]>                    90          1    Covered              
        bin <op_move,reg_a[0],reg_b[5]>                    68          1    Covered              
        bin <op_move,reg_a[0],reg_b[3]>                    80          1    Covered              
        bin <op_move,reg_a[0],reg_b[7]>                    68          1    Covered              
        bin <op_and,reg_a[0],reg_b[0]>                     77          1    Covered              
        bin <op_or,reg_a[0],reg_b[0]>                      58          1    Covered              
        bin <op_and,reg_a[0],reg_b[4]>                     70          1    Covered              
        bin <op_or,reg_a[0],reg_b[4]>                      69          1    Covered              
        bin <op_and,reg_a[0],reg_b[2]>                     61          1    Covered              
        bin <op_or,reg_a[0],reg_b[2]>                      73          1    Covered              
        bin <op_and,reg_a[0],reg_b[6]>                     86          1    Covered              
        bin <op_or,reg_a[0],reg_b[6]>                      95          1    Covered              
        bin <op_and,reg_a[0],reg_b[1]>                     70          1    Covered              
        bin <op_or,reg_a[0],reg_b[1]>                      69          1    Covered              
        bin <op_and,reg_a[0],reg_b[5]>                     79          1    Covered              
        bin <op_or,reg_a[0],reg_b[5]>                      85          1    Covered              
        bin <op_and,reg_a[0],reg_b[3]>                     87          1    Covered              
        bin <op_or,reg_a[0],reg_b[3]>                      77          1    Covered              
        bin <op_and,reg_a[0],reg_b[7]>                     59          1    Covered              
        bin <op_or,reg_a[0],reg_b[7]>                      82          1    Covered              
        bin <op_xor,reg_a[0],reg_b[0]>                     51          1    Covered              
        bin <op_xor,reg_a[0],reg_b[4]>                     76          1    Covered              
        bin <op_xor,reg_a[0],reg_b[2]>                     72          1    Covered              
        bin <op_xor,reg_a[0],reg_b[6]>                     67          1    Covered              
        bin <op_xor,reg_a[0],reg_b[1]>                     63          1    Covered              
        bin <op_xor,reg_a[0],reg_b[5]>                     68          1    Covered              
        bin <op_xor,reg_a[0],reg_b[3]>                     71          1    Covered              
        bin <op_xor,reg_a[0],reg_b[7]>                     84          1    Covered              
        bin <op_not,reg_a[0],reg_b[0]>                    581          1    Covered              
        bin <op_add,reg_a[0],reg_b[0]>                     83          1    Covered              
        bin <op_addc,reg_a[0],reg_b[0]>                    62          1    Covered              
        bin <op_add,reg_a[0],reg_b[4]>                     84          1    Covered              
        bin <op_addc,reg_a[0],reg_b[4]>                    85          1    Covered              
        bin <op_add,reg_a[0],reg_b[2]>                     69          1    Covered              
        bin <op_addc,reg_a[0],reg_b[2]>                    75          1    Covered              
        bin <op_add,reg_a[0],reg_b[6]>                     79          1    Covered              
        bin <op_addc,reg_a[0],reg_b[6]>                    75          1    Covered              
        bin <op_add,reg_a[0],reg_b[1]>                     78          1    Covered              
        bin <op_addc,reg_a[0],reg_b[1]>                    77          1    Covered              
        bin <op_add,reg_a[0],reg_b[5]>                     67          1    Covered              
        bin <op_addc,reg_a[0],reg_b[5]>                    74          1    Covered              
        bin <op_add,reg_a[0],reg_b[3]>                     83          1    Covered              
        bin <op_addc,reg_a[0],reg_b[3]>                    84          1    Covered              
        bin <op_add,reg_a[0],reg_b[7]>                     72          1    Covered              
        bin <op_addc,reg_a[0],reg_b[7]>                    74          1    Covered              
        bin <op_sub,reg_a[0],reg_b[0]>                     80          1    Covered              
        bin <op_subc,reg_a[0],reg_b[0]>                    69          1    Covered              
        bin <op_sub,reg_a[0],reg_b[4]>                     78          1    Covered              
        bin <op_subc,reg_a[0],reg_b[4]>                    74          1    Covered              
        bin <op_sub,reg_a[0],reg_b[2]>                     87          1    Covered              
        bin <op_subc,reg_a[0],reg_b[2]>                    72          1    Covered              
        bin <op_sub,reg_a[0],reg_b[6]>                     88          1    Covered              
        bin <op_subc,reg_a[0],reg_b[6]>                    75          1    Covered              
        bin <op_sub,reg_a[0],reg_b[1]>                     79          1    Covered              
        bin <op_subc,reg_a[0],reg_b[1]>                    73          1    Covered              
        bin <op_sub,reg_a[0],reg_b[5]>                     72          1    Covered              
        bin <op_subc,reg_a[0],reg_b[5]>                    70          1    Covered              
        bin <op_sub,reg_a[0],reg_b[3]>                     63          1    Covered              
        bin <op_subc,reg_a[0],reg_b[3]>                    78          1    Covered              
        bin <op_sub,reg_a[0],reg_b[7]>                     81          1    Covered              
        bin <op_subc,reg_a[0],reg_b[7]>                    71          1    Covered              
        bin <op_comp,reg_a[0],reg_b[0]>                    72          1    Covered              
        bin <op_comp,reg_a[0],reg_b[4]>                    66          1    Covered              
        bin <op_comp,reg_a[0],reg_b[2]>                    72          1    Covered              
        bin <op_comp,reg_a[0],reg_b[6]>                    76          1    Covered              
        bin <op_comp,reg_a[0],reg_b[1]>                    72          1    Covered              
        bin <op_comp,reg_a[0],reg_b[5]>                    74          1    Covered              
        bin <op_comp,reg_a[0],reg_b[3]>                    87          1    Covered              
        bin <op_comp,reg_a[0],reg_b[7]>                    59          1    Covered              
        bin <op_inc,reg_a[0],reg_b[0]>                    585          1    Covered              
        bin <op_dec,reg_a[0],reg_b[0]>                    614          1    Covered              
        bin <op_shr,reg_a[0],reg_b[0]>                    580          1    Covered              
        bin <op_shl,reg_a[0],reg_b[0]>                    648          1    Covered              
        bin <op_shlc,reg_a[0],reg_b[0]>                   573          1    Covered              
        bin <op_shrc,reg_a[0],reg_b[0]>                   595          1    Covered              
        bin <op_loadi,reg_a[1],reg_b[0]>                  606          1    Covered              
        bin <op_jump,reg_a[1],reg_b[0]>                   577          1    Covered              
        bin <op_jumpc,reg_a[1],reg_b[0]>                  570          1    Covered              
        bin <op_jumpz,reg_a[1],reg_b[0]>                  611          1    Covered              
        bin <op_move,reg_a[1],reg_b[0]>                    71          1    Covered              
        bin <op_move,reg_a[1],reg_b[4]>                    68          1    Covered              
        bin <op_move,reg_a[1],reg_b[2]>                    70          1    Covered              
        bin <op_move,reg_a[1],reg_b[6]>                    82          1    Covered              
        bin <op_move,reg_a[1],reg_b[1]>                    70          1    Covered              
        bin <op_move,reg_a[1],reg_b[5]>                    75          1    Covered              
        bin <op_move,reg_a[1],reg_b[3]>                    82          1    Covered              
        bin <op_move,reg_a[1],reg_b[7]>                    66          1    Covered              
        bin <op_and,reg_a[1],reg_b[0]>                     84          1    Covered              
        bin <op_or,reg_a[1],reg_b[0]>                      83          1    Covered              
        bin <op_and,reg_a[1],reg_b[4]>                     82          1    Covered              
        bin <op_or,reg_a[1],reg_b[4]>                      67          1    Covered              
        bin <op_and,reg_a[1],reg_b[2]>                     71          1    Covered              
        bin <op_or,reg_a[1],reg_b[2]>                      67          1    Covered              
        bin <op_and,reg_a[1],reg_b[6]>                     81          1    Covered              
        bin <op_or,reg_a[1],reg_b[6]>                      71          1    Covered              
        bin <op_and,reg_a[1],reg_b[1]>                     72          1    Covered              
        bin <op_or,reg_a[1],reg_b[1]>                      74          1    Covered              
        bin <op_and,reg_a[1],reg_b[5]>                     71          1    Covered              
        bin <op_or,reg_a[1],reg_b[5]>                      56          1    Covered              
        bin <op_and,reg_a[1],reg_b[3]>                     69          1    Covered              
        bin <op_or,reg_a[1],reg_b[3]>                      75          1    Covered              
        bin <op_and,reg_a[1],reg_b[7]>                     86          1    Covered              
        bin <op_or,reg_a[1],reg_b[7]>                      83          1    Covered              
        bin <op_xor,reg_a[1],reg_b[0]>                     85          1    Covered              
        bin <op_xor,reg_a[1],reg_b[4]>                     79          1    Covered              
        bin <op_xor,reg_a[1],reg_b[2]>                     82          1    Covered              
        bin <op_xor,reg_a[1],reg_b[6]>                     72          1    Covered              
        bin <op_xor,reg_a[1],reg_b[1]>                     68          1    Covered              
        bin <op_xor,reg_a[1],reg_b[5]>                     78          1    Covered              
        bin <op_xor,reg_a[1],reg_b[3]>                     79          1    Covered              
        bin <op_xor,reg_a[1],reg_b[7]>                     78          1    Covered              
        bin <op_not,reg_a[1],reg_b[0]>                    597          1    Covered              
        bin <op_add,reg_a[1],reg_b[0]>                     74          1    Covered              
        bin <op_addc,reg_a[1],reg_b[0]>                    84          1    Covered              
        bin <op_add,reg_a[1],reg_b[4]>                     91          1    Covered              
        bin <op_addc,reg_a[1],reg_b[4]>                    72          1    Covered              
        bin <op_add,reg_a[1],reg_b[2]>                     73          1    Covered              
        bin <op_addc,reg_a[1],reg_b[2]>                    63          1    Covered              
        bin <op_add,reg_a[1],reg_b[6]>                     67          1    Covered              
        bin <op_addc,reg_a[1],reg_b[6]>                    86          1    Covered              
        bin <op_add,reg_a[1],reg_b[1]>                     99          1    Covered              
        bin <op_addc,reg_a[1],reg_b[1]>                    69          1    Covered              
        bin <op_add,reg_a[1],reg_b[5]>                     63          1    Covered              
        bin <op_addc,reg_a[1],reg_b[5]>                    74          1    Covered              
        bin <op_add,reg_a[1],reg_b[3]>                     86          1    Covered              
        bin <op_addc,reg_a[1],reg_b[3]>                    77          1    Covered              
        bin <op_add,reg_a[1],reg_b[7]>                     80          1    Covered              
        bin <op_addc,reg_a[1],reg_b[7]>                    65          1    Covered              
        bin <op_sub,reg_a[1],reg_b[0]>                     72          1    Covered              
        bin <op_subc,reg_a[1],reg_b[0]>                    66          1    Covered              
        bin <op_sub,reg_a[1],reg_b[4]>                     74          1    Covered              
        bin <op_subc,reg_a[1],reg_b[4]>                    91          1    Covered              
        bin <op_sub,reg_a[1],reg_b[2]>                     66          1    Covered              
        bin <op_subc,reg_a[1],reg_b[2]>                    68          1    Covered              
        bin <op_sub,reg_a[1],reg_b[6]>                     70          1    Covered              
        bin <op_subc,reg_a[1],reg_b[6]>                    61          1    Covered              
        bin <op_sub,reg_a[1],reg_b[1]>                     90          1    Covered              
        bin <op_subc,reg_a[1],reg_b[1]>                    67          1    Covered              
        bin <op_sub,reg_a[1],reg_b[5]>                     61          1    Covered              
        bin <op_subc,reg_a[1],reg_b[5]>                    67          1    Covered              
        bin <op_sub,reg_a[1],reg_b[3]>                     69          1    Covered              
        bin <op_subc,reg_a[1],reg_b[3]>                    78          1    Covered              
        bin <op_sub,reg_a[1],reg_b[7]>                     93          1    Covered              
        bin <op_subc,reg_a[1],reg_b[7]>                    73          1    Covered              
        bin <op_comp,reg_a[1],reg_b[0]>                    73          1    Covered              
        bin <op_comp,reg_a[1],reg_b[4]>                    84          1    Covered              
        bin <op_comp,reg_a[1],reg_b[2]>                    78          1    Covered              
        bin <op_comp,reg_a[1],reg_b[6]>                    77          1    Covered              
        bin <op_comp,reg_a[1],reg_b[1]>                    62          1    Covered              
        bin <op_comp,reg_a[1],reg_b[5]>                    88          1    Covered              
        bin <op_comp,reg_a[1],reg_b[3]>                    72          1    Covered              
        bin <op_comp,reg_a[1],reg_b[7]>                    76          1    Covered              
        bin <op_inc,reg_a[1],reg_b[0]>                    610          1    Covered              
        bin <op_dec,reg_a[1],reg_b[0]>                    631          1    Covered              
        bin <op_shr,reg_a[1],reg_b[0]>                    593          1    Covered              
        bin <op_shl,reg_a[1],reg_b[0]>                    587          1    Covered              
        bin <op_shlc,reg_a[1],reg_b[0]>                   589          1    Covered              
        bin <op_shrc,reg_a[1],reg_b[0]>                   548          1    Covered              
        bin <op_loadi,reg_a[2],reg_b[0]>                  608          1    Covered              
        bin <op_loadi,reg_a[3],reg_b[0]>                  604          1    Covered              
        bin <op_jump,reg_a[2],reg_b[0]>                   580          1    Covered              
        bin <op_jump,reg_a[3],reg_b[0]>                   606          1    Covered              
        bin <op_jumpc,reg_a[2],reg_b[0]>                  618          1    Covered              
        bin <op_jumpc,reg_a[3],reg_b[0]>                  591          1    Covered              
        bin <op_jumpz,reg_a[2],reg_b[0]>                  573          1    Covered              
        bin <op_jumpz,reg_a[3],reg_b[0]>                  600          1    Covered              
        bin <op_move,reg_a[2],reg_b[0]>                    61          1    Covered              
        bin <op_move,reg_a[3],reg_b[0]>                    73          1    Covered              
        bin <op_move,reg_a[2],reg_b[4]>                    78          1    Covered              
        bin <op_move,reg_a[3],reg_b[4]>                    84          1    Covered              
        bin <op_move,reg_a[2],reg_b[2]>                    73          1    Covered              
        bin <op_move,reg_a[3],reg_b[2]>                    74          1    Covered              
        bin <op_move,reg_a[2],reg_b[6]>                    69          1    Covered              
        bin <op_move,reg_a[3],reg_b[6]>                    67          1    Covered              
        bin <op_move,reg_a[2],reg_b[1]>                    81          1    Covered              
        bin <op_move,reg_a[3],reg_b[1]>                    72          1    Covered              
        bin <op_move,reg_a[2],reg_b[5]>                    80          1    Covered              
        bin <op_move,reg_a[3],reg_b[5]>                    63          1    Covered              
        bin <op_move,reg_a[2],reg_b[3]>                    65          1    Covered              
        bin <op_move,reg_a[3],reg_b[3]>                    78          1    Covered              
        bin <op_move,reg_a[2],reg_b[7]>                    86          1    Covered              
        bin <op_move,reg_a[3],reg_b[7]>                    70          1    Covered              
        bin <op_and,reg_a[2],reg_b[0]>                     78          1    Covered              
        bin <op_and,reg_a[3],reg_b[0]>                     72          1    Covered              
        bin <op_or,reg_a[2],reg_b[0]>                      69          1    Covered              
        bin <op_or,reg_a[3],reg_b[0]>                      85          1    Covered              
        bin <op_and,reg_a[2],reg_b[4]>                     77          1    Covered              
        bin <op_and,reg_a[3],reg_b[4]>                     76          1    Covered              
        bin <op_or,reg_a[2],reg_b[4]>                      63          1    Covered              
        bin <op_or,reg_a[3],reg_b[4]>                      65          1    Covered              
        bin <op_and,reg_a[2],reg_b[2]>                     74          1    Covered              
        bin <op_and,reg_a[3],reg_b[2]>                     77          1    Covered              
        bin <op_or,reg_a[2],reg_b[2]>                      80          1    Covered              
        bin <op_or,reg_a[3],reg_b[2]>                      78          1    Covered              
        bin <op_and,reg_a[2],reg_b[6]>                     83          1    Covered              
        bin <op_and,reg_a[3],reg_b[6]>                     60          1    Covered              
        bin <op_or,reg_a[2],reg_b[6]>                      73          1    Covered              
        bin <op_or,reg_a[3],reg_b[6]>                      82          1    Covered              
        bin <op_and,reg_a[2],reg_b[1]>                     84          1    Covered              
        bin <op_and,reg_a[3],reg_b[1]>                     71          1    Covered              
        bin <op_or,reg_a[2],reg_b[1]>                      72          1    Covered              
        bin <op_or,reg_a[3],reg_b[1]>                      72          1    Covered              
        bin <op_and,reg_a[2],reg_b[5]>                     74          1    Covered              
        bin <op_and,reg_a[3],reg_b[5]>                     79          1    Covered              
        bin <op_or,reg_a[2],reg_b[5]>                      68          1    Covered              
        bin <op_or,reg_a[3],reg_b[5]>                      67          1    Covered              
        bin <op_and,reg_a[2],reg_b[3]>                     67          1    Covered              
        bin <op_and,reg_a[3],reg_b[3]>                     80          1    Covered              
        bin <op_or,reg_a[2],reg_b[3]>                      95          1    Covered              
        bin <op_or,reg_a[3],reg_b[3]>                      82          1    Covered              
        bin <op_and,reg_a[2],reg_b[7]>                     74          1    Covered              
        bin <op_and,reg_a[3],reg_b[7]>                     72          1    Covered              
        bin <op_or,reg_a[2],reg_b[7]>                      81          1    Covered              
        bin <op_or,reg_a[3],reg_b[7]>                      87          1    Covered              
        bin <op_xor,reg_a[2],reg_b[0]>                     73          1    Covered              
        bin <op_xor,reg_a[3],reg_b[0]>                     73          1    Covered              
        bin <op_xor,reg_a[2],reg_b[4]>                     68          1    Covered              
        bin <op_xor,reg_a[3],reg_b[4]>                     70          1    Covered              
        bin <op_xor,reg_a[2],reg_b[2]>                     69          1    Covered              
        bin <op_xor,reg_a[3],reg_b[2]>                     72          1    Covered              
        bin <op_xor,reg_a[2],reg_b[6]>                     74          1    Covered              
        bin <op_xor,reg_a[3],reg_b[6]>                     81          1    Covered              
        bin <op_xor,reg_a[2],reg_b[1]>                     70          1    Covered              
        bin <op_xor,reg_a[3],reg_b[1]>                     76          1    Covered              
        bin <op_xor,reg_a[2],reg_b[5]>                     69          1    Covered              
        bin <op_xor,reg_a[3],reg_b[5]>                     76          1    Covered              
        bin <op_xor,reg_a[2],reg_b[3]>                     74          1    Covered              
        bin <op_xor,reg_a[3],reg_b[3]>                     77          1    Covered              
        bin <op_xor,reg_a[2],reg_b[7]>                     57          1    Covered              
        bin <op_xor,reg_a[3],reg_b[7]>                     79          1    Covered              
        bin <op_not,reg_a[2],reg_b[0]>                    591          1    Covered              
        bin <op_not,reg_a[3],reg_b[0]>                    616          1    Covered              
        bin <op_add,reg_a[2],reg_b[0]>                     96          1    Covered              
        bin <op_add,reg_a[3],reg_b[0]>                     76          1    Covered              
        bin <op_addc,reg_a[2],reg_b[0]>                    86          1    Covered              
        bin <op_addc,reg_a[3],reg_b[0]>                    89          1    Covered              
        bin <op_add,reg_a[2],reg_b[4]>                     67          1    Covered              
        bin <op_add,reg_a[3],reg_b[4]>                     83          1    Covered              
        bin <op_addc,reg_a[2],reg_b[4]>                    73          1    Covered              
        bin <op_addc,reg_a[3],reg_b[4]>                    83          1    Covered              
        bin <op_add,reg_a[2],reg_b[2]>                     80          1    Covered              
        bin <op_add,reg_a[3],reg_b[2]>                     50          1    Covered              
        bin <op_addc,reg_a[2],reg_b[2]>                    80          1    Covered              
        bin <op_addc,reg_a[3],reg_b[2]>                    87          1    Covered              
        bin <op_add,reg_a[2],reg_b[6]>                     73          1    Covered              
        bin <op_add,reg_a[3],reg_b[6]>                     82          1    Covered              
        bin <op_addc,reg_a[2],reg_b[6]>                    72          1    Covered              
        bin <op_addc,reg_a[3],reg_b[6]>                    79          1    Covered              
        bin <op_add,reg_a[2],reg_b[1]>                     75          1    Covered              
        bin <op_add,reg_a[3],reg_b[1]>                     74          1    Covered              
        bin <op_addc,reg_a[2],reg_b[1]>                    74          1    Covered              
        bin <op_addc,reg_a[3],reg_b[1]>                    95          1    Covered              
        bin <op_add,reg_a[2],reg_b[5]>                     79          1    Covered              
        bin <op_add,reg_a[3],reg_b[5]>                     65          1    Covered              
        bin <op_addc,reg_a[2],reg_b[5]>                    78          1    Covered              
        bin <op_addc,reg_a[3],reg_b[5]>                    86          1    Covered              
        bin <op_add,reg_a[2],reg_b[3]>                     81          1    Covered              
        bin <op_add,reg_a[3],reg_b[3]>                     61          1    Covered              
        bin <op_addc,reg_a[2],reg_b[3]>                    80          1    Covered              
        bin <op_addc,reg_a[3],reg_b[3]>                    67          1    Covered              
        bin <op_add,reg_a[2],reg_b[7]>                     66          1    Covered              
        bin <op_add,reg_a[3],reg_b[7]>                     69          1    Covered              
        bin <op_addc,reg_a[2],reg_b[7]>                    68          1    Covered              
        bin <op_addc,reg_a[3],reg_b[7]>                    73          1    Covered              
        bin <op_sub,reg_a[2],reg_b[0]>                     86          1    Covered              
        bin <op_sub,reg_a[3],reg_b[0]>                     64          1    Covered              
        bin <op_subc,reg_a[2],reg_b[0]>                    82          1    Covered              
        bin <op_subc,reg_a[3],reg_b[0]>                    71          1    Covered              
        bin <op_sub,reg_a[2],reg_b[4]>                     73          1    Covered              
        bin <op_sub,reg_a[3],reg_b[4]>                     75          1    Covered              
        bin <op_subc,reg_a[2],reg_b[4]>                    70          1    Covered              
        bin <op_subc,reg_a[3],reg_b[4]>                    85          1    Covered              
        bin <op_sub,reg_a[2],reg_b[2]>                     91          1    Covered              
        bin <op_sub,reg_a[3],reg_b[2]>                     73          1    Covered              
        bin <op_subc,reg_a[2],reg_b[2]>                    74          1    Covered              
        bin <op_subc,reg_a[3],reg_b[2]>                    77          1    Covered              
        bin <op_sub,reg_a[2],reg_b[6]>                     69          1    Covered              
        bin <op_sub,reg_a[3],reg_b[6]>                     78          1    Covered              
        bin <op_subc,reg_a[2],reg_b[6]>                    79          1    Covered              
        bin <op_subc,reg_a[3],reg_b[6]>                    69          1    Covered              
        bin <op_sub,reg_a[2],reg_b[1]>                     65          1    Covered              
        bin <op_sub,reg_a[3],reg_b[1]>                     80          1    Covered              
        bin <op_subc,reg_a[2],reg_b[1]>                    67          1    Covered              
        bin <op_subc,reg_a[3],reg_b[1]>                    74          1    Covered              
        bin <op_sub,reg_a[2],reg_b[5]>                     76          1    Covered              
        bin <op_sub,reg_a[3],reg_b[5]>                     72          1    Covered              
        bin <op_subc,reg_a[2],reg_b[5]>                    77          1    Covered              
        bin <op_subc,reg_a[3],reg_b[5]>                    75          1    Covered              
        bin <op_sub,reg_a[2],reg_b[3]>                     90          1    Covered              
        bin <op_sub,reg_a[3],reg_b[3]>                     79          1    Covered              
        bin <op_subc,reg_a[2],reg_b[3]>                    74          1    Covered              
        bin <op_subc,reg_a[3],reg_b[3]>                    69          1    Covered              
        bin <op_sub,reg_a[2],reg_b[7]>                     68          1    Covered              
        bin <op_sub,reg_a[3],reg_b[7]>                     79          1    Covered              
        bin <op_subc,reg_a[2],reg_b[7]>                    68          1    Covered              
        bin <op_subc,reg_a[3],reg_b[7]>                    68          1    Covered              
        bin <op_comp,reg_a[2],reg_b[0]>                    86          1    Covered              
        bin <op_comp,reg_a[3],reg_b[0]>                    83          1    Covered              
        bin <op_comp,reg_a[2],reg_b[4]>                    87          1    Covered              
        bin <op_comp,reg_a[3],reg_b[4]>                    61          1    Covered              
        bin <op_comp,reg_a[2],reg_b[2]>                    82          1    Covered              
        bin <op_comp,reg_a[3],reg_b[2]>                    62          1    Covered              
        bin <op_comp,reg_a[2],reg_b[6]>                    76          1    Covered              
        bin <op_comp,reg_a[3],reg_b[6]>                    58          1    Covered              
        bin <op_comp,reg_a[2],reg_b[1]>                    70          1    Covered              
        bin <op_comp,reg_a[3],reg_b[1]>                    78          1    Covered              
        bin <op_comp,reg_a[2],reg_b[5]>                    82          1    Covered              
        bin <op_comp,reg_a[3],reg_b[5]>                    67          1    Covered              
        bin <op_comp,reg_a[2],reg_b[3]>                    71          1    Covered              
        bin <op_comp,reg_a[3],reg_b[3]>                    67          1    Covered              
        bin <op_comp,reg_a[2],reg_b[7]>                    63          1    Covered              
        bin <op_comp,reg_a[3],reg_b[7]>                    95          1    Covered              
        bin <op_inc,reg_a[2],reg_b[0]>                    573          1    Covered              
        bin <op_inc,reg_a[3],reg_b[0]>                    594          1    Covered              
        bin <op_dec,reg_a[2],reg_b[0]>                    597          1    Covered              
        bin <op_dec,reg_a[3],reg_b[0]>                    610          1    Covered              
        bin <op_shr,reg_a[2],reg_b[0]>                    590          1    Covered              
        bin <op_shr,reg_a[3],reg_b[0]>                    617          1    Covered              
        bin <op_shl,reg_a[2],reg_b[0]>                    564          1    Covered              
        bin <op_shl,reg_a[3],reg_b[0]>                    649          1    Covered              
        bin <op_shlc,reg_a[2],reg_b[0]>                   616          1    Covered              
        bin <op_shlc,reg_a[3],reg_b[0]>                   580          1    Covered              
        bin <op_shrc,reg_a[2],reg_b[0]>                   562          1    Covered              
        bin <op_shrc,reg_a[3],reg_b[0]>                   588          1    Covered              
        bin <op_loadi,reg_a[4],reg_b[0]>                  580          1    Covered              
        bin <op_loadi,reg_a[6],reg_b[0]>                  600          1    Covered              
        bin <op_loadi,reg_a[5],reg_b[0]>                  582          1    Covered              
        bin <op_loadi,reg_a[7],reg_b[0]>                  599          1    Covered              
        bin <op_jump,reg_a[4],reg_b[0]>                   586          1    Covered              
        bin <op_jump,reg_a[6],reg_b[0]>                   596          1    Covered              
        bin <op_jump,reg_a[5],reg_b[0]>                   597          1    Covered              
        bin <op_jump,reg_a[7],reg_b[0]>                   625          1    Covered              
        bin <op_jumpc,reg_a[4],reg_b[0]>                  603          1    Covered              
        bin <op_jumpc,reg_a[6],reg_b[0]>                  568          1    Covered              
        bin <op_jumpc,reg_a[5],reg_b[0]>                  583          1    Covered              
        bin <op_jumpc,reg_a[7],reg_b[0]>                  583          1    Covered              
        bin <op_jumpz,reg_a[4],reg_b[0]>                  607          1    Covered              
        bin <op_jumpz,reg_a[6],reg_b[0]>                  609          1    Covered              
        bin <op_jumpz,reg_a[5],reg_b[0]>                  619          1    Covered              
        bin <op_jumpz,reg_a[7],reg_b[0]>                  630          1    Covered              
        bin <op_move,reg_a[4],reg_b[0]>                    63          1    Covered              
        bin <op_move,reg_a[6],reg_b[0]>                    82          1    Covered              
        bin <op_move,reg_a[5],reg_b[0]>                    68          1    Covered              
        bin <op_move,reg_a[7],reg_b[0]>                    69          1    Covered              
        bin <op_move,reg_a[4],reg_b[4]>                    82          1    Covered              
        bin <op_move,reg_a[6],reg_b[4]>                    60          1    Covered              
        bin <op_move,reg_a[5],reg_b[4]>                    57          1    Covered              
        bin <op_move,reg_a[7],reg_b[4]>                    66          1    Covered              
        bin <op_move,reg_a[4],reg_b[2]>                    63          1    Covered              
        bin <op_move,reg_a[6],reg_b[2]>                    67          1    Covered              
        bin <op_move,reg_a[5],reg_b[2]>                    61          1    Covered              
        bin <op_move,reg_a[7],reg_b[2]>                    79          1    Covered              
        bin <op_move,reg_a[4],reg_b[6]>                    92          1    Covered              
        bin <op_move,reg_a[6],reg_b[6]>                    92          1    Covered              
        bin <op_move,reg_a[5],reg_b[6]>                    70          1    Covered              
        bin <op_move,reg_a[7],reg_b[6]>                    75          1    Covered              
        bin <op_move,reg_a[4],reg_b[1]>                    66          1    Covered              
        bin <op_move,reg_a[6],reg_b[1]>                    92          1    Covered              
        bin <op_move,reg_a[5],reg_b[1]>                    76          1    Covered              
        bin <op_move,reg_a[7],reg_b[1]>                    71          1    Covered              
        bin <op_move,reg_a[4],reg_b[5]>                    68          1    Covered              
        bin <op_move,reg_a[6],reg_b[5]>                    61          1    Covered              
        bin <op_move,reg_a[5],reg_b[5]>                    84          1    Covered              
        bin <op_move,reg_a[7],reg_b[5]>                    78          1    Covered              
        bin <op_move,reg_a[4],reg_b[3]>                    70          1    Covered              
        bin <op_move,reg_a[6],reg_b[3]>                    82          1    Covered              
        bin <op_move,reg_a[5],reg_b[3]>                    82          1    Covered              
        bin <op_move,reg_a[7],reg_b[3]>                    69          1    Covered              
        bin <op_move,reg_a[4],reg_b[7]>                    72          1    Covered              
        bin <op_move,reg_a[6],reg_b[7]>                    72          1    Covered              
        bin <op_move,reg_a[5],reg_b[7]>                    48          1    Covered              
        bin <op_move,reg_a[7],reg_b[7]>                    69          1    Covered              
        bin <op_and,reg_a[4],reg_b[0]>                     74          1    Covered              
        bin <op_and,reg_a[6],reg_b[0]>                     80          1    Covered              
        bin <op_and,reg_a[5],reg_b[0]>                     89          1    Covered              
        bin <op_and,reg_a[7],reg_b[0]>                     73          1    Covered              
        bin <op_or,reg_a[4],reg_b[0]>                      95          1    Covered              
        bin <op_or,reg_a[6],reg_b[0]>                      71          1    Covered              
        bin <op_or,reg_a[5],reg_b[0]>                      72          1    Covered              
        bin <op_or,reg_a[7],reg_b[0]>                      72          1    Covered              
        bin <op_and,reg_a[4],reg_b[4]>                     59          1    Covered              
        bin <op_and,reg_a[6],reg_b[4]>                     64          1    Covered              
        bin <op_and,reg_a[5],reg_b[4]>                     60          1    Covered              
        bin <op_and,reg_a[7],reg_b[4]>                    102          1    Covered              
        bin <op_or,reg_a[4],reg_b[4]>                      86          1    Covered              
        bin <op_or,reg_a[6],reg_b[4]>                      74          1    Covered              
        bin <op_or,reg_a[5],reg_b[4]>                      69          1    Covered              
        bin <op_or,reg_a[7],reg_b[4]>                      70          1    Covered              
        bin <op_and,reg_a[4],reg_b[2]>                     62          1    Covered              
        bin <op_and,reg_a[6],reg_b[2]>                     69          1    Covered              
        bin <op_and,reg_a[5],reg_b[2]>                     76          1    Covered              
        bin <op_and,reg_a[7],reg_b[2]>                     71          1    Covered              
        bin <op_or,reg_a[4],reg_b[2]>                      80          1    Covered              
        bin <op_or,reg_a[6],reg_b[2]>                      74          1    Covered              
        bin <op_or,reg_a[5],reg_b[2]>                      70          1    Covered              
        bin <op_or,reg_a[7],reg_b[2]>                      75          1    Covered              
        bin <op_and,reg_a[4],reg_b[6]>                     80          1    Covered              
        bin <op_and,reg_a[6],reg_b[6]>                     74          1    Covered              
        bin <op_and,reg_a[5],reg_b[6]>                     78          1    Covered              
        bin <op_and,reg_a[7],reg_b[6]>                     71          1    Covered              
        bin <op_or,reg_a[4],reg_b[6]>                      67          1    Covered              
        bin <op_or,reg_a[6],reg_b[6]>                      79          1    Covered              
        bin <op_or,reg_a[5],reg_b[6]>                      63          1    Covered              
        bin <op_or,reg_a[7],reg_b[6]>                      81          1    Covered              
        bin <op_and,reg_a[4],reg_b[1]>                     86          1    Covered              
        bin <op_and,reg_a[6],reg_b[1]>                     64          1    Covered              
        bin <op_and,reg_a[5],reg_b[1]>                     91          1    Covered              
        bin <op_and,reg_a[7],reg_b[1]>                     69          1    Covered              
        bin <op_or,reg_a[4],reg_b[1]>                      76          1    Covered              
        bin <op_or,reg_a[6],reg_b[1]>                      86          1    Covered              
        bin <op_or,reg_a[5],reg_b[1]>                      76          1    Covered              
        bin <op_or,reg_a[7],reg_b[1]>                      71          1    Covered              
        bin <op_and,reg_a[4],reg_b[5]>                     87          1    Covered              
        bin <op_and,reg_a[6],reg_b[5]>                     88          1    Covered              
        bin <op_and,reg_a[5],reg_b[5]>                     85          1    Covered              
        bin <op_and,reg_a[7],reg_b[5]>                     72          1    Covered              
        bin <op_or,reg_a[4],reg_b[5]>                      76          1    Covered              
        bin <op_or,reg_a[6],reg_b[5]>                      72          1    Covered              
        bin <op_or,reg_a[5],reg_b[5]>                      67          1    Covered              
        bin <op_or,reg_a[7],reg_b[5]>                      47          1    Covered              
        bin <op_and,reg_a[4],reg_b[3]>                     71          1    Covered              
        bin <op_and,reg_a[6],reg_b[3]>                     81          1    Covered              
        bin <op_and,reg_a[5],reg_b[3]>                     81          1    Covered              
        bin <op_and,reg_a[7],reg_b[3]>                     79          1    Covered              
        bin <op_or,reg_a[4],reg_b[3]>                      73          1    Covered              
        bin <op_or,reg_a[6],reg_b[3]>                      79          1    Covered              
        bin <op_or,reg_a[5],reg_b[3]>                      69          1    Covered              
        bin <op_or,reg_a[7],reg_b[3]>                      66          1    Covered              
        bin <op_and,reg_a[4],reg_b[7]>                     64          1    Covered              
        bin <op_and,reg_a[6],reg_b[7]>                     93          1    Covered              
        bin <op_and,reg_a[5],reg_b[7]>                     84          1    Covered              
        bin <op_and,reg_a[7],reg_b[7]>                     85          1    Covered              
        bin <op_or,reg_a[4],reg_b[7]>                      79          1    Covered              
        bin <op_or,reg_a[6],reg_b[7]>                      56          1    Covered              
        bin <op_or,reg_a[5],reg_b[7]>                      64          1    Covered              
        bin <op_or,reg_a[7],reg_b[7]>                      67          1    Covered              
        bin <op_xor,reg_a[4],reg_b[0]>                     78          1    Covered              
        bin <op_xor,reg_a[6],reg_b[0]>                     70          1    Covered              
        bin <op_xor,reg_a[5],reg_b[0]>                     68          1    Covered              
        bin <op_xor,reg_a[7],reg_b[0]>                     59          1    Covered              
        bin <op_xor,reg_a[4],reg_b[4]>                     69          1    Covered              
        bin <op_xor,reg_a[6],reg_b[4]>                     77          1    Covered              
        bin <op_xor,reg_a[5],reg_b[4]>                     81          1    Covered              
        bin <op_xor,reg_a[7],reg_b[4]>                     63          1    Covered              
        bin <op_xor,reg_a[4],reg_b[2]>                     71          1    Covered              
        bin <op_xor,reg_a[6],reg_b[2]>                     67          1    Covered              
        bin <op_xor,reg_a[5],reg_b[2]>                     77          1    Covered              
        bin <op_xor,reg_a[7],reg_b[2]>                     87          1    Covered              
        bin <op_xor,reg_a[4],reg_b[6]>                     69          1    Covered              
        bin <op_xor,reg_a[6],reg_b[6]>                     92          1    Covered              
        bin <op_xor,reg_a[5],reg_b[6]>                     65          1    Covered              
        bin <op_xor,reg_a[7],reg_b[6]>                     70          1    Covered              
        bin <op_xor,reg_a[4],reg_b[1]>                     89          1    Covered              
        bin <op_xor,reg_a[6],reg_b[1]>                     87          1    Covered              
        bin <op_xor,reg_a[5],reg_b[1]>                     89          1    Covered              
        bin <op_xor,reg_a[7],reg_b[1]>                     90          1    Covered              
        bin <op_xor,reg_a[4],reg_b[5]>                     53          1    Covered              
        bin <op_xor,reg_a[6],reg_b[5]>                     75          1    Covered              
        bin <op_xor,reg_a[5],reg_b[5]>                     80          1    Covered              
        bin <op_xor,reg_a[7],reg_b[5]>                     71          1    Covered              
        bin <op_xor,reg_a[4],reg_b[3]>                     75          1    Covered              
        bin <op_xor,reg_a[6],reg_b[3]>                     66          1    Covered              
        bin <op_xor,reg_a[5],reg_b[3]>                     77          1    Covered              
        bin <op_xor,reg_a[7],reg_b[3]>                     78          1    Covered              
        bin <op_xor,reg_a[4],reg_b[7]>                     66          1    Covered              
        bin <op_xor,reg_a[6],reg_b[7]>                     76          1    Covered              
        bin <op_xor,reg_a[5],reg_b[7]>                     91          1    Covered              
        bin <op_xor,reg_a[7],reg_b[7]>                     62          1    Covered              
        bin <op_not,reg_a[4],reg_b[0]>                    599          1    Covered              
        bin <op_not,reg_a[6],reg_b[0]>                    583          1    Covered              
        bin <op_not,reg_a[5],reg_b[0]>                    604          1    Covered              
        bin <op_not,reg_a[7],reg_b[0]>                    582          1    Covered              
        bin <op_add,reg_a[4],reg_b[0]>                     83          1    Covered              
        bin <op_add,reg_a[6],reg_b[0]>                     75          1    Covered              
        bin <op_add,reg_a[5],reg_b[0]>                     76          1    Covered              
        bin <op_add,reg_a[7],reg_b[0]>                     70          1    Covered              
        bin <op_addc,reg_a[4],reg_b[0]>                    79          1    Covered              
        bin <op_addc,reg_a[6],reg_b[0]>                    68          1    Covered              
        bin <op_addc,reg_a[5],reg_b[0]>                    69          1    Covered              
        bin <op_addc,reg_a[7],reg_b[0]>                    75          1    Covered              
        bin <op_add,reg_a[4],reg_b[4]>                     97          1    Covered              
        bin <op_add,reg_a[6],reg_b[4]>                     76          1    Covered              
        bin <op_add,reg_a[5],reg_b[4]>                     76          1    Covered              
        bin <op_add,reg_a[7],reg_b[4]>                     75          1    Covered              
        bin <op_addc,reg_a[4],reg_b[4]>                    66          1    Covered              
        bin <op_addc,reg_a[6],reg_b[4]>                    78          1    Covered              
        bin <op_addc,reg_a[5],reg_b[4]>                    79          1    Covered              
        bin <op_addc,reg_a[7],reg_b[4]>                    58          1    Covered              
        bin <op_add,reg_a[4],reg_b[2]>                     73          1    Covered              
        bin <op_add,reg_a[6],reg_b[2]>                     82          1    Covered              
        bin <op_add,reg_a[5],reg_b[2]>                     66          1    Covered              
        bin <op_add,reg_a[7],reg_b[2]>                     75          1    Covered              
        bin <op_addc,reg_a[4],reg_b[2]>                    57          1    Covered              
        bin <op_addc,reg_a[6],reg_b[2]>                    72          1    Covered              
        bin <op_addc,reg_a[5],reg_b[2]>                    61          1    Covered              
        bin <op_addc,reg_a[7],reg_b[2]>                    77          1    Covered              
        bin <op_add,reg_a[4],reg_b[6]>                     82          1    Covered              
        bin <op_add,reg_a[6],reg_b[6]>                     66          1    Covered              
        bin <op_add,reg_a[5],reg_b[6]>                     71          1    Covered              
        bin <op_add,reg_a[7],reg_b[6]>                     89          1    Covered              
        bin <op_addc,reg_a[4],reg_b[6]>                    92          1    Covered              
        bin <op_addc,reg_a[6],reg_b[6]>                    69          1    Covered              
        bin <op_addc,reg_a[5],reg_b[6]>                    73          1    Covered              
        bin <op_addc,reg_a[7],reg_b[6]>                    74          1    Covered              
        bin <op_add,reg_a[4],reg_b[1]>                     84          1    Covered              
        bin <op_add,reg_a[6],reg_b[1]>                     68          1    Covered              
        bin <op_add,reg_a[5],reg_b[1]>                     70          1    Covered              
        bin <op_add,reg_a[7],reg_b[1]>                     82          1    Covered              
        bin <op_addc,reg_a[4],reg_b[1]>                    69          1    Covered              
        bin <op_addc,reg_a[6],reg_b[1]>                    78          1    Covered              
        bin <op_addc,reg_a[5],reg_b[1]>                    67          1    Covered              
        bin <op_addc,reg_a[7],reg_b[1]>                    78          1    Covered              
        bin <op_add,reg_a[4],reg_b[5]>                     76          1    Covered              
        bin <op_add,reg_a[6],reg_b[5]>                     73          1    Covered              
        bin <op_add,reg_a[5],reg_b[5]>                     77          1    Covered              
        bin <op_add,reg_a[7],reg_b[5]>                     75          1    Covered              
        bin <op_addc,reg_a[4],reg_b[5]>                    63          1    Covered              
        bin <op_addc,reg_a[6],reg_b[5]>                    57          1    Covered              
        bin <op_addc,reg_a[5],reg_b[5]>                    81          1    Covered              
        bin <op_addc,reg_a[7],reg_b[5]>                    84          1    Covered              
        bin <op_add,reg_a[4],reg_b[3]>                     81          1    Covered              
        bin <op_add,reg_a[6],reg_b[3]>                     75          1    Covered              
        bin <op_add,reg_a[5],reg_b[3]>                     88          1    Covered              
        bin <op_add,reg_a[7],reg_b[3]>                     60          1    Covered              
        bin <op_addc,reg_a[4],reg_b[3]>                    69          1    Covered              
        bin <op_addc,reg_a[6],reg_b[3]>                    81          1    Covered              
        bin <op_addc,reg_a[5],reg_b[3]>                    68          1    Covered              
        bin <op_addc,reg_a[7],reg_b[3]>                    81          1    Covered              
        bin <op_add,reg_a[4],reg_b[7]>                     80          1    Covered              
        bin <op_add,reg_a[6],reg_b[7]>                     64          1    Covered              
        bin <op_add,reg_a[5],reg_b[7]>                     83          1    Covered              
        bin <op_add,reg_a[7],reg_b[7]>                     80          1    Covered              
        bin <op_addc,reg_a[4],reg_b[7]>                    85          1    Covered              
        bin <op_addc,reg_a[6],reg_b[7]>                    77          1    Covered              
        bin <op_addc,reg_a[5],reg_b[7]>                    69          1    Covered              
        bin <op_addc,reg_a[7],reg_b[7]>                    93          1    Covered              
        bin <op_sub,reg_a[4],reg_b[0]>                     68          1    Covered              
        bin <op_sub,reg_a[6],reg_b[0]>                     80          1    Covered              
        bin <op_sub,reg_a[5],reg_b[0]>                     81          1    Covered              
        bin <op_sub,reg_a[7],reg_b[0]>                     85          1    Covered              
        bin <op_subc,reg_a[4],reg_b[0]>                    88          1    Covered              
        bin <op_subc,reg_a[6],reg_b[0]>                    85          1    Covered              
        bin <op_subc,reg_a[5],reg_b[0]>                    88          1    Covered              
        bin <op_subc,reg_a[7],reg_b[0]>                    64          1    Covered              
        bin <op_sub,reg_a[4],reg_b[4]>                     72          1    Covered              
        bin <op_sub,reg_a[6],reg_b[4]>                     82          1    Covered              
        bin <op_sub,reg_a[5],reg_b[4]>                     64          1    Covered              
        bin <op_sub,reg_a[7],reg_b[4]>                     73          1    Covered              
        bin <op_subc,reg_a[4],reg_b[4]>                    70          1    Covered              
        bin <op_subc,reg_a[6],reg_b[4]>                    54          1    Covered              
        bin <op_subc,reg_a[5],reg_b[4]>                    72          1    Covered              
        bin <op_subc,reg_a[7],reg_b[4]>                    80          1    Covered              
        bin <op_sub,reg_a[4],reg_b[2]>                     83          1    Covered              
        bin <op_sub,reg_a[6],reg_b[2]>                     98          1    Covered              
        bin <op_sub,reg_a[5],reg_b[2]>                     61          1    Covered              
        bin <op_sub,reg_a[7],reg_b[2]>                     74          1    Covered              
        bin <op_subc,reg_a[4],reg_b[2]>                    72          1    Covered              
        bin <op_subc,reg_a[6],reg_b[2]>                    72          1    Covered              
        bin <op_subc,reg_a[5],reg_b[2]>                    66          1    Covered              
        bin <op_subc,reg_a[7],reg_b[2]>                    67          1    Covered              
        bin <op_sub,reg_a[4],reg_b[6]>                     77          1    Covered              
        bin <op_sub,reg_a[6],reg_b[6]>                     61          1    Covered              
        bin <op_sub,reg_a[5],reg_b[6]>                     75          1    Covered              
        bin <op_sub,reg_a[7],reg_b[6]>                     71          1    Covered              
        bin <op_subc,reg_a[4],reg_b[6]>                   104          1    Covered              
        bin <op_subc,reg_a[6],reg_b[6]>                    82          1    Covered              
        bin <op_subc,reg_a[5],reg_b[6]>                    62          1    Covered              
        bin <op_subc,reg_a[7],reg_b[6]>                    64          1    Covered              
        bin <op_sub,reg_a[4],reg_b[1]>                     78          1    Covered              
        bin <op_sub,reg_a[6],reg_b[1]>                     69          1    Covered              
        bin <op_sub,reg_a[5],reg_b[1]>                     62          1    Covered              
        bin <op_sub,reg_a[7],reg_b[1]>                     96          1    Covered              
        bin <op_subc,reg_a[4],reg_b[1]>                    67          1    Covered              
        bin <op_subc,reg_a[6],reg_b[1]>                    75          1    Covered              
        bin <op_subc,reg_a[5],reg_b[1]>                    83          1    Covered              
        bin <op_subc,reg_a[7],reg_b[1]>                    87          1    Covered              
        bin <op_sub,reg_a[4],reg_b[5]>                     79          1    Covered              
        bin <op_sub,reg_a[6],reg_b[5]>                     84          1    Covered              
        bin <op_sub,reg_a[5],reg_b[5]>                     80          1    Covered              
        bin <op_sub,reg_a[7],reg_b[5]>                     79          1    Covered              
        bin <op_subc,reg_a[4],reg_b[5]>                    77          1    Covered              
        bin <op_subc,reg_a[6],reg_b[5]>                    60          1    Covered              
        bin <op_subc,reg_a[5],reg_b[5]>                    87          1    Covered              
        bin <op_subc,reg_a[7],reg_b[5]>                    78          1    Covered              
        bin <op_sub,reg_a[4],reg_b[3]>                     75          1    Covered              
        bin <op_sub,reg_a[6],reg_b[3]>                     60          1    Covered              
        bin <op_sub,reg_a[5],reg_b[3]>                     77          1    Covered              
        bin <op_sub,reg_a[7],reg_b[3]>                     93          1    Covered              
        bin <op_subc,reg_a[4],reg_b[3]>                    90          1    Covered              
        bin <op_subc,reg_a[6],reg_b[3]>                    64          1    Covered              
        bin <op_subc,reg_a[5],reg_b[3]>                    75          1    Covered              
        bin <op_subc,reg_a[7],reg_b[3]>                    75          1    Covered              
        bin <op_sub,reg_a[4],reg_b[7]>                     65          1    Covered              
        bin <op_sub,reg_a[6],reg_b[7]>                     49          1    Covered              
        bin <op_sub,reg_a[5],reg_b[7]>                     73          1    Covered              
        bin <op_sub,reg_a[7],reg_b[7]>                     76          1    Covered              
        bin <op_subc,reg_a[4],reg_b[7]>                    66          1    Covered              
        bin <op_subc,reg_a[6],reg_b[7]>                    63          1    Covered              
        bin <op_subc,reg_a[5],reg_b[7]>                    72          1    Covered              
        bin <op_subc,reg_a[7],reg_b[7]>                    73          1    Covered              
        bin <op_comp,reg_a[4],reg_b[0]>                    71          1    Covered              
        bin <op_comp,reg_a[6],reg_b[0]>                    68          1    Covered              
        bin <op_comp,reg_a[5],reg_b[0]>                    83          1    Covered              
        bin <op_comp,reg_a[7],reg_b[0]>                    62          1    Covered              
        bin <op_comp,reg_a[4],reg_b[4]>                    74          1    Covered              
        bin <op_comp,reg_a[6],reg_b[4]>                    77          1    Covered              
        bin <op_comp,reg_a[5],reg_b[4]>                    63          1    Covered              
        bin <op_comp,reg_a[7],reg_b[4]>                    73          1    Covered              
        bin <op_comp,reg_a[4],reg_b[2]>                    64          1    Covered              
        bin <op_comp,reg_a[6],reg_b[2]>                    60          1    Covered              
        bin <op_comp,reg_a[5],reg_b[2]>                    74          1    Covered              
        bin <op_comp,reg_a[7],reg_b[2]>                    77          1    Covered              
        bin <op_comp,reg_a[4],reg_b[6]>                    81          1    Covered              
        bin <op_comp,reg_a[6],reg_b[6]>                    64          1    Covered              
        bin <op_comp,reg_a[5],reg_b[6]>                    88          1    Covered              
        bin <op_comp,reg_a[7],reg_b[6]>                    67          1    Covered              
        bin <op_comp,reg_a[4],reg_b[1]>                    68          1    Covered              
        bin <op_comp,reg_a[6],reg_b[1]>                    71          1    Covered              
        bin <op_comp,reg_a[5],reg_b[1]>                    76          1    Covered              
        bin <op_comp,reg_a[7],reg_b[1]>                    64          1    Covered              
        bin <op_comp,reg_a[4],reg_b[5]>                    75          1    Covered              
        bin <op_comp,reg_a[6],reg_b[5]>                    84          1    Covered              
        bin <op_comp,reg_a[5],reg_b[5]>                    69          1    Covered              
        bin <op_comp,reg_a[7],reg_b[5]>                    56          1    Covered              
        bin <op_comp,reg_a[4],reg_b[3]>                    70          1    Covered              
        bin <op_comp,reg_a[6],reg_b[3]>                    68          1    Covered              
        bin <op_comp,reg_a[5],reg_b[3]>                    73          1    Covered              
        bin <op_comp,reg_a[7],reg_b[3]>                    53          1    Covered              
        bin <op_comp,reg_a[4],reg_b[7]>                    71          1    Covered              
        bin <op_comp,reg_a[6],reg_b[7]>                    91          1    Covered              
        bin <op_comp,reg_a[5],reg_b[7]>                    78          1    Covered              
        bin <op_comp,reg_a[7],reg_b[7]>                    70          1    Covered              
        bin <op_inc,reg_a[4],reg_b[0]>                    615          1    Covered              
        bin <op_inc,reg_a[6],reg_b[0]>                    623          1    Covered              
        bin <op_inc,reg_a[5],reg_b[0]>                    561          1    Covered              
        bin <op_inc,reg_a[7],reg_b[0]>                    609          1    Covered              
        bin <op_dec,reg_a[4],reg_b[0]>                    601          1    Covered              
        bin <op_dec,reg_a[6],reg_b[0]>                    566          1    Covered              
        bin <op_dec,reg_a[5],reg_b[0]>                    562          1    Covered              
        bin <op_dec,reg_a[7],reg_b[0]>                    596          1    Covered              
        bin <op_shr,reg_a[4],reg_b[0]>                    612          1    Covered              
        bin <op_shr,reg_a[6],reg_b[0]>                    583          1    Covered              
        bin <op_shr,reg_a[5],reg_b[0]>                    588          1    Covered              
        bin <op_shr,reg_a[7],reg_b[0]>                    614          1    Covered              
        bin <op_shl,reg_a[4],reg_b[0]>                    581          1    Covered              
        bin <op_shl,reg_a[6],reg_b[0]>                    574          1    Covered              
        bin <op_shl,reg_a[5],reg_b[0]>                    615          1    Covered              
        bin <op_shl,reg_a[7],reg_b[0]>                    594          1    Covered              
        bin <op_shlc,reg_a[4],reg_b[0]>                   583          1    Covered              
        bin <op_shlc,reg_a[6],reg_b[0]>                   587          1    Covered              
        bin <op_shlc,reg_a[5],reg_b[0]>                   574          1    Covered              
        bin <op_shlc,reg_a[7],reg_b[0]>                   588          1    Covered              
        bin <op_shrc,reg_a[4],reg_b[0]>                   621          1    Covered              
        bin <op_shrc,reg_a[6],reg_b[0]>                   601          1    Covered              
        bin <op_shrc,reg_a[5],reg_b[0]>                   629          1    Covered              
        bin <op_shrc,reg_a[7],reg_b[0]>                   553          1    Covered              
        illegal_bin no_reg                                  0               ZERO                 
        illegal_bin only_reg_a                              0               ZERO                 
    Cross cross_op_and_flags                            79.2%        100    Uncovered            
        covered/total bins:                               485        612                      
        missing/total bins:                               127        612                      
        % Hit:                                          79.2%        100                      
        bin <op_nop,carry[0],zero[0]>                    3279          1    Covered              
        bin <op_jump,carry[0],zero[0]>                   3228          1    Covered              
        bin <op_loadi,carry[0],zero[0]>                  3218          1    Covered              
        bin <op_jumpc,carry[0],zero[0]>                  3298          1    Covered              
        bin <op_nop,carry[0],zero[1]>                     291          1    Covered              
        bin <op_jump,carry[0],zero[1]>                    305          1    Covered              
        bin <op_loadi,carry[0],zero[1]>                   307          1    Covered              
        bin <op_jumpc,carry[0],zero[1]>                   278          1    Covered              
        bin <op_nop,carry[0],trans_00>                   3278          1    Covered              
        bin <op_jump,carry[0],trans_00>                  3228          1    Covered              
        bin <op_loadi,carry[0],trans_00>                 3218          1    Covered              
        bin <op_jumpc,carry[0],trans_00>                 3298          1    Covered              
        bin <op_nop,carry[0],trans_11>                    291          1    Covered              
        bin <op_jump,carry[0],trans_11>                   305          1    Covered              
        bin <op_loadi,carry[0],trans_11>                  307          1    Covered              
        bin <op_jumpc,carry[0],trans_11>                  278          1    Covered              
        bin <op_jumpz,carry[0],zero[0]>                  3208          1    Covered              
        bin <op_move,carry[0],zero[0]>                   3110          1    Covered              
        bin <op_jumpz,carry[0],zero[1]>                   340          1    Covered              
        bin <op_move,carry[0],zero[1]>                    300          1    Covered              
        bin <op_jumpz,carry[0],trans_00>                 3208          1    Covered              
        bin <op_move,carry[0],trans_00>                  3110          1    Covered              
        bin <op_jumpz,carry[0],trans_11>                  340          1    Covered              
        bin <op_move,carry[0],trans_11>                   300          1    Covered              
        bin <op_and,carry[0],zero[0]>                    4199          1    Covered              
        bin <op_or,carry[0],zero[0]>                     4673          1    Covered              
        bin <op_and,carry[0],zero[1]>                     666          1    Covered              
        bin <op_or,carry[0],zero[1]>                       52          1    Covered              
        bin <op_and,carry[0],trans_00>                   3991          1    Covered              
        bin <op_or,carry[0],trans_00>                    4398          1    Covered              
        bin <op_and,carry[0],trans_01>                    551          1    Covered              
        bin <op_or,carry[0],trans_01>                      38          1    Covered              
        bin <op_and,carry[0],trans_10>                    208          1    Covered              
        bin <op_or,carry[0],trans_10>                     275          1    Covered              
        bin <op_and,carry[0],trans_11>                    115          1    Covered              
        bin <op_or,carry[0],trans_11>                      14          1    Covered              
        bin <op_xor,carry[0],zero[0]>                    4088          1    Covered              
        bin <op_sub,carry[0],zero[0]>                    2060          1    Covered              
        bin <op_add,carry[0],zero[0]>                    2876          1    Covered              
        bin <op_comp,carry[0],zero[0]>                   2020          1    Covered              
        bin <op_not,carry[0],zero[0]>                    4679          1    Covered              
        bin <op_subc,carry[0],zero[0]>                   2043          1    Covered              
        bin <op_addc,carry[0],zero[0]>                   2737          1    Covered              
        bin <op_inc,carry[0],zero[0]>                    4696          1    Covered              
        bin <op_xor,carry[0],zero[1]>                     631          1    Covered              
        bin <op_sub,carry[0],zero[1]>                     703          1    Covered              
        bin <op_add,carry[0],zero[1]>                      50          1    Covered              
        bin <op_comp,carry[0],zero[1]>                    643          1    Covered              
        bin <op_not,carry[0],zero[1]>                      74          1    Covered              
        bin <op_subc,carry[0],zero[1]>                    504          1    Covered              
        bin <op_addc,carry[0],zero[1]>                     37          1    Covered              
        bin <op_xor,carry[0],trans_00>                   3816          1    Covered              
        bin <op_sub,carry[0],trans_00>                   1945          1    Covered              
        bin <op_add,carry[0],trans_00>                   2668          1    Covered              
        bin <op_comp,carry[0],trans_00>                  1903          1    Covered              
        bin <op_not,carry[0],trans_00>                   4389          1    Covered              
        bin <op_subc,carry[0],trans_00>                  1916          1    Covered              
        bin <op_addc,carry[0],trans_00>                  2545          1    Covered              
        bin <op_inc,carry[0],trans_00>                   4396          1    Covered              
        bin <op_xor,carry[0],trans_01>                    585          1    Covered              
        bin <op_sub,carry[0],trans_01>                    659          1    Covered              
        bin <op_add,carry[0],trans_01>                     38          1    Covered              
        bin <op_comp,carry[0],trans_01>                   604          1    Covered              
        bin <op_not,carry[0],trans_01>                     69          1    Covered              
        bin <op_subc,carry[0],trans_01>                   460          1    Covered              
        bin <op_addc,carry[0],trans_01>                    24          1    Covered              
        bin <op_xor,carry[0],trans_10>                    272          1    Covered              
        bin <op_sub,carry[0],trans_10>                    115          1    Covered              
        bin <op_add,carry[0],trans_10>                    208          1    Covered              
        bin <op_comp,carry[0],trans_10>                   117          1    Covered              
        bin <op_not,carry[0],trans_10>                    290          1    Covered              
        bin <op_subc,carry[0],trans_10>                   127          1    Covered              
        bin <op_addc,carry[0],trans_10>                   192          1    Covered              
        bin <op_inc,carry[0],trans_10>                    300          1    Covered              
        bin <op_xor,carry[0],trans_11>                     46          1    Covered              
        bin <op_sub,carry[0],trans_11>                     44          1    Covered              
        bin <op_add,carry[0],trans_11>                     12          1    Covered              
        bin <op_comp,carry[0],trans_11>                    39          1    Covered              
        bin <op_not,carry[0],trans_11>                      5          1    Covered              
        bin <op_subc,carry[0],trans_11>                    44          1    Covered              
        bin <op_addc,carry[0],trans_11>                    13          1    Covered              
        bin <op_dec,carry[0],zero[0]>                    4486          1    Covered              
        bin <op_shr,carry[0],zero[0]>                    2450          1    Covered              
        bin <op_shl,carry[0],zero[0]>                    2472          1    Covered              
        bin <op_shlc,carry[0],zero[0]>                   2557          1    Covered              
        bin <op_dec,carry[0],zero[1]>                      25          1    Covered              
        bin <op_shr,carry[0],zero[1]>                     268          1    Covered              
        bin <op_shl,carry[0],zero[1]>                     283          1    Covered              
        bin <op_shlc,carry[0],zero[1]>                    214          1    Covered              
        bin <op_dec,carry[0],trans_00>                   4248          1    Covered              
        bin <op_shr,carry[0],trans_00>                   2302          1    Covered              
        bin <op_shl,carry[0],trans_00>                   2320          1    Covered              
        bin <op_shlc,carry[0],trans_00>                  2424          1    Covered              
        bin <op_dec,carry[0],trans_01>                     25          1    Covered              
        bin <op_shr,carry[0],trans_01>                    207          1    Covered              
        bin <op_shl,carry[0],trans_01>                    215          1    Covered              
        bin <op_shlc,carry[0],trans_01>                   157          1    Covered              
        bin <op_dec,carry[0],trans_10>                    238          1    Covered              
        bin <op_shr,carry[0],trans_10>                    148          1    Covered              
        bin <op_shl,carry[0],trans_10>                    152          1    Covered              
        bin <op_shlc,carry[0],trans_10>                   133          1    Covered              
        bin <op_shr,carry[0],trans_11>                     61          1    Covered              
        bin <op_shl,carry[0],trans_11>                     68          1    Covered              
        bin <op_shlc,carry[0],trans_11>                    57          1    Covered              
        bin <op_shrc,carry[0],zero[0]>                   2452          1    Covered              
        bin <op_shrc,carry[0],zero[1]>                    229          1    Covered              
        bin <op_shrc,carry[0],trans_00>                  2313          1    Covered              
        bin <op_shrc,carry[0],trans_01>                   170          1    Covered              
        bin <op_shrc,carry[0],trans_10>                   139          1    Covered              
        bin <op_shrc,carry[0],trans_11>                    59          1    Covered              
        bin <op_nop,carry[1],zero[0]>                    1239          1    Covered              
        bin <op_jump,carry[1],zero[0]>                   1218          1    Covered              
        bin <op_loadi,carry[1],zero[0]>                  1239          1    Covered              
        bin <op_jumpc,carry[1],zero[0]>                  1122          1    Covered              
        bin <op_nop,carry[1],zero[1]>                      10          1    Covered              
        bin <op_jump,carry[1],zero[1]>                     11          1    Covered              
        bin <op_loadi,carry[1],zero[1]>                     8          1    Covered              
        bin <op_jumpc,carry[1],zero[1]>                    15          1    Covered              
        bin <op_nop,carry[1],trans_00>                   1239          1    Covered              
        bin <op_jump,carry[1],trans_00>                  1218          1    Covered              
        bin <op_loadi,carry[1],trans_00>                 1239          1    Covered              
        bin <op_jumpc,carry[1],trans_00>                 1122          1    Covered              
        bin <op_nop,carry[1],trans_11>                     10          1    Covered              
        bin <op_jump,carry[1],trans_11>                    11          1    Covered              
        bin <op_loadi,carry[1],trans_11>                    8          1    Covered              
        bin <op_jumpc,carry[1],trans_11>                   15          1    Covered              
        bin <op_jumpz,carry[1],zero[0]>                  1272          1    Covered              
        bin <op_move,carry[1],zero[0]>                   1197          1    Covered              
        bin <op_jumpz,carry[1],zero[1]>                     7          1    Covered              
        bin <op_move,carry[1],zero[1]>                     16          1    Covered              
        bin <op_jumpz,carry[1],trans_00>                 1272          1    Covered              
        bin <op_move,carry[1],trans_00>                  1197          1    Covered              
        bin <op_jumpz,carry[1],trans_11>                    7          1    Covered              
        bin <op_move,carry[1],trans_11>                    16          1    Covered              
        bin <op_add,carry[1],zero[0]>                    1937          1    Covered              
        bin <op_addc,carry[1],zero[0]>                   2028          1    Covered              
        bin <op_add,carry[1],zero[1]>                      10          1    Covered              
        bin <op_addc,carry[1],zero[1]>                     11          1    Covered              
        bin <op_add,carry[1],trans_00>                   1858          1    Covered              
        bin <op_addc,carry[1],trans_00>                  1923          1    Covered              
        bin <op_add,carry[1],trans_01>                     10          1    Covered              
        bin <op_addc,carry[1],trans_01>                     9          1    Covered              
        bin <op_add,carry[1],trans_10>                     79          1    Covered              
        bin <op_addc,carry[1],trans_10>                   105          1    Covered              
        bin <op_addc,carry[1],trans_11>                     2          1    Covered              
        bin <op_sub,carry[1],zero[0]>                    2078          1    Covered              
        bin <op_comp,carry[1],zero[0]>                   1996          1    Covered              
        bin <op_subc,carry[1],zero[0]>                   2164          1    Covered              
        bin <op_subc,carry[1],zero[1]>                      3          1    Covered              
        bin <op_inc,carry[1],zero[1]>                      74          1    Covered              
        bin <op_sub,carry[1],trans_00>                   1962          1    Covered              
        bin <op_comp,carry[1],trans_00>                  1868          1    Covered              
        bin <op_subc,carry[1],trans_00>                  2019          1    Covered              
        bin <op_subc,carry[1],trans_01>                     3          1    Covered              
        bin <op_inc,carry[1],trans_01>                     67          1    Covered              
        bin <op_sub,carry[1],trans_10>                    116          1    Covered              
        bin <op_comp,carry[1],trans_10>                   128          1    Covered              
        bin <op_subc,carry[1],trans_10>                   145          1    Covered              
        bin <op_inc,carry[1],trans_11>                      7          1    Covered              
        bin <op_dec,carry[1],zero[0]>                     266          1    Covered              
        bin <op_shr,carry[1],zero[0]>                    2028          1    Covered              
        bin <op_shl,carry[1],zero[0]>                    2047          1    Covered              
        bin <op_shlc,carry[1],zero[0]>                   1912          1    Covered              
        bin <op_shr,carry[1],zero[1]>                      31          1    Covered              
        bin <op_shl,carry[1],zero[1]>                      10          1    Covered              
        bin <op_shlc,carry[1],zero[1]>                      7          1    Covered              
        bin <op_dec,carry[1],trans_00>                    206          1    Covered              
        bin <op_shr,carry[1],trans_00>                   1921          1    Covered              
        bin <op_shl,carry[1],trans_00>                   1952          1    Covered              
        bin <op_shlc,carry[1],trans_00>                  1809          1    Covered              
        bin <op_shr,carry[1],trans_01>                     29          1    Covered              
        bin <op_shl,carry[1],trans_01>                      8          1    Covered              
        bin <op_shlc,carry[1],trans_01>                     6          1    Covered              
        bin <op_dec,carry[1],trans_10>                     60          1    Covered              
        bin <op_shr,carry[1],trans_10>                    107          1    Covered              
        bin <op_shl,carry[1],trans_10>                     95          1    Covered              
        bin <op_shlc,carry[1],trans_10>                   103          1    Covered              
        bin <op_shr,carry[1],trans_11>                      2          1    Covered              
        bin <op_shl,carry[1],trans_11>                      2          1    Covered              
        bin <op_shlc,carry[1],trans_11>                     1          1    Covered              
        bin <op_shrc,carry[1],zero[0]>                   1981          1    Covered              
        bin <op_shrc,carry[1],zero[1]>                     35          1    Covered              
        bin <op_shrc,carry[1],trans_00>                  1866          1    Covered              
        bin <op_shrc,carry[1],trans_01>                    33          1    Covered              
        bin <op_shrc,carry[1],trans_10>                   115          1    Covered              
        bin <op_shrc,carry[1],trans_11>                     2          1    Covered              
        bin <op_nop,trans_00,zero[0]>                    3278          1    Covered              
        bin <op_jump,trans_00,zero[0]>                   3228          1    Covered              
        bin <op_loadi,trans_00,zero[0]>                  3218          1    Covered              
        bin <op_jumpc,trans_00,zero[0]>                  3298          1    Covered              
        bin <op_nop,trans_00,zero[1]>                     291          1    Covered              
        bin <op_jump,trans_00,zero[1]>                    305          1    Covered              
        bin <op_loadi,trans_00,zero[1]>                   307          1    Covered              
        bin <op_jumpc,trans_00,zero[1]>                   278          1    Covered              
        bin <op_nop,trans_00,trans_00>                   3278          1    Covered              
        bin <op_jump,trans_00,trans_00>                  3228          1    Covered              
        bin <op_loadi,trans_00,trans_00>                 3218          1    Covered              
        bin <op_jumpc,trans_00,trans_00>                 3298          1    Covered              
        bin <op_nop,trans_00,trans_11>                    291          1    Covered              
        bin <op_jump,trans_00,trans_11>                   305          1    Covered              
        bin <op_loadi,trans_00,trans_11>                  307          1    Covered              
        bin <op_jumpc,trans_00,trans_11>                  278          1    Covered              
        bin <op_jumpz,trans_00,zero[0]>                  3208          1    Covered              
        bin <op_move,trans_00,zero[0]>                   3110          1    Covered              
        bin <op_jumpz,trans_00,zero[1]>                   340          1    Covered              
        bin <op_move,trans_00,zero[1]>                    300          1    Covered              
        bin <op_jumpz,trans_00,trans_00>                 3208          1    Covered              
        bin <op_move,trans_00,trans_00>                  3110          1    Covered              
        bin <op_jumpz,trans_00,trans_11>                  340          1    Covered              
        bin <op_move,trans_00,trans_11>                   300          1    Covered              
        bin <op_and,trans_00,zero[0]>                    3084          1    Covered              
        bin <op_or,trans_00,zero[0]>                     3372          1    Covered              
        bin <op_and,trans_00,zero[1]>                     517          1    Covered              
        bin <op_or,trans_00,zero[1]>                       41          1    Covered              
        bin <op_and,trans_00,trans_00>                   2884          1    Covered              
        bin <op_or,trans_00,trans_00>                    3109          1    Covered              
        bin <op_and,trans_00,trans_01>                    408          1    Covered              
        bin <op_or,trans_00,trans_01>                      28          1    Covered              
        bin <op_and,trans_00,trans_10>                    200          1    Covered              
        bin <op_or,trans_00,trans_10>                     263          1    Covered              
        bin <op_and,trans_00,trans_11>                    109          1    Covered              
        bin <op_or,trans_00,trans_11>                      13          1    Covered              
        bin <op_xor,trans_00,zero[0]>                    3038          1    Covered              
        bin <op_sub,trans_00,zero[0]>                    1502          1    Covered              
        bin <op_add,trans_00,zero[0]>                    2169          1    Covered              
        bin <op_comp,trans_00,zero[0]>                   1533          1    Covered              
        bin <op_not,trans_00,zero[0]>                    3507          1    Covered              
        bin <op_subc,trans_00,zero[0]>                   1494          1    Covered              
        bin <op_addc,trans_00,zero[0]>                   2033          1    Covered              
        bin <op_inc,trans_00,zero[0]>                    3470          1    Covered              
        bin <op_xor,trans_00,zero[1]>                     449          1    Covered              
        bin <op_sub,trans_00,zero[1]>                     511          1    Covered              
        bin <op_add,trans_00,zero[1]>                      34          1    Covered              
        bin <op_comp,trans_00,zero[1]>                    487          1    Covered              
        bin <op_not,trans_00,zero[1]>                      53          1    Covered              
        bin <op_subc,trans_00,zero[1]>                    499          1    Covered              
        bin <op_addc,trans_00,zero[1]>                     37          1    Covered              
        bin <op_xor,trans_00,trans_00>                   2779          1    Covered              
        bin <op_sub,trans_00,trans_00>                   1392          1    Covered              
        bin <op_add,trans_00,trans_00>                   1976          1    Covered              
        bin <op_comp,trans_00,trans_00>                  1419          1    Covered              
        bin <op_not,trans_00,trans_00>                   3225          1    Covered              
        bin <op_subc,trans_00,trans_00>                  1370          1    Covered              
        bin <op_addc,trans_00,trans_00>                  1848          1    Covered              
        bin <op_inc,trans_00,trans_00>                   3183          1    Covered              
        bin <op_xor,trans_00,trans_01>                    404          1    Covered              
        bin <op_sub,trans_00,trans_01>                    470          1    Covered              
        bin <op_add,trans_00,trans_01>                     23          1    Covered              
        bin <op_comp,trans_00,trans_01>                   448          1    Covered              
        bin <op_not,trans_00,trans_01>                     48          1    Covered              
        bin <op_subc,trans_00,trans_01>                   455          1    Covered              
        bin <op_addc,trans_00,trans_01>                    24          1    Covered              
        bin <op_xor,trans_00,trans_10>                    259          1    Covered              
        bin <op_sub,trans_00,trans_10>                    110          1    Covered              
        bin <op_add,trans_00,trans_10>                    193          1    Covered              
        bin <op_comp,trans_00,trans_10>                   114          1    Covered              
        bin <op_not,trans_00,trans_10>                    282          1    Covered              
        bin <op_subc,trans_00,trans_10>                   124          1    Covered              
        bin <op_addc,trans_00,trans_10>                   185          1    Covered              
        bin <op_inc,trans_00,trans_10>                    287          1    Covered              
        bin <op_xor,trans_00,trans_11>                     45          1    Covered              
        bin <op_sub,trans_00,trans_11>                     41          1    Covered              
        bin <op_add,trans_00,trans_11>                     11          1    Covered              
        bin <op_comp,trans_00,trans_11>                    39          1    Covered              
        bin <op_not,trans_00,trans_11>                      5          1    Covered              
        bin <op_subc,trans_00,trans_11>                    44          1    Covered              
        bin <op_addc,trans_00,trans_11>                    13          1    Covered              
        bin <op_dec,trans_00,zero[0]>                    3287          1    Covered              
        bin <op_shr,trans_00,zero[0]>                    1829          1    Covered              
        bin <op_shl,trans_00,zero[0]>                    1894          1    Covered              
        bin <op_shlc,trans_00,zero[0]>                   1890          1    Covered              
        bin <op_dec,trans_00,zero[1]>                      20          1    Covered              
        bin <op_shr,trans_00,zero[1]>                     209          1    Covered              
        bin <op_shl,trans_00,zero[1]>                     229          1    Covered              
        bin <op_shlc,trans_00,zero[1]>                    214          1    Covered              
        bin <op_dec,trans_00,trans_00>                   3057          1    Covered              
        bin <op_shr,trans_00,trans_00>                   1686          1    Covered              
        bin <op_shl,trans_00,trans_00>                   1747          1    Covered              
        bin <op_shlc,trans_00,trans_00>                  1762          1    Covered              
        bin <op_dec,trans_00,trans_01>                     20          1    Covered              
        bin <op_shr,trans_00,trans_01>                    151          1    Covered              
        bin <op_shl,trans_00,trans_01>                    164          1    Covered              
        bin <op_shlc,trans_00,trans_01>                   157          1    Covered              
        bin <op_dec,trans_00,trans_10>                    230          1    Covered              
        bin <op_shr,trans_00,trans_10>                    143          1    Covered              
        bin <op_shl,trans_00,trans_10>                    147          1    Covered              
        bin <op_shlc,trans_00,trans_10>                   128          1    Covered              
        bin <op_shr,trans_00,trans_11>                     58          1    Covered              
        bin <op_shl,trans_00,trans_11>                     65          1    Covered              
        bin <op_shlc,trans_00,trans_11>                    57          1    Covered              
        bin <op_shrc,trans_00,zero[0]>                   1816          1    Covered              
        bin <op_shrc,trans_00,zero[1]>                    229          1    Covered              
        bin <op_shrc,trans_00,trans_00>                  1681          1    Covered              
        bin <op_shrc,trans_00,trans_01>                   170          1    Covered              
        bin <op_shrc,trans_00,trans_10>                   135          1    Covered              
        bin <op_shrc,trans_00,trans_11>                    59          1    Covered              
        bin <op_and,trans_10,zero[0]>                    1115          1    Covered              
        bin <op_or,trans_10,zero[0]>                     1301          1    Covered              
        bin <op_and,trans_10,zero[1]>                     149          1    Covered              
        bin <op_or,trans_10,zero[1]>                       11          1    Covered              
        bin <op_and,trans_10,trans_00>                   1107          1    Covered              
        bin <op_or,trans_10,trans_00>                    1289          1    Covered              
        bin <op_and,trans_10,trans_01>                    143          1    Covered              
        bin <op_or,trans_10,trans_01>                      10          1    Covered              
        bin <op_and,trans_10,trans_10>                      8          1    Covered              
        bin <op_or,trans_10,trans_10>                      12          1    Covered              
        bin <op_and,trans_10,trans_11>                      6          1    Covered              
        bin <op_or,trans_10,trans_11>                       1          1    Covered              
        bin <op_xor,trans_10,zero[0]>                    1050          1    Covered              
        bin <op_sub,trans_01,zero[0]>                    1522          1    Covered              
        bin <op_sub,trans_10,zero[0]>                     558          1    Covered              
        bin <op_add,trans_01,zero[0]>                    1374          1    Covered              
        bin <op_add,trans_10,zero[0]>                     707          1    Covered              
        bin <op_comp,trans_01,zero[0]>                   1452          1    Covered              
        bin <op_comp,trans_10,zero[0]>                    487          1    Covered              
        bin <op_not,trans_10,zero[0]>                    1172          1    Covered              
        bin <op_subc,trans_01,zero[0]>                   1453          1    Covered              
        bin <op_subc,trans_10,zero[0]>                    549          1    Covered              
        bin <op_addc,trans_01,zero[0]>                   1442          1    Covered              
        bin <op_addc,trans_10,zero[0]>                    704          1    Covered              
        bin <op_inc,trans_10,zero[0]>                    1226          1    Covered              
        bin <op_xor,trans_10,zero[1]>                     182          1    Covered              
        bin <op_sub,trans_10,zero[1]>                     192          1    Covered              
        bin <op_add,trans_01,zero[1]>                       5          1    Covered              
        bin <op_add,trans_10,zero[1]>                      16          1    Covered              
        bin <op_comp,trans_10,zero[1]>                    156          1    Covered              
        bin <op_not,trans_10,zero[1]>                      21          1    Covered              
        bin <op_subc,trans_10,zero[1]>                      5          1    Covered              
        bin <op_addc,trans_01,zero[1]>                      5          1    Covered              
        bin <op_inc,trans_01,zero[1]>                      53          1    Covered              
        bin <op_xor,trans_10,trans_00>                   1037          1    Covered              
        bin <op_sub,trans_01,trans_00>                   1409          1    Covered              
        bin <op_sub,trans_10,trans_00>                    553          1    Covered              
        bin <op_add,trans_01,trans_00>                   1301          1    Covered              
        bin <op_add,trans_10,trans_00>                    692          1    Covered              
        bin <op_comp,trans_01,trans_00>                  1333          1    Covered              
        bin <op_comp,trans_10,trans_00>                   484          1    Covered              
        bin <op_not,trans_10,trans_00>                   1164          1    Covered              
        bin <op_subc,trans_01,trans_00>                  1314          1    Covered              
        bin <op_subc,trans_10,trans_00>                   546          1    Covered              
        bin <op_addc,trans_01,trans_00>                  1340          1    Covered              
        bin <op_addc,trans_10,trans_00>                   697          1    Covered              
        bin <op_inc,trans_10,trans_00>                   1213          1    Covered              
        bin <op_xor,trans_10,trans_01>                    181          1    Covered              
        bin <op_sub,trans_10,trans_01>                    189          1    Covered              
        bin <op_add,trans_01,trans_01>                      5          1    Covered              
        bin <op_add,trans_10,trans_01>                     15          1    Covered              
        bin <op_comp,trans_10,trans_01>                   156          1    Covered              
        bin <op_not,trans_10,trans_01>                     21          1    Covered              
        bin <op_subc,trans_10,trans_01>                     5          1    Covered              
        bin <op_addc,trans_01,trans_01>                     4          1    Covered              
        bin <op_inc,trans_01,trans_01>                     46          1    Covered              
        bin <op_xor,trans_10,trans_10>                     13          1    Covered              
        bin <op_sub,trans_01,trans_10>                    113          1    Covered              
        bin <op_sub,trans_10,trans_10>                      5          1    Covered              
        bin <op_add,trans_01,trans_10>                     73          1    Covered              
        bin <op_add,trans_10,trans_10>                     15          1    Covered              
        bin <op_comp,trans_01,trans_10>                   119          1    Covered              
        bin <op_comp,trans_10,trans_10>                     3          1    Covered              
        bin <op_not,trans_10,trans_10>                      8          1    Covered              
        bin <op_subc,trans_01,trans_10>                   139          1    Covered              
        bin <op_subc,trans_10,trans_10>                     3          1    Covered              
        bin <op_addc,trans_01,trans_10>                   102          1    Covered              
        bin <op_addc,trans_10,trans_10>                     7          1    Covered              
        bin <op_inc,trans_10,trans_10>                     13          1    Covered              
        bin <op_xor,trans_10,trans_11>                      1          1    Covered              
        bin <op_sub,trans_10,trans_11>                      3          1    Covered              
        bin <op_add,trans_10,trans_11>                      1          1    Covered              
        bin <op_addc,trans_01,trans_11>                     1          1    Covered              
        bin <op_inc,trans_01,trans_11>                      7          1    Covered              
        bin <op_dec,trans_01,zero[0]>                     212          1    Covered              
        bin <op_dec,trans_10,zero[0]>                    1199          1    Covered              
        bin <op_shr,trans_01,zero[0]>                    1478          1    Covered              
        bin <op_shr,trans_10,zero[0]>                     621          1    Covered              
        bin <op_shl,trans_01,zero[0]>                    1450          1    Covered              
        bin <op_shl,trans_10,zero[0]>                     578          1    Covered              
        bin <op_shlc,trans_01,zero[0]>                   1385          1    Covered              
        bin <op_shlc,trans_10,zero[0]>                    667          1    Covered              
        bin <op_dec,trans_10,zero[1]>                       5          1    Covered              
        bin <op_shr,trans_01,zero[1]>                      25          1    Covered              
        bin <op_shr,trans_10,zero[1]>                      59          1    Covered              
        bin <op_shl,trans_01,zero[1]>                      10          1    Covered              
        bin <op_shl,trans_10,zero[1]>                      54          1    Covered              
        bin <op_shlc,trans_01,zero[1]>                      7          1    Covered              
        bin <op_dec,trans_01,trans_00>                    155          1    Covered              
        bin <op_dec,trans_10,trans_00>                   1191          1    Covered              
        bin <op_shr,trans_01,trans_00>                   1376          1    Covered              
        bin <op_shr,trans_10,trans_00>                    616          1    Covered              
        bin <op_shl,trans_01,trans_00>                   1360          1    Covered              
        bin <op_shl,trans_10,trans_00>                    573          1    Covered              
        bin <op_shlc,trans_01,trans_00>                  1285          1    Covered              
        bin <op_shlc,trans_10,trans_00>                   662          1    Covered              
        bin <op_dec,trans_10,trans_01>                      5          1    Covered              
        bin <op_shr,trans_01,trans_01>                     23          1    Covered              
        bin <op_shr,trans_10,trans_01>                     56          1    Covered              
        bin <op_shl,trans_01,trans_01>                      8          1    Covered              
        bin <op_shl,trans_10,trans_01>                     51          1    Covered              
        bin <op_shlc,trans_01,trans_01>                     6          1    Covered              
        bin <op_dec,trans_01,trans_10>                     57          1    Covered              
        bin <op_dec,trans_10,trans_10>                      8          1    Covered              
        bin <op_shr,trans_01,trans_10>                    102          1    Covered              
        bin <op_shr,trans_10,trans_10>                      5          1    Covered              
        bin <op_shl,trans_01,trans_10>                     90          1    Covered              
        bin <op_shl,trans_10,trans_10>                      5          1    Covered              
        bin <op_shlc,trans_01,trans_10>                   100          1    Covered              
        bin <op_shlc,trans_10,trans_10>                     5          1    Covered              
        bin <op_shr,trans_01,trans_11>                      2          1    Covered              
        bin <op_shr,trans_10,trans_11>                      3          1    Covered              
        bin <op_shl,trans_01,trans_11>                      2          1    Covered              
        bin <op_shl,trans_10,trans_11>                      3          1    Covered              
        bin <op_shlc,trans_01,trans_11>                     1          1    Covered              
        bin <op_shrc,trans_01,zero[0]>                   1512          1    Covered              
        bin <op_shrc,trans_10,zero[0]>                    636          1    Covered              
        bin <op_shrc,trans_01,zero[1]>                     35          1    Covered              
        bin <op_shrc,trans_01,trans_00>                  1402          1    Covered              
        bin <op_shrc,trans_10,trans_00>                   632          1    Covered              
        bin <op_shrc,trans_01,trans_01>                    33          1    Covered              
        bin <op_shrc,trans_01,trans_10>                   110          1    Covered              
        bin <op_shrc,trans_10,trans_10>                     4          1    Covered              
        bin <op_shrc,trans_01,trans_11>                     2          1    Covered              
        bin <op_nop,trans_11,zero[0]>                    1239          1    Covered              
        bin <op_jump,trans_11,zero[0]>                   1218          1    Covered              
        bin <op_loadi,trans_11,zero[0]>                  1239          1    Covered              
        bin <op_jumpc,trans_11,zero[0]>                  1122          1    Covered              
        bin <op_nop,trans_11,zero[1]>                      10          1    Covered              
        bin <op_jump,trans_11,zero[1]>                     11          1    Covered              
        bin <op_loadi,trans_11,zero[1]>                     8          1    Covered              
        bin <op_jumpc,trans_11,zero[1]>                    15          1    Covered              
        bin <op_nop,trans_11,trans_00>                   1239          1    Covered              
        bin <op_jump,trans_11,trans_00>                  1218          1    Covered              
        bin <op_loadi,trans_11,trans_00>                 1239          1    Covered              
        bin <op_jumpc,trans_11,trans_00>                 1122          1    Covered              
        bin <op_nop,trans_11,trans_11>                     10          1    Covered              
        bin <op_jump,trans_11,trans_11>                    11          1    Covered              
        bin <op_loadi,trans_11,trans_11>                    8          1    Covered              
        bin <op_jumpc,trans_11,trans_11>                   15          1    Covered              
        bin <op_jumpz,trans_11,zero[0]>                  1272          1    Covered              
        bin <op_move,trans_11,zero[0]>                   1197          1    Covered              
        bin <op_jumpz,trans_11,zero[1]>                     7          1    Covered              
        bin <op_move,trans_11,zero[1]>                     16          1    Covered              
        bin <op_jumpz,trans_11,trans_00>                 1272          1    Covered              
        bin <op_move,trans_11,trans_00>                  1197          1    Covered              
        bin <op_jumpz,trans_11,trans_11>                    7          1    Covered              
        bin <op_move,trans_11,trans_11>                    16          1    Covered              
        bin <op_sub,trans_11,zero[0]>                     556          1    Covered              
        bin <op_add,trans_11,zero[0]>                     563          1    Covered              
        bin <op_comp,trans_11,zero[0]>                    544          1    Covered              
        bin <op_subc,trans_11,zero[0]>                    711          1    Covered              
        bin <op_addc,trans_11,zero[0]>                    586          1    Covered              
        bin <op_add,trans_11,zero[1]>                       5          1    Covered              
        bin <op_subc,trans_11,zero[1]>                      3          1    Covered              
        bin <op_addc,trans_11,zero[1]>                      6          1    Covered              
        bin <op_inc,trans_11,zero[1]>                      21          1    Covered              
        bin <op_sub,trans_11,trans_00>                    553          1    Covered              
        bin <op_add,trans_11,trans_00>                    557          1    Covered              
        bin <op_comp,trans_11,trans_00>                   535          1    Covered              
        bin <op_subc,trans_11,trans_00>                   705          1    Covered              
        bin <op_addc,trans_11,trans_00>                   583          1    Covered              
        bin <op_add,trans_11,trans_01>                      5          1    Covered              
        bin <op_subc,trans_11,trans_01>                     3          1    Covered              
        bin <op_addc,trans_11,trans_01>                     5          1    Covered              
        bin <op_inc,trans_11,trans_01>                     21          1    Covered              
        bin <op_sub,trans_11,trans_10>                      3          1    Covered              
        bin <op_add,trans_11,trans_10>                      6          1    Covered              
        bin <op_comp,trans_11,trans_10>                     9          1    Covered              
        bin <op_subc,trans_11,trans_10>                     6          1    Covered              
        bin <op_addc,trans_11,trans_10>                     3          1    Covered              
        bin <op_addc,trans_11,trans_11>                     1          1    Covered              
        bin <op_dec,trans_11,zero[0]>                      54          1    Covered              
        bin <op_shr,trans_11,zero[0]>                     550          1    Covered              
        bin <op_shl,trans_11,zero[0]>                     597          1    Covered              
        bin <op_shlc,trans_11,zero[0]>                    527          1    Covered              
        bin <op_shr,trans_11,zero[1]>                       6          1    Covered              
        bin <op_dec,trans_11,trans_00>                     51          1    Covered              
        bin <op_shr,trans_11,trans_00>                    545          1    Covered              
        bin <op_shl,trans_11,trans_00>                    592          1    Covered              
        bin <op_shlc,trans_11,trans_00>                   524          1    Covered              
        bin <op_shr,trans_11,trans_01>                      6          1    Covered              
        bin <op_dec,trans_11,trans_10>                      3          1    Covered              
        bin <op_shr,trans_11,trans_10>                      5          1    Covered              
        bin <op_shl,trans_11,trans_10>                      5          1    Covered              
        bin <op_shlc,trans_11,trans_10>                     3          1    Covered              
        bin <op_shrc,trans_11,zero[0]>                    469          1    Covered              
        bin <op_shrc,trans_11,trans_00>                   464          1    Covered              
        bin <op_shrc,trans_11,trans_10>                     5          1    Covered              
        illegal_bin no_zero_change                          0               ZERO                 
        illegal_bin no_carry_change                         0               ZERO                 
        illegal_bin carry_not_zero                          0               ZERO                 
        bin <op_inc,carry[1],zero[0]>                       0          1    ZERO                 
        bin <op_and,trans_01,zero[0]>                       0          1    ZERO                 
        bin <op_or,trans_01,zero[0]>                        0          1    ZERO                 
        bin <op_xor,trans_01,zero[0]>                       0          1    ZERO                 
        bin <op_not,trans_01,zero[0]>                       0          1    ZERO                 
        bin <op_inc,trans_01,zero[0]>                       0          1    ZERO                 
        bin <op_and,trans_11,zero[0]>                       0          1    ZERO                 
        bin <op_or,trans_11,zero[0]>                        0          1    ZERO                 
        bin <op_xor,trans_11,zero[0]>                       0          1    ZERO                 
        bin <op_not,trans_11,zero[0]>                       0          1    ZERO                 
        bin <op_inc,trans_11,zero[0]>                       0          1    ZERO                 
        bin <op_inc,carry[0],zero[1]>                       0          1    ZERO                 
        bin <op_sub,carry[1],zero[1]>                       0          1    ZERO                 
        bin <op_comp,carry[1],zero[1]>                      0          1    ZERO                 
        bin <op_dec,carry[1],zero[1]>                       0          1    ZERO                 
        bin <op_inc,trans_00,zero[1]>                       0          1    ZERO                 
        bin <op_and,trans_01,zero[1]>                       0          1    ZERO                 
        bin <op_or,trans_01,zero[1]>                        0          1    ZERO                 
        bin <op_xor,trans_01,zero[1]>                       0          1    ZERO                 
        bin <op_not,trans_01,zero[1]>                       0          1    ZERO                 
        bin <op_sub,trans_01,zero[1]>                       0          1    ZERO                 
        bin <op_subc,trans_01,zero[1]>                      0          1    ZERO                 
        bin <op_comp,trans_01,zero[1]>                      0          1    ZERO                 
        bin <op_dec,trans_01,zero[1]>                       0          1    ZERO                 
        bin <op_addc,trans_10,zero[1]>                      0          1    ZERO                 
        bin <op_inc,trans_10,zero[1]>                       0          1    ZERO                 
        bin <op_shlc,trans_10,zero[1]>                      0          1    ZERO                 
        bin <op_shrc,trans_10,zero[1]>                      0          1    ZERO                 
        bin <op_and,trans_11,zero[1]>                       0          1    ZERO                 
        bin <op_or,trans_11,zero[1]>                        0          1    ZERO                 
        bin <op_xor,trans_11,zero[1]>                       0          1    ZERO                 
        bin <op_not,trans_11,zero[1]>                       0          1    ZERO                 
        bin <op_sub,trans_11,zero[1]>                       0          1    ZERO                 
        bin <op_comp,trans_11,zero[1]>                      0          1    ZERO                 
        bin <op_dec,trans_11,zero[1]>                       0          1    ZERO                 
        bin <op_shl,trans_11,zero[1]>                       0          1    ZERO                 
        bin <op_shlc,trans_11,zero[1]>                      0          1    ZERO                 
        bin <op_shrc,trans_11,zero[1]>                      0          1    ZERO                 
        bin <op_inc,carry[1],trans_00>                      0          1    ZERO                 
        bin <op_and,trans_01,trans_00>                      0          1    ZERO                 
        bin <op_or,trans_01,trans_00>                       0          1    ZERO                 
        bin <op_xor,trans_01,trans_00>                      0          1    ZERO                 
        bin <op_not,trans_01,trans_00>                      0          1    ZERO                 
        bin <op_inc,trans_01,trans_00>                      0          1    ZERO                 
        bin <op_and,trans_11,trans_00>                      0          1    ZERO                 
        bin <op_or,trans_11,trans_00>                       0          1    ZERO                 
        bin <op_xor,trans_11,trans_00>                      0          1    ZERO                 
        bin <op_not,trans_11,trans_00>                      0          1    ZERO                 
        bin <op_inc,trans_11,trans_00>                      0          1    ZERO                 
        bin <op_inc,carry[0],trans_01>                      0          1    ZERO                 
        bin <op_sub,carry[1],trans_01>                      0          1    ZERO                 
        bin <op_comp,carry[1],trans_01>                     0          1    ZERO                 
        bin <op_dec,carry[1],trans_01>                      0          1    ZERO                 
        bin <op_inc,trans_00,trans_01>                      0          1    ZERO                 
        bin <op_and,trans_01,trans_01>                      0          1    ZERO                 
        bin <op_or,trans_01,trans_01>                       0          1    ZERO                 
        bin <op_xor,trans_01,trans_01>                      0          1    ZERO                 
        bin <op_not,trans_01,trans_01>                      0          1    ZERO                 
        bin <op_sub,trans_01,trans_01>                      0          1    ZERO                 
        bin <op_subc,trans_01,trans_01>                     0          1    ZERO                 
        bin <op_comp,trans_01,trans_01>                     0          1    ZERO                 
        bin <op_dec,trans_01,trans_01>                      0          1    ZERO                 
        bin <op_addc,trans_10,trans_01>                     0          1    ZERO                 
        bin <op_inc,trans_10,trans_01>                      0          1    ZERO                 
        bin <op_shlc,trans_10,trans_01>                     0          1    ZERO                 
        bin <op_shrc,trans_10,trans_01>                     0          1    ZERO                 
        bin <op_and,trans_11,trans_01>                      0          1    ZERO                 
        bin <op_or,trans_11,trans_01>                       0          1    ZERO                 
        bin <op_xor,trans_11,trans_01>                      0          1    ZERO                 
        bin <op_not,trans_11,trans_01>                      0          1    ZERO                 
        bin <op_sub,trans_11,trans_01>                      0          1    ZERO                 
        bin <op_comp,trans_11,trans_01>                     0          1    ZERO                 
        bin <op_dec,trans_11,trans_01>                      0          1    ZERO                 
        bin <op_shl,trans_11,trans_01>                      0          1    ZERO                 
        bin <op_shlc,trans_11,trans_01>                     0          1    ZERO                 
        bin <op_shrc,trans_11,trans_01>                     0          1    ZERO                 
        bin <op_inc,carry[1],trans_10>                      0          1    ZERO                 
        bin <op_and,trans_01,trans_10>                      0          1    ZERO                 
        bin <op_or,trans_01,trans_10>                       0          1    ZERO                 
        bin <op_xor,trans_01,trans_10>                      0          1    ZERO                 
        bin <op_not,trans_01,trans_10>                      0          1    ZERO                 
        bin <op_inc,trans_01,trans_10>                      0          1    ZERO                 
        bin <op_and,trans_11,trans_10>                      0          1    ZERO                 
        bin <op_or,trans_11,trans_10>                       0          1    ZERO                 
        bin <op_xor,trans_11,trans_10>                      0          1    ZERO                 
        bin <op_not,trans_11,trans_10>                      0          1    ZERO                 
        bin <op_inc,trans_11,trans_10>                      0          1    ZERO                 
        bin <op_inc,carry[0],trans_11>                      0          1    ZERO                 
        bin <op_dec,carry[0],trans_11>                      0          1    ZERO                 
        bin <op_add,carry[1],trans_11>                      0          1    ZERO                 
        bin <op_sub,carry[1],trans_11>                      0          1    ZERO                 
        bin <op_subc,carry[1],trans_11>                     0          1    ZERO                 
        bin <op_comp,carry[1],trans_11>                     0          1    ZERO                 
        bin <op_dec,carry[1],trans_11>                      0          1    ZERO                 
        bin <op_inc,trans_00,trans_11>                      0          1    ZERO                 
        bin <op_dec,trans_00,trans_11>                      0          1    ZERO                 
        bin <op_and,trans_01,trans_11>                      0          1    ZERO                 
        bin <op_or,trans_01,trans_11>                       0          1    ZERO                 
        bin <op_xor,trans_01,trans_11>                      0          1    ZERO                 
        bin <op_not,trans_01,trans_11>                      0          1    ZERO                 
        bin <op_add,trans_01,trans_11>                      0          1    ZERO                 
        bin <op_sub,trans_01,trans_11>                      0          1    ZERO                 
        bin <op_subc,trans_01,trans_11>                     0          1    ZERO                 
        bin <op_comp,trans_01,trans_11>                     0          1    ZERO                 
        bin <op_dec,trans_01,trans_11>                      0          1    ZERO                 
        bin <op_not,trans_10,trans_11>                      0          1    ZERO                 
        bin <op_addc,trans_10,trans_11>                     0          1    ZERO                 
        bin <op_subc,trans_10,trans_11>                     0          1    ZERO                 
        bin <op_comp,trans_10,trans_11>                     0          1    ZERO                 
        bin <op_inc,trans_10,trans_11>                      0          1    ZERO                 
        bin <op_dec,trans_10,trans_11>                      0          1    ZERO                 
        bin <op_shlc,trans_10,trans_11>                     0          1    ZERO                 
        bin <op_shrc,trans_10,trans_11>                     0          1    ZERO                 
        bin <op_and,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_or,trans_11,trans_11>                       0          1    ZERO                 
        bin <op_xor,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_not,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_add,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_sub,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_subc,trans_11,trans_11>                     0          1    ZERO                 
        bin <op_comp,trans_11,trans_11>                     0          1    ZERO                 
        bin <op_inc,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_dec,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_shl,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_shr,trans_11,trans_11>                      0          1    ZERO                 
        bin <op_shlc,trans_11,trans_11>                     0          1    ZERO                 
        bin <op_shrc,trans_11,trans_11>                     0          1    ZERO                 

TOTAL COVERGROUP COVERAGE: 97.4%  COVERGROUP TYPES: 1
