#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 24 14:24:11 2020
# Process ID: 5988
# Current directory: C:/ArchLabs/CS145-ArchLabs/lab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2632 C:\ArchLabs\CS145-ArchLabs\lab05\lab05.xpr
# Log file: C:/ArchLabs/CS145-ArchLabs/lab05/vivado.log
# Journal file: C:/ArchLabs/CS145-ArchLabs/lab05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ArchLabs/CS145-ArchLabs/lab05/lab05.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 728.863 ; gain = 133.102
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ArchLabs/CS145-ArchLabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ArchLabs/CS145-ArchLabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sim_1/new/single_cycle_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ArchLabs/CS145-ArchLabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 45636fd7f7a34e6996dd01d8e0c86d15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.single_cycle_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ArchLabs/CS145-ArchLabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_mips_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_mips_tb} -tclbatch {single_cycle_mips_tb.tcl} -view {C:/ArchLabs/CS145-ArchLabs/lab05/single_cycle_mips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/ArchLabs/CS145-ArchLabs/lab05/single_cycle_mips_tb_behav.wcfg
source single_cycle_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          4

Register Writing:
    Reg[ 1] =        255

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

Register Writing:
    Reg[ 2] =        256

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         12

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         16

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =        256

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        511

PC:         20

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         24

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         28

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         32

Register Reading:
    Reg[16] =          7
    Reg[ 2] =        256

Register Writing:
    Reg[ 8] =        263

PC:         36

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =        263

Memory Writing:
    Mem[        12] =        263

PC:         40

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         44

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         48

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         52

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =        263

Register Writing:
    Reg[ 9] =        263

PC:         56

Register Reading:
    Reg[ 9] =        263
    Reg[ 8] =        263

Memory Reading:
    Mem[         1] =        256

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         72

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         80

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Writing:
    Reg[31] =         92

PC:         96

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        100

Register Reading:
    Reg[31] =         92
    Reg[ 0] =          0

PC:         92

Register Reading:
    Reg[16] =          7
    Reg[11] =          7

PC:        108

Register Reading:
    Reg[11] =          7
    Reg[11] =          7

Register Writing:
    Reg[11] =          9

PC:        112

Register Reading:
    Reg[ x] =          x
    Reg[ x] =          x

INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 800.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 24 14:25:32 2020...
