

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 18:48:31 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       Chp_apc_d3
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      493|      493| 19.720 us | 19.720 us |  493|  493|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop    |      492|      492|        41|          -|          -|    12|    no    |
        | + W_Row_Loop_W_Col_Loop_Chan_Loop  |       37|       37|         4|          2|          1|    18|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     565|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     402|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     221|    -|
|Register         |        -|      -|     108|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      5|     413|    1188|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U3  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U2  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  402|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_weights_U  |conv_1_conv_weights  |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                     |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_811_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln18_fu_464_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln21_fu_693_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln26_1_fu_445_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_524_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_3_fu_602_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_4_fu_620_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_5_fu_651_p2     |     +    |      0|  0|  71|          64|          64|
    |add_ln26_6_fu_679_p2     |     +    |      0|  0|   8|           7|           7|
    |add_ln26_fu_440_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln34_fu_423_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln8_fu_327_p2        |     +    |      0|  0|  13|           4|           1|
    |c_fu_391_p2              |     +    |      0|  0|  10|           2|           1|
    |ch_fu_715_p2             |     +    |      0|  0|  10|           1|           2|
    |f_fu_806_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_333_p2              |     +    |      0|  0|  10|           2|           1|
    |wc_fu_570_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_470_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln26_1_fu_673_p2     |     -    |      0|  0|   8|           7|           7|
    |sub_ln26_fu_514_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln26_fu_564_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_789_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_385_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_339_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln14_fu_379_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_458_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln21_fu_476_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln24_fu_558_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_777_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_771_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_725_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_720_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_321_p2       |   icmp   |      0|  0|   9|           4|           4|
    |empty_5_fu_738_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_576_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_783_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_397_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_309_p1            |  select  |      0|  0|  32|           1|          32|
    |merge_i_fu_744_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_817_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln21_fu_699_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln26_1_fu_482_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_2_fu_490_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_3_fu_529_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_4_fu_544_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln26_5_fu_582_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_6_fu_590_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_7_fu_633_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln34_1_fu_353_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_2_fu_403_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_3_fu_411_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_fu_345_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln7_i_fu_730_p3   |  select  |      0|  0|  31|           1|          31|
    |w_sum_1_fu_795_p3        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_fu_552_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_373_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 565|         207|         306|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_phi_fu_297_p4              |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten29_phi_fu_241_p4  |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_263_p4    |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_274_p4              |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_252_p4              |   9|          2|    2|          4|
    |c_0_reg_215                                |   9|          2|    2|          4|
    |ch_0_reg_293                               |   9|          2|    2|          4|
    |f_0_reg_226                                |   9|          2|    2|          4|
    |grp_fu_304_p0                              |  15|          3|   32|         96|
    |grp_fu_304_p1                              |  15|          3|   32|         96|
    |indvar_flatten29_reg_237                   |   9|          2|    5|         10|
    |indvar_flatten40_reg_203                   |   9|          2|    4|          8|
    |indvar_flatten54_reg_181                   |   9|          2|    4|          8|
    |indvar_flatten_reg_259                     |   9|          2|    4|          8|
    |r_0_reg_192                                |   9|          2|    2|          4|
    |w_sum_2_reg_281                            |   9|          2|   32|         64|
    |wc_0_reg_270                               |   9|          2|    2|          4|
    |wr_0_reg_248                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 221|         47|  142|        353|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_reg_884                 |   5|   0|    5|          0|
    |add_ln8_reg_828                  |   4|   0|    4|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_215                      |   2|   0|    2|          0|
    |ch_0_reg_293                     |   2|   0|    2|          0|
    |ch_reg_939                       |   2|   0|    2|          0|
    |conv_out_0_addr_reg_860          |   2|   0|    2|          0|
    |conv_out_1_addr_reg_865          |   2|   0|    2|          0|
    |conv_out_2_addr_reg_870          |   2|   0|    2|          0|
    |f_0_reg_226                      |   2|   0|    2|          0|
    |icmp_ln11_reg_833                |   1|   0|    1|          0|
    |icmp_ln18_reg_880                |   1|   0|    1|          0|
    |icmp_ln18_reg_880_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten29_reg_237         |   5|   0|    5|          0|
    |indvar_flatten40_reg_203         |   4|   0|    4|          0|
    |indvar_flatten54_reg_181         |   4|   0|    4|          0|
    |indvar_flatten_reg_259           |   4|   0|    4|          0|
    |r_0_reg_192                      |   2|   0|    2|          0|
    |select_ln21_reg_924              |   4|   0|    4|          0|
    |select_ln26_2_reg_889            |   2|   0|    2|          0|
    |select_ln26_5_reg_894            |   2|   0|    2|          0|
    |select_ln26_6_reg_899            |   2|   0|    2|          0|
    |select_ln34_1_reg_838            |   2|   0|    2|          0|
    |select_ln34_2_reg_845            |   2|   0|    2|          0|
    |select_ln34_3_reg_852            |   2|   0|    2|          0|
    |trunc_ln26_2_reg_919             |   1|   0|    1|          0|
    |w_sum_2_reg_281                  |  32|   0|   32|          0|
    |wc_0_reg_270                     |   2|   0|    2|          0|
    |wr_0_reg_248                     |   2|   0|    2|          0|
    |zext_ln18_reg_875                |   2|   0|    7|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 108|   0|  113|          5|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0     | out |    4|  ap_memory |    input_0   |     array    |
|input_0_ce0          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0           |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0     | out |    4|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   32|  ap_memory |    input_1   |     array    |
|conv_out_0_address0  | out |    2|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |    2|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
|conv_out_2_address0  | out |    2|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_ce0       | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_we0       | out |    1|  ap_memory |  conv_out_2  |     array    |
|conv_out_2_d0        | out |   32|  ap_memory |  conv_out_2  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

