

================================================================
== Vivado HLS Report for 'owcpa_dec'
================================================================
* Date:           Tue Aug 25 18:33:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+----------+-------+----------+---------+
    |      Latency     |     Interval     | Pipeline|
    |  min  |    max   |  min  |    max   |   Type  |
    +-------+----------+-------+----------+---------+
    |  42883|  12160843|  42883|  12160843|   none  |
    +-------+----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+---------+------+---------+---------+
        |                                 |                      |     Latency    |    Interval    | Pipeline|
        |             Instance            |        Module        |  min |   max   |  min |   max   |   Type  |
        +---------------------------------+----------------------+------+---------+------+---------+---------+
        |grp_poly_S3_mul_fu_441           |poly_S3_mul           |  7391|  4046711|  7391|  4046711|   none  |
        |grp_poly_S3_frombytes_fu_448     |poly_S3_frombytes     |   985|      985|   985|      985|   none  |
        |grp_poly_Rq_to_S3_fu_459         |poly_Rq_to_S3         |  4109|     4109|  4109|     4109|   none  |
        |grp_poly_Rq_mul_fu_465           |poly_Rq_mul           |  5748|  4045068|  5748|  4045068|   none  |
        |grp_poly_Rq_sum_zero_fro_fu_472  |poly_Rq_sum_zero_fro  |  2872|     2872|  2872|     2872|   none  |
        |grp_poly_S3_tobytes_fu_480       |poly_S3_tobytes       |   821|      821|   821|      821|   none  |
        +---------------------------------+----------------------+------+---------+------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 2  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 3  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 4  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 5  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 6  |  1230|  1230|         3|          -|          -|   410|    no    |
        |- Loop 7  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 8  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 9  |  1642|  1642|         2|          -|          -|   821|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     745|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|     698|    2794|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1010|
|Register         |        -|      -|     388|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      4|    1086|    4549|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |grp_poly_Rq_mul_fu_465           |poly_Rq_mul           |        0|      2|  167|  332|
    |grp_poly_Rq_sum_zero_fro_fu_472  |poly_Rq_sum_zero_fro  |        0|      0|   81|  327|
    |grp_poly_Rq_to_S3_fu_459         |poly_Rq_to_S3         |        0|      0|   80|  575|
    |grp_poly_S3_frombytes_fu_448     |poly_S3_frombytes     |        0|      0|  100|  681|
    |grp_poly_S3_mul_fu_441           |poly_S3_mul           |        0|      2|  197|  597|
    |grp_poly_S3_tobytes_fu_480       |poly_S3_tobytes       |        0|      0|   73|  282|
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |Total                            |                      |        0|      4|  698| 2794|
    +---------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |x1_coeffs_U  |owcpa_dec_x1_coeffs  |        1|  0|   0|   821|   16|     1|        13136|
    |x2_coeffs_U  |owcpa_dec_x1_coeffs  |        1|  0|   0|   821|   16|     1|        13136|
    |x4_coeffs_U  |owcpa_dec_x1_coeffs  |        1|  0|   0|   821|   16|     1|        13136|
    |x3_coeffs_U  |owcpa_dec_x3_coeffs  |        1|  0|   0|   821|   16|     1|        13136|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                     |        4|  0|   0|  3284|   64|     4|        52544|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_14_fu_522_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_15_fu_558_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_16_fu_697_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_17_fu_714_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_18_fu_750_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_19_fu_787_p2                   |     +    |      0|  0|  16|           9|           1|
    |i_20_fu_911_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_21_fu_943_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_22_fu_1095_p2                  |     +    |      0|  0|  17|          10|           1|
    |m1_fu_685_p2                     |     +    |      0|  0|  17|          10|          10|
    |p1_fu_667_p2                     |     +    |      0|  0|  17|          10|          10|
    |sum2_i_fu_822_p2                 |     +    |      0|  0|  19|           9|          12|
    |sum4_i_fu_873_p2                 |     +    |      0|  0|  19|           9|          12|
    |sum_i_fu_811_p2                  |     +    |      0|  0|  19|           9|          12|
    |tmp_108_i_cast_fu_962_p2         |     +    |      0|  0|  19|           1|          12|
    |tmp_110_i_fu_974_p2              |     +    |      0|  0|  12|           2|           3|
    |tmp_11_i_fu_583_p2               |     +    |      0|  0|  18|          11|          11|
    |tmp_50_fu_589_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_65_fu_968_p2                 |     +    |      0|  0|  12|           1|           3|
    |grp_fu_500_p2                    |     -    |      0|  0|  19|           1|          12|
    |tmp_115_i_fu_645_p2              |     -    |      0|  0|  40|           1|          33|
    |tmp_73_fu_762_p2                 |     -    |      0|  0|  23|          16|          16|
    |tmp_i2_44_fu_922_p2              |     -    |      0|  0|  23|          16|          16|
    |tmp_i2_fu_805_p2                 |     -    |      0|  0|  19|          12|          12|
    |tmp_i3_46_fu_1070_p2             |     -    |      0|  0|  71|           1|          64|
    |exitcond_fu_744_p2               |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i1_fu_691_p2            |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i2_fu_781_p2            |   icmp   |      0|  0|  13|           9|           8|
    |exitcond_i3_fu_905_p2            |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i4_fu_937_p2            |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i5_fu_1089_p2           |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i7_fu_552_p2            |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i_fu_516_p2             |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i_i_fu_708_p2           |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |fail_fu_1084_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_15_i1_fu_895_p2              |    or    |      0|  0|  10|          10|           1|
    |tmp_48_fu_537_p2                 |    or    |      0|  0|  12|          12|          12|
    |tmp_52_fu_607_p2                 |    or    |      0|  0|  10|          10|          10|
    |tmp_58_fu_729_p2                 |    or    |      0|  0|  12|          12|          12|
    |tmp_5_i1_fu_1046_p2              |    or    |      0|  0|  16|          16|          16|
    |tmp_66_fu_980_p2                 |    or    |      0|  0|   3|           3|           3|
    |tmp_70_fu_1018_p2                |    or    |      0|  0|  12|          12|          12|
    |tmp_12_i_fu_595_p2               |    xor   |      0|  0|  11|          11|           9|
    |tmp_51_fu_601_p2                 |    xor   |      0|  0|  10|          10|           9|
    |tmp_7_i2_cast_fu_1120_p2         |    xor   |      0|  0|   2|           2|           2|
    |tmp_i8_fu_577_p2                 |    xor   |      0|  0|  10|          10|          10|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 745|         407|         435|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  153|         34|    1|         34|
    |grp_poly_Rq_mul_fu_465_b_coeffs_q0       |   15|          3|   16|         48|
    |grp_poly_Rq_mul_fu_465_r_coeffs_q0       |   15|          3|   16|         48|
    |grp_poly_S3_frombytes_fu_448_msg_offset  |   15|          3|   10|         30|
    |grp_poly_S3_tobytes_fu_480_msg_offset    |   15|          3|    9|         27|
    |i_i1_reg_351                             |    9|          2|   10|         20|
    |i_i2_reg_384                             |    9|          2|    9|         18|
    |i_i3_reg_396                             |    9|          2|   10|         20|
    |i_i4_reg_407                             |    9|          2|   10|         20|
    |i_i5_reg_430                             |    9|          2|   10|         20|
    |i_i6_reg_328                             |    9|          2|   10|         20|
    |i_i_i_reg_362                            |    9|          2|   10|         20|
    |i_i_reg_305                              |    9|          2|   10|         20|
    |i_reg_373                                |    9|          2|   10|         20|
    |m1_i_reg_339                             |    9|          2|   10|         20|
    |p1_i_reg_316                             |    9|          2|   10|         20|
    |rm_ce0                                   |    9|          2|    1|          2|
    |rm_we0                                   |    9|          2|    1|          2|
    |secretkey_address0                       |   21|          4|   11|         44|
    |secretkey_ce0                            |   15|          3|    1|          3|
    |t_i_reg_418                              |    9|          2|   64|        128|
    |x1_coeffs_address0                       |   27|          5|   10|         50|
    |x1_coeffs_ce0                            |   21|          4|    1|          4|
    |x1_coeffs_ce1                            |    9|          2|    1|          2|
    |x1_coeffs_d0                             |   15|          3|   16|         48|
    |x1_coeffs_we0                            |   15|          3|    1|          3|
    |x1_coeffs_we1                            |    9|          2|    1|          2|
    |x2_coeffs_address0                       |   50|         11|   10|        110|
    |x2_coeffs_address1                       |   15|          3|   10|         30|
    |x2_coeffs_ce0                            |   33|          6|    1|          6|
    |x2_coeffs_ce1                            |   15|          3|    1|          3|
    |x2_coeffs_d0                             |   33|          6|   16|         96|
    |x2_coeffs_d1                             |   15|          3|   16|         48|
    |x2_coeffs_we0                            |   21|          4|    1|          4|
    |x2_coeffs_we1                            |   15|          3|    1|          3|
    |x3_coeffs_address0                       |   41|          8|   10|         80|
    |x3_coeffs_ce0                            |   38|          7|    1|          7|
    |x3_coeffs_ce1                            |    9|          2|    1|          2|
    |x3_coeffs_d0                             |   27|          5|   16|         80|
    |x3_coeffs_we0                            |   21|          4|    1|          4|
    |x3_coeffs_we1                            |    9|          2|    1|          2|
    |x4_coeffs_address0                       |   44|          9|   10|         90|
    |x4_coeffs_address1                       |   33|          6|   10|         60|
    |x4_coeffs_ce0                            |   27|          5|    1|          5|
    |x4_coeffs_ce1                            |   21|          4|    1|          4|
    |x4_coeffs_d0                             |   21|          4|   16|         64|
    |x4_coeffs_d1                             |   15|          3|   16|         48|
    |x4_coeffs_we0                            |   21|          4|    1|          4|
    |x4_coeffs_we1                            |   15|          3|    1|          3|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    | 1010|        205|  411|       1446|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  33|   0|   33|          0|
    |b_coeffs_addr_reg_1211                        |  10|   0|   10|          0|
    |fail_reg_1296                                 |   1|   0|    1|          0|
    |grp_poly_Rq_mul_fu_465_ap_start_reg           |   1|   0|    1|          0|
    |grp_poly_Rq_sum_zero_fro_fu_472_ap_start_reg  |   1|   0|    1|          0|
    |grp_poly_Rq_to_S3_fu_459_ap_start_reg         |   1|   0|    1|          0|
    |grp_poly_S3_frombytes_fu_448_ap_start_reg     |   1|   0|    1|          0|
    |grp_poly_S3_mul_fu_441_ap_start_reg           |   1|   0|    1|          0|
    |grp_poly_S3_tobytes_fu_480_ap_start_reg       |   1|   0|    1|          0|
    |i_14_reg_1134                                 |  10|   0|   10|          0|
    |i_15_reg_1147                                 |  10|   0|   10|          0|
    |i_16_reg_1175                                 |  10|   0|   10|          0|
    |i_17_reg_1193                                 |  10|   0|   10|          0|
    |i_18_reg_1206                                 |  10|   0|   10|          0|
    |i_19_reg_1224                                 |   9|   0|    9|          0|
    |i_20_reg_1267                                 |  10|   0|   10|          0|
    |i_21_reg_1281                                 |  10|   0|   10|          0|
    |i_22_reg_1303                                 |  10|   0|   10|          0|
    |i_i1_reg_351                                  |  10|   0|   10|          0|
    |i_i2_reg_384                                  |   9|   0|    9|          0|
    |i_i3_reg_396                                  |  10|   0|   10|          0|
    |i_i4_reg_407                                  |  10|   0|   10|          0|
    |i_i5_reg_430                                  |  10|   0|   10|          0|
    |i_i6_reg_328                                  |  10|   0|   10|          0|
    |i_i_i_reg_362                                 |  10|   0|   10|          0|
    |i_i_reg_305                                   |  10|   0|   10|          0|
    |i_reg_373                                     |  10|   0|   10|          0|
    |liftm_coeffs_addr_2_reg_1198                  |  10|   0|   10|          0|
    |liftm_coeffs_addr_reg_1139                    |  10|   0|   10|          0|
    |m1_i_reg_339                                  |  10|   0|   10|          0|
    |p1_i_reg_316                                  |  10|   0|   10|          0|
    |r_coeffs_addr_15_reg_1272                     |  10|   0|   10|          0|
    |r_coeffs_addr_17_reg_1308                     |  10|   0|   10|          0|
    |t_i_reg_418                                   |  64|   0|   64|          0|
    |tmp_4_i_reg_1244                              |   9|   0|   10|          1|
    |tmp_81_reg_1157                               |   1|   0|    1|          0|
    |tmp_9_i_reg_1249                              |   4|   0|    4|          0|
    |tmp_i1_reg_1180                               |  10|   0|   64|         54|
    |tmp_i2_reg_1229                               |  12|   0|   12|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 388|   0|  443|         55|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|ap_return            | out |    1| ap_ctrl_hs |   owcpa_dec  | return value |
|rm_address0          | out |    9|  ap_memory |      rm      |     array    |
|rm_ce0               | out |    1|  ap_memory |      rm      |     array    |
|rm_we0               | out |    1|  ap_memory |      rm      |     array    |
|rm_d0                | out |    8|  ap_memory |      rm      |     array    |
|ciphertext_address0  | out |   11|  ap_memory |  ciphertext  |     array    |
|ciphertext_ce0       | out |    1|  ap_memory |  ciphertext  |     array    |
|ciphertext_q0        |  in |    8|  ap_memory |  ciphertext  |     array    |
|ciphertext_address1  | out |   11|  ap_memory |  ciphertext  |     array    |
|ciphertext_ce1       | out |    1|  ap_memory |  ciphertext  |     array    |
|ciphertext_q1        |  in |    8|  ap_memory |  ciphertext  |     array    |
|secretkey_address0   | out |   11|  ap_memory |   secretkey  |     array    |
|secretkey_ce0        | out |    1|  ap_memory |   secretkey  |     array    |
|secretkey_q0         |  in |    8|  ap_memory |   secretkey  |     array    |
|secretkey_address1   | out |   11|  ap_memory |   secretkey  |     array    |
|secretkey_ce1        | out |    1|  ap_memory |   secretkey  |     array    |
|secretkey_q1         |  in |    8|  ap_memory |   secretkey  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	5  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond_i7)
	16  / (exitcond_i7)
15 --> 
	14  / true
16 --> 
	17  / (!exitcond_i1)
	18  / (exitcond_i1)
17 --> 
	16  / true
18 --> 
	19  / (!exitcond_i_i)
	20  / (exitcond_i_i)
19 --> 
	18  / true
20 --> 
	21  / (!exitcond)
	22  / (exitcond)
21 --> 
	20  / true
22 --> 
	23  / (!exitcond_i2)
	25  / (exitcond_i2)
23 --> 
	24  / true
24 --> 
	22  / true
25 --> 
	26  / true
26 --> 
	27  / (!exitcond_i3)
	28  / (exitcond_i3)
27 --> 
	26  / true
28 --> 
	29  / (!exitcond_i4)
	30  / (exitcond_i4)
29 --> 
	28  / true
30 --> 
	31  / true
31 --> 
	32  / (!exitcond_i5)
	33  / (exitcond_i5)
32 --> 
	31  / true
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 34 [1/1] (2.77ns)   --->   "%x1_coeffs = alloca [821 x i16], align 2" [owcpa.c:137]   --->   Operation 34 'alloca' 'x1_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 35 [1/1] (2.77ns)   --->   "%x2_coeffs = alloca [821 x i16], align 2" [owcpa.c:137]   --->   Operation 35 'alloca' 'x2_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 36 [1/1] (2.77ns)   --->   "%x3_coeffs = alloca [821 x i16], align 2" [owcpa.c:137]   --->   Operation 36 'alloca' 'x3_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 37 [1/1] (2.77ns)   --->   "%x4_coeffs = alloca [821 x i16], align 2" [owcpa.c:137]   --->   Operation 37 'alloca' 'x4_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %ciphertext)" [owcpa.c:144]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [1590 x i8]* %secretkey, i10 0)" [owcpa.c:145]   --->   Operation 39 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %ciphertext)" [owcpa.c:144]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [1590 x i8]* %secretkey, i10 0)" [owcpa.c:145]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (1.35ns)   --->   "br label %1" [poly.c:25->owcpa.c:146]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %0 ], [ %i_14, %2 ]"   --->   Operation 43 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -203" [poly.c:25->owcpa.c:146]   --->   Operation 44 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.74ns)   --->   "%i_14 = add i10 %i_i, 1" [poly.c:25->owcpa.c:146]   --->   Operation 46 'add' 'i_14' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Z3_to_Zq.exit, label %2" [poly.c:25->owcpa.c:146]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i = zext i10 %i_i to i64" [poly.c:26->owcpa.c:146]   --->   Operation 48 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i" [poly.c:26->owcpa.c:146]   --->   Operation 49 'getelementptr' 'liftm_coeffs_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 50 'load' 'liftm_coeffs_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_3 : Operation 51 [2/2] (1.35ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x2_coeffs) nounwind" [owcpa.c:148]   --->   Operation 51 'call' <Predicate = (exitcond_i)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.12>
ST_4 : Operation 52 [1/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 52 'load' 'liftm_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_46 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %liftm_coeffs_load, i32 1, i32 12)" [poly.c:26->owcpa.c:146]   --->   Operation 53 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.77ns)   --->   "%tmp_1_i_cast = sub i12 0, %tmp_46" [poly.c:26->owcpa.c:146]   --->   Operation 54 'sub' 'tmp_1_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i16 %liftm_coeffs_load to i12" [poly.c:26->owcpa.c:146]   --->   Operation 55 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.80ns)   --->   "%tmp_48 = or i12 %tmp_79, %tmp_1_i_cast" [poly.c:26->owcpa.c:146]   --->   Operation 56 'or' 'tmp_48' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_49 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %liftm_coeffs_load, i32 12, i32 15)" [poly.c:26->owcpa.c:146]   --->   Operation 57 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_49, i12 %tmp_48)" [poly.c:26->owcpa.c:146]   --->   Operation 58 'bitconcatenate' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i, i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [poly.c:25->owcpa.c:146]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x2_coeffs) nounwind" [owcpa.c:148]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_to_S3([821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [owcpa.c:149]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_to_S3([821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [owcpa.c:149]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 64 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x3_coeffs, [1590 x i8]* %secretkey, i10 164)" [owcpa.c:151]   --->   Operation 64 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x3_coeffs, [1590 x i8]* %secretkey, i10 164)" [owcpa.c:151]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @poly_S3_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [owcpa.c:152]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [owcpa.c:152]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 1.35>
ST_12 : Operation 68 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 164, [821 x i16]* %x4_coeffs)" [owcpa.c:153]   --->   Operation 68 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 1.35>
ST_13 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 164, [821 x i16]* %x4_coeffs)" [owcpa.c:153]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 70 [1/1] (1.35ns)   --->   "br label %3" [owcpa.c:32->owcpa.c:161]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.35>

State 14 <SV = 12> <Delay = 3.92>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%p1_i = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %p1, %4 ]"   --->   Operation 71 'phi' 'p1_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%i_i6 = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %i_15, %4 ]"   --->   Operation 72 'phi' 'i_i6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%m1_i = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %m1, %4 ]"   --->   Operation 73 'phi' 'm1_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (1.43ns)   --->   "%exitcond_i7 = icmp eq i10 %i_i6, -203" [owcpa.c:32->owcpa.c:161]   --->   Operation 74 'icmp' 'exitcond_i7' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 75 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (1.74ns)   --->   "%i_15 = add i10 %i_i6, 1" [owcpa.c:32->owcpa.c:161]   --->   Operation 76 'add' 'i_15' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond_i7, label %owcpa_check_m.exit, label %4" [owcpa.c:32->owcpa.c:161]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_117_i = zext i10 %i_i6 to i64" [owcpa.c:34->owcpa.c:161]   --->   Operation 78 'zext' 'tmp_117_i' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_117_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 79 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 80 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [owcpa.c:34->owcpa.c:161]   --->   Operation 80 'load' 'r_coeffs_load' <Predicate = (!exitcond_i7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%p1_i_cast = zext i10 %p1_i to i11" [owcpa.c:32->owcpa.c:161]   --->   Operation 81 'zext' 'p1_i_cast' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%m1_i_cast = zext i10 %m1_i to i11" [owcpa.c:32->owcpa.c:161]   --->   Operation 82 'zext' 'm1_i_cast' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_i8 = xor i10 %p1_i, %m1_i" [owcpa.c:38->owcpa.c:161]   --->   Operation 83 'xor' 'tmp_i8' <Predicate = (exitcond_i7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (1.74ns)   --->   "%tmp_11_i = add i11 %m1_i_cast, %p1_i_cast" [owcpa.c:32->owcpa.c:161]   --->   Operation 84 'add' 'tmp_11_i' <Predicate = (exitcond_i7)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (1.74ns)   --->   "%tmp_50 = add i10 %p1_i, %m1_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 85 'add' 'tmp_50' <Predicate = (exitcond_i7)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_12_i = xor i11 %tmp_11_i, 510" [owcpa.c:32->owcpa.c:161]   --->   Operation 86 'xor' 'tmp_12_i' <Predicate = (exitcond_i7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_51 = xor i10 %tmp_50, 510" [owcpa.c:34->owcpa.c:161]   --->   Operation 87 'xor' 'tmp_51' <Predicate = (exitcond_i7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_52 = or i10 %tmp_51, %tmp_i8" [owcpa.c:34->owcpa.c:161]   --->   Operation 88 'or' 'tmp_52' <Predicate = (exitcond_i7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_12_i, i32 10)" [owcpa.c:32->owcpa.c:161]   --->   Operation 89 'bitselect' 'tmp_80' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_13_i = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_80, i10 %tmp_52)" [owcpa.c:32->owcpa.c:161]   --->   Operation 90 'bitconcatenate' 'tmp_13_i' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_13_i_cast = zext i11 %tmp_13_i to i16" [owcpa.c:32->owcpa.c:161]   --->   Operation 91 'zext' 'tmp_13_i_cast' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_15_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 0, i16 %tmp_13_i_cast) nounwind" [owcpa.c:32->owcpa.c:161]   --->   Operation 92 'bitconcatenate' 'tmp_15_i' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%t_cast = zext i32 %tmp_15_i to i33" [owcpa.c:39->owcpa.c:161]   --->   Operation 93 'zext' 't_cast' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_115_i = sub i33 0, %t_cast" [owcpa.c:40->owcpa.c:161]   --->   Operation 94 'sub' 'tmp_115_i' <Predicate = (exitcond_i7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_115_i, i32 32)" [owcpa.c:40->owcpa.c:161]   --->   Operation 95 'bitselect' 'tmp_81' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (1.35ns)   --->   "br label %5" [poly.c:91->owcpa.c:165]   --->   Operation 96 'br' <Predicate = (exitcond_i7)> <Delay = 1.35>

State 15 <SV = 13> <Delay = 4.52>
ST_15 : Operation 97 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [owcpa.c:34->owcpa.c:161]   --->   Operation 97 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i16 %r_coeffs_load to i1" [owcpa.c:34->owcpa.c:161]   --->   Operation 98 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_118_i_cast = zext i1 %tmp_82 to i10" [owcpa.c:34->owcpa.c:161]   --->   Operation 99 'zext' 'tmp_118_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (1.74ns)   --->   "%p1 = add i10 %tmp_118_i_cast, %p1_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 100 'add' 'p1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_coeffs_load, i32 1)" [owcpa.c:35->owcpa.c:161]   --->   Operation 101 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_120_i_cast = zext i1 %tmp_83 to i10" [owcpa.c:35->owcpa.c:161]   --->   Operation 102 'zext' 'tmp_120_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (1.74ns)   --->   "%m1 = add i10 %tmp_120_i_cast, %m1_i" [owcpa.c:35->owcpa.c:161]   --->   Operation 103 'add' 'm1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "br label %3" [owcpa.c:32->owcpa.c:161]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 2.77>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%i_i1 = phi i10 [ 0, %owcpa_check_m.exit ], [ %i_16, %6 ]"   --->   Operation 105 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (1.43ns)   --->   "%exitcond_i1 = icmp eq i10 %i_i1, -203" [poly.c:91->owcpa.c:165]   --->   Operation 106 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (1.74ns)   --->   "%i_16 = add i10 %i_i1, 1" [poly.c:91->owcpa.c:165]   --->   Operation 108 'add' 'i_16' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %.preheader55.preheader, label %6" [poly.c:91->owcpa.c:165]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i10 %i_i1 to i64" [poly.c:92->owcpa.c:165]   --->   Operation 110 'zext' 'tmp_i1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%r_coeffs_addr_13 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_i1" [poly.c:92->owcpa.c:165]   --->   Operation 111 'getelementptr' 'r_coeffs_addr_13' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_16 : Operation 112 [2/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_13, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 112 'load' 'r_coeffs_load_8' <Predicate = (!exitcond_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_16 : Operation 113 [1/1] (1.35ns)   --->   "br label %.preheader55" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 113 'br' <Predicate = (exitcond_i1)> <Delay = 1.35>

State 17 <SV = 14> <Delay = 5.54>
ST_17 : Operation 114 [1/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_13, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 114 'load' 'r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_1 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i1" [poly.c:92->owcpa.c:165]   --->   Operation 115 'getelementptr' 'liftm_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_8, i16* %liftm_coeffs_addr_1, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [poly.c:91->owcpa.c:165]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 14> <Delay = 2.77>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%i_i_i = phi i10 [ %i_17, %7 ], [ 0, %.preheader55.preheader ]"   --->   Operation 118 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (1.43ns)   --->   "%exitcond_i_i = icmp eq i10 %i_i_i, -203" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 119 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 120 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (1.74ns)   --->   "%i_17 = add i10 %i_i_i, 1" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 121 'add' 'i_17' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %poly_lift.exit.preheader, label %7" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i10 %i_i_i to i64" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 123 'zext' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_2 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i_i" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 124 'getelementptr' 'liftm_coeffs_addr_2' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_18 : Operation 125 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 125 'load' 'liftm_coeffs_load_1' <Predicate = (!exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_18 : Operation 126 [1/1] (1.35ns)   --->   "br label %poly_lift.exit" [owcpa.c:166]   --->   Operation 126 'br' <Predicate = (exitcond_i_i)> <Delay = 1.35>

State 19 <SV = 15> <Delay = 8.12>
ST_19 : Operation 127 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 127 'load' 'liftm_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_56 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 1, i32 12)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 128 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (1.77ns)   --->   "%tmp_1_i_i_cast = sub i12 0, %tmp_56" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 129 'sub' 'tmp_1_i_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i16 %liftm_coeffs_load_1 to i12" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 130 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.80ns)   --->   "%tmp_58 = or i12 %tmp_84, %tmp_1_i_i_cast" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 131 'or' 'tmp_58' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_59 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 12, i32 15)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 132 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_59, i12 %tmp_58)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 133 'bitconcatenate' 'tmp_3_i_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i_i, i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader55" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 15> <Delay = 2.77>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_18, %8 ], [ 0, %poly_lift.exit.preheader ]"   --->   Operation 136 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -203" [owcpa.c:166]   --->   Operation 137 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)"   --->   Operation 138 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (1.74ns)   --->   "%i_18 = add i10 %i, 1" [owcpa.c:166]   --->   Operation 139 'add' 'i_18' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %8" [owcpa.c:166]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [owcpa.c:167]   --->   Operation 141 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp_s" [owcpa.c:167]   --->   Operation 142 'getelementptr' 'b_coeffs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 143 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [owcpa.c:167]   --->   Operation 143 'load' 'b_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_3 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_s" [owcpa.c:167]   --->   Operation 144 'getelementptr' 'liftm_coeffs_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 145 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2" [owcpa.c:167]   --->   Operation 145 'load' 'liftm_coeffs_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_20 : Operation 146 [1/1] (1.35ns)   --->   "br label %.preheader" [packq.c:18->owcpa.c:170]   --->   Operation 146 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 21 <SV = 16> <Delay = 7.38>
ST_21 : Operation 147 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [owcpa.c:167]   --->   Operation 147 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_21 : Operation 148 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2" [owcpa.c:167]   --->   Operation 148 'load' 'liftm_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_21 : Operation 149 [1/1] (1.84ns)   --->   "%tmp_73 = sub i16 %b_coeffs_load, %liftm_coeffs_load_2" [owcpa.c:167]   --->   Operation 149 'sub' 'tmp_73' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i16 %tmp_73 to i12" [owcpa.c:167]   --->   Operation 150 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i12 %tmp_85 to i16" [owcpa.c:167]   --->   Operation 151 'zext' 'tmp_80_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (2.77ns)   --->   "store i16 %tmp_80_cast, i16* %b_coeffs_addr, align 2" [owcpa.c:167]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "br label %poly_lift.exit" [owcpa.c:166]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 16> <Delay = 6.31>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%i_i2 = phi i9 [ %i_19, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 154 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%i_i2_cast6 = zext i9 %i_i2 to i12" [packq.c:18->owcpa.c:170]   --->   Operation 155 'zext' 'i_i2_cast6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (1.34ns)   --->   "%exitcond_i2 = icmp eq i9 %i_i2, -102" [packq.c:18->owcpa.c:170]   --->   Operation 156 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 410, i64 410, i64 410)"   --->   Operation 157 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (1.73ns)   --->   "%i_19 = add i9 %i_i2, 1" [packq.c:18->owcpa.c:170]   --->   Operation 158 'add' 'i_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %poly_Sq_frombytes.1.exit, label %9" [packq.c:18->owcpa.c:170]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl_i = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i_i2, i2 0)" [packq.c:20->owcpa.c:170]   --->   Operation 160 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i11 %p_shl_i to i12" [packq.c:20->owcpa.c:170]   --->   Operation 161 'zext' 'p_shl_i_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (1.76ns)   --->   "%tmp_i2 = sub i12 %p_shl_i_cast, %i_i2_cast6" [packq.c:20->owcpa.c:170]   --->   Operation 162 'sub' 'tmp_i2' <Predicate = (!exitcond_i2)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (1.77ns)   --->   "%sum_i = add i12 328, %tmp_i2" [packq.c:20->owcpa.c:170]   --->   Operation 163 'add' 'sum_i' <Predicate = (!exitcond_i2)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%sum_i_cast = sext i12 %sum_i to i64" [packq.c:20->owcpa.c:170]   --->   Operation 164 'sext' 'sum_i_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%secretkey_addr = getelementptr [1590 x i8]* %secretkey, i64 0, i64 %sum_i_cast" [packq.c:20->owcpa.c:170]   --->   Operation 165 'getelementptr' 'secretkey_addr' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 166 [2/2] (2.77ns)   --->   "%secretkey_load = load i8* %secretkey_addr, align 1" [packq.c:20->owcpa.c:170]   --->   Operation 166 'load' 'secretkey_load' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_22 : Operation 167 [1/1] (1.77ns)   --->   "%sum2_i = add i12 329, %tmp_i2" [packq.c:20->owcpa.c:170]   --->   Operation 167 'add' 'sum2_i' <Predicate = (!exitcond_i2)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%sum2_i_cast = sext i12 %sum2_i to i64" [packq.c:20->owcpa.c:170]   --->   Operation 168 'sext' 'sum2_i_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%secretkey_addr_1 = getelementptr [1590 x i8]* %secretkey, i64 0, i64 %sum2_i_cast" [packq.c:20->owcpa.c:170]   --->   Operation 169 'getelementptr' 'secretkey_addr_1' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 170 [2/2] (2.77ns)   --->   "%secretkey_load_1 = load i8* %secretkey_addr_1, align 1" [packq.c:20->owcpa.c:170]   --->   Operation 170 'load' 'secretkey_load_1' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_22 : Operation 171 [2/2] (1.35ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x3_coeffs) nounwind" [poly.c:55->owcpa.c:171]   --->   Operation 171 'call' <Predicate = (exitcond_i2)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 17> <Delay = 5.54>
ST_23 : Operation 172 [1/2] (2.77ns)   --->   "%secretkey_load = load i8* %secretkey_addr, align 1" [packq.c:20->owcpa.c:170]   --->   Operation 172 'load' 'secretkey_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_23 : Operation 173 [1/2] (2.77ns)   --->   "%secretkey_load_1 = load i8* %secretkey_addr_1, align 1" [packq.c:20->owcpa.c:170]   --->   Operation 173 'load' 'secretkey_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i8 %secretkey_load_1 to i4" [packq.c:20->owcpa.c:170]   --->   Operation 174 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_2_i1 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %tmp_86, i8 %secretkey_load)" [packq.c:20->owcpa.c:170]   --->   Operation 175 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_3_i1 = zext i12 %tmp_2_i1 to i16" [packq.c:20->owcpa.c:170]   --->   Operation 176 'zext' 'tmp_3_i1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_4_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_i2, i1 false)" [packq.c:20->owcpa.c:170]   --->   Operation 177 'bitconcatenate' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i10 %tmp_4_i to i64" [packq.c:20->owcpa.c:170]   --->   Operation 178 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%invh_coeffs_addr = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_5_i" [packq.c:20->owcpa.c:170]   --->   Operation 179 'getelementptr' 'invh_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i1, i16* %invh_coeffs_addr, align 2" [packq.c:20->owcpa.c:170]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_9_i = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %secretkey_load_1, i32 4, i32 7)" [packq.c:21->owcpa.c:170]   --->   Operation 181 'partselect' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (1.77ns)   --->   "%sum4_i = add i12 330, %tmp_i2" [packq.c:21->owcpa.c:170]   --->   Operation 182 'add' 'sum4_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%sum4_i_cast = sext i12 %sum4_i to i64" [packq.c:21->owcpa.c:170]   --->   Operation 183 'sext' 'sum4_i_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%secretkey_addr_2 = getelementptr [1590 x i8]* %secretkey, i64 0, i64 %sum4_i_cast" [packq.c:21->owcpa.c:170]   --->   Operation 184 'getelementptr' 'secretkey_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [2/2] (2.77ns)   --->   "%secretkey_load_2 = load i8* %secretkey_addr_2, align 1" [packq.c:21->owcpa.c:170]   --->   Operation 185 'load' 'secretkey_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>

State 24 <SV = 18> <Delay = 5.54>
ST_24 : Operation 186 [1/2] (2.77ns)   --->   "%secretkey_load_2 = load i8* %secretkey_addr_2, align 1" [packq.c:21->owcpa.c:170]   --->   Operation 186 'load' 'secretkey_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_14_i1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %secretkey_load_2, i4 %tmp_9_i)" [packq.c:21->owcpa.c:170]   --->   Operation 187 'bitconcatenate' 'tmp_14_i1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_14_i1_cast = zext i12 %tmp_14_i1 to i16" [packq.c:21->owcpa.c:170]   --->   Operation 188 'zext' 'tmp_14_i1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_15_i1 = or i10 %tmp_4_i, 1" [packq.c:21->owcpa.c:170]   --->   Operation 189 'or' 'tmp_15_i1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_16_i = zext i10 %tmp_15_i1 to i64" [packq.c:21->owcpa.c:170]   --->   Operation 190 'zext' 'tmp_16_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%invh_coeffs_addr_1 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_16_i" [packq.c:21->owcpa.c:170]   --->   Operation 191 'getelementptr' 'invh_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (2.77ns)   --->   "store i16 %tmp_14_i1_cast, i16* %invh_coeffs_addr_1, align 2" [packq.c:21->owcpa.c:170]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader" [packq.c:18->owcpa.c:170]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 17> <Delay = 1.35>
ST_25 : Operation 194 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x3_coeffs) nounwind" [poly.c:55->owcpa.c:171]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%r_coeffs_addr_14 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 820" [poly.c:57->owcpa.c:171]   --->   Operation 195 'getelementptr' 'r_coeffs_addr_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (1.35ns)   --->   "br label %10" [poly.c:56->owcpa.c:171]   --->   Operation 196 'br' <Predicate = true> <Delay = 1.35>

State 26 <SV = 18> <Delay = 2.77>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%i_i3 = phi i10 [ 0, %poly_Sq_frombytes.1.exit ], [ %i_20, %11 ]"   --->   Operation 197 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (1.43ns)   --->   "%exitcond_i3 = icmp eq i10 %i_i3, -203" [poly.c:56->owcpa.c:171]   --->   Operation 198 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 199 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (1.74ns)   --->   "%i_20 = add i10 %i_i3, 1" [poly.c:56->owcpa.c:171]   --->   Operation 200 'add' 'i_20' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %poly_Sq_mul.exit.preheader, label %11" [poly.c:56->owcpa.c:171]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i10 %i_i3 to i64" [poly.c:57->owcpa.c:171]   --->   Operation 202 'zext' 'tmp_i3' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%r_coeffs_addr_15 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_i3" [poly.c:57->owcpa.c:171]   --->   Operation 203 'getelementptr' 'r_coeffs_addr_15' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_26 : Operation 204 [2/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_15, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 204 'load' 'r_coeffs_load_9' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_26 : Operation 205 [2/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_14, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 205 'load' 'r_coeffs_load_10' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_26 : Operation 206 [1/1] (1.35ns)   --->   "br label %poly_Sq_mul.exit" [owcpa.c:12->owcpa.c:184]   --->   Operation 206 'br' <Predicate = (exitcond_i3)> <Delay = 1.35>

State 27 <SV = 19> <Delay = 7.38>
ST_27 : Operation 207 [1/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_15, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 207 'load' 'r_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_27 : Operation 208 [1/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_14, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 208 'load' 'r_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_27 : Operation 209 [1/1] (1.84ns)   --->   "%tmp_i2_44 = sub i16 %r_coeffs_load_9, %r_coeffs_load_10" [poly.c:57->owcpa.c:171]   --->   Operation 209 'sub' 'tmp_i2_44' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i16 %tmp_i2_44 to i12" [poly.c:57->owcpa.c:171]   --->   Operation 210 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_4_i1_cast = zext i12 %tmp_87 to i16" [poly.c:57->owcpa.c:171]   --->   Operation 211 'zext' 'tmp_4_i1_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (2.77ns)   --->   "store i16 %tmp_4_i1_cast, i16* %r_coeffs_addr_15, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "br label %10" [poly.c:56->owcpa.c:171]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 19> <Delay = 2.77>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%i_i4 = phi i10 [ %i_21, %12 ], [ 0, %poly_Sq_mul.exit.preheader ]"   --->   Operation 214 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%t_i = phi i64 [ %t_2, %12 ], [ 0, %poly_Sq_mul.exit.preheader ]"   --->   Operation 215 'phi' 't_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (1.43ns)   --->   "%exitcond_i4 = icmp eq i10 %i_i4, -203" [owcpa.c:12->owcpa.c:184]   --->   Operation 216 'icmp' 'exitcond_i4' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 217 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 218 [1/1] (1.74ns)   --->   "%i_21 = add i10 %i_i4, 1" [owcpa.c:12->owcpa.c:184]   --->   Operation 218 'add' 'i_21' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %exitcond_i4, label %owcpa_check_r.exit, label %12" [owcpa.c:12->owcpa.c:184]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_106_i = zext i10 %i_i4 to i64" [owcpa.c:14->owcpa.c:184]   --->   Operation 220 'zext' 'tmp_106_i' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%r_coeffs_addr_16 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_106_i" [owcpa.c:14->owcpa.c:184]   --->   Operation 221 'getelementptr' 'r_coeffs_addr_16' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_28 : Operation 222 [2/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_16, align 2" [owcpa.c:14->owcpa.c:184]   --->   Operation 222 'load' 'r_coeffs_load_12' <Predicate = (!exitcond_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_28 : Operation 223 [2/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_14, align 2" [owcpa.c:18->owcpa.c:184]   --->   Operation 223 'load' 'r_coeffs_load_11' <Predicate = (exitcond_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>

State 29 <SV = 20> <Delay = 5.35>
ST_29 : Operation 224 [1/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_16, align 2" [owcpa.c:14->owcpa.c:184]   --->   Operation 224 'load' 'r_coeffs_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_90 = trunc i16 %r_coeffs_load_12 to i12" [owcpa.c:14->owcpa.c:184]   --->   Operation 225 'trunc' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i16 %r_coeffs_load_12 to i3" [owcpa.c:14->owcpa.c:184]   --->   Operation 226 'trunc' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (1.77ns)   --->   "%tmp_108_i_cast = add i12 1, %tmp_90" [owcpa.c:15->owcpa.c:184]   --->   Operation 227 'add' 'tmp_108_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 228 [1/1] (1.34ns)   --->   "%tmp_65 = add i3 1, %tmp_91" [owcpa.c:14->owcpa.c:184]   --->   Operation 228 'add' 'tmp_65' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 229 [1/1] (1.34ns)   --->   "%tmp_110_i = add i3 2, %tmp_91" [owcpa.c:16->owcpa.c:184]   --->   Operation 229 'add' 'tmp_110_i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_66 = or i3 %tmp_65, %tmp_110_i" [owcpa.c:14->owcpa.c:184]   --->   Operation 230 'or' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_66, i32 2)" [owcpa.c:14->owcpa.c:184]   --->   Operation 231 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_68 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %tmp_108_i_cast, i32 3, i32 11)" [owcpa.c:15->owcpa.c:184]   --->   Operation 232 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2(i9 %tmp_68, i1 %tmp_92, i2 0)" [owcpa.c:15->owcpa.c:184]   --->   Operation 233 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_93 = trunc i64 %t_i to i12" [owcpa.c:16->owcpa.c:184]   --->   Operation 234 'trunc' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_70 = or i12 %tmp_93, %tmp" [owcpa.c:16->owcpa.c:184]   --->   Operation 235 'or' 'tmp_70' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_71 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %t_i, i32 12, i32 63)" [owcpa.c:16->owcpa.c:184]   --->   Operation 236 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%t_2 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 %tmp_71, i12 %tmp_70)" [owcpa.c:16->owcpa.c:184]   --->   Operation 237 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "br label %poly_Sq_mul.exit" [owcpa.c:12->owcpa.c:184]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 20> <Delay = 6.57>
ST_30 : Operation 239 [1/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_14, align 2" [owcpa.c:18->owcpa.c:184]   --->   Operation 239 'load' 'r_coeffs_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_30 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_46)   --->   "%tmp_88 = trunc i64 %t_i to i16" [owcpa.c:16->owcpa.c:184]   --->   Operation 240 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_46)   --->   "%tmp_5_i1 = or i16 %r_coeffs_load_11, %tmp_88" [owcpa.c:18->owcpa.c:184]   --->   Operation 241 'or' 'tmp_5_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_46)   --->   "%tmp_6_i1 = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %t_i, i32 16, i32 63) nounwind" [owcpa.c:16->owcpa.c:184]   --->   Operation 242 'partselect' 'tmp_6_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_46)   --->   "%t = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_6_i1, i16 %tmp_5_i1) nounwind" [owcpa.c:18->owcpa.c:184]   --->   Operation 243 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 244 [1/1] (2.99ns) (out node of the LUT)   --->   "%tmp_i3_46 = sub i64 0, %t" [owcpa.c:19->owcpa.c:184]   --->   Operation 244 'sub' 'tmp_i3_46' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_i3_46, i32 63)" [owcpa.c:184]   --->   Operation 245 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 246 [1/1] (0.80ns)   --->   "%fail = or i1 %tmp_89, %tmp_81" [owcpa.c:184]   --->   Operation 246 'or' 'fail' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 247 [1/1] (1.35ns)   --->   "br label %13" [poly.c:33->owcpa.c:186]   --->   Operation 247 'br' <Predicate = true> <Delay = 1.35>

State 31 <SV = 21> <Delay = 2.77>
ST_31 : Operation 248 [1/1] (0.00ns)   --->   "%i_i5 = phi i10 [ 0, %owcpa_check_r.exit ], [ %i_22, %14 ]"   --->   Operation 248 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 249 [1/1] (1.43ns)   --->   "%exitcond_i5 = icmp eq i10 %i_i5, -203" [poly.c:33->owcpa.c:186]   --->   Operation 249 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 250 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 250 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 251 [1/1] (1.74ns)   --->   "%i_22 = add i10 %i_i5, 1" [poly.c:33->owcpa.c:186]   --->   Operation 251 'add' 'i_22' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %poly_trinary_Zq_to_Z3.exit, label %14" [poly.c:33->owcpa.c:186]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_i5 = zext i10 %i_i5 to i64" [poly.c:34->owcpa.c:186]   --->   Operation 253 'zext' 'tmp_i5' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_31 : Operation 254 [1/1] (0.00ns)   --->   "%r_coeffs_addr_17 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_i5" [poly.c:34->owcpa.c:186]   --->   Operation 254 'getelementptr' 'r_coeffs_addr_17' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_31 : Operation 255 [2/2] (2.77ns)   --->   "%r_coeffs_load_13 = load i16* %r_coeffs_addr_17, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 255 'load' 'r_coeffs_load_13' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_31 : Operation 256 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 0, [821 x i16]* %x4_coeffs)" [owcpa.c:187]   --->   Operation 256 'call' <Predicate = (exitcond_i5)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 22> <Delay = 6.34>
ST_32 : Operation 257 [1/2] (2.77ns)   --->   "%r_coeffs_load_13 = load i16* %r_coeffs_addr_17, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 257 'load' 'r_coeffs_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_32 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_72 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %r_coeffs_load_13, i32 11, i32 12)" [poly.c:34->owcpa.c:186]   --->   Operation 258 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i16 %r_coeffs_load_13 to i2" [poly.c:34->owcpa.c:186]   --->   Operation 259 'trunc' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 260 [1/1] (0.80ns)   --->   "%tmp_7_i2_cast = xor i2 %tmp_94, %tmp_72" [poly.c:34->owcpa.c:186]   --->   Operation 260 'xor' 'tmp_7_i2_cast' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_8_i2_cast = zext i2 %tmp_7_i2_cast to i16" [poly.c:34->owcpa.c:186]   --->   Operation 261 'zext' 'tmp_8_i2_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 262 [1/1] (2.77ns)   --->   "store i16 %tmp_8_i2_cast, i16* %r_coeffs_addr_17, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 262 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "br label %13" [poly.c:33->owcpa.c:186]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 22> <Delay = 0.00>
ST_33 : Operation 264 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 0, [821 x i16]* %x4_coeffs)" [owcpa.c:187]   --->   Operation 264 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 265 [1/1] (0.00ns)   --->   "ret i1 %fail" [owcpa.c:189]   --->   Operation 265 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ secretkey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x1_coeffs           (alloca           ) [ 0011111111111111111111111100000000]
x2_coeffs           (alloca           ) [ 0011111111111111111111000000000000]
x3_coeffs           (alloca           ) [ 0011111111111111111111111100000000]
x4_coeffs           (alloca           ) [ 0011111111111111111111111111111111]
StgValue_40         (call             ) [ 0000000000000000000000000000000000]
StgValue_41         (call             ) [ 0000000000000000000000000000000000]
StgValue_42         (br               ) [ 0011100000000000000000000000000000]
i_i                 (phi              ) [ 0001000000000000000000000000000000]
exitcond_i          (icmp             ) [ 0001100000000000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000000000]
i_14                (add              ) [ 0011100000000000000000000000000000]
StgValue_47         (br               ) [ 0000000000000000000000000000000000]
tmp_i               (zext             ) [ 0000000000000000000000000000000000]
liftm_coeffs_addr   (getelementptr    ) [ 0000100000000000000000000000000000]
liftm_coeffs_load   (load             ) [ 0000000000000000000000000000000000]
tmp_46              (partselect       ) [ 0000000000000000000000000000000000]
tmp_1_i_cast        (sub              ) [ 0000000000000000000000000000000000]
tmp_79              (trunc            ) [ 0000000000000000000000000000000000]
tmp_48              (or               ) [ 0000000000000000000000000000000000]
tmp_49              (partselect       ) [ 0000000000000000000000000000000000]
tmp_3_i             (bitconcatenate   ) [ 0000000000000000000000000000000000]
StgValue_59         (store            ) [ 0000000000000000000000000000000000]
StgValue_60         (br               ) [ 0011100000000000000000000000000000]
StgValue_61         (call             ) [ 0000000000000000000000000000000000]
StgValue_63         (call             ) [ 0000000000000000000000000000000000]
StgValue_65         (call             ) [ 0000000000000000000000000000000000]
StgValue_67         (call             ) [ 0000000000000000000000000000000000]
StgValue_69         (call             ) [ 0000000000000000000000000000000000]
StgValue_70         (br               ) [ 0000000000000111000000000000000000]
p1_i                (phi              ) [ 0000000000000011000000000000000000]
i_i6                (phi              ) [ 0000000000000010000000000000000000]
m1_i                (phi              ) [ 0000000000000011000000000000000000]
exitcond_i7         (icmp             ) [ 0000000000000011000000000000000000]
empty_38            (speclooptripcount) [ 0000000000000000000000000000000000]
i_15                (add              ) [ 0000000000000111000000000000000000]
StgValue_77         (br               ) [ 0000000000000000000000000000000000]
tmp_117_i           (zext             ) [ 0000000000000000000000000000000000]
r_coeffs_addr       (getelementptr    ) [ 0000000000000001000000000000000000]
p1_i_cast           (zext             ) [ 0000000000000000000000000000000000]
m1_i_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_i8              (xor              ) [ 0000000000000000000000000000000000]
tmp_11_i            (add              ) [ 0000000000000000000000000000000000]
tmp_50              (add              ) [ 0000000000000000000000000000000000]
tmp_12_i            (xor              ) [ 0000000000000000000000000000000000]
tmp_51              (xor              ) [ 0000000000000000000000000000000000]
tmp_52              (or               ) [ 0000000000000000000000000000000000]
tmp_80              (bitselect        ) [ 0000000000000000000000000000000000]
tmp_13_i            (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_13_i_cast       (zext             ) [ 0000000000000000000000000000000000]
tmp_15_i            (bitconcatenate   ) [ 0000000000000000000000000000000000]
t_cast              (zext             ) [ 0000000000000000000000000000000000]
tmp_115_i           (sub              ) [ 0000000000000000000000000000000000]
tmp_81              (bitselect        ) [ 0000000000000000111111111111111000]
StgValue_96         (br               ) [ 0000000000000011110000000000000000]
r_coeffs_load       (load             ) [ 0000000000000000000000000000000000]
tmp_82              (trunc            ) [ 0000000000000000000000000000000000]
tmp_118_i_cast      (zext             ) [ 0000000000000000000000000000000000]
p1                  (add              ) [ 0000000000000111000000000000000000]
tmp_83              (bitselect        ) [ 0000000000000000000000000000000000]
tmp_120_i_cast      (zext             ) [ 0000000000000000000000000000000000]
m1                  (add              ) [ 0000000000000111000000000000000000]
StgValue_104        (br               ) [ 0000000000000111000000000000000000]
i_i1                (phi              ) [ 0000000000000000100000000000000000]
exitcond_i1         (icmp             ) [ 0000000000000000110000000000000000]
empty_39            (speclooptripcount) [ 0000000000000000000000000000000000]
i_16                (add              ) [ 0000000000000010110000000000000000]
StgValue_109        (br               ) [ 0000000000000000000000000000000000]
tmp_i1              (zext             ) [ 0000000000000000010000000000000000]
r_coeffs_addr_13    (getelementptr    ) [ 0000000000000000010000000000000000]
StgValue_113        (br               ) [ 0000000000000000111100000000000000]
r_coeffs_load_8     (load             ) [ 0000000000000000000000000000000000]
liftm_coeffs_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_116        (store            ) [ 0000000000000000000000000000000000]
StgValue_117        (br               ) [ 0000000000000010110000000000000000]
i_i_i               (phi              ) [ 0000000000000000001000000000000000]
exitcond_i_i        (icmp             ) [ 0000000000000000001100000000000000]
empty_40            (speclooptripcount) [ 0000000000000000000000000000000000]
i_17                (add              ) [ 0000000000000000101100000000000000]
StgValue_122        (br               ) [ 0000000000000000000000000000000000]
tmp_i_i             (zext             ) [ 0000000000000000000000000000000000]
liftm_coeffs_addr_2 (getelementptr    ) [ 0000000000000000000100000000000000]
StgValue_126        (br               ) [ 0000000000000000001111000000000000]
liftm_coeffs_load_1 (load             ) [ 0000000000000000000000000000000000]
tmp_56              (partselect       ) [ 0000000000000000000000000000000000]
tmp_1_i_i_cast      (sub              ) [ 0000000000000000000000000000000000]
tmp_84              (trunc            ) [ 0000000000000000000000000000000000]
tmp_58              (or               ) [ 0000000000000000000000000000000000]
tmp_59              (partselect       ) [ 0000000000000000000000000000000000]
tmp_3_i_i           (bitconcatenate   ) [ 0000000000000000000000000000000000]
StgValue_134        (store            ) [ 0000000000000000000000000000000000]
StgValue_135        (br               ) [ 0000000000000000101100000000000000]
i                   (phi              ) [ 0000000000000000000010000000000000]
exitcond            (icmp             ) [ 0000000000000000000011000000000000]
empty_41            (speclooptripcount) [ 0000000000000000000000000000000000]
i_18                (add              ) [ 0000000000000000001011000000000000]
StgValue_140        (br               ) [ 0000000000000000000000000000000000]
tmp_s               (zext             ) [ 0000000000000000000000000000000000]
b_coeffs_addr       (getelementptr    ) [ 0000000000000000000001000000000000]
liftm_coeffs_addr_3 (getelementptr    ) [ 0000000000000000000001000000000000]
StgValue_146        (br               ) [ 0000000000000000000011111000000000]
b_coeffs_load       (load             ) [ 0000000000000000000000000000000000]
liftm_coeffs_load_2 (load             ) [ 0000000000000000000000000000000000]
tmp_73              (sub              ) [ 0000000000000000000000000000000000]
tmp_85              (trunc            ) [ 0000000000000000000000000000000000]
tmp_80_cast         (zext             ) [ 0000000000000000000000000000000000]
StgValue_152        (store            ) [ 0000000000000000000000000000000000]
StgValue_153        (br               ) [ 0000000000000000001011000000000000]
i_i2                (phi              ) [ 0000000000000000000000110000000000]
i_i2_cast6          (zext             ) [ 0000000000000000000000000000000000]
exitcond_i2         (icmp             ) [ 0000000000000000000000111000000000]
empty_42            (speclooptripcount) [ 0000000000000000000000000000000000]
i_19                (add              ) [ 0000000000000000000010111000000000]
StgValue_159        (br               ) [ 0000000000000000000000000000000000]
p_shl_i             (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl_i_cast        (zext             ) [ 0000000000000000000000000000000000]
tmp_i2              (sub              ) [ 0000000000000000000000010000000000]
sum_i               (add              ) [ 0000000000000000000000000000000000]
sum_i_cast          (sext             ) [ 0000000000000000000000000000000000]
secretkey_addr      (getelementptr    ) [ 0000000000000000000000010000000000]
sum2_i              (add              ) [ 0000000000000000000000000000000000]
sum2_i_cast         (sext             ) [ 0000000000000000000000000000000000]
secretkey_addr_1    (getelementptr    ) [ 0000000000000000000000010000000000]
secretkey_load      (load             ) [ 0000000000000000000000000000000000]
secretkey_load_1    (load             ) [ 0000000000000000000000000000000000]
tmp_86              (trunc            ) [ 0000000000000000000000000000000000]
tmp_2_i1            (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_3_i1            (zext             ) [ 0000000000000000000000000000000000]
tmp_4_i             (bitconcatenate   ) [ 0000000000000000000000001000000000]
tmp_5_i             (zext             ) [ 0000000000000000000000000000000000]
invh_coeffs_addr    (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_180        (store            ) [ 0000000000000000000000000000000000]
tmp_9_i             (partselect       ) [ 0000000000000000000000001000000000]
sum4_i              (add              ) [ 0000000000000000000000000000000000]
sum4_i_cast         (sext             ) [ 0000000000000000000000000000000000]
secretkey_addr_2    (getelementptr    ) [ 0000000000000000000000001000000000]
secretkey_load_2    (load             ) [ 0000000000000000000000000000000000]
tmp_14_i1           (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_14_i1_cast      (zext             ) [ 0000000000000000000000000000000000]
tmp_15_i1           (or               ) [ 0000000000000000000000000000000000]
tmp_16_i            (zext             ) [ 0000000000000000000000000000000000]
invh_coeffs_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_192        (store            ) [ 0000000000000000000000000000000000]
StgValue_193        (br               ) [ 0000000000000000000010111000000000]
StgValue_194        (call             ) [ 0000000000000000000000000000000000]
r_coeffs_addr_14    (getelementptr    ) [ 0000000000000000000000000011111000]
StgValue_196        (br               ) [ 0000000000000000000000000111000000]
i_i3                (phi              ) [ 0000000000000000000000000010000000]
exitcond_i3         (icmp             ) [ 0000000000000000000000000011000000]
empty_43            (speclooptripcount) [ 0000000000000000000000000000000000]
i_20                (add              ) [ 0000000000000000000000000111000000]
StgValue_201        (br               ) [ 0000000000000000000000000000000000]
tmp_i3              (zext             ) [ 0000000000000000000000000000000000]
r_coeffs_addr_15    (getelementptr    ) [ 0000000000000000000000000001000000]
StgValue_206        (br               ) [ 0000000000000000000000000011110000]
r_coeffs_load_9     (load             ) [ 0000000000000000000000000000000000]
r_coeffs_load_10    (load             ) [ 0000000000000000000000000000000000]
tmp_i2_44           (sub              ) [ 0000000000000000000000000000000000]
tmp_87              (trunc            ) [ 0000000000000000000000000000000000]
tmp_4_i1_cast       (zext             ) [ 0000000000000000000000000000000000]
StgValue_212        (store            ) [ 0000000000000000000000000000000000]
StgValue_213        (br               ) [ 0000000000000000000000000111000000]
i_i4                (phi              ) [ 0000000000000000000000000000100000]
t_i                 (phi              ) [ 0000000000000000000000000000111000]
exitcond_i4         (icmp             ) [ 0000000000000000000000000000110000]
empty_45            (speclooptripcount) [ 0000000000000000000000000000000000]
i_21                (add              ) [ 0000000000000000000000000010110000]
StgValue_219        (br               ) [ 0000000000000000000000000000000000]
tmp_106_i           (zext             ) [ 0000000000000000000000000000000000]
r_coeffs_addr_16    (getelementptr    ) [ 0000000000000000000000000000010000]
r_coeffs_load_12    (load             ) [ 0000000000000000000000000000000000]
tmp_90              (trunc            ) [ 0000000000000000000000000000000000]
tmp_91              (trunc            ) [ 0000000000000000000000000000000000]
tmp_108_i_cast      (add              ) [ 0000000000000000000000000000000000]
tmp_65              (add              ) [ 0000000000000000000000000000000000]
tmp_110_i           (add              ) [ 0000000000000000000000000000000000]
tmp_66              (or               ) [ 0000000000000000000000000000000000]
tmp_92              (bitselect        ) [ 0000000000000000000000000000000000]
tmp_68              (partselect       ) [ 0000000000000000000000000000000000]
tmp                 (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_93              (trunc            ) [ 0000000000000000000000000000000000]
tmp_70              (or               ) [ 0000000000000000000000000000000000]
tmp_71              (partselect       ) [ 0000000000000000000000000000000000]
t_2                 (bitconcatenate   ) [ 0000000000000000000000000010110000]
StgValue_238        (br               ) [ 0000000000000000000000000010110000]
r_coeffs_load_11    (load             ) [ 0000000000000000000000000000000000]
tmp_88              (trunc            ) [ 0000000000000000000000000000000000]
tmp_5_i1            (or               ) [ 0000000000000000000000000000000000]
tmp_6_i1            (partselect       ) [ 0000000000000000000000000000000000]
t                   (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_i3_46           (sub              ) [ 0000000000000000000000000000000000]
tmp_89              (bitselect        ) [ 0000000000000000000000000000000000]
fail                (or               ) [ 0000000000000000000000000000000111]
StgValue_247        (br               ) [ 0000000000000000000000000000001110]
i_i5                (phi              ) [ 0000000000000000000000000000000100]
exitcond_i5         (icmp             ) [ 0000000000000000000000000000000110]
empty_47            (speclooptripcount) [ 0000000000000000000000000000000000]
i_22                (add              ) [ 0000000000000000000000000000001110]
StgValue_252        (br               ) [ 0000000000000000000000000000000000]
tmp_i5              (zext             ) [ 0000000000000000000000000000000000]
r_coeffs_addr_17    (getelementptr    ) [ 0000000000000000000000000000000010]
r_coeffs_load_13    (load             ) [ 0000000000000000000000000000000000]
tmp_72              (partselect       ) [ 0000000000000000000000000000000000]
tmp_94              (trunc            ) [ 0000000000000000000000000000000000]
tmp_7_i2_cast       (xor              ) [ 0000000000000000000000000000000000]
tmp_8_i2_cast       (zext             ) [ 0000000000000000000000000000000000]
StgValue_262        (store            ) [ 0000000000000000000000000000000000]
StgValue_263        (br               ) [ 0000000000000000000000000000001110]
StgValue_264        (call             ) [ 0000000000000000000000000000000000]
StgValue_265        (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rm"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ciphertext">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="secretkey">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secretkey"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_sum_zero_fro"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_frombytes"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_mul"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_Rq_to_S3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_mul"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_tobytes"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="x1_coeffs_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x1_coeffs/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x2_coeffs_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x2_coeffs/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="x3_coeffs_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x3_coeffs/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="x4_coeffs_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x4_coeffs/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="liftm_coeffs_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="liftm_coeffs_load/3 StgValue_59/4 StgValue_116/17 liftm_coeffs_load_1/18 StgValue_134/19 liftm_coeffs_load_2/20 "/>
</bind>
</comp>

<comp id="168" class="1004" name="r_coeffs_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/14 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="287" dir="0" index="4" bw="10" slack="0"/>
<pin id="288" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="0"/>
<pin id="290" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_coeffs_load/14 r_coeffs_load_8/16 r_coeffs_load_9/26 r_coeffs_load_10/26 StgValue_212/27 r_coeffs_load_12/28 r_coeffs_load_11/28 r_coeffs_load_13/31 StgValue_262/32 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_coeffs_addr_13_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_13/16 "/>
</bind>
</comp>

<comp id="187" class="1004" name="liftm_coeffs_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="10" slack="1"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_1/17 "/>
</bind>
</comp>

<comp id="195" class="1004" name="liftm_coeffs_addr_2_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="10" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_2/18 "/>
</bind>
</comp>

<comp id="202" class="1004" name="b_coeffs_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="10" slack="0"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr/20 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="b_coeffs_load/20 StgValue_152/21 "/>
</bind>
</comp>

<comp id="214" class="1004" name="liftm_coeffs_addr_3_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="liftm_coeffs_addr_3/20 "/>
</bind>
</comp>

<comp id="221" class="1004" name="secretkey_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secretkey_addr/22 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="242" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
<pin id="244" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secretkey_load/22 secretkey_load_1/22 secretkey_load_2/23 "/>
</bind>
</comp>

<comp id="234" class="1004" name="secretkey_addr_1_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secretkey_addr_1/22 "/>
</bind>
</comp>

<comp id="246" class="1004" name="invh_coeffs_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invh_coeffs_addr/23 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_180/23 StgValue_192/24 "/>
</bind>
</comp>

<comp id="258" class="1004" name="secretkey_addr_2_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="12" slack="0"/>
<pin id="262" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secretkey_addr_2/23 "/>
</bind>
</comp>

<comp id="266" class="1004" name="invh_coeffs_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invh_coeffs_addr_1/24 "/>
</bind>
</comp>

<comp id="273" class="1004" name="r_coeffs_addr_14_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="11" slack="0"/>
<pin id="277" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_14/25 "/>
</bind>
</comp>

<comp id="280" class="1004" name="r_coeffs_addr_15_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="10" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_15/26 "/>
</bind>
</comp>

<comp id="291" class="1004" name="r_coeffs_addr_16_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="10" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_16/28 "/>
</bind>
</comp>

<comp id="298" class="1004" name="r_coeffs_addr_17_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="10" slack="0"/>
<pin id="302" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_17/31 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="1"/>
<pin id="307" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_i_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="316" class="1005" name="p1_i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="1"/>
<pin id="318" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p1_i (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="p1_i_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="10" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p1_i/14 "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_i6_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="1"/>
<pin id="330" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i6 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_i6_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="10" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i6/14 "/>
</bind>
</comp>

<comp id="339" class="1005" name="m1_i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m1_i (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="m1_i_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="10" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m1_i/14 "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_i1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="1"/>
<pin id="353" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_i1_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="10" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/16 "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_i_i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="1"/>
<pin id="364" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_i_i_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/18 "/>
</bind>
</comp>

<comp id="373" class="1005" name="i_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="1"/>
<pin id="375" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="i_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/20 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_i2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="1"/>
<pin id="386" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_i2_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/22 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_i3_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="1"/>
<pin id="398" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i3 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_i3_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="10" slack="0"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i3/26 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i_i4_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="1"/>
<pin id="409" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_i4_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/28 "/>
</bind>
</comp>

<comp id="418" class="1005" name="t_i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_i (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="t_i_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="1" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_i/28 "/>
</bind>
</comp>

<comp id="430" class="1005" name="i_i5_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="1"/>
<pin id="432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i5 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_i5_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="10" slack="0"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i5/31 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_poly_S3_mul_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="445" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_66/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_poly_S3_frombytes_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="0" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="9" slack="0"/>
<pin id="453" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_39/1 StgValue_64/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_poly_Rq_to_S3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="0" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="463" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_62/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_poly_Rq_mul_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="469" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_51/3 StgValue_171/22 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_poly_Rq_sum_zero_fro_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="0" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="0" index="2" bw="8" slack="0"/>
<pin id="476" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_poly_S3_tobytes_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="0" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="0" index="2" bw="9" slack="0"/>
<pin id="484" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_68/12 StgValue_256/31 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="0" index="3" bw="5" slack="0"/>
<pin id="495" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/4 tmp_56/19 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="12" slack="0"/>
<pin id="503" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_cast/4 tmp_1_i_i_cast/19 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="0" index="3" bw="5" slack="0"/>
<pin id="511" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/4 tmp_59/19 "/>
</bind>
</comp>

<comp id="516" class="1004" name="exitcond_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="10" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="i_14_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_i_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_79_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_48_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="12" slack="0"/>
<pin id="539" dir="0" index="1" bw="12" slack="0"/>
<pin id="540" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_3_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="0" index="2" bw="12" slack="0"/>
<pin id="547" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="exitcond_i7_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i7/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_15_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/14 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_117_i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_i/14 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p1_i_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p1_i_cast/14 "/>
</bind>
</comp>

<comp id="573" class="1004" name="m1_i_cast_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="0"/>
<pin id="575" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m1_i_cast/14 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_i8_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="0"/>
<pin id="579" dir="0" index="1" bw="10" slack="0"/>
<pin id="580" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i8/14 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_11_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="0" index="1" bw="10" slack="0"/>
<pin id="586" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11_i/14 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_50_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="0" index="1" bw="10" slack="0"/>
<pin id="592" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/14 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_12_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="0" index="1" bw="11" slack="0"/>
<pin id="598" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_12_i/14 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_51_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="0"/>
<pin id="603" dir="0" index="1" bw="10" slack="0"/>
<pin id="604" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_51/14 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_52_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="0" index="1" bw="10" slack="0"/>
<pin id="610" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_52/14 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_80_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="11" slack="0"/>
<pin id="616" dir="0" index="2" bw="5" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/14 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_13_i_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="0" index="2" bw="10" slack="0"/>
<pin id="625" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_i/14 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_13_i_cast_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="0"/>
<pin id="631" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_i_cast/14 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_15_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="0" index="2" bw="11" slack="0"/>
<pin id="637" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_i/14 "/>
</bind>
</comp>

<comp id="641" class="1004" name="t_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_115_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_115_i/14 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_81_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="33" slack="0"/>
<pin id="654" dir="0" index="2" bw="7" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/14 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_82_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="0"/>
<pin id="661" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/15 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_118_i_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118_i_cast/15 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="10" slack="1"/>
<pin id="670" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p1/15 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_83_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="16" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/15 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_120_i_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_120_i_cast/15 "/>
</bind>
</comp>

<comp id="685" class="1004" name="m1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="10" slack="1"/>
<pin id="688" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m1/15 "/>
</bind>
</comp>

<comp id="691" class="1004" name="exitcond_i1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="0" index="1" bw="10" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/16 "/>
</bind>
</comp>

<comp id="697" class="1004" name="i_16_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/16 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_i1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/16 "/>
</bind>
</comp>

<comp id="708" class="1004" name="exitcond_i_i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="0"/>
<pin id="710" dir="0" index="1" bw="10" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/18 "/>
</bind>
</comp>

<comp id="714" class="1004" name="i_17_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/18 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_i_i_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/18 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_84_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="0"/>
<pin id="727" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_84/19 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_58_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="12" slack="0"/>
<pin id="731" dir="0" index="1" bw="12" slack="0"/>
<pin id="732" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_58/19 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_3_i_i_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="0"/>
<pin id="737" dir="0" index="1" bw="4" slack="0"/>
<pin id="738" dir="0" index="2" bw="12" slack="0"/>
<pin id="739" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i_i/19 "/>
</bind>
</comp>

<comp id="744" class="1004" name="exitcond_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="10" slack="0"/>
<pin id="746" dir="0" index="1" bw="10" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/20 "/>
</bind>
</comp>

<comp id="750" class="1004" name="i_18_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="10" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/20 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_s_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_73_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="0" index="1" bw="16" slack="0"/>
<pin id="765" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_73/21 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_85_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/21 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_80_cast_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="12" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80_cast/21 "/>
</bind>
</comp>

<comp id="777" class="1004" name="i_i2_cast6_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="9" slack="0"/>
<pin id="779" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i2_cast6/22 "/>
</bind>
</comp>

<comp id="781" class="1004" name="exitcond_i2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="9" slack="0"/>
<pin id="783" dir="0" index="1" bw="9" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/22 "/>
</bind>
</comp>

<comp id="787" class="1004" name="i_19_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/22 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_shl_i_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="11" slack="0"/>
<pin id="795" dir="0" index="1" bw="9" slack="0"/>
<pin id="796" dir="0" index="2" bw="1" slack="0"/>
<pin id="797" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/22 "/>
</bind>
</comp>

<comp id="801" class="1004" name="p_shl_i_cast_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="11" slack="0"/>
<pin id="803" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/22 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_i2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="11" slack="0"/>
<pin id="807" dir="0" index="1" bw="9" slack="0"/>
<pin id="808" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i2/22 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sum_i_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="10" slack="0"/>
<pin id="813" dir="0" index="1" bw="12" slack="0"/>
<pin id="814" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/22 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sum_i_cast_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_i_cast/22 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sum2_i_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="0" index="1" bw="12" slack="0"/>
<pin id="825" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2_i/22 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sum2_i_cast_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum2_i_cast/22 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_86_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/23 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_2_i1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="12" slack="0"/>
<pin id="839" dir="0" index="1" bw="4" slack="0"/>
<pin id="840" dir="0" index="2" bw="8" slack="0"/>
<pin id="841" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i1/23 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_3_i1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="0"/>
<pin id="847" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i1/23 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_4_i_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="0" index="1" bw="9" slack="1"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_i/23 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_5_i_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/23 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_9_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="0" index="2" bw="4" slack="0"/>
<pin id="867" dir="0" index="3" bw="4" slack="0"/>
<pin id="868" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i/23 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sum4_i_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="0"/>
<pin id="875" dir="0" index="1" bw="12" slack="1"/>
<pin id="876" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4_i/23 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sum4_i_cast_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="12" slack="0"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum4_i_cast/23 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_14_i1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="12" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="4" slack="1"/>
<pin id="887" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_i1/24 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_14_i1_cast_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="12" slack="0"/>
<pin id="892" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_i1_cast/24 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_15_i1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="10" slack="1"/>
<pin id="897" dir="0" index="1" bw="10" slack="0"/>
<pin id="898" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15_i1/24 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_16_i_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="0"/>
<pin id="902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_i/24 "/>
</bind>
</comp>

<comp id="905" class="1004" name="exitcond_i3_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="10" slack="0"/>
<pin id="907" dir="0" index="1" bw="10" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/26 "/>
</bind>
</comp>

<comp id="911" class="1004" name="i_20_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/26 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_i3_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="0"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/26 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_i2_44_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="0"/>
<pin id="924" dir="0" index="1" bw="16" slack="0"/>
<pin id="925" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i2_44/27 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_87_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="0"/>
<pin id="930" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/27 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_4_i1_cast_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="12" slack="0"/>
<pin id="934" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i1_cast/27 "/>
</bind>
</comp>

<comp id="937" class="1004" name="exitcond_i4_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="10" slack="0"/>
<pin id="939" dir="0" index="1" bw="10" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i4/28 "/>
</bind>
</comp>

<comp id="943" class="1004" name="i_21_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="10" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/28 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_106_i_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="10" slack="0"/>
<pin id="951" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106_i/28 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_90_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_90/29 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_91_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_91/29 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_108_i_cast_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="12" slack="0"/>
<pin id="965" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_108_i_cast/29 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_65_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="3" slack="0"/>
<pin id="971" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/29 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_110_i_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="3" slack="0"/>
<pin id="976" dir="0" index="1" bw="3" slack="0"/>
<pin id="977" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110_i/29 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_66_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="3" slack="0"/>
<pin id="982" dir="0" index="1" bw="3" slack="0"/>
<pin id="983" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_66/29 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_92_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="3" slack="0"/>
<pin id="989" dir="0" index="2" bw="3" slack="0"/>
<pin id="990" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/29 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_68_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="9" slack="0"/>
<pin id="996" dir="0" index="1" bw="12" slack="0"/>
<pin id="997" dir="0" index="2" bw="3" slack="0"/>
<pin id="998" dir="0" index="3" bw="5" slack="0"/>
<pin id="999" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/29 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="12" slack="0"/>
<pin id="1006" dir="0" index="1" bw="9" slack="0"/>
<pin id="1007" dir="0" index="2" bw="1" slack="0"/>
<pin id="1008" dir="0" index="3" bw="1" slack="0"/>
<pin id="1009" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/29 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_93_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="64" slack="1"/>
<pin id="1016" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_93/29 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_70_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="12" slack="0"/>
<pin id="1020" dir="0" index="1" bw="12" slack="0"/>
<pin id="1021" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_70/29 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_71_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="52" slack="0"/>
<pin id="1026" dir="0" index="1" bw="64" slack="1"/>
<pin id="1027" dir="0" index="2" bw="5" slack="0"/>
<pin id="1028" dir="0" index="3" bw="7" slack="0"/>
<pin id="1029" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/29 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="t_2_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="64" slack="0"/>
<pin id="1036" dir="0" index="1" bw="52" slack="0"/>
<pin id="1037" dir="0" index="2" bw="12" slack="0"/>
<pin id="1038" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/29 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_88_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="64" slack="1"/>
<pin id="1044" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/30 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_5_i1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="0"/>
<pin id="1048" dir="0" index="1" bw="16" slack="0"/>
<pin id="1049" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5_i1/30 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_6_i1_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="48" slack="0"/>
<pin id="1054" dir="0" index="1" bw="64" slack="1"/>
<pin id="1055" dir="0" index="2" bw="6" slack="0"/>
<pin id="1056" dir="0" index="3" bw="7" slack="0"/>
<pin id="1057" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i1/30 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="t_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="0"/>
<pin id="1064" dir="0" index="1" bw="48" slack="0"/>
<pin id="1065" dir="0" index="2" bw="16" slack="0"/>
<pin id="1066" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/30 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_i3_46_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="64" slack="0"/>
<pin id="1073" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i3_46/30 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_89_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="64" slack="0"/>
<pin id="1079" dir="0" index="2" bw="7" slack="0"/>
<pin id="1080" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/30 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="fail_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="8"/>
<pin id="1087" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="fail/30 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="exitcond_i5_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="10" slack="0"/>
<pin id="1091" dir="0" index="1" bw="10" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/31 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="i_22_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="10" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_22/31 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_i5_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="0"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i5/31 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_72_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="2" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="0" index="2" bw="5" slack="0"/>
<pin id="1110" dir="0" index="3" bw="5" slack="0"/>
<pin id="1111" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_72/32 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_94_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="16" slack="0"/>
<pin id="1118" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/32 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_7_i2_cast_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="2" slack="0"/>
<pin id="1122" dir="0" index="1" bw="2" slack="0"/>
<pin id="1123" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7_i2_cast/32 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_8_i2_cast_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="2" slack="0"/>
<pin id="1128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i2_cast/32 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="i_14_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="10" slack="0"/>
<pin id="1136" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="liftm_coeffs_addr_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="10" slack="1"/>
<pin id="1141" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr "/>
</bind>
</comp>

<comp id="1147" class="1005" name="i_15_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="10" slack="0"/>
<pin id="1149" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="r_coeffs_addr_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="1"/>
<pin id="1154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr "/>
</bind>
</comp>

<comp id="1157" class="1005" name="tmp_81_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="8"/>
<pin id="1159" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="p1_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="10" slack="1"/>
<pin id="1164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p1 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="m1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="10" slack="1"/>
<pin id="1169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="i_16_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="10" slack="0"/>
<pin id="1177" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_i1_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="64" slack="1"/>
<pin id="1182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="r_coeffs_addr_13_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="10" slack="1"/>
<pin id="1187" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_13 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="i_17_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="10" slack="0"/>
<pin id="1195" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="liftm_coeffs_addr_2_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="10" slack="1"/>
<pin id="1200" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="i_18_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="10" slack="0"/>
<pin id="1208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="b_coeffs_addr_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="10" slack="1"/>
<pin id="1213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr "/>
</bind>
</comp>

<comp id="1216" class="1005" name="liftm_coeffs_addr_3_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="10" slack="1"/>
<pin id="1218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="liftm_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="i_19_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="9" slack="0"/>
<pin id="1226" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_i2_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="12" slack="1"/>
<pin id="1231" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="secretkey_addr_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="11" slack="1"/>
<pin id="1236" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="secretkey_addr "/>
</bind>
</comp>

<comp id="1239" class="1005" name="secretkey_addr_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="11" slack="1"/>
<pin id="1241" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="secretkey_addr_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="tmp_4_i_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="10" slack="1"/>
<pin id="1246" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="1249" class="1005" name="tmp_9_i_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="4" slack="1"/>
<pin id="1251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1254" class="1005" name="secretkey_addr_2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="11" slack="1"/>
<pin id="1256" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="secretkey_addr_2 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="r_coeffs_addr_14_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="10" slack="1"/>
<pin id="1261" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_14 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="i_20_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="10" slack="0"/>
<pin id="1269" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="r_coeffs_addr_15_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="10" slack="1"/>
<pin id="1274" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_15 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="i_21_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="10" slack="0"/>
<pin id="1283" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="r_coeffs_addr_16_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="10" slack="1"/>
<pin id="1288" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_16 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="t_2_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="64" slack="1"/>
<pin id="1293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="fail_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="2"/>
<pin id="1298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fail "/>
</bind>
</comp>

<comp id="1303" class="1005" name="i_22_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="10" slack="0"/>
<pin id="1305" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="r_coeffs_addr_17_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="10" slack="1"/>
<pin id="1310" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="174" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="104" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="280" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="291" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="12" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="12" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="12" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="72" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="399"><net_src comp="12" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="12" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="429"><net_src comp="422" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="433"><net_src comp="12" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="447"><net_src comp="44" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="454"><net_src comp="10" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="144" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="4" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="12" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="458"><net_src comp="42" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="471"><net_src comp="24" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="477"><net_src comp="8" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="140" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="2" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="486"><net_src comp="46" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="0" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="48" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="496"><net_src comp="26" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="162" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="28" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="30" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="504"><net_src comp="32" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="490" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="34" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="162" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="30" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="36" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="309" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="14" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="309" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="20" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="309" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="536"><net_src comp="162" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="500" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="38" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="506" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="543" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="556"><net_src comp="332" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="14" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="332" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="20" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="332" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="572"><net_src comp="320" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="343" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="320" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="343" pin="4"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="573" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="569" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="320" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="343" pin="4"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="583" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="50" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="589" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="52" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="577" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="54" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="595" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="56" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="626"><net_src comp="58" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="613" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="607" pin="2"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="60" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="62" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="629" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="64" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="66" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="174" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="659" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="316" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="70" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="174" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="28" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="681" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="339" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="355" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="14" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="355" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="20" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="355" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="712"><net_src comp="366" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="14" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="366" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="20" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="366" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="728"><net_src comp="162" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="500" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="38" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="506" pin="4"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="729" pin="2"/><net_sink comp="735" pin=2"/></net>

<net id="743"><net_src comp="735" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="748"><net_src comp="377" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="14" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="377" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="20" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="377" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="766"><net_src comp="208" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="162" pin="3"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="780"><net_src comp="388" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="388" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="74" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="388" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="78" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="798"><net_src comp="80" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="388" pin="4"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="82" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="793" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="801" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="777" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="84" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="826"><net_src comp="86" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="805" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="836"><net_src comp="228" pin="7"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="88" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="833" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="228" pin="3"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="837" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="855"><net_src comp="90" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="384" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="92" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="861"><net_src comp="850" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="869"><net_src comp="94" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="228" pin="7"/><net_sink comp="863" pin=1"/></net>

<net id="871"><net_src comp="96" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="872"><net_src comp="98" pin="0"/><net_sink comp="863" pin=3"/></net>

<net id="877"><net_src comp="100" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="873" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="888"><net_src comp="102" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="228" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="899"><net_src comp="20" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="895" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="909"><net_src comp="400" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="14" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="400" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="20" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="400" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="926"><net_src comp="174" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="174" pin="7"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="928" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="941"><net_src comp="411" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="14" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="411" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="20" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="411" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="957"><net_src comp="174" pin="7"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="174" pin="7"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="106" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="954" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="108" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="958" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="110" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="958" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="968" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="974" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="991"><net_src comp="112" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="980" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="114" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="1000"><net_src comp="116" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="962" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1002"><net_src comp="118" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1003"><net_src comp="120" pin="0"/><net_sink comp="994" pin=3"/></net>

<net id="1010"><net_src comp="122" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="994" pin="4"/><net_sink comp="1004" pin=1"/></net>

<net id="1012"><net_src comp="986" pin="3"/><net_sink comp="1004" pin=2"/></net>

<net id="1013"><net_src comp="82" pin="0"/><net_sink comp="1004" pin=3"/></net>

<net id="1017"><net_src comp="418" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="1014" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1004" pin="4"/><net_sink comp="1018" pin=1"/></net>

<net id="1030"><net_src comp="124" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="418" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1032"><net_src comp="30" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1033"><net_src comp="126" pin="0"/><net_sink comp="1024" pin=3"/></net>

<net id="1039"><net_src comp="128" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="1024" pin="4"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="1018" pin="2"/><net_sink comp="1034" pin=2"/></net>

<net id="1045"><net_src comp="418" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="174" pin="7"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1042" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1058"><net_src comp="130" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="418" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1060"><net_src comp="132" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1061"><net_src comp="126" pin="0"/><net_sink comp="1052" pin=3"/></net>

<net id="1067"><net_src comp="134" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="1052" pin="4"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="1046" pin="2"/><net_sink comp="1062" pin=2"/></net>

<net id="1074"><net_src comp="22" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1062" pin="3"/><net_sink comp="1070" pin=1"/></net>

<net id="1081"><net_src comp="136" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="126" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1088"><net_src comp="1076" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1093"><net_src comp="434" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="14" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="434" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="20" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1104"><net_src comp="434" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1112"><net_src comp="138" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="174" pin="3"/><net_sink comp="1106" pin=1"/></net>

<net id="1114"><net_src comp="120" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1115"><net_src comp="30" pin="0"/><net_sink comp="1106" pin=3"/></net>

<net id="1119"><net_src comp="174" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1106" pin="4"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="1120" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1137"><net_src comp="522" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1142"><net_src comp="156" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1150"><net_src comp="558" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1155"><net_src comp="168" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1160"><net_src comp="651" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1165"><net_src comp="667" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1170"><net_src comp="685" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1178"><net_src comp="697" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1183"><net_src comp="703" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1188"><net_src comp="180" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1196"><net_src comp="714" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1201"><net_src comp="195" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1209"><net_src comp="750" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1214"><net_src comp="202" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1219"><net_src comp="214" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1227"><net_src comp="787" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1232"><net_src comp="805" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1237"><net_src comp="221" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1242"><net_src comp="234" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1247"><net_src comp="850" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1252"><net_src comp="863" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="1257"><net_src comp="258" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1262"><net_src comp="273" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1270"><net_src comp="911" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1275"><net_src comp="280" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1284"><net_src comp="943" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1289"><net_src comp="291" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1294"><net_src comp="1034" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1299"><net_src comp="1084" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1306"><net_src comp="1095" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1311"><net_src comp="298" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rm | {12 13 31 33 }
	Port: ciphertext | {}
	Port: secretkey | {}
 - Input state : 
	Port: owcpa_dec : ciphertext | {1 2 }
	Port: owcpa_dec : secretkey | {1 2 8 9 22 23 24 }
  - Chain level:
	State 1
		StgValue_38 : 1
		StgValue_39 : 1
	State 2
	State 3
		exitcond_i : 1
		i_14 : 1
		StgValue_47 : 2
		tmp_i : 1
		liftm_coeffs_addr : 2
		liftm_coeffs_load : 3
	State 4
		tmp_46 : 1
		tmp_1_i_cast : 2
		tmp_79 : 1
		tmp_48 : 3
		tmp_49 : 1
		tmp_3_i : 3
		StgValue_59 : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		exitcond_i7 : 1
		i_15 : 1
		StgValue_77 : 2
		tmp_117_i : 1
		r_coeffs_addr : 2
		r_coeffs_load : 3
		p1_i_cast : 1
		m1_i_cast : 1
		tmp_i8 : 1
		tmp_11_i : 2
		tmp_50 : 1
		tmp_12_i : 3
		tmp_51 : 2
		tmp_52 : 2
		tmp_80 : 3
		tmp_13_i : 4
		tmp_13_i_cast : 5
		tmp_15_i : 6
		t_cast : 7
		tmp_115_i : 8
		tmp_81 : 9
	State 15
		tmp_82 : 1
		tmp_118_i_cast : 2
		p1 : 3
		tmp_83 : 1
		tmp_120_i_cast : 2
		m1 : 3
	State 16
		exitcond_i1 : 1
		i_16 : 1
		StgValue_109 : 2
		tmp_i1 : 1
		r_coeffs_addr_13 : 2
		r_coeffs_load_8 : 3
	State 17
		StgValue_116 : 1
	State 18
		exitcond_i_i : 1
		i_17 : 1
		StgValue_122 : 2
		tmp_i_i : 1
		liftm_coeffs_addr_2 : 2
		liftm_coeffs_load_1 : 3
	State 19
		tmp_56 : 1
		tmp_1_i_i_cast : 2
		tmp_84 : 1
		tmp_58 : 3
		tmp_59 : 1
		tmp_3_i_i : 3
		StgValue_134 : 4
	State 20
		exitcond : 1
		i_18 : 1
		StgValue_140 : 2
		tmp_s : 1
		b_coeffs_addr : 2
		b_coeffs_load : 3
		liftm_coeffs_addr_3 : 2
		liftm_coeffs_load_2 : 3
	State 21
		tmp_73 : 1
		tmp_85 : 2
		tmp_80_cast : 3
		StgValue_152 : 4
	State 22
		i_i2_cast6 : 1
		exitcond_i2 : 1
		i_19 : 1
		StgValue_159 : 2
		p_shl_i : 1
		p_shl_i_cast : 2
		tmp_i2 : 3
		sum_i : 4
		sum_i_cast : 5
		secretkey_addr : 6
		secretkey_load : 7
		sum2_i : 4
		sum2_i_cast : 5
		secretkey_addr_1 : 6
		secretkey_load_1 : 7
	State 23
		tmp_86 : 1
		tmp_2_i1 : 2
		tmp_3_i1 : 3
		tmp_5_i : 1
		invh_coeffs_addr : 2
		StgValue_180 : 4
		tmp_9_i : 1
		sum4_i_cast : 1
		secretkey_addr_2 : 2
		secretkey_load_2 : 3
	State 24
		tmp_14_i1 : 1
		tmp_14_i1_cast : 2
		invh_coeffs_addr_1 : 1
		StgValue_192 : 2
	State 25
	State 26
		exitcond_i3 : 1
		i_20 : 1
		StgValue_201 : 2
		tmp_i3 : 1
		r_coeffs_addr_15 : 2
		r_coeffs_load_9 : 3
	State 27
		tmp_i2_44 : 1
		tmp_87 : 2
		tmp_4_i1_cast : 3
		StgValue_212 : 4
	State 28
		exitcond_i4 : 1
		i_21 : 1
		StgValue_219 : 2
		tmp_106_i : 1
		r_coeffs_addr_16 : 2
		r_coeffs_load_12 : 3
	State 29
		tmp_90 : 1
		tmp_91 : 1
		tmp_108_i_cast : 2
		tmp_65 : 2
		tmp_110_i : 2
		tmp_66 : 3
		tmp_92 : 3
		tmp_68 : 3
		tmp : 4
		tmp_70 : 5
		t_2 : 5
	State 30
		tmp_5_i1 : 1
		t : 1
		tmp_i3_46 : 2
		tmp_89 : 3
		fail : 4
	State 31
		exitcond_i5 : 1
		i_22 : 1
		StgValue_252 : 2
		tmp_i5 : 1
		r_coeffs_addr_17 : 2
		r_coeffs_load_13 : 3
	State 32
		tmp_72 : 1
		tmp_94 : 1
		tmp_7_i2_cast : 2
		tmp_8_i2_cast : 2
		StgValue_262 : 3
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |      grp_poly_S3_mul_fu_441     |    2    | 8.81225 |   247   |   505   |
|          |   grp_poly_S3_frombytes_fu_448  |    0    |  9.857  |   104   |   616   |
|   call   |     grp_poly_Rq_to_S3_fu_459    |    0    | 5.70525 |   146   |   508   |
|          |      grp_poly_Rq_mul_fu_465     |    2    |  7.3605 |   199   |   256   |
|          | grp_poly_Rq_sum_zero_fro_fu_472 |    0    |  7.564  |   141   |   269   |
|          |    grp_poly_S3_tobytes_fu_480   |    0    |  3.3105 |   126   |   253   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           i_14_fu_522           |    0    |    0    |    0    |    17   |
|          |           i_15_fu_558           |    0    |    0    |    0    |    17   |
|          |         tmp_11_i_fu_583         |    0    |    0    |    0    |    17   |
|          |          tmp_50_fu_589          |    0    |    0    |    0    |    17   |
|          |            p1_fu_667            |    0    |    0    |    0    |    17   |
|          |            m1_fu_685            |    0    |    0    |    0    |    17   |
|          |           i_16_fu_697           |    0    |    0    |    0    |    17   |
|          |           i_17_fu_714           |    0    |    0    |    0    |    17   |
|          |           i_18_fu_750           |    0    |    0    |    0    |    17   |
|    add   |           i_19_fu_787           |    0    |    0    |    0    |    16   |
|          |           sum_i_fu_811          |    0    |    0    |    0    |    19   |
|          |          sum2_i_fu_822          |    0    |    0    |    0    |    19   |
|          |          sum4_i_fu_873          |    0    |    0    |    0    |    19   |
|          |           i_20_fu_911           |    0    |    0    |    0    |    17   |
|          |           i_21_fu_943           |    0    |    0    |    0    |    17   |
|          |      tmp_108_i_cast_fu_962      |    0    |    0    |    0    |    19   |
|          |          tmp_65_fu_968          |    0    |    0    |    0    |    12   |
|          |         tmp_110_i_fu_974        |    0    |    0    |    0    |    12   |
|          |           i_22_fu_1095          |    0    |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_500           |    0    |    0    |    0    |    19   |
|          |         tmp_115_i_fu_645        |    0    |    0    |    0    |    39   |
|    sub   |          tmp_73_fu_762          |    0    |    0    |    0    |    23   |
|          |          tmp_i2_fu_805          |    0    |    0    |    0    |    18   |
|          |         tmp_i2_44_fu_922        |    0    |    0    |    0    |    23   |
|          |        tmp_i3_46_fu_1070        |    0    |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        exitcond_i_fu_516        |    0    |    0    |    0    |    13   |
|          |        exitcond_i7_fu_552       |    0    |    0    |    0    |    13   |
|          |        exitcond_i1_fu_691       |    0    |    0    |    0    |    13   |
|          |       exitcond_i_i_fu_708       |    0    |    0    |    0    |    13   |
|   icmp   |         exitcond_fu_744         |    0    |    0    |    0    |    13   |
|          |        exitcond_i2_fu_781       |    0    |    0    |    0    |    13   |
|          |        exitcond_i3_fu_905       |    0    |    0    |    0    |    13   |
|          |        exitcond_i4_fu_937       |    0    |    0    |    0    |    13   |
|          |       exitcond_i5_fu_1089       |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_48_fu_537          |    0    |    0    |    0    |    12   |
|          |          tmp_52_fu_607          |    0    |    0    |    0    |    10   |
|          |          tmp_58_fu_729          |    0    |    0    |    0    |    12   |
|    or    |         tmp_15_i1_fu_895        |    0    |    0    |    0    |    0    |
|          |          tmp_66_fu_980          |    0    |    0    |    0    |    3    |
|          |          tmp_70_fu_1018         |    0    |    0    |    0    |    12   |
|          |         tmp_5_i1_fu_1046        |    0    |    0    |    0    |    16   |
|          |           fail_fu_1084          |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_i8_fu_577          |    0    |    0    |    0    |    10   |
|    xor   |         tmp_12_i_fu_595         |    0    |    0    |    0    |    11   |
|          |          tmp_51_fu_601          |    0    |    0    |    0    |    10   |
|          |      tmp_7_i2_cast_fu_1120      |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_490           |    0    |    0    |    0    |    0    |
|          |            grp_fu_506           |    0    |    0    |    0    |    0    |
|          |          tmp_9_i_fu_863         |    0    |    0    |    0    |    0    |
|partselect|          tmp_68_fu_994          |    0    |    0    |    0    |    0    |
|          |          tmp_71_fu_1024         |    0    |    0    |    0    |    0    |
|          |         tmp_6_i1_fu_1052        |    0    |    0    |    0    |    0    |
|          |          tmp_72_fu_1106         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_i_fu_528          |    0    |    0    |    0    |    0    |
|          |         tmp_117_i_fu_564        |    0    |    0    |    0    |    0    |
|          |         p1_i_cast_fu_569        |    0    |    0    |    0    |    0    |
|          |         m1_i_cast_fu_573        |    0    |    0    |    0    |    0    |
|          |       tmp_13_i_cast_fu_629      |    0    |    0    |    0    |    0    |
|          |          t_cast_fu_641          |    0    |    0    |    0    |    0    |
|          |      tmp_118_i_cast_fu_663      |    0    |    0    |    0    |    0    |
|          |      tmp_120_i_cast_fu_681      |    0    |    0    |    0    |    0    |
|          |          tmp_i1_fu_703          |    0    |    0    |    0    |    0    |
|          |          tmp_i_i_fu_720         |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_756          |    0    |    0    |    0    |    0    |
|   zext   |        tmp_80_cast_fu_772       |    0    |    0    |    0    |    0    |
|          |        i_i2_cast6_fu_777        |    0    |    0    |    0    |    0    |
|          |       p_shl_i_cast_fu_801       |    0    |    0    |    0    |    0    |
|          |         tmp_3_i1_fu_845         |    0    |    0    |    0    |    0    |
|          |          tmp_5_i_fu_858         |    0    |    0    |    0    |    0    |
|          |      tmp_14_i1_cast_fu_890      |    0    |    0    |    0    |    0    |
|          |         tmp_16_i_fu_900         |    0    |    0    |    0    |    0    |
|          |          tmp_i3_fu_917          |    0    |    0    |    0    |    0    |
|          |       tmp_4_i1_cast_fu_932      |    0    |    0    |    0    |    0    |
|          |         tmp_106_i_fu_949        |    0    |    0    |    0    |    0    |
|          |          tmp_i5_fu_1101         |    0    |    0    |    0    |    0    |
|          |      tmp_8_i2_cast_fu_1126      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_79_fu_533          |    0    |    0    |    0    |    0    |
|          |          tmp_82_fu_659          |    0    |    0    |    0    |    0    |
|          |          tmp_84_fu_725          |    0    |    0    |    0    |    0    |
|          |          tmp_85_fu_768          |    0    |    0    |    0    |    0    |
|          |          tmp_86_fu_833          |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_87_fu_928          |    0    |    0    |    0    |    0    |
|          |          tmp_90_fu_954          |    0    |    0    |    0    |    0    |
|          |          tmp_91_fu_958          |    0    |    0    |    0    |    0    |
|          |          tmp_93_fu_1014         |    0    |    0    |    0    |    0    |
|          |          tmp_88_fu_1042         |    0    |    0    |    0    |    0    |
|          |          tmp_94_fu_1116         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_3_i_fu_543         |    0    |    0    |    0    |    0    |
|          |         tmp_13_i_fu_621         |    0    |    0    |    0    |    0    |
|          |         tmp_15_i_fu_633         |    0    |    0    |    0    |    0    |
|          |         tmp_3_i_i_fu_735        |    0    |    0    |    0    |    0    |
|          |          p_shl_i_fu_793         |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_2_i1_fu_837         |    0    |    0    |    0    |    0    |
|          |          tmp_4_i_fu_850         |    0    |    0    |    0    |    0    |
|          |         tmp_14_i1_fu_883        |    0    |    0    |    0    |    0    |
|          |           tmp_fu_1004           |    0    |    0    |    0    |    0    |
|          |           t_2_fu_1034           |    0    |    0    |    0    |    0    |
|          |            t_fu_1062            |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_80_fu_613          |    0    |    0    |    0    |    0    |
|          |          tmp_81_fu_651          |    0    |    0    |    0    |    0    |
| bitselect|          tmp_83_fu_673          |    0    |    0    |    0    |    0    |
|          |          tmp_92_fu_986          |    0    |    0    |    0    |    0    |
|          |          tmp_89_fu_1076         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        sum_i_cast_fu_817        |    0    |    0    |    0    |    0    |
|   sext   |        sum2_i_cast_fu_828       |    0    |    0    |    0    |    0    |
|          |        sum4_i_cast_fu_878       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    4    | 42.6095 |   963   |   3137  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|x1_coeffs|    1   |    0   |    0   |
|x2_coeffs|    1   |    0   |    0   |
|x3_coeffs|    1   |    0   |    0   |
|x4_coeffs|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   b_coeffs_addr_reg_1211   |   10   |
|        fail_reg_1296       |    1   |
|        i_14_reg_1134       |   10   |
|        i_15_reg_1147       |   10   |
|        i_16_reg_1175       |   10   |
|        i_17_reg_1193       |   10   |
|        i_18_reg_1206       |   10   |
|        i_19_reg_1224       |    9   |
|        i_20_reg_1267       |   10   |
|        i_21_reg_1281       |   10   |
|        i_22_reg_1303       |   10   |
|        i_i1_reg_351        |   10   |
|        i_i2_reg_384        |    9   |
|        i_i3_reg_396        |   10   |
|        i_i4_reg_407        |   10   |
|        i_i5_reg_430        |   10   |
|        i_i6_reg_328        |   10   |
|        i_i_i_reg_362       |   10   |
|         i_i_reg_305        |   10   |
|          i_reg_373         |   10   |
|liftm_coeffs_addr_2_reg_1198|   10   |
|liftm_coeffs_addr_3_reg_1216|   10   |
| liftm_coeffs_addr_reg_1139 |   10   |
|        m1_i_reg_339        |   10   |
|         m1_reg_1167        |   10   |
|        p1_i_reg_316        |   10   |
|         p1_reg_1162        |   10   |
|  r_coeffs_addr_13_reg_1185 |   10   |
|  r_coeffs_addr_14_reg_1259 |   10   |
|  r_coeffs_addr_15_reg_1272 |   10   |
|  r_coeffs_addr_16_reg_1286 |   10   |
|  r_coeffs_addr_17_reg_1308 |   10   |
|   r_coeffs_addr_reg_1152   |   10   |
|  secretkey_addr_1_reg_1239 |   11   |
|  secretkey_addr_2_reg_1254 |   11   |
|   secretkey_addr_reg_1234  |   11   |
|        t_2_reg_1291        |   64   |
|         t_i_reg_418        |   64   |
|      tmp_4_i_reg_1244      |   10   |
|       tmp_81_reg_1157      |    1   |
|      tmp_9_i_reg_1249      |    4   |
|       tmp_i1_reg_1180      |   64   |
|       tmp_i2_reg_1229      |   12   |
+----------------------------+--------+
|            Total           |   571  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_162      |  p0  |   7  |  10  |   70   ||    38   |
|       grp_access_fu_162      |  p1  |   3  |  16  |   48   ||    15   |
|       grp_access_fu_174      |  p0  |   8  |  10  |   80   ||    41   |
|       grp_access_fu_174      |  p2  |   4  |   0  |    0   ||    21   |
|       grp_access_fu_208      |  p0  |   2  |  10  |   20   ||    9    |
|       grp_access_fu_228      |  p0  |   4  |  11  |   44   ||    21   |
|       grp_access_fu_228      |  p2  |   2  |   0  |    0   ||    9    |
|       grp_access_fu_252      |  p0  |   2  |  10  |   20   ||    9    |
|       grp_access_fu_252      |  p1  |   2  |  16  |   32   ||    9    |
|         p1_i_reg_316         |  p0  |   2  |  10  |   20   ||    9    |
|         m1_i_reg_339         |  p0  |   2  |  10  |   20   ||    9    |
|         i_i2_reg_384         |  p0  |   2  |   9  |   18   ||    9    |
|          t_i_reg_418         |  p0  |   2  |  64  |   128  ||    9    |
| grp_poly_S3_frombytes_fu_448 |  p3  |   2  |   9  |   18   |
|  grp_poly_S3_tobytes_fu_480  |  p2  |   2  |   9  |   18   |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   536  || 21.6379 ||   208   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   42   |   963  |  3137  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   208  |
|  Register |    -   |    -   |    -   |   571  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   64   |  1534  |  3345  |
+-----------+--------+--------+--------+--------+--------+
