SBY 19:46:11 [seq_detector_witness] Removing directory '/home/shashank/moore_seq_detector_non_overlapping/seq_detector_witness'.
SBY 19:46:11 [seq_detector_witness] Copy '/home/shashank/moore_seq_detector_non_overlapping/seq_detector.sv' to '/home/shashank/moore_seq_detector_non_overlapping/seq_detector_witness/src/seq_detector.sv'.
SBY 19:46:11 [seq_detector_witness] engine_0: smtbmc boolector
SBY 19:46:11 [seq_detector_witness] base: starting process "cd seq_detector_witness/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 19:46:11 [seq_detector_witness] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 19:46:11 [seq_detector_witness] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 19:46:11 [seq_detector_witness] base: This license was issued to Shashank V M.
SBY 19:46:11 [seq_detector_witness] base: Customer PoC: Shashank V M <shashankmathew8@gmail.com>.
SBY 19:46:11 [seq_detector_witness] base: VERIFIC-WARNING [VERI-1924] seq_detector.sv:7: variable 'state' is driven by invalid combination of procedural drivers
SBY 19:46:11 [seq_detector_witness] base: VERIFIC-WARNING [VERI-1971] seq_detector.sv:13: 'state' driven by this always_ff block should not be driven by any other process
SBY 19:46:11 [seq_detector_witness] base: VERIFIC-WARNING [VERI-1995] seq_detector.sv:24: unique/priority if/case is not full
SBY 19:46:11 [seq_detector_witness] base: VERIFIC-WARNING [VERI-1142] seq_detector.sv:25: system task 'monitor' is ignored for synthesis
SBY 19:46:11 [seq_detector_witness] base: finished (returncode=0)
SBY 19:46:11 [seq_detector_witness] prep: starting process "cd seq_detector_witness/model; yosys -ql design_prep.log design_prep.ys"
SBY 19:46:11 [seq_detector_witness] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 19:46:11 [seq_detector_witness] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 19:46:11 [seq_detector_witness] prep: This license was issued to Shashank V M.
SBY 19:46:11 [seq_detector_witness] prep: Customer PoC: Shashank V M <shashankmathew8@gmail.com>.
SBY 19:46:11 [seq_detector_witness] prep: finished (returncode=0)
SBY 19:46:11 [seq_detector_witness] smt2: starting process "cd seq_detector_witness/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 19:46:11 [seq_detector_witness] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 19:46:11 [seq_detector_witness] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 19:46:11 [seq_detector_witness] smt2: This license was issued to Shashank V M.
SBY 19:46:11 [seq_detector_witness] smt2: Customer PoC: Shashank V M <shashankmathew8@gmail.com>.
SBY 19:46:11 [seq_detector_witness] smt2: finished (returncode=0)
SBY 19:46:11 [seq_detector_witness] engine_0: starting process "cd seq_detector_witness; yosys-smtbmc -s boolector --presat --unroll -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2"
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Solver: boolector
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Reached cover statement at SEQ_DETECT_WITNESS in step 6.
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 19:46:11 [seq_detector_witness] engine_0: ##   0:00:00  Status: passed
SBY 19:46:11 [seq_detector_witness] engine_0: finished (returncode=0)
SBY 19:46:11 [seq_detector_witness] engine_0: Status returned by engine: pass
SBY 19:46:11 [seq_detector_witness] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 19:46:11 [seq_detector_witness] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 19:46:11 [seq_detector_witness] summary: engine_0 (smtbmc boolector) returned pass
SBY 19:46:11 [seq_detector_witness] summary: cover trace: seq_detector_witness/engine_0/trace0.vcd
SBY 19:46:11 [seq_detector_witness] summary:   reached cover statement seq_detector.SEQ_DETECT_WITNESS at seq_detector.sv:48 in step 6
SBY 19:46:11 [seq_detector_witness] DONE (PASS, rc=0)
