\doxysection{DAC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_a_c___type_def}{}\label{struct_d_a_c___type_def}\index{DAC\_TypeDef@{DAC\_TypeDef}}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{CR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{SWTRIGR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{DHR12\+R1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{DHR12\+L1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{DHR8\+R1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{DHR12\+R2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{DHR12\+L2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{DHR8\+R2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{DHR12\+RD}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{DHR12\+LD}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{DHR8\+RD}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{DOR1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{DOR2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Digital to Analog Converter. 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00413}{413}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.



\doxysubsection{Member Data Documentation}
\Hypertarget{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}\index{DAC\_TypeDef@{DAC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+CR}

DAC control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00415}{415}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12L1@{DHR12L1}}
\index{DHR12L1@{DHR12L1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12L1}{DHR12L1}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+L1}

DAC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00418}{418}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12L2@{DHR12L2}}
\index{DHR12L2@{DHR12L2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12L2}{DHR12L2}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+L2}

DAC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00421}{421}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12LD@{DHR12LD}}
\index{DHR12LD@{DHR12LD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12LD}{DHR12LD}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+LD}

DUAL DAC 12-\/bit left aligned data holding register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00424}{424}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12R1@{DHR12R1}}
\index{DHR12R1@{DHR12R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12R1}{DHR12R1}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+R1}

DAC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00417}{417}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12R2@{DHR12R2}}
\index{DHR12R2@{DHR12R2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12R2}{DHR12R2}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+R2}

DAC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00420}{420}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12RD@{DHR12RD}}
\index{DHR12RD@{DHR12RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12RD}{DHR12RD}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR12\+RD}

Dual DAC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00423}{423}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8R1@{DHR8R1}}
\index{DHR8R1@{DHR8R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8R1}{DHR8R1}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR8\+R1}

DAC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00419}{419}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8R2@{DHR8R2}}
\index{DHR8R2@{DHR8R2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8R2}{DHR8R2}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR8\+R2}

DAC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00422}{422}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8RD@{DHR8RD}}
\index{DHR8RD@{DHR8RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8RD}{DHR8RD}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DHR8\+RD}

DUAL DAC 8-\/bit right aligned data holding register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00425}{425}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}\index{DAC\_TypeDef@{DAC\_TypeDef}!DOR1@{DOR1}}
\index{DOR1@{DOR1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOR1}{DOR1}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DOR1}

DAC channel1 data output register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00426}{426}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}\index{DAC\_TypeDef@{DAC\_TypeDef}!DOR2@{DOR2}}
\index{DOR2@{DOR2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOR2}{DOR2}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+DOR2}

DAC channel2 data output register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00427}{427}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}\index{DAC\_TypeDef@{DAC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+SR}

DAC status register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00428}{428}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}\index{DAC\_TypeDef@{DAC\_TypeDef}!SWTRIGR@{SWTRIGR}}
\index{SWTRIGR@{SWTRIGR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWTRIGR}{SWTRIGR}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+SWTRIGR}

DAC software trigger register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00416}{416}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
