strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc1e8731050>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fc1e8726090>",
		fillcolor=linen,
		label="21:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:BL" -> "21:CS"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc1e87aa150>",
		fillcolor=turquoise,
		label="27:BL
next_state <= #1 (in)? 1 : 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc1e87aaf90>]",
		style=filled,
		typ=Block];
	"Leaf_19:AL"	[def_var="['next_state']",
		label="Leaf_19:AL"];
	"27:BL" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc1e8723610>",
		fillcolor=firebrick,
		label="15:NS
present_state <= #1 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc1e8723610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_12:AL"	[def_var="['present_state']",
		label="Leaf_12:AL"];
	"15:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc1e86d6810>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc1e86d6bd0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc1ec1a5190>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CS" -> "26:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc1e873dd10>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc1e8731390>",
		clk_sens=False,
		fillcolor=gold,
		label="19:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"Leaf_12:AL" -> "19:AL";
	"33:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fc1e8398c90>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="33:AS
out = (present_state == 1)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_12:AL" -> "33:AS";
	"26:CA" -> "27:BL"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc1e8726150>",
		fillcolor=turquoise,
		label="23:BL
next_state <= #1 (in)? 0 : 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc1e8726350>]",
		style=filled,
		typ=Block];
	"22:CA" -> "23:BL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc1e86cee90>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"14:IF" -> "15:NS"	[cond="['reset']",
		label=reset,
		lineno=14];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc1e86ce4d0>",
		fillcolor=firebrick,
		label="17:NS
present_state <= #1 next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc1e86ce4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:IF" -> "17:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"17:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"Leaf_19:AL" -> "12:AL";
	"23:BL" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
}
