# üßÆ Modular Arithmetic Processing Unit (MPU) ‚Äî Logisim Evolution

This project was developed as part of my **Embedded Systems coursework**, focusing on the design and simulation of a **modular Arithmetic Processing Unit** using **Logisim Evolution**.  
The system models the core functionality of a simple CPU, integrating multiple arithmetic and control submodules in a hierarchical structure.

---

## ‚öôÔ∏è Project Overview
The **Arithmetic Processing Unit (MPU)** performs basic operations such as addition, subtraction, and logical manipulation.  
It demonstrates how a processor handles instruction execution, data storage, and control signal routing at the digital logic level.

---

## üß© Submodules
The system is composed of the following submodules:
- **1-bit & 8-bit Adders** ‚Äì Perform binary arithmetic operations.
- **Arithmetic Logic Unit (ALU)** ‚Äì Executes arithmetic and logical computations.
- **Logic Unit** ‚Äì Manages shift and rotate operations.
- **Instruction Decoder (ID)** ‚Äì Controls instruction flow and operation selection.
- **General Purpose Register (GPR)** ‚Äì Temporarily stores data during execution.
- **MPU (Microprocessor Unit)** ‚Äì Integrates all modules into a unified processing core handling arithmetic, control, and memory interaction.

---

## üñ•Ô∏è Tools Used
- **Logisim** (Digital Logic Simulator)

---

## üß† Learning Outcomes
Through this project, I strengthened my understanding of:
- CPU architecture and instruction execution
- Modular circuit design and hierarchical modeling
- Embedded system design principles
- Data flow and control signal coordination
