0.7
2020.2
Oct 19 2021
03:16:22
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/csv_file_dump.svh,1666998516,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/dataflow_monitor.sv,1666998516,systemVerilog,D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/nodf_module_interface.svh,,D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/dump_file_agent.svh;D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/csv_file_dump.svh;D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/sample_agent.svh;D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/sample_manager.svh;D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/nodf_module_interface.svh;D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/dump_file_agent.svh,1666998516,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/fifo_para.vh,1666998516,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/lab3_z1.autotb.v,1666998516,systemVerilog,,,D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/fifo_para.vh,apatb_lab3_z1_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/lab3_z1.v,1666998505,systemVerilog,,,,lab3_z1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/lab3_z1_mul_mul_16s_16s_32_4_1.v,1666998505,systemVerilog,,,,lab3_z1_mul_mul_16s_16s_32_4_1;lab3_z1_mul_mul_16s_16s_32_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/lab3_z1_regslice_forward.v,1666998505,systemVerilog,,,,lab3_z1_regslice_forward;lab3_z1_regslice_forward_w1;lab3_z1_regslice_obuf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/nodf_module_interface.svh,1666998516,verilog,,,,nodf_module_intf,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/nodf_module_monitor.svh,1666998516,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/sample_agent.svh,1666998516,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/lab3_z1/ex_sol2/sim/verilog/sample_manager.svh,1666998516,verilog,,,,,,,,,,,,
