--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab05_kjb5568_rjl5336.twx lab05_kjb5568_rjl5336.ncd -o
lab05_kjb5568_rjl5336.twr lab05_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab05_kjb5568_rjl5336.ncd
Physical constraint file: lab05_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1396 paths analyzed, 197 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.877ns.
--------------------------------------------------------------------------------

Paths for end point Center_debounce/Flip1/Q (SLICE_X15Y99.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_5 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.173ns (1.384 - 1.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_5 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y69.BQ      Tcko                  0.518   pulse1000/cnt/Q<7>
                                                       pulse1000/cnt/Q_5
    SLICE_X74Y70.C1      net (fanout=1)        0.810   pulse1000/cnt/Q<5>
    SLICE_X74Y70.C       Tilo                  0.124   pingpoing/presentstate_FSM_FFd4
                                                       pulse1000/pulse_int<15>2
    SLICE_X77Y72.A6      net (fanout=6)        0.499   pulse1000/pulse_int<15>1
    SLICE_X77Y72.A       Tilo                  0.124   pingpoing/r
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y99.CE      net (fanout=13)       3.389   pulse_1000
    SLICE_X15Y99.CLK     Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (0.971ns logic, 4.698ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_6 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.655ns (Levels of Logic = 2)
  Clock Path Skew:      -0.173ns (1.384 - 1.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_6 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y69.CQ      Tcko                  0.518   pulse1000/cnt/Q<7>
                                                       pulse1000/cnt/Q_6
    SLICE_X74Y70.C2      net (fanout=1)        0.796   pulse1000/cnt/Q<6>
    SLICE_X74Y70.C       Tilo                  0.124   pingpoing/presentstate_FSM_FFd4
                                                       pulse1000/pulse_int<15>2
    SLICE_X77Y72.A6      net (fanout=6)        0.499   pulse1000/pulse_int<15>1
    SLICE_X77Y72.A       Tilo                  0.124   pingpoing/r
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y99.CE      net (fanout=13)       3.389   pulse_1000
    SLICE_X15Y99.CLK     Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (0.971ns logic, 4.684ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_10 (FF)
  Destination:          Center_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (1.384 - 1.551)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_10 to Center_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y73.CQ      Tcko                  0.518   pulse1000/cnt/Q<11>
                                                       pulse1000/cnt/Q_10
    SLICE_X77Y71.A1      net (fanout=1)        0.806   pulse1000/cnt/Q<10>
    SLICE_X77Y71.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X77Y72.A5      net (fanout=6)        0.435   pulse1000/pulse_int<15>
    SLICE_X77Y72.A       Tilo                  0.124   pingpoing/r
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y99.CE      net (fanout=13)       3.389   pulse_1000
    SLICE_X15Y99.CLK     Tceck                 0.205   Center_debounce/Flip1/Q
                                                       Center_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (0.971ns logic, 4.630ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point Up_debounce/Flip1/Q (SLICE_X15Y98.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_5 (FF)
  Destination:          Up_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.386ns (Levels of Logic = 2)
  Clock Path Skew:      -0.173ns (1.384 - 1.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_5 to Up_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y69.BQ      Tcko                  0.518   pulse1000/cnt/Q<7>
                                                       pulse1000/cnt/Q_5
    SLICE_X74Y70.C1      net (fanout=1)        0.810   pulse1000/cnt/Q<5>
    SLICE_X74Y70.C       Tilo                  0.124   pingpoing/presentstate_FSM_FFd4
                                                       pulse1000/pulse_int<15>2
    SLICE_X77Y72.A6      net (fanout=6)        0.499   pulse1000/pulse_int<15>1
    SLICE_X77Y72.A       Tilo                  0.124   pingpoing/r
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y98.CE      net (fanout=13)       3.106   pulse_1000
    SLICE_X15Y98.CLK     Tceck                 0.205   Up_debounce/Flip1/Q
                                                       Up_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.386ns (0.971ns logic, 4.415ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_6 (FF)
  Destination:          Up_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 2)
  Clock Path Skew:      -0.173ns (1.384 - 1.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_6 to Up_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y69.CQ      Tcko                  0.518   pulse1000/cnt/Q<7>
                                                       pulse1000/cnt/Q_6
    SLICE_X74Y70.C2      net (fanout=1)        0.796   pulse1000/cnt/Q<6>
    SLICE_X74Y70.C       Tilo                  0.124   pingpoing/presentstate_FSM_FFd4
                                                       pulse1000/pulse_int<15>2
    SLICE_X77Y72.A6      net (fanout=6)        0.499   pulse1000/pulse_int<15>1
    SLICE_X77Y72.A       Tilo                  0.124   pingpoing/r
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y98.CE      net (fanout=13)       3.106   pulse_1000
    SLICE_X15Y98.CLK     Tceck                 0.205   Up_debounce/Flip1/Q
                                                       Up_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (0.971ns logic, 4.401ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_10 (FF)
  Destination:          Up_debounce/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.318ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (1.384 - 1.551)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_10 to Up_debounce/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y73.CQ      Tcko                  0.518   pulse1000/cnt/Q<11>
                                                       pulse1000/cnt/Q_10
    SLICE_X77Y71.A1      net (fanout=1)        0.806   pulse1000/cnt/Q<10>
    SLICE_X77Y71.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X77Y72.A5      net (fanout=6)        0.435   pulse1000/pulse_int<15>
    SLICE_X77Y72.A       Tilo                  0.124   pingpoing/r
                                                       pulse1000/pulse_int<15>3
    SLICE_X15Y98.CE      net (fanout=13)       3.106   pulse_1000
    SLICE_X15Y98.CLK     Tceck                 0.205   Up_debounce/Flip1/Q
                                                       Up_debounce/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (0.971ns logic, 4.347ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point Up_debounce/Flip2/Q (SLICE_X42Y86.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_5 (FF)
  Destination:          Up_debounce/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 2)
  Clock Path Skew:      -0.188ns (1.369 - 1.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_5 to Up_debounce/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y69.BQ      Tcko                  0.518   pulse1000/cnt/Q<7>
                                                       pulse1000/cnt/Q_5
    SLICE_X74Y70.C1      net (fanout=1)        0.810   pulse1000/cnt/Q<5>
    SLICE_X74Y70.C       Tilo                  0.124   pingpoing/presentstate_FSM_FFd4
                                                       pulse1000/pulse_int<15>2
    SLICE_X77Y72.A6      net (fanout=6)        0.499   pulse1000/pulse_int<15>1
    SLICE_X77Y72.A       Tilo                  0.124   pingpoing/r
                                                       pulse1000/pulse_int<15>3
    SLICE_X42Y86.CE      net (fanout=13)       2.377   pulse_1000
    SLICE_X42Y86.CLK     Tceck                 0.169   Up_debounce/Flip2/Q
                                                       Up_debounce/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (0.935ns logic, 3.686ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_6 (FF)
  Destination:          Up_debounce/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.188ns (1.369 - 1.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_6 to Up_debounce/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y69.CQ      Tcko                  0.518   pulse1000/cnt/Q<7>
                                                       pulse1000/cnt/Q_6
    SLICE_X74Y70.C2      net (fanout=1)        0.796   pulse1000/cnt/Q<6>
    SLICE_X74Y70.C       Tilo                  0.124   pingpoing/presentstate_FSM_FFd4
                                                       pulse1000/pulse_int<15>2
    SLICE_X77Y72.A6      net (fanout=6)        0.499   pulse1000/pulse_int<15>1
    SLICE_X77Y72.A       Tilo                  0.124   pingpoing/r
                                                       pulse1000/pulse_int<15>3
    SLICE_X42Y86.CE      net (fanout=13)       2.377   pulse_1000
    SLICE_X42Y86.CLK     Tceck                 0.169   Up_debounce/Flip2/Q
                                                       Up_debounce/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (0.935ns logic, 3.672ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulse1000/cnt/Q_10 (FF)
  Destination:          Up_debounce/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (1.369 - 1.551)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulse1000/cnt/Q_10 to Up_debounce/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y73.CQ      Tcko                  0.518   pulse1000/cnt/Q<11>
                                                       pulse1000/cnt/Q_10
    SLICE_X77Y71.A1      net (fanout=1)        0.806   pulse1000/cnt/Q<10>
    SLICE_X77Y71.A       Tilo                  0.124   pulse1000/pulse_int<15>
                                                       pulse1000/pulse_int<15>1
    SLICE_X77Y72.A5      net (fanout=6)        0.435   pulse1000/pulse_int<15>
    SLICE_X77Y72.A       Tilo                  0.124   pingpoing/r
                                                       pulse1000/pulse_int<15>3
    SLICE_X42Y86.CE      net (fanout=13)       2.377   pulse_1000
    SLICE_X42Y86.CLK     Tceck                 0.169   Up_debounce/Flip2/Q
                                                       Up_debounce/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (0.935ns logic, 3.618ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Left_debounce/Flip3/Q (SLICE_X52Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Left_debounce/Flip2/Q (FF)
  Destination:          Left_debounce/Flip3/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.258ns (0.762 - 0.504)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Left_debounce/Flip2/Q to Left_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y72.AQ      Tcko                  0.141   Left_debounce/Flip2/Q
                                                       Left_debounce/Flip2/Q
    SLICE_X52Y73.AX      net (fanout=3)        0.209   Left_debounce/Flip2/Q
    SLICE_X52Y73.CLK     Tckdi       (-Th)     0.070   Left_debounce/Flip3/Q
                                                       Left_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.071ns logic, 0.209ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point Right_debounce/Flip3/Q (SLICE_X54Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Right_debounce/Flip2/Q (FF)
  Destination:          Right_debounce/Flip3/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.259ns (0.764 - 0.505)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Right_debounce/Flip2/Q to Right_debounce/Flip3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.AQ      Tcko                  0.141   Right_debounce/Flip2/Q
                                                       Right_debounce/Flip2/Q
    SLICE_X54Y72.AX      net (fanout=6)        0.251   Right_debounce/Flip2/Q
    SLICE_X54Y72.CLK     Tckdi       (-Th)     0.059   down_debounce/Flip3/Q
                                                       Right_debounce/Flip3/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.082ns logic, 0.251ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point Top_FSM/presentstate_FSM_FFd6 (SLICE_X56Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Center_steady/Flip/Q (FF)
  Destination:          Top_FSM/presentstate_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (0.763 - 0.501)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Center_steady/Flip/Q to Top_FSM/presentstate_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.BQ      Tcko                  0.141   Center_steady/Flip/Q
                                                       Center_steady/Flip/Q
    SLICE_X56Y73.A6      net (fanout=3)        0.300   Center_steady/Flip/Q
    SLICE_X56Y73.CLK     Tah         (-Th)     0.075   Top_FSM/presentstate_FSM_FFd8
                                                       Top_FSM/presentstate_FSM_FFd6-In
                                                       Top_FSM/presentstate_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.066ns logic, 0.300ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Up_debounce/Flip1/Q/CLK
  Logical resource: Up_debounce/Flip1/Q/CK
  Location pin: SLICE_X15Y98.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Up_debounce/Flip1/Q/CLK
  Logical resource: Up_debounce/Flip1/Q/CK
  Location pin: SLICE_X15Y98.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.877|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1396 paths, 0 nets, and 387 connections

Design statistics:
   Minimum period:   5.877ns{1}   (Maximum frequency: 170.155MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 06 11:28:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 672 MB



