
state_recorder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a524  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  0800a6c0  0800a6c0  0001a6c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a898  0800a898  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a898  0800a898  0001a898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8a0  0800a8a0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8a0  0800a8a0  0001a8a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8a4  0800a8a4  0001a8a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800a8a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c24  2000007c  0800a924  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ca0  0800a924  00023ca0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016dd4  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000318e  00000000  00000000  00036e80  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001270  00000000  00000000  0003a010  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010e8  00000000  00000000  0003b280  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a458  00000000  00000000  0003c368  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000103b0  00000000  00000000  000567c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009817b  00000000  00000000  00066b70  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000feceb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051cc  00000000  00000000  000fed68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000007c 	.word	0x2000007c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800a6a4 	.word	0x0800a6a4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000080 	.word	0x20000080
 80001d4:	0800a6a4 	.word	0x0800a6a4

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_drsub>:
 80001e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001ec:	e002      	b.n	80001f4 <__adddf3>
 80001ee:	bf00      	nop

080001f0 <__aeabi_dsub>:
 80001f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f4 <__adddf3>:
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001fe:	ea94 0f05 	teq	r4, r5
 8000202:	bf08      	it	eq
 8000204:	ea90 0f02 	teqeq	r0, r2
 8000208:	bf1f      	itttt	ne
 800020a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800020e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000212:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000216:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021a:	f000 80e2 	beq.w	80003e2 <__adddf3+0x1ee>
 800021e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000222:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000226:	bfb8      	it	lt
 8000228:	426d      	neglt	r5, r5
 800022a:	dd0c      	ble.n	8000246 <__adddf3+0x52>
 800022c:	442c      	add	r4, r5
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	ea82 0000 	eor.w	r0, r2, r0
 800023a:	ea83 0101 	eor.w	r1, r3, r1
 800023e:	ea80 0202 	eor.w	r2, r0, r2
 8000242:	ea81 0303 	eor.w	r3, r1, r3
 8000246:	2d36      	cmp	r5, #54	; 0x36
 8000248:	bf88      	it	hi
 800024a:	bd30      	pophi	{r4, r5, pc}
 800024c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000254:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000258:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x70>
 800025e:	4240      	negs	r0, r0
 8000260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000264:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000268:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800026c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x84>
 8000272:	4252      	negs	r2, r2
 8000274:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000278:	ea94 0f05 	teq	r4, r5
 800027c:	f000 80a7 	beq.w	80003ce <__adddf3+0x1da>
 8000280:	f1a4 0401 	sub.w	r4, r4, #1
 8000284:	f1d5 0e20 	rsbs	lr, r5, #32
 8000288:	db0d      	blt.n	80002a6 <__adddf3+0xb2>
 800028a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800028e:	fa22 f205 	lsr.w	r2, r2, r5
 8000292:	1880      	adds	r0, r0, r2
 8000294:	f141 0100 	adc.w	r1, r1, #0
 8000298:	fa03 f20e 	lsl.w	r2, r3, lr
 800029c:	1880      	adds	r0, r0, r2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	4159      	adcs	r1, r3
 80002a4:	e00e      	b.n	80002c4 <__adddf3+0xd0>
 80002a6:	f1a5 0520 	sub.w	r5, r5, #32
 80002aa:	f10e 0e20 	add.w	lr, lr, #32
 80002ae:	2a01      	cmp	r2, #1
 80002b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b4:	bf28      	it	cs
 80002b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c8:	d507      	bpl.n	80002da <__adddf3+0xe6>
 80002ca:	f04f 0e00 	mov.w	lr, #0
 80002ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002de:	d31b      	bcc.n	8000318 <__adddf3+0x124>
 80002e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e4:	d30c      	bcc.n	8000300 <__adddf3+0x10c>
 80002e6:	0849      	lsrs	r1, r1, #1
 80002e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f0:	f104 0401 	add.w	r4, r4, #1
 80002f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002fc:	f080 809a 	bcs.w	8000434 <__adddf3+0x240>
 8000300:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000304:	bf08      	it	eq
 8000306:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030a:	f150 0000 	adcs.w	r0, r0, #0
 800030e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000312:	ea41 0105 	orr.w	r1, r1, r5
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800031c:	4140      	adcs	r0, r0
 800031e:	eb41 0101 	adc.w	r1, r1, r1
 8000322:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000326:	f1a4 0401 	sub.w	r4, r4, #1
 800032a:	d1e9      	bne.n	8000300 <__adddf3+0x10c>
 800032c:	f091 0f00 	teq	r1, #0
 8000330:	bf04      	itt	eq
 8000332:	4601      	moveq	r1, r0
 8000334:	2000      	moveq	r0, #0
 8000336:	fab1 f381 	clz	r3, r1
 800033a:	bf08      	it	eq
 800033c:	3320      	addeq	r3, #32
 800033e:	f1a3 030b 	sub.w	r3, r3, #11
 8000342:	f1b3 0220 	subs.w	r2, r3, #32
 8000346:	da0c      	bge.n	8000362 <__adddf3+0x16e>
 8000348:	320c      	adds	r2, #12
 800034a:	dd08      	ble.n	800035e <__adddf3+0x16a>
 800034c:	f102 0c14 	add.w	ip, r2, #20
 8000350:	f1c2 020c 	rsb	r2, r2, #12
 8000354:	fa01 f00c 	lsl.w	r0, r1, ip
 8000358:	fa21 f102 	lsr.w	r1, r1, r2
 800035c:	e00c      	b.n	8000378 <__adddf3+0x184>
 800035e:	f102 0214 	add.w	r2, r2, #20
 8000362:	bfd8      	it	le
 8000364:	f1c2 0c20 	rsble	ip, r2, #32
 8000368:	fa01 f102 	lsl.w	r1, r1, r2
 800036c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000370:	bfdc      	itt	le
 8000372:	ea41 010c 	orrle.w	r1, r1, ip
 8000376:	4090      	lslle	r0, r2
 8000378:	1ae4      	subs	r4, r4, r3
 800037a:	bfa2      	ittt	ge
 800037c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000380:	4329      	orrge	r1, r5
 8000382:	bd30      	popge	{r4, r5, pc}
 8000384:	ea6f 0404 	mvn.w	r4, r4
 8000388:	3c1f      	subs	r4, #31
 800038a:	da1c      	bge.n	80003c6 <__adddf3+0x1d2>
 800038c:	340c      	adds	r4, #12
 800038e:	dc0e      	bgt.n	80003ae <__adddf3+0x1ba>
 8000390:	f104 0414 	add.w	r4, r4, #20
 8000394:	f1c4 0220 	rsb	r2, r4, #32
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f302 	lsl.w	r3, r1, r2
 80003a0:	ea40 0003 	orr.w	r0, r0, r3
 80003a4:	fa21 f304 	lsr.w	r3, r1, r4
 80003a8:	ea45 0103 	orr.w	r1, r5, r3
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f1c4 040c 	rsb	r4, r4, #12
 80003b2:	f1c4 0220 	rsb	r2, r4, #32
 80003b6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ba:	fa01 f304 	lsl.w	r3, r1, r4
 80003be:	ea40 0003 	orr.w	r0, r0, r3
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f094 0f00 	teq	r4, #0
 80003d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003d6:	bf06      	itte	eq
 80003d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003dc:	3401      	addeq	r4, #1
 80003de:	3d01      	subne	r5, #1
 80003e0:	e74e      	b.n	8000280 <__adddf3+0x8c>
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf18      	it	ne
 80003e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ec:	d029      	beq.n	8000442 <__adddf3+0x24e>
 80003ee:	ea94 0f05 	teq	r4, r5
 80003f2:	bf08      	it	eq
 80003f4:	ea90 0f02 	teqeq	r0, r2
 80003f8:	d005      	beq.n	8000406 <__adddf3+0x212>
 80003fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80003fe:	bf04      	itt	eq
 8000400:	4619      	moveq	r1, r3
 8000402:	4610      	moveq	r0, r2
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	ea91 0f03 	teq	r1, r3
 800040a:	bf1e      	ittt	ne
 800040c:	2100      	movne	r1, #0
 800040e:	2000      	movne	r0, #0
 8000410:	bd30      	popne	{r4, r5, pc}
 8000412:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000416:	d105      	bne.n	8000424 <__adddf3+0x230>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	4149      	adcs	r1, r1
 800041c:	bf28      	it	cs
 800041e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000428:	bf3c      	itt	cc
 800042a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800042e:	bd30      	popcc	{r4, r5, pc}
 8000430:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000434:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000438:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800043c:	f04f 0000 	mov.w	r0, #0
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf1a      	itte	ne
 8000448:	4619      	movne	r1, r3
 800044a:	4610      	movne	r0, r2
 800044c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000450:	bf1c      	itt	ne
 8000452:	460b      	movne	r3, r1
 8000454:	4602      	movne	r2, r0
 8000456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045a:	bf06      	itte	eq
 800045c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000460:	ea91 0f03 	teqeq	r1, r3
 8000464:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	bf00      	nop

0800046c <__aeabi_ui2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f04f 0500 	mov.w	r5, #0
 8000484:	f04f 0100 	mov.w	r1, #0
 8000488:	e750      	b.n	800032c <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_i2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a4:	bf48      	it	mi
 80004a6:	4240      	negmi	r0, r0
 80004a8:	f04f 0100 	mov.w	r1, #0
 80004ac:	e73e      	b.n	800032c <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_f2d>:
 80004b0:	0042      	lsls	r2, r0, #1
 80004b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004be:	bf1f      	itttt	ne
 80004c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004cc:	4770      	bxne	lr
 80004ce:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d2:	bf08      	it	eq
 80004d4:	4770      	bxeq	lr
 80004d6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004da:	bf04      	itt	eq
 80004dc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e71c      	b.n	800032c <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aed8 	beq.w	80002da <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6bd      	b.n	80002da <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpun>:
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x10>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d10a      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__aeabi_dcmpun+0x20>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0001 	mov.w	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_uldivmod>:
 8000ac0:	b953      	cbnz	r3, 8000ad8 <__aeabi_uldivmod+0x18>
 8000ac2:	b94a      	cbnz	r2, 8000ad8 <__aeabi_uldivmod+0x18>
 8000ac4:	2900      	cmp	r1, #0
 8000ac6:	bf08      	it	eq
 8000ac8:	2800      	cmpeq	r0, #0
 8000aca:	bf1c      	itt	ne
 8000acc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ad0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ad4:	f000 b972 	b.w	8000dbc <__aeabi_idiv0>
 8000ad8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000adc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae0:	f000 f806 	bl	8000af0 <__udivmoddi4>
 8000ae4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aec:	b004      	add	sp, #16
 8000aee:	4770      	bx	lr

08000af0 <__udivmoddi4>:
 8000af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af4:	9e08      	ldr	r6, [sp, #32]
 8000af6:	4604      	mov	r4, r0
 8000af8:	4688      	mov	r8, r1
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d14b      	bne.n	8000b96 <__udivmoddi4+0xa6>
 8000afe:	428a      	cmp	r2, r1
 8000b00:	4615      	mov	r5, r2
 8000b02:	d967      	bls.n	8000bd4 <__udivmoddi4+0xe4>
 8000b04:	fab2 f282 	clz	r2, r2
 8000b08:	b14a      	cbz	r2, 8000b1e <__udivmoddi4+0x2e>
 8000b0a:	f1c2 0720 	rsb	r7, r2, #32
 8000b0e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b12:	fa20 f707 	lsr.w	r7, r0, r7
 8000b16:	4095      	lsls	r5, r2
 8000b18:	ea47 0803 	orr.w	r8, r7, r3
 8000b1c:	4094      	lsls	r4, r2
 8000b1e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b22:	0c23      	lsrs	r3, r4, #16
 8000b24:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b28:	fa1f fc85 	uxth.w	ip, r5
 8000b2c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b30:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b34:	fb07 f10c 	mul.w	r1, r7, ip
 8000b38:	4299      	cmp	r1, r3
 8000b3a:	d909      	bls.n	8000b50 <__udivmoddi4+0x60>
 8000b3c:	18eb      	adds	r3, r5, r3
 8000b3e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000b42:	f080 811b 	bcs.w	8000d7c <__udivmoddi4+0x28c>
 8000b46:	4299      	cmp	r1, r3
 8000b48:	f240 8118 	bls.w	8000d7c <__udivmoddi4+0x28c>
 8000b4c:	3f02      	subs	r7, #2
 8000b4e:	442b      	add	r3, r5
 8000b50:	1a5b      	subs	r3, r3, r1
 8000b52:	b2a4      	uxth	r4, r4
 8000b54:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b58:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b5c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b60:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b64:	45a4      	cmp	ip, r4
 8000b66:	d909      	bls.n	8000b7c <__udivmoddi4+0x8c>
 8000b68:	192c      	adds	r4, r5, r4
 8000b6a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b6e:	f080 8107 	bcs.w	8000d80 <__udivmoddi4+0x290>
 8000b72:	45a4      	cmp	ip, r4
 8000b74:	f240 8104 	bls.w	8000d80 <__udivmoddi4+0x290>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	442c      	add	r4, r5
 8000b7c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b80:	eba4 040c 	sub.w	r4, r4, ip
 8000b84:	2700      	movs	r7, #0
 8000b86:	b11e      	cbz	r6, 8000b90 <__udivmoddi4+0xa0>
 8000b88:	40d4      	lsrs	r4, r2
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e9c6 4300 	strd	r4, r3, [r6]
 8000b90:	4639      	mov	r1, r7
 8000b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b96:	428b      	cmp	r3, r1
 8000b98:	d909      	bls.n	8000bae <__udivmoddi4+0xbe>
 8000b9a:	2e00      	cmp	r6, #0
 8000b9c:	f000 80eb 	beq.w	8000d76 <__udivmoddi4+0x286>
 8000ba0:	2700      	movs	r7, #0
 8000ba2:	e9c6 0100 	strd	r0, r1, [r6]
 8000ba6:	4638      	mov	r0, r7
 8000ba8:	4639      	mov	r1, r7
 8000baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bae:	fab3 f783 	clz	r7, r3
 8000bb2:	2f00      	cmp	r7, #0
 8000bb4:	d147      	bne.n	8000c46 <__udivmoddi4+0x156>
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d302      	bcc.n	8000bc0 <__udivmoddi4+0xd0>
 8000bba:	4282      	cmp	r2, r0
 8000bbc:	f200 80fa 	bhi.w	8000db4 <__udivmoddi4+0x2c4>
 8000bc0:	1a84      	subs	r4, r0, r2
 8000bc2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	4698      	mov	r8, r3
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	d0e0      	beq.n	8000b90 <__udivmoddi4+0xa0>
 8000bce:	e9c6 4800 	strd	r4, r8, [r6]
 8000bd2:	e7dd      	b.n	8000b90 <__udivmoddi4+0xa0>
 8000bd4:	b902      	cbnz	r2, 8000bd8 <__udivmoddi4+0xe8>
 8000bd6:	deff      	udf	#255	; 0xff
 8000bd8:	fab2 f282 	clz	r2, r2
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	f040 808f 	bne.w	8000d00 <__udivmoddi4+0x210>
 8000be2:	1b49      	subs	r1, r1, r5
 8000be4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000be8:	fa1f f885 	uxth.w	r8, r5
 8000bec:	2701      	movs	r7, #1
 8000bee:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bf2:	0c23      	lsrs	r3, r4, #16
 8000bf4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfc:	fb08 f10c 	mul.w	r1, r8, ip
 8000c00:	4299      	cmp	r1, r3
 8000c02:	d907      	bls.n	8000c14 <__udivmoddi4+0x124>
 8000c04:	18eb      	adds	r3, r5, r3
 8000c06:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c0a:	d202      	bcs.n	8000c12 <__udivmoddi4+0x122>
 8000c0c:	4299      	cmp	r1, r3
 8000c0e:	f200 80cd 	bhi.w	8000dac <__udivmoddi4+0x2bc>
 8000c12:	4684      	mov	ip, r0
 8000c14:	1a59      	subs	r1, r3, r1
 8000c16:	b2a3      	uxth	r3, r4
 8000c18:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c1c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c20:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c24:	fb08 f800 	mul.w	r8, r8, r0
 8000c28:	45a0      	cmp	r8, r4
 8000c2a:	d907      	bls.n	8000c3c <__udivmoddi4+0x14c>
 8000c2c:	192c      	adds	r4, r5, r4
 8000c2e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c32:	d202      	bcs.n	8000c3a <__udivmoddi4+0x14a>
 8000c34:	45a0      	cmp	r8, r4
 8000c36:	f200 80b6 	bhi.w	8000da6 <__udivmoddi4+0x2b6>
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	eba4 0408 	sub.w	r4, r4, r8
 8000c40:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c44:	e79f      	b.n	8000b86 <__udivmoddi4+0x96>
 8000c46:	f1c7 0c20 	rsb	ip, r7, #32
 8000c4a:	40bb      	lsls	r3, r7
 8000c4c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c50:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c54:	fa01 f407 	lsl.w	r4, r1, r7
 8000c58:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c5c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c60:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c64:	4325      	orrs	r5, r4
 8000c66:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c6a:	0c2c      	lsrs	r4, r5, #16
 8000c6c:	fb08 3319 	mls	r3, r8, r9, r3
 8000c70:	fa1f fa8e 	uxth.w	sl, lr
 8000c74:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c78:	fb09 f40a 	mul.w	r4, r9, sl
 8000c7c:	429c      	cmp	r4, r3
 8000c7e:	fa02 f207 	lsl.w	r2, r2, r7
 8000c82:	fa00 f107 	lsl.w	r1, r0, r7
 8000c86:	d90b      	bls.n	8000ca0 <__udivmoddi4+0x1b0>
 8000c88:	eb1e 0303 	adds.w	r3, lr, r3
 8000c8c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000c90:	f080 8087 	bcs.w	8000da2 <__udivmoddi4+0x2b2>
 8000c94:	429c      	cmp	r4, r3
 8000c96:	f240 8084 	bls.w	8000da2 <__udivmoddi4+0x2b2>
 8000c9a:	f1a9 0902 	sub.w	r9, r9, #2
 8000c9e:	4473      	add	r3, lr
 8000ca0:	1b1b      	subs	r3, r3, r4
 8000ca2:	b2ad      	uxth	r5, r5
 8000ca4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cb0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb4:	45a2      	cmp	sl, r4
 8000cb6:	d908      	bls.n	8000cca <__udivmoddi4+0x1da>
 8000cb8:	eb1e 0404 	adds.w	r4, lr, r4
 8000cbc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cc0:	d26b      	bcs.n	8000d9a <__udivmoddi4+0x2aa>
 8000cc2:	45a2      	cmp	sl, r4
 8000cc4:	d969      	bls.n	8000d9a <__udivmoddi4+0x2aa>
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	4474      	add	r4, lr
 8000cca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cce:	fba0 8902 	umull	r8, r9, r0, r2
 8000cd2:	eba4 040a 	sub.w	r4, r4, sl
 8000cd6:	454c      	cmp	r4, r9
 8000cd8:	46c2      	mov	sl, r8
 8000cda:	464b      	mov	r3, r9
 8000cdc:	d354      	bcc.n	8000d88 <__udivmoddi4+0x298>
 8000cde:	d051      	beq.n	8000d84 <__udivmoddi4+0x294>
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d069      	beq.n	8000db8 <__udivmoddi4+0x2c8>
 8000ce4:	ebb1 050a 	subs.w	r5, r1, sl
 8000ce8:	eb64 0403 	sbc.w	r4, r4, r3
 8000cec:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cf0:	40fd      	lsrs	r5, r7
 8000cf2:	40fc      	lsrs	r4, r7
 8000cf4:	ea4c 0505 	orr.w	r5, ip, r5
 8000cf8:	e9c6 5400 	strd	r5, r4, [r6]
 8000cfc:	2700      	movs	r7, #0
 8000cfe:	e747      	b.n	8000b90 <__udivmoddi4+0xa0>
 8000d00:	f1c2 0320 	rsb	r3, r2, #32
 8000d04:	fa20 f703 	lsr.w	r7, r0, r3
 8000d08:	4095      	lsls	r5, r2
 8000d0a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d0e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d12:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d16:	4338      	orrs	r0, r7
 8000d18:	0c01      	lsrs	r1, r0, #16
 8000d1a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d1e:	fa1f f885 	uxth.w	r8, r5
 8000d22:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d26:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d2a:	fb07 f308 	mul.w	r3, r7, r8
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	fa04 f402 	lsl.w	r4, r4, r2
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x256>
 8000d36:	1869      	adds	r1, r5, r1
 8000d38:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000d3c:	d22f      	bcs.n	8000d9e <__udivmoddi4+0x2ae>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d92d      	bls.n	8000d9e <__udivmoddi4+0x2ae>
 8000d42:	3f02      	subs	r7, #2
 8000d44:	4429      	add	r1, r5
 8000d46:	1acb      	subs	r3, r1, r3
 8000d48:	b281      	uxth	r1, r0
 8000d4a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d4e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d56:	fb00 f308 	mul.w	r3, r0, r8
 8000d5a:	428b      	cmp	r3, r1
 8000d5c:	d907      	bls.n	8000d6e <__udivmoddi4+0x27e>
 8000d5e:	1869      	adds	r1, r5, r1
 8000d60:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d64:	d217      	bcs.n	8000d96 <__udivmoddi4+0x2a6>
 8000d66:	428b      	cmp	r3, r1
 8000d68:	d915      	bls.n	8000d96 <__udivmoddi4+0x2a6>
 8000d6a:	3802      	subs	r0, #2
 8000d6c:	4429      	add	r1, r5
 8000d6e:	1ac9      	subs	r1, r1, r3
 8000d70:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d74:	e73b      	b.n	8000bee <__udivmoddi4+0xfe>
 8000d76:	4637      	mov	r7, r6
 8000d78:	4630      	mov	r0, r6
 8000d7a:	e709      	b.n	8000b90 <__udivmoddi4+0xa0>
 8000d7c:	4607      	mov	r7, r0
 8000d7e:	e6e7      	b.n	8000b50 <__udivmoddi4+0x60>
 8000d80:	4618      	mov	r0, r3
 8000d82:	e6fb      	b.n	8000b7c <__udivmoddi4+0x8c>
 8000d84:	4541      	cmp	r1, r8
 8000d86:	d2ab      	bcs.n	8000ce0 <__udivmoddi4+0x1f0>
 8000d88:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d8c:	eb69 020e 	sbc.w	r2, r9, lr
 8000d90:	3801      	subs	r0, #1
 8000d92:	4613      	mov	r3, r2
 8000d94:	e7a4      	b.n	8000ce0 <__udivmoddi4+0x1f0>
 8000d96:	4660      	mov	r0, ip
 8000d98:	e7e9      	b.n	8000d6e <__udivmoddi4+0x27e>
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	e795      	b.n	8000cca <__udivmoddi4+0x1da>
 8000d9e:	4667      	mov	r7, ip
 8000da0:	e7d1      	b.n	8000d46 <__udivmoddi4+0x256>
 8000da2:	4681      	mov	r9, r0
 8000da4:	e77c      	b.n	8000ca0 <__udivmoddi4+0x1b0>
 8000da6:	3802      	subs	r0, #2
 8000da8:	442c      	add	r4, r5
 8000daa:	e747      	b.n	8000c3c <__udivmoddi4+0x14c>
 8000dac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000db0:	442b      	add	r3, r5
 8000db2:	e72f      	b.n	8000c14 <__udivmoddi4+0x124>
 8000db4:	4638      	mov	r0, r7
 8000db6:	e708      	b.n	8000bca <__udivmoddi4+0xda>
 8000db8:	4637      	mov	r7, r6
 8000dba:	e6e9      	b.n	8000b90 <__udivmoddi4+0xa0>

08000dbc <__aeabi_idiv0>:
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop

08000dc0 <initSDcard>:

static const char* file_name = "data.csv";
static const uint32_t WsPerkWh = 3600000;
static uint32_t row_index = 0;

static void initSDcard() {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
	BYTE opt = 1;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	73fb      	strb	r3, [r7, #15]
	int status = f_mount(&SDFatFS, SDPath, opt);
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4912      	ldr	r1, [pc, #72]	; (8000e18 <initSDcard+0x58>)
 8000dd0:	4812      	ldr	r0, [pc, #72]	; (8000e1c <initSDcard+0x5c>)
 8000dd2:	f007 fe4f 	bl	8008a74 <f_mount>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	60bb      	str	r3, [r7, #8]
	status = f_open(&SDFile, file_name, FA_WRITE | FA_CREATE_NEW);
 8000dda:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <initSDcard+0x60>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2206      	movs	r2, #6
 8000de0:	4619      	mov	r1, r3
 8000de2:	4810      	ldr	r0, [pc, #64]	; (8000e24 <initSDcard+0x64>)
 8000de4:	f007 fe8c 	bl	8008b00 <f_open>
 8000de8:	4603      	mov	r3, r0
 8000dea:	60bb      	str	r3, [r7, #8]
	if (FR_OK == status) {
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d10d      	bne.n	8000e0e <initSDcard+0x4e>
		unsigned int wbytes;
		const char* init_row = "Index, nazwa, czas zdarzenia, czas trwania, avr. I [A], Energia [kWh]\n";
 8000df2:	4b0d      	ldr	r3, [pc, #52]	; (8000e28 <initSDcard+0x68>)
 8000df4:	607b      	str	r3, [r7, #4]
		f_write(&SDFile, init_row, strlen(init_row), &wbytes);
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f7ff f9ee 	bl	80001d8 <strlen>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	463b      	mov	r3, r7
 8000e00:	6879      	ldr	r1, [r7, #4]
 8000e02:	4808      	ldr	r0, [pc, #32]	; (8000e24 <initSDcard+0x64>)
 8000e04:	f008 f848 	bl	8008e98 <f_write>
		f_close(&SDFile);
 8000e08:	4806      	ldr	r0, [pc, #24]	; (8000e24 <initSDcard+0x64>)
 8000e0a:	f008 fa57 	bl	80092bc <f_close>
	}
}
 8000e0e:	bf00      	nop
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20001c34 	.word	0x20001c34
 8000e1c:	20002c68 	.word	0x20002c68
 8000e20:	20000000 	.word	0x20000000
 8000e24:	20001c38 	.word	0x20001c38
 8000e28:	0800a6cc 	.word	0x0800a6cc
 8000e2c:	00000000 	.word	0x00000000

08000e30 <itoFractional>:

static void itoFractional(uint32_t num, uint32_t precision_positions, char* buf) {
 8000e30:	b5b0      	push	{r4, r5, r7, lr}
 8000e32:	b088      	sub	sp, #32
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
	if (num < pow(10, precision_positions)) {
 8000e3c:	68f8      	ldr	r0, [r7, #12]
 8000e3e:	f7ff fb15 	bl	800046c <__aeabi_ui2d>
 8000e42:	4604      	mov	r4, r0
 8000e44:	460d      	mov	r5, r1
 8000e46:	68b8      	ldr	r0, [r7, #8]
 8000e48:	f7ff fb10 	bl	800046c <__aeabi_ui2d>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	460b      	mov	r3, r1
 8000e50:	ec43 2b11 	vmov	d1, r2, r3
 8000e54:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8000ee0 <itoFractional+0xb0>
 8000e58:	f008 fbcc 	bl	80095f4 <pow>
 8000e5c:	ec53 2b10 	vmov	r2, r3, d0
 8000e60:	4620      	mov	r0, r4
 8000e62:	4629      	mov	r1, r5
 8000e64:	f7ff fdee 	bl	8000a44 <__aeabi_dcmplt>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d100      	bne.n	8000e70 <itoFractional+0x40>
		for (uint32_t i=0; i<refill; i++ ){
			strcat(buf, "0");
		}
		strcat(buf, numBuf);
	}
}
 8000e6e:	e033      	b.n	8000ed8 <itoFractional+0xa8>
		char* numBuf = alloca(precision_positions+1);
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	3301      	adds	r3, #1
 8000e74:	3307      	adds	r3, #7
 8000e76:	3307      	adds	r3, #7
 8000e78:	08db      	lsrs	r3, r3, #3
 8000e7a:	00db      	lsls	r3, r3, #3
 8000e7c:	ebad 0d03 	sub.w	sp, sp, r3
 8000e80:	466b      	mov	r3, sp
 8000e82:	3307      	adds	r3, #7
 8000e84:	08db      	lsrs	r3, r3, #3
 8000e86:	00db      	lsls	r3, r3, #3
 8000e88:	61bb      	str	r3, [r7, #24]
		itoa(num, numBuf, 10);
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	220a      	movs	r2, #10
 8000e8e:	69b9      	ldr	r1, [r7, #24]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f008 fadb 	bl	800944c <itoa>
		uint32_t refill = precision_positions - strlen(numBuf);
 8000e96:	69b8      	ldr	r0, [r7, #24]
 8000e98:	f7ff f99e 	bl	80001d8 <strlen>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	1a9b      	subs	r3, r3, r2
 8000ea2:	617b      	str	r3, [r7, #20]
		for (uint32_t i=0; i<refill; i++ ){
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
 8000ea8:	e00e      	b.n	8000ec8 <itoFractional+0x98>
			strcat(buf, "0");
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f7ff f994 	bl	80001d8 <strlen>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	490b      	ldr	r1, [pc, #44]	; (8000ee8 <itoFractional+0xb8>)
 8000eba:	461a      	mov	r2, r3
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	881b      	ldrh	r3, [r3, #0]
 8000ec0:	8013      	strh	r3, [r2, #0]
		for (uint32_t i=0; i<refill; i++ ){
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	61fb      	str	r3, [r7, #28]
 8000ec8:	69fa      	ldr	r2, [r7, #28]
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d3ec      	bcc.n	8000eaa <itoFractional+0x7a>
		strcat(buf, numBuf);
 8000ed0:	69b9      	ldr	r1, [r7, #24]
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f008 fb36 	bl	8009544 <strcat>
}
 8000ed8:	bf00      	nop
 8000eda:	3720      	adds	r7, #32
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bdb0      	pop	{r4, r5, r7, pc}
 8000ee0:	00000000 	.word	0x00000000
 8000ee4:	40240000 	.word	0x40240000
 8000ee8:	0800a714 	.word	0x0800a714

08000eec <ftoa>:

static char* ftoa(float num, char* buf) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ef6:	6038      	str	r0, [r7, #0]
	int numFicedPoint = num*1000;
 8000ef8:	edd7 7a01 	vldr	s15, [r7, #4]
 8000efc:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8000fd4 <ftoa+0xe8>
 8000f00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f08:	ee17 3a90 	vmov	r3, s15
 8000f0c:	617b      	str	r3, [r7, #20]
	char numBuf[12] = {0};
 8000f0e:	f107 0308 	add.w	r3, r7, #8
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
	itoa(numFicedPoint/1000, numBuf, 10);
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	4a2e      	ldr	r2, [pc, #184]	; (8000fd8 <ftoa+0xec>)
 8000f1e:	fb82 1203 	smull	r1, r2, r2, r3
 8000f22:	1192      	asrs	r2, r2, #6
 8000f24:	17db      	asrs	r3, r3, #31
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	f107 0108 	add.w	r1, r7, #8
 8000f2c:	220a      	movs	r2, #10
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f008 fa8c 	bl	800944c <itoa>
	strcat(buf, "\"");
 8000f34:	6838      	ldr	r0, [r7, #0]
 8000f36:	f7ff f94f 	bl	80001d8 <strlen>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	4413      	add	r3, r2
 8000f42:	4926      	ldr	r1, [pc, #152]	; (8000fdc <ftoa+0xf0>)
 8000f44:	461a      	mov	r2, r3
 8000f46:	460b      	mov	r3, r1
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	8013      	strh	r3, [r2, #0]
	strcat(buf, numBuf); strcat(buf, ",");
 8000f4c:	f107 0308 	add.w	r3, r7, #8
 8000f50:	4619      	mov	r1, r3
 8000f52:	6838      	ldr	r0, [r7, #0]
 8000f54:	f008 faf6 	bl	8009544 <strcat>
 8000f58:	6838      	ldr	r0, [r7, #0]
 8000f5a:	f7ff f93d 	bl	80001d8 <strlen>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	461a      	mov	r2, r3
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	4413      	add	r3, r2
 8000f66:	491e      	ldr	r1, [pc, #120]	; (8000fe0 <ftoa+0xf4>)
 8000f68:	461a      	mov	r2, r3
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	8013      	strh	r3, [r2, #0]
	memset(numBuf, 0, sizeof(numBuf));
 8000f70:	f107 0308 	add.w	r3, r7, #8
 8000f74:	220c      	movs	r2, #12
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f008 fa71 	bl	8009460 <memset>
	itoFractional(numFicedPoint%1000, 3, numBuf);
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	4a15      	ldr	r2, [pc, #84]	; (8000fd8 <ftoa+0xec>)
 8000f82:	fb82 1203 	smull	r1, r2, r2, r3
 8000f86:	1191      	asrs	r1, r2, #6
 8000f88:	17da      	asrs	r2, r3, #31
 8000f8a:	1a8a      	subs	r2, r1, r2
 8000f8c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f90:	fb01 f202 	mul.w	r2, r1, r2
 8000f94:	1a9a      	subs	r2, r3, r2
 8000f96:	4610      	mov	r0, r2
 8000f98:	f107 0308 	add.w	r3, r7, #8
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	2103      	movs	r1, #3
 8000fa0:	f7ff ff46 	bl	8000e30 <itoFractional>
	strcat(buf, numBuf);
 8000fa4:	f107 0308 	add.w	r3, r7, #8
 8000fa8:	4619      	mov	r1, r3
 8000faa:	6838      	ldr	r0, [r7, #0]
 8000fac:	f008 faca 	bl	8009544 <strcat>
	strcat(buf, "\"");
 8000fb0:	6838      	ldr	r0, [r7, #0]
 8000fb2:	f7ff f911 	bl	80001d8 <strlen>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	461a      	mov	r2, r3
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	4907      	ldr	r1, [pc, #28]	; (8000fdc <ftoa+0xf0>)
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	8013      	strh	r3, [r2, #0]
	return buf;
 8000fc8:	683b      	ldr	r3, [r7, #0]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3718      	adds	r7, #24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	447a0000 	.word	0x447a0000
 8000fd8:	10624dd3 	.word	0x10624dd3
 8000fdc:	0800a718 	.word	0x0800a718
 8000fe0:	0800a71c 	.word	0x0800a71c

08000fe4 <convertTime>:

static char* convertTime(uint32_t time_ms, char* buf) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08a      	sub	sp, #40	; 0x28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
	uint32_t ms = time_ms%1000;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a61      	ldr	r2, [pc, #388]	; (8001178 <convertTime+0x194>)
 8000ff2:	fba2 1203 	umull	r1, r2, r2, r3
 8000ff6:	0992      	lsrs	r2, r2, #6
 8000ff8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ffc:	fb01 f202 	mul.w	r2, r1, r2
 8001000:	1a9b      	subs	r3, r3, r2
 8001002:	627b      	str	r3, [r7, #36]	; 0x24
	time_ms /= 1000;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a5c      	ldr	r2, [pc, #368]	; (8001178 <convertTime+0x194>)
 8001008:	fba2 2303 	umull	r2, r3, r2, r3
 800100c:	099b      	lsrs	r3, r3, #6
 800100e:	607b      	str	r3, [r7, #4]
	uint32_t s = time_ms%60;
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	4b5a      	ldr	r3, [pc, #360]	; (800117c <convertTime+0x198>)
 8001014:	fba3 1302 	umull	r1, r3, r3, r2
 8001018:	0959      	lsrs	r1, r3, #5
 800101a:	460b      	mov	r3, r1
 800101c:	011b      	lsls	r3, r3, #4
 800101e:	1a5b      	subs	r3, r3, r1
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	623b      	str	r3, [r7, #32]
	time_ms /= 60;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a54      	ldr	r2, [pc, #336]	; (800117c <convertTime+0x198>)
 800102a:	fba2 2303 	umull	r2, r3, r2, r3
 800102e:	095b      	lsrs	r3, r3, #5
 8001030:	607b      	str	r3, [r7, #4]
	uint32_t m = time_ms%60;
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	4b51      	ldr	r3, [pc, #324]	; (800117c <convertTime+0x198>)
 8001036:	fba3 1302 	umull	r1, r3, r3, r2
 800103a:	0959      	lsrs	r1, r3, #5
 800103c:	460b      	mov	r3, r1
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	1a5b      	subs	r3, r3, r1
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	61fb      	str	r3, [r7, #28]
	time_ms /= 60;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a4c      	ldr	r2, [pc, #304]	; (800117c <convertTime+0x198>)
 800104c:	fba2 2303 	umull	r2, r3, r2, r3
 8001050:	095b      	lsrs	r3, r3, #5
 8001052:	607b      	str	r3, [r7, #4]
	uint32_t h = time_ms;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	61bb      	str	r3, [r7, #24]
	char numBuf[9] = {0};
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	721a      	strb	r2, [r3, #8]
	itoa(h, numBuf, 10);
 8001064:	69bb      	ldr	r3, [r7, #24]
 8001066:	f107 010c 	add.w	r1, r7, #12
 800106a:	220a      	movs	r2, #10
 800106c:	4618      	mov	r0, r3
 800106e:	f008 f9ed 	bl	800944c <itoa>
	strcat(buf, "\"");
 8001072:	6838      	ldr	r0, [r7, #0]
 8001074:	f7ff f8b0 	bl	80001d8 <strlen>
 8001078:	4603      	mov	r3, r0
 800107a:	461a      	mov	r2, r3
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	4413      	add	r3, r2
 8001080:	493f      	ldr	r1, [pc, #252]	; (8001180 <convertTime+0x19c>)
 8001082:	461a      	mov	r2, r3
 8001084:	460b      	mov	r3, r1
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	8013      	strh	r3, [r2, #0]
	strcat(buf, numBuf); strcat(buf, ":"); memset(numBuf, 0, sizeof(numBuf));
 800108a:	f107 030c 	add.w	r3, r7, #12
 800108e:	4619      	mov	r1, r3
 8001090:	6838      	ldr	r0, [r7, #0]
 8001092:	f008 fa57 	bl	8009544 <strcat>
 8001096:	6838      	ldr	r0, [r7, #0]
 8001098:	f7ff f89e 	bl	80001d8 <strlen>
 800109c:	4603      	mov	r3, r0
 800109e:	461a      	mov	r2, r3
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	4413      	add	r3, r2
 80010a4:	4937      	ldr	r1, [pc, #220]	; (8001184 <convertTime+0x1a0>)
 80010a6:	461a      	mov	r2, r3
 80010a8:	460b      	mov	r3, r1
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	8013      	strh	r3, [r2, #0]
 80010ae:	f107 030c 	add.w	r3, r7, #12
 80010b2:	2209      	movs	r2, #9
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f008 f9d2 	bl	8009460 <memset>
	itoa(m, numBuf, 10);
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	f107 010c 	add.w	r1, r7, #12
 80010c2:	220a      	movs	r2, #10
 80010c4:	4618      	mov	r0, r3
 80010c6:	f008 f9c1 	bl	800944c <itoa>
	strcat(buf, numBuf); strcat(buf, ":"); memset(numBuf, 0, sizeof(numBuf));
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	4619      	mov	r1, r3
 80010d0:	6838      	ldr	r0, [r7, #0]
 80010d2:	f008 fa37 	bl	8009544 <strcat>
 80010d6:	6838      	ldr	r0, [r7, #0]
 80010d8:	f7ff f87e 	bl	80001d8 <strlen>
 80010dc:	4603      	mov	r3, r0
 80010de:	461a      	mov	r2, r3
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	4413      	add	r3, r2
 80010e4:	4927      	ldr	r1, [pc, #156]	; (8001184 <convertTime+0x1a0>)
 80010e6:	461a      	mov	r2, r3
 80010e8:	460b      	mov	r3, r1
 80010ea:	881b      	ldrh	r3, [r3, #0]
 80010ec:	8013      	strh	r3, [r2, #0]
 80010ee:	f107 030c 	add.w	r3, r7, #12
 80010f2:	2209      	movs	r2, #9
 80010f4:	2100      	movs	r1, #0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f008 f9b2 	bl	8009460 <memset>
	itoa(s, numBuf, 10);
 80010fc:	6a3b      	ldr	r3, [r7, #32]
 80010fe:	f107 010c 	add.w	r1, r7, #12
 8001102:	220a      	movs	r2, #10
 8001104:	4618      	mov	r0, r3
 8001106:	f008 f9a1 	bl	800944c <itoa>
	strcat(buf, numBuf); strcat(buf, ","); memset(numBuf, 0, sizeof(numBuf));
 800110a:	f107 030c 	add.w	r3, r7, #12
 800110e:	4619      	mov	r1, r3
 8001110:	6838      	ldr	r0, [r7, #0]
 8001112:	f008 fa17 	bl	8009544 <strcat>
 8001116:	6838      	ldr	r0, [r7, #0]
 8001118:	f7ff f85e 	bl	80001d8 <strlen>
 800111c:	4603      	mov	r3, r0
 800111e:	461a      	mov	r2, r3
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	4413      	add	r3, r2
 8001124:	4918      	ldr	r1, [pc, #96]	; (8001188 <convertTime+0x1a4>)
 8001126:	461a      	mov	r2, r3
 8001128:	460b      	mov	r3, r1
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	8013      	strh	r3, [r2, #0]
 800112e:	f107 030c 	add.w	r3, r7, #12
 8001132:	2209      	movs	r2, #9
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f008 f992 	bl	8009460 <memset>
	itoFractional(ms, 3, numBuf);
 800113c:	f107 030c 	add.w	r3, r7, #12
 8001140:	461a      	mov	r2, r3
 8001142:	2103      	movs	r1, #3
 8001144:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001146:	f7ff fe73 	bl	8000e30 <itoFractional>
	strcat(buf, numBuf);
 800114a:	f107 030c 	add.w	r3, r7, #12
 800114e:	4619      	mov	r1, r3
 8001150:	6838      	ldr	r0, [r7, #0]
 8001152:	f008 f9f7 	bl	8009544 <strcat>
	strcat(buf, "\"");
 8001156:	6838      	ldr	r0, [r7, #0]
 8001158:	f7ff f83e 	bl	80001d8 <strlen>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	4413      	add	r3, r2
 8001164:	4906      	ldr	r1, [pc, #24]	; (8001180 <convertTime+0x19c>)
 8001166:	461a      	mov	r2, r3
 8001168:	460b      	mov	r3, r1
 800116a:	881b      	ldrh	r3, [r3, #0]
 800116c:	8013      	strh	r3, [r2, #0]
	return buf;
 800116e:	683b      	ldr	r3, [r7, #0]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3728      	adds	r7, #40	; 0x28
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	10624dd3 	.word	0x10624dd3
 800117c:	88888889 	.word	0x88888889
 8001180:	0800a718 	.word	0x0800a718
 8001184:	0800a720 	.word	0x0800a720
 8001188:	0800a71c 	.word	0x0800a71c

0800118c <recordData>:

static void recordData(const char* name, uint32_t start_time, uint32_t duration, float averageCurrent, float energy) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b0b0      	sub	sp, #192	; 0xc0
 8001190:	af00      	add	r7, sp, #0
 8001192:	6178      	str	r0, [r7, #20]
 8001194:	6139      	str	r1, [r7, #16]
 8001196:	60fa      	str	r2, [r7, #12]
 8001198:	ed87 0a02 	vstr	s0, [r7, #8]
 800119c:	edc7 0a01 	vstr	s1, [r7, #4]
	unsigned int wbytes;
	BYTE opt = 1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
	int status = f_mount(&SDFatFS, SDPath, opt);
 80011a6:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 80011aa:	461a      	mov	r2, r3
 80011ac:	4983      	ldr	r1, [pc, #524]	; (80013bc <recordData+0x230>)
 80011ae:	4884      	ldr	r0, [pc, #528]	; (80013c0 <recordData+0x234>)
 80011b0:	f007 fc60 	bl	8008a74 <f_mount>
 80011b4:	4603      	mov	r3, r0
 80011b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	status = f_open(&SDFile, file_name, FA_WRITE | FA_OPEN_APPEND);
 80011ba:	4b82      	ldr	r3, [pc, #520]	; (80013c4 <recordData+0x238>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2232      	movs	r2, #50	; 0x32
 80011c0:	4619      	mov	r1, r3
 80011c2:	4881      	ldr	r0, [pc, #516]	; (80013c8 <recordData+0x23c>)
 80011c4:	f007 fc9c 	bl	8008b00 <f_open>
 80011c8:	4603      	mov	r3, r0
 80011ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	if (FR_OK == status) {
 80011ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	f040 80ee 	bne.w	80013b4 <recordData+0x228>
		char strBuf[128] = {0};
 80011d8:	f107 031c 	add.w	r3, r7, #28
 80011dc:	2280      	movs	r2, #128	; 0x80
 80011de:	2100      	movs	r1, #0
 80011e0:	4618      	mov	r0, r3
 80011e2:	f008 f93d 	bl	8009460 <memset>
		char tempBuf[24] = {0};
 80011e6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
 80011f0:	609a      	str	r2, [r3, #8]
 80011f2:	60da      	str	r2, [r3, #12]
 80011f4:	611a      	str	r2, [r3, #16]
 80011f6:	615a      	str	r2, [r3, #20]
		itoa(row_index++, tempBuf, 10);
 80011f8:	4b74      	ldr	r3, [pc, #464]	; (80013cc <recordData+0x240>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	1c5a      	adds	r2, r3, #1
 80011fe:	4973      	ldr	r1, [pc, #460]	; (80013cc <recordData+0x240>)
 8001200:	600a      	str	r2, [r1, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001208:	220a      	movs	r2, #10
 800120a:	4619      	mov	r1, r3
 800120c:	f008 f91e 	bl	800944c <itoa>
		strcat(strBuf, tempBuf);
 8001210:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 8001214:	f107 031c 	add.w	r3, r7, #28
 8001218:	4611      	mov	r1, r2
 800121a:	4618      	mov	r0, r3
 800121c:	f008 f992 	bl	8009544 <strcat>
		strcat(strBuf, ", ");
 8001220:	f107 031c 	add.w	r3, r7, #28
 8001224:	4618      	mov	r0, r3
 8001226:	f7fe ffd7 	bl	80001d8 <strlen>
 800122a:	4603      	mov	r3, r0
 800122c:	461a      	mov	r2, r3
 800122e:	f107 031c 	add.w	r3, r7, #28
 8001232:	4413      	add	r3, r2
 8001234:	4a66      	ldr	r2, [pc, #408]	; (80013d0 <recordData+0x244>)
 8001236:	8811      	ldrh	r1, [r2, #0]
 8001238:	7892      	ldrb	r2, [r2, #2]
 800123a:	8019      	strh	r1, [r3, #0]
 800123c:	709a      	strb	r2, [r3, #2]
		strcat(strBuf, name);
 800123e:	f107 031c 	add.w	r3, r7, #28
 8001242:	6979      	ldr	r1, [r7, #20]
 8001244:	4618      	mov	r0, r3
 8001246:	f008 f97d 	bl	8009544 <strcat>
		strcat(strBuf, ", ");
 800124a:	f107 031c 	add.w	r3, r7, #28
 800124e:	4618      	mov	r0, r3
 8001250:	f7fe ffc2 	bl	80001d8 <strlen>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	f107 031c 	add.w	r3, r7, #28
 800125c:	4413      	add	r3, r2
 800125e:	4a5c      	ldr	r2, [pc, #368]	; (80013d0 <recordData+0x244>)
 8001260:	8811      	ldrh	r1, [r2, #0]
 8001262:	7892      	ldrb	r2, [r2, #2]
 8001264:	8019      	strh	r1, [r3, #0]
 8001266:	709a      	strb	r2, [r3, #2]
		memset(tempBuf, 0, sizeof(tempBuf));
 8001268:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800126c:	2218      	movs	r2, #24
 800126e:	2100      	movs	r1, #0
 8001270:	4618      	mov	r0, r3
 8001272:	f008 f8f5 	bl	8009460 <memset>
		strcat(strBuf, convertTime(start_time, tempBuf));
 8001276:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800127a:	4619      	mov	r1, r3
 800127c:	6938      	ldr	r0, [r7, #16]
 800127e:	f7ff feb1 	bl	8000fe4 <convertTime>
 8001282:	4602      	mov	r2, r0
 8001284:	f107 031c 	add.w	r3, r7, #28
 8001288:	4611      	mov	r1, r2
 800128a:	4618      	mov	r0, r3
 800128c:	f008 f95a 	bl	8009544 <strcat>
		strcat(strBuf, ", ");
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	4618      	mov	r0, r3
 8001296:	f7fe ff9f 	bl	80001d8 <strlen>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	f107 031c 	add.w	r3, r7, #28
 80012a2:	4413      	add	r3, r2
 80012a4:	4a4a      	ldr	r2, [pc, #296]	; (80013d0 <recordData+0x244>)
 80012a6:	8811      	ldrh	r1, [r2, #0]
 80012a8:	7892      	ldrb	r2, [r2, #2]
 80012aa:	8019      	strh	r1, [r3, #0]
 80012ac:	709a      	strb	r2, [r3, #2]
		memset(tempBuf, 0, sizeof(tempBuf));
 80012ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012b2:	2218      	movs	r2, #24
 80012b4:	2100      	movs	r1, #0
 80012b6:	4618      	mov	r0, r3
 80012b8:	f008 f8d2 	bl	8009460 <memset>
		strcat(strBuf, convertTime(duration, tempBuf));
 80012bc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012c0:	4619      	mov	r1, r3
 80012c2:	68f8      	ldr	r0, [r7, #12]
 80012c4:	f7ff fe8e 	bl	8000fe4 <convertTime>
 80012c8:	4602      	mov	r2, r0
 80012ca:	f107 031c 	add.w	r3, r7, #28
 80012ce:	4611      	mov	r1, r2
 80012d0:	4618      	mov	r0, r3
 80012d2:	f008 f937 	bl	8009544 <strcat>
		strcat(strBuf, ", ");
 80012d6:	f107 031c 	add.w	r3, r7, #28
 80012da:	4618      	mov	r0, r3
 80012dc:	f7fe ff7c 	bl	80001d8 <strlen>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	f107 031c 	add.w	r3, r7, #28
 80012e8:	4413      	add	r3, r2
 80012ea:	4a39      	ldr	r2, [pc, #228]	; (80013d0 <recordData+0x244>)
 80012ec:	8811      	ldrh	r1, [r2, #0]
 80012ee:	7892      	ldrb	r2, [r2, #2]
 80012f0:	8019      	strh	r1, [r3, #0]
 80012f2:	709a      	strb	r2, [r3, #2]
		memset(tempBuf, 0, sizeof(tempBuf));
 80012f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012f8:	2218      	movs	r2, #24
 80012fa:	2100      	movs	r1, #0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f008 f8af 	bl	8009460 <memset>
		strcat(strBuf, ftoa(averageCurrent, tempBuf));
 8001302:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001306:	4618      	mov	r0, r3
 8001308:	ed97 0a02 	vldr	s0, [r7, #8]
 800130c:	f7ff fdee 	bl	8000eec <ftoa>
 8001310:	4602      	mov	r2, r0
 8001312:	f107 031c 	add.w	r3, r7, #28
 8001316:	4611      	mov	r1, r2
 8001318:	4618      	mov	r0, r3
 800131a:	f008 f913 	bl	8009544 <strcat>
		strcat(strBuf, ", ");
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	4618      	mov	r0, r3
 8001324:	f7fe ff58 	bl	80001d8 <strlen>
 8001328:	4603      	mov	r3, r0
 800132a:	461a      	mov	r2, r3
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	4413      	add	r3, r2
 8001332:	4a27      	ldr	r2, [pc, #156]	; (80013d0 <recordData+0x244>)
 8001334:	8811      	ldrh	r1, [r2, #0]
 8001336:	7892      	ldrb	r2, [r2, #2]
 8001338:	8019      	strh	r1, [r3, #0]
 800133a:	709a      	strb	r2, [r3, #2]
		memset(tempBuf, 0, sizeof(tempBuf));
 800133c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001340:	2218      	movs	r2, #24
 8001342:	2100      	movs	r1, #0
 8001344:	4618      	mov	r0, r3
 8001346:	f008 f88b 	bl	8009460 <memset>
		strcat(strBuf, ftoa(energy/WsPerkWh, tempBuf));
 800134a:	eddf 7a22 	vldr	s15, [pc, #136]	; 80013d4 <recordData+0x248>
 800134e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001352:	ed97 7a01 	vldr	s14, [r7, #4]
 8001356:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800135a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800135e:	4618      	mov	r0, r3
 8001360:	eeb0 0a66 	vmov.f32	s0, s13
 8001364:	f7ff fdc2 	bl	8000eec <ftoa>
 8001368:	4602      	mov	r2, r0
 800136a:	f107 031c 	add.w	r3, r7, #28
 800136e:	4611      	mov	r1, r2
 8001370:	4618      	mov	r0, r3
 8001372:	f008 f8e7 	bl	8009544 <strcat>
		strcat(strBuf, "\n");
 8001376:	f107 031c 	add.w	r3, r7, #28
 800137a:	4618      	mov	r0, r3
 800137c:	f7fe ff2c 	bl	80001d8 <strlen>
 8001380:	4603      	mov	r3, r0
 8001382:	461a      	mov	r2, r3
 8001384:	f107 031c 	add.w	r3, r7, #28
 8001388:	4413      	add	r3, r2
 800138a:	4913      	ldr	r1, [pc, #76]	; (80013d8 <recordData+0x24c>)
 800138c:	461a      	mov	r2, r3
 800138e:	460b      	mov	r3, r1
 8001390:	881b      	ldrh	r3, [r3, #0]
 8001392:	8013      	strh	r3, [r2, #0]
		f_write(&SDFile, strBuf, strlen(strBuf), &wbytes);
 8001394:	f107 031c 	add.w	r3, r7, #28
 8001398:	4618      	mov	r0, r3
 800139a:	f7fe ff1d 	bl	80001d8 <strlen>
 800139e:	4602      	mov	r2, r0
 80013a0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80013a4:	f107 011c 	add.w	r1, r7, #28
 80013a8:	4807      	ldr	r0, [pc, #28]	; (80013c8 <recordData+0x23c>)
 80013aa:	f007 fd75 	bl	8008e98 <f_write>
		f_close(&SDFile);
 80013ae:	4806      	ldr	r0, [pc, #24]	; (80013c8 <recordData+0x23c>)
 80013b0:	f007 ff84 	bl	80092bc <f_close>
	}
}
 80013b4:	bf00      	nop
 80013b6:	37c0      	adds	r7, #192	; 0xc0
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20001c34 	.word	0x20001c34
 80013c0:	20002c68 	.word	0x20002c68
 80013c4:	20000000 	.word	0x20000000
 80013c8:	20001c38 	.word	0x20001c38
 80013cc:	20000098 	.word	0x20000098
 80013d0:	0800a724 	.word	0x0800a724
 80013d4:	0036ee80 	.word	0x0036ee80
 80013d8:	0800a728 	.word	0x0800a728

080013dc <initRecorder>:

void initRecorder(event_recorder* recorder, const char* name) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
	recorder->name = (char*)malloc(strlen(name));
 80013e6:	6838      	ldr	r0, [r7, #0]
 80013e8:	f7fe fef6 	bl	80001d8 <strlen>
 80013ec:	4603      	mov	r3, r0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f008 f82e 	bl	8009450 <malloc>
 80013f4:	4603      	mov	r3, r0
 80013f6:	461a      	mov	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	601a      	str	r2, [r3, #0]
	strcpy(recorder->name, name);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	6839      	ldr	r1, [r7, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f008 f8ad 	bl	8009562 <strcpy>
	initSDcard();
 8001408:	f7ff fcda 	bl	8000dc0 <initSDcard>
}
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <startEvent>:
void deleteRecorder(event_recorder* recorder) {
	free(recorder->name);
	recorder->start_time = 0;
}

void startEvent(event_recorder* recorder) {
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
	recorder->start_time = HAL_GetTick();
 800141c:	f000 ff0a 	bl	8002234 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	605a      	str	r2, [r3, #4]
}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <endEvent>:

void endEvent(event_recorder* recorder, float averageCurrent, float energy) {
 800142e:	b580      	push	{r7, lr}
 8001430:	b086      	sub	sp, #24
 8001432:	af00      	add	r7, sp, #0
 8001434:	60f8      	str	r0, [r7, #12]
 8001436:	ed87 0a02 	vstr	s0, [r7, #8]
 800143a:	edc7 0a01 	vstr	s1, [r7, #4]
	uint32_t end_time = HAL_GetTick();
 800143e:	f000 fef9 	bl	8002234 <HAL_GetTick>
 8001442:	6178      	str	r0, [r7, #20]
	uint32_t duration = end_time - recorder->start_time;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	613b      	str	r3, [r7, #16]
	recordData(recorder->name, recorder->start_time, duration, averageCurrent, energy);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	6818      	ldr	r0, [r3, #0]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	edd7 0a01 	vldr	s1, [r7, #4]
 800145a:	ed97 0a02 	vldr	s0, [r7, #8]
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	4619      	mov	r1, r3
 8001462:	f7ff fe93 	bl	800118c <recordData>
}
 8001466:	bf00      	nop
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <calculateCurrent>:
 *      Author: rafal
 */

#include "input_monitor.h"

static inline float calculateCurrent(float pp_voltage) {
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	ed87 0a01 	vstr	s0, [r7, #4]
	return pp_voltage/(currentTransformerRatio*2);
 800147a:	eddf 7a08 	vldr	s15, [pc, #32]	; 800149c <calculateCurrent+0x2c>
 800147e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001482:	ed97 7a01 	vldr	s14, [r7, #4]
 8001486:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800148a:	eef0 7a66 	vmov.f32	s15, s13
}
 800148e:	eeb0 0a67 	vmov.f32	s0, s15
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	3deb851f 	.word	0x3deb851f

080014a0 <clearMonitor>:

static inline void clearMonitor(input_monitor* input_monitor) {
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	input_monitor->current_sum = 0;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f04f 0200 	mov.w	r2, #0
 80014ae:	609a      	str	r2, [r3, #8]
	input_monitor->sample_counter = 0;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	605a      	str	r2, [r3, #4]
	input_monitor->energy = 0;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
	...

080014cc <countInput>:


void countInput(input_monitor* input_monitor, float pp_voltage) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	ed87 0a00 	vstr	s0, [r7]
	float current = calculateCurrent(pp_voltage);
 80014d8:	ed97 0a00 	vldr	s0, [r7]
 80014dc:	f7ff ffc8 	bl	8001470 <calculateCurrent>
 80014e0:	ed87 0a03 	vstr	s0, [r7, #12]
	if (current > currentThreshold) {
 80014e4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80014e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80014ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f4:	dd34      	ble.n	8001560 <countInput+0x94>
		HAL_GPIO_WritePin(led_pin_GPIO_Port, led_pin_Pin, GPIO_PIN_RESET);
 80014f6:	2200      	movs	r2, #0
 80014f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014fc:	482e      	ldr	r0, [pc, #184]	; (80015b8 <countInput+0xec>)
 80014fe:	f002 f9a5 	bl	800384c <HAL_GPIO_WritePin>
		input_monitor->current_sum += current;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	ed93 7a02 	vldr	s14, [r3, #8]
 8001508:	edd7 7a03 	vldr	s15, [r7, #12]
 800150c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	edc3 7a02 	vstr	s15, [r3, #8]
		input_monitor->sample_counter++;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	1c5a      	adds	r2, r3, #1
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	605a      	str	r2, [r3, #4]
		input_monitor->energy += powerVoltage*current;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	ed93 7a00 	vldr	s14, [r3]
 8001526:	eddf 6a25 	vldr	s13, [pc, #148]	; 80015bc <countInput+0xf0>
 800152a:	edd7 7a03 	vldr	s15, [r7, #12]
 800152e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001532:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	edc3 7a00 	vstr	s15, [r3]
		if (input_monitor->sample_counter == 1 &&
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	2b01      	cmp	r3, #1
 8001542:	d135      	bne.n	80015b0 <countInput+0xe4>
				input_monitor->on_detected_event) {
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
		if (input_monitor->sample_counter == 1 &&
 8001548:	2b00      	cmp	r3, #0
 800154a:	d031      	beq.n	80015b0 <countInput+0xe4>
			input_monitor->on_detected_event();
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	4798      	blx	r3
			HAL_GPIO_WritePin(led_pin_GPIO_Port, led_pin_Pin, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001558:	4817      	ldr	r0, [pc, #92]	; (80015b8 <countInput+0xec>)
 800155a:	f002 f977 	bl	800384c <HAL_GPIO_WritePin>
			input_monitor->off_detected_event(avgCurrent, input_monitor->energy);
			clearMonitor(input_monitor);
			HAL_GPIO_WritePin(led_pin_GPIO_Port, led_pin_Pin, GPIO_PIN_SET);
		}
	}
}
 800155e:	e027      	b.n	80015b0 <countInput+0xe4>
		if (input_monitor->sample_counter > 0 &&
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d023      	beq.n	80015b0 <countInput+0xe4>
				input_monitor->off_detected_event) {
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	691b      	ldr	r3, [r3, #16]
		if (input_monitor->sample_counter > 0 &&
 800156c:	2b00      	cmp	r3, #0
 800156e:	d01f      	beq.n	80015b0 <countInput+0xe4>
			float avgCurrent = input_monitor->current_sum/input_monitor->sample_counter;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	edd3 6a02 	vldr	s13, [r3, #8]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	ee07 3a90 	vmov	s15, r3
 800157e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001582:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001586:	edc7 7a02 	vstr	s15, [r7, #8]
			input_monitor->off_detected_event(avgCurrent, input_monitor->energy);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	691b      	ldr	r3, [r3, #16]
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	edd2 7a00 	vldr	s15, [r2]
 8001594:	eef0 0a67 	vmov.f32	s1, s15
 8001598:	ed97 0a02 	vldr	s0, [r7, #8]
 800159c:	4798      	blx	r3
			clearMonitor(input_monitor);
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f7ff ff7e 	bl	80014a0 <clearMonitor>
			HAL_GPIO_WritePin(led_pin_GPIO_Port, led_pin_Pin, GPIO_PIN_SET);
 80015a4:	2201      	movs	r2, #1
 80015a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015aa:	4803      	ldr	r0, [pc, #12]	; (80015b8 <countInput+0xec>)
 80015ac:	f002 f94e 	bl	800384c <HAL_GPIO_WritePin>
}
 80015b0:	bf00      	nop
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40020800 	.word	0x40020800
 80015bc:	43660000 	.word	0x43660000

080015c0 <startEventWrapper>:
static void MX_DMA_Init(void);
static void MX_SDIO_SD_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
void startEventWrapper() {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
	startEvent(&eventRecorder);
 80015c4:	4802      	ldr	r0, [pc, #8]	; (80015d0 <startEventWrapper+0x10>)
 80015c6:	f7ff ff25 	bl	8001414 <startEvent>
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20001a44 	.word	0x20001a44

080015d4 <endEventWrapper>:

void endEventWrapper(float averageCurrent, float energy) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	ed87 0a01 	vstr	s0, [r7, #4]
 80015de:	edc7 0a00 	vstr	s1, [r7]
	endEvent(&eventRecorder, averageCurrent, energy);
 80015e2:	edd7 0a00 	vldr	s1, [r7]
 80015e6:	ed97 0a01 	vldr	s0, [r7, #4]
 80015ea:	4803      	ldr	r0, [pc, #12]	; (80015f8 <endEventWrapper+0x24>)
 80015ec:	f7ff ff1f 	bl	800142e <endEvent>
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20001a44 	.word	0x20001a44

080015fc <filter>:

static void filter(volatile uint16_t* buf, uint32_t size) {
 80015fc:	b480      	push	{r7}
 80015fe:	b087      	sub	sp, #28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
	for (int bufIndex = 0; bufIndex<=size-AVERAGE_FILTER_ORDER; bufIndex++) {
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	e024      	b.n	8001656 <filter+0x5a>
		uint32_t sum = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	613b      	str	r3, [r7, #16]
		for (int filerIndex = 0; filerIndex < AVERAGE_FILTER_ORDER; filerIndex++) {
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	e00e      	b.n	8001634 <filter+0x38>
			sum += buf[bufIndex+filerIndex];
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	4413      	add	r3, r2
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	b29b      	uxth	r3, r3
 8001626:	461a      	mov	r2, r3
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	4413      	add	r3, r2
 800162c:	613b      	str	r3, [r7, #16]
		for (int filerIndex = 0; filerIndex < AVERAGE_FILTER_ORDER; filerIndex++) {
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	3301      	adds	r3, #1
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	2b0f      	cmp	r3, #15
 8001638:	dded      	ble.n	8001616 <filter+0x1a>
		}
		sum /= AVERAGE_FILTER_ORDER;
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	091b      	lsrs	r3, r3, #4
 800163e:	613b      	str	r3, [r7, #16]
		buf[bufIndex+AVERAGE_FILTER_ORDER-1] = sum;
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	330f      	adds	r3, #15
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	b292      	uxth	r2, r2
 800164e:	801a      	strh	r2, [r3, #0]
	for (int bufIndex = 0; bufIndex<=size-AVERAGE_FILTER_ORDER; bufIndex++) {
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	3301      	adds	r3, #1
 8001654:	617b      	str	r3, [r7, #20]
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	f1a3 0210 	sub.w	r2, r3, #16
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	429a      	cmp	r2, r3
 8001660:	d2d4      	bcs.n	800160c <filter+0x10>
	}
	for (int bufIndex = 0; bufIndex<AVERAGE_FILTER_ORDER-1; bufIndex++) {
 8001662:	2300      	movs	r3, #0
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	e00a      	b.n	800167e <filter+0x82>
		buf[bufIndex] = buf[AVERAGE_FILTER_ORDER];
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	4413      	add	r3, r2
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	8c12      	ldrh	r2, [r2, #32]
 8001674:	b292      	uxth	r2, r2
 8001676:	801a      	strh	r2, [r3, #0]
	for (int bufIndex = 0; bufIndex<AVERAGE_FILTER_ORDER-1; bufIndex++) {
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	3301      	adds	r3, #1
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	2b0e      	cmp	r3, #14
 8001682:	ddf1      	ble.n	8001668 <filter+0x6c>
	}
}
 8001684:	bf00      	nop
 8001686:	371c      	adds	r7, #28
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <findMinMaxDiff>:

static uint16_t findMinMaxDiff(volatile uint16_t* buf, uint32_t size) {
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
	uint16_t min = *buf, max = *buf;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	881b      	ldrh	r3, [r3, #0]
 800169e:	81fb      	strh	r3, [r7, #14]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	81bb      	strh	r3, [r7, #12]
	if (size > 0) {
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d027      	beq.n	80016fc <findMinMaxDiff+0x6c>
		for (int i=1; i<size; i++) {
 80016ac:	2301      	movs	r3, #1
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	e020      	b.n	80016f4 <findMinMaxDiff+0x64>
			if (buf[i] > max) max = buf[i];
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	4413      	add	r3, r2
 80016ba:	881b      	ldrh	r3, [r3, #0]
 80016bc:	b29b      	uxth	r3, r3
 80016be:	89ba      	ldrh	r2, [r7, #12]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d205      	bcs.n	80016d0 <findMinMaxDiff+0x40>
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	4413      	add	r3, r2
 80016cc:	881b      	ldrh	r3, [r3, #0]
 80016ce:	81bb      	strh	r3, [r7, #12]
			if (buf[i] < min) min = buf[i];
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	4413      	add	r3, r2
 80016d8:	881b      	ldrh	r3, [r3, #0]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	89fa      	ldrh	r2, [r7, #14]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d905      	bls.n	80016ee <findMinMaxDiff+0x5e>
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	4413      	add	r3, r2
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	81fb      	strh	r3, [r7, #14]
		for (int i=1; i<size; i++) {
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	3301      	adds	r3, #1
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d8da      	bhi.n	80016b2 <findMinMaxDiff+0x22>
		}
	}
	return max-min;
 80016fc:	89ba      	ldrh	r2, [r7, #12]
 80016fe:	89fb      	ldrh	r3, [r7, #14]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	b29b      	uxth	r3, r3
}
 8001704:	4618      	mov	r0, r3
 8001706:	3714      	adds	r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <voltageStepsToReal>:

static inline float voltageStepsToReal(uint16_t adc_voltage) {
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	80fb      	strh	r3, [r7, #6]
	return (adc_voltage*ADC_REF_VOLTAGE)/ADC_STEPS;
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	ee07 3a90 	vmov	s15, r3
 8001720:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001724:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001748 <voltageStepsToReal+0x38>
 8001728:	ee67 7a87 	vmul.f32	s15, s15, s14
 800172c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800174c <voltageStepsToReal+0x3c>
 8001730:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001734:	eef0 7a66 	vmov.f32	s15, s13
}
 8001738:	eeb0 0a67 	vmov.f32	s0, s15
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	4051eb85 	.word	0x4051eb85
 800174c:	457ff000 	.word	0x457ff000

08001750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001756:	f000 fd07 	bl	8002168 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800175a:	f000 f869 	bl	8001830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800175e:	f000 f9e5 	bl	8001b2c <MX_GPIO_Init>
  MX_DMA_Init();
 8001762:	f000 f9b3 	bl	8001acc <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8001766:	f000 f91d 	bl	80019a4 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 800176a:	f005 f93d 	bl	80069e8 <MX_FATFS_Init>
  MX_ADC1_Init();
 800176e:	f000 f8c7 	bl	8001900 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001772:	f000 f937 	bl	80019e4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(led_pin_GPIO_Port, led_pin_Pin, GPIO_PIN_SET);
 8001776:	2201      	movs	r2, #1
 8001778:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800177c:	4822      	ldr	r0, [pc, #136]	; (8001808 <main+0xb8>)
 800177e:	f002 f865 	bl	800384c <HAL_GPIO_WritePin>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001782:	2100      	movs	r1, #0
 8001784:	4821      	ldr	r0, [pc, #132]	; (800180c <main+0xbc>)
 8001786:	f003 fe05 	bl	8005394 <HAL_TIM_IC_Start_IT>

  inputMonitor.on_detected_event = startEventWrapper;
 800178a:	4b21      	ldr	r3, [pc, #132]	; (8001810 <main+0xc0>)
 800178c:	4a21      	ldr	r2, [pc, #132]	; (8001814 <main+0xc4>)
 800178e:	60da      	str	r2, [r3, #12]
  inputMonitor.off_detected_event = endEventWrapper;
 8001790:	4b1f      	ldr	r3, [pc, #124]	; (8001810 <main+0xc0>)
 8001792:	4a21      	ldr	r2, [pc, #132]	; (8001818 <main+0xc8>)
 8001794:	611a      	str	r2, [r3, #16]

  HAL_Delay(10);
 8001796:	200a      	movs	r0, #10
 8001798:	f000 fd58 	bl	800224c <HAL_Delay>
  initRecorder(&eventRecorder, "zasilanie");
 800179c:	491f      	ldr	r1, [pc, #124]	; (800181c <main+0xcc>)
 800179e:	4820      	ldr	r0, [pc, #128]	; (8001820 <main+0xd0>)
 80017a0:	f7ff fe1c 	bl	80013dc <initRecorder>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t Vpp = 0;
 80017a4:	2300      	movs	r3, #0
 80017a6:	80fb      	strh	r3, [r7, #6]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  switch (currentState) {
 80017a8:	4b1e      	ldr	r3, [pc, #120]	; (8001824 <main+0xd4>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d00d      	beq.n	80017ce <main+0x7e>
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d026      	beq.n	8001804 <main+0xb4>
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f6      	bne.n	80017a8 <main+0x58>
	  case stateStartAdc:
		  HAL_ADC_Start_DMA(&hadc1, adcBuffer, ADC_BUF_SIZE);
 80017ba:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 80017be:	491a      	ldr	r1, [pc, #104]	; (8001828 <main+0xd8>)
 80017c0:	481a      	ldr	r0, [pc, #104]	; (800182c <main+0xdc>)
 80017c2:	f000 fda9 	bl	8002318 <HAL_ADC_Start_DMA>
		  currentState = stateIdle;
 80017c6:	4b17      	ldr	r3, [pc, #92]	; (8001824 <main+0xd4>)
 80017c8:	2202      	movs	r2, #2
 80017ca:	701a      	strb	r2, [r3, #0]
		  break;
 80017cc:	e01b      	b.n	8001806 <main+0xb6>
	  case stateProcessInput:
		  filter(adcBuffer, ADC_BUF_SIZE);
 80017ce:	f44f 6148 	mov.w	r1, #3200	; 0xc80
 80017d2:	4815      	ldr	r0, [pc, #84]	; (8001828 <main+0xd8>)
 80017d4:	f7ff ff12 	bl	80015fc <filter>
		  Vpp = findMinMaxDiff(adcBuffer, ADC_BUF_SIZE);
 80017d8:	f44f 6148 	mov.w	r1, #3200	; 0xc80
 80017dc:	4812      	ldr	r0, [pc, #72]	; (8001828 <main+0xd8>)
 80017de:	f7ff ff57 	bl	8001690 <findMinMaxDiff>
 80017e2:	4603      	mov	r3, r0
 80017e4:	80fb      	strh	r3, [r7, #6]
		  countInput(&inputMonitor, voltageStepsToReal(Vpp));
 80017e6:	88fb      	ldrh	r3, [r7, #6]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff ff91 	bl	8001710 <voltageStepsToReal>
 80017ee:	eef0 7a40 	vmov.f32	s15, s0
 80017f2:	eeb0 0a67 	vmov.f32	s0, s15
 80017f6:	4806      	ldr	r0, [pc, #24]	; (8001810 <main+0xc0>)
 80017f8:	f7ff fe68 	bl	80014cc <countInput>
		  currentState = stateIdle;
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <main+0xd4>)
 80017fe:	2202      	movs	r2, #2
 8001800:	701a      	strb	r2, [r3, #0]
		  break;
 8001802:	e000      	b.n	8001806 <main+0xb6>
	  case stateIdle: break;
 8001804:	bf00      	nop
	  switch (currentState) {
 8001806:	e7cf      	b.n	80017a8 <main+0x58>
 8001808:	40020800 	.word	0x40020800
 800180c:	20001bec 	.word	0x20001bec
 8001810:	20001bd8 	.word	0x20001bd8
 8001814:	080015c1 	.word	0x080015c1
 8001818:	080015d5 	.word	0x080015d5
 800181c:	0800a72c 	.word	0x0800a72c
 8001820:	20001a44 	.word	0x20001a44
 8001824:	20000004 	.word	0x20000004
 8001828:	2000009c 	.word	0x2000009c
 800182c:	20001a4c 	.word	0x20001a4c

08001830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b094      	sub	sp, #80	; 0x50
 8001834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001836:	f107 0320 	add.w	r3, r7, #32
 800183a:	2230      	movs	r2, #48	; 0x30
 800183c:	2100      	movs	r1, #0
 800183e:	4618      	mov	r0, r3
 8001840:	f007 fe0e 	bl	8009460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001844:	f107 030c 	add.w	r3, r7, #12
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	4b27      	ldr	r3, [pc, #156]	; (80018f8 <SystemClock_Config+0xc8>)
 800185a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185c:	4a26      	ldr	r2, [pc, #152]	; (80018f8 <SystemClock_Config+0xc8>)
 800185e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001862:	6413      	str	r3, [r2, #64]	; 0x40
 8001864:	4b24      	ldr	r3, [pc, #144]	; (80018f8 <SystemClock_Config+0xc8>)
 8001866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001870:	2300      	movs	r3, #0
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	4b21      	ldr	r3, [pc, #132]	; (80018fc <SystemClock_Config+0xcc>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a20      	ldr	r2, [pc, #128]	; (80018fc <SystemClock_Config+0xcc>)
 800187a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800187e:	6013      	str	r3, [r2, #0]
 8001880:	4b1e      	ldr	r3, [pc, #120]	; (80018fc <SystemClock_Config+0xcc>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800188c:	2301      	movs	r3, #1
 800188e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001890:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001894:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001896:	2302      	movs	r3, #2
 8001898:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800189a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800189e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80018a0:	2319      	movs	r3, #25
 80018a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80018a4:	2364      	movs	r3, #100	; 0x64
 80018a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80018a8:	2304      	movs	r3, #4
 80018aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018ac:	2304      	movs	r3, #4
 80018ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b0:	f107 0320 	add.w	r3, r7, #32
 80018b4:	4618      	mov	r0, r3
 80018b6:	f001 ffe3 	bl	8003880 <HAL_RCC_OscConfig>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018c0:	f000 f9b4 	bl	8001c2c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c4:	230f      	movs	r3, #15
 80018c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018c8:	2302      	movs	r3, #2
 80018ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 80018d0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80018d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	2100      	movs	r1, #0
 80018e0:	4618      	mov	r0, r3
 80018e2:	f002 fa3d 	bl	8003d60 <HAL_RCC_ClockConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018ec:	f000 f99e 	bl	8001c2c <Error_Handler>
  }
}
 80018f0:	bf00      	nop
 80018f2:	3750      	adds	r7, #80	; 0x50
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40007000 	.word	0x40007000

08001900 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001906:	463b      	mov	r3, r7
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001912:	4b21      	ldr	r3, [pc, #132]	; (8001998 <MX_ADC1_Init+0x98>)
 8001914:	4a21      	ldr	r2, [pc, #132]	; (800199c <MX_ADC1_Init+0x9c>)
 8001916:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001918:	4b1f      	ldr	r3, [pc, #124]	; (8001998 <MX_ADC1_Init+0x98>)
 800191a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800191e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001920:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <MX_ADC1_Init+0x98>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001926:	4b1c      	ldr	r3, [pc, #112]	; (8001998 <MX_ADC1_Init+0x98>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800192c:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <MX_ADC1_Init+0x98>)
 800192e:	2201      	movs	r2, #1
 8001930:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001932:	4b19      	ldr	r3, [pc, #100]	; (8001998 <MX_ADC1_Init+0x98>)
 8001934:	2200      	movs	r2, #0
 8001936:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800193a:	4b17      	ldr	r3, [pc, #92]	; (8001998 <MX_ADC1_Init+0x98>)
 800193c:	2200      	movs	r2, #0
 800193e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001940:	4b15      	ldr	r3, [pc, #84]	; (8001998 <MX_ADC1_Init+0x98>)
 8001942:	4a17      	ldr	r2, [pc, #92]	; (80019a0 <MX_ADC1_Init+0xa0>)
 8001944:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001946:	4b14      	ldr	r3, [pc, #80]	; (8001998 <MX_ADC1_Init+0x98>)
 8001948:	2200      	movs	r2, #0
 800194a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800194c:	4b12      	ldr	r3, [pc, #72]	; (8001998 <MX_ADC1_Init+0x98>)
 800194e:	2201      	movs	r2, #1
 8001950:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001952:	4b11      	ldr	r3, [pc, #68]	; (8001998 <MX_ADC1_Init+0x98>)
 8001954:	2201      	movs	r2, #1
 8001956:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800195a:	4b0f      	ldr	r3, [pc, #60]	; (8001998 <MX_ADC1_Init+0x98>)
 800195c:	2201      	movs	r2, #1
 800195e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001960:	480d      	ldr	r0, [pc, #52]	; (8001998 <MX_ADC1_Init+0x98>)
 8001962:	f000 fc95 	bl	8002290 <HAL_ADC_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800196c:	f000 f95e 	bl	8001c2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001970:	2300      	movs	r3, #0
 8001972:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001974:	2301      	movs	r3, #1
 8001976:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001978:	2302      	movs	r3, #2
 800197a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800197c:	463b      	mov	r3, r7
 800197e:	4619      	mov	r1, r3
 8001980:	4805      	ldr	r0, [pc, #20]	; (8001998 <MX_ADC1_Init+0x98>)
 8001982:	f000 fdfb 	bl	800257c <HAL_ADC_ConfigChannel>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800198c:	f000 f94e 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001990:	bf00      	nop
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20001a4c 	.word	0x20001a4c
 800199c:	40012000 	.word	0x40012000
 80019a0:	0f000001 	.word	0x0f000001

080019a4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80019a8:	4b0c      	ldr	r3, [pc, #48]	; (80019dc <MX_SDIO_SD_Init+0x38>)
 80019aa:	4a0d      	ldr	r2, [pc, #52]	; (80019e0 <MX_SDIO_SD_Init+0x3c>)
 80019ac:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80019ae:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <MX_SDIO_SD_Init+0x38>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80019b4:	4b09      	ldr	r3, [pc, #36]	; (80019dc <MX_SDIO_SD_Init+0x38>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80019ba:	4b08      	ldr	r3, [pc, #32]	; (80019dc <MX_SDIO_SD_Init+0x38>)
 80019bc:	2200      	movs	r2, #0
 80019be:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80019c0:	4b06      	ldr	r3, [pc, #24]	; (80019dc <MX_SDIO_SD_Init+0x38>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80019c6:	4b05      	ldr	r3, [pc, #20]	; (80019dc <MX_SDIO_SD_Init+0x38>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 80019cc:	4b03      	ldr	r3, [pc, #12]	; (80019dc <MX_SDIO_SD_Init+0x38>)
 80019ce:	2204      	movs	r2, #4
 80019d0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	20001b54 	.word	0x20001b54
 80019e0:	40012c00 	.word	0x40012c00

080019e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08e      	sub	sp, #56	; 0x38
 80019e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	605a      	str	r2, [r3, #4]
 80019f4:	609a      	str	r2, [r3, #8]
 80019f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f8:	f107 0320 	add.w	r3, r7, #32
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a02:	1d3b      	adds	r3, r7, #4
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
 8001a10:	615a      	str	r2, [r3, #20]
 8001a12:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a14:	4b2c      	ldr	r3, [pc, #176]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a1a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6250;
 8001a1c:	4b2a      	ldr	r3, [pc, #168]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a1e:	f641 026a 	movw	r2, #6250	; 0x186a
 8001a22:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a24:	4b28      	ldr	r3, [pc, #160]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001a2a:	4b27      	ldr	r3, [pc, #156]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a30:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a32:	4b25      	ldr	r3, [pc, #148]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a38:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a3e:	4822      	ldr	r0, [pc, #136]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a40:	f003 fc48 	bl	80052d4 <HAL_TIM_Base_Init>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001a4a:	f000 f8ef 	bl	8001c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a52:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a54:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a58:	4619      	mov	r1, r3
 8001a5a:	481b      	ldr	r0, [pc, #108]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a5c:	f003 fe6a 	bl	8005734 <HAL_TIM_ConfigClockSource>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001a66:	f000 f8e1 	bl	8001c2c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001a6a:	4817      	ldr	r0, [pc, #92]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a6c:	f003 fc5d 	bl	800532a <HAL_TIM_OC_Init>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a76:	f000 f8d9 	bl	8001c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a7a:	2320      	movs	r3, #32
 8001a7c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a82:	f107 0320 	add.w	r3, r7, #32
 8001a86:	4619      	mov	r1, r3
 8001a88:	480f      	ldr	r0, [pc, #60]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001a8a:	f004 fa09 	bl	8005ea0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a94:	f000 f8ca 	bl	8001c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	2200      	movs	r2, #0
 8001aac:	4619      	mov	r1, r3
 8001aae:	4806      	ldr	r0, [pc, #24]	; (8001ac8 <MX_TIM2_Init+0xe4>)
 8001ab0:	f003 fde0 	bl	8005674 <HAL_TIM_OC_ConfigChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001aba:	f000 f8b7 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001abe:	bf00      	nop
 8001ac0:	3738      	adds	r7, #56	; 0x38
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20001bec 	.word	0x20001bec

08001acc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <MX_DMA_Init+0x5c>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	4a13      	ldr	r2, [pc, #76]	; (8001b28 <MX_DMA_Init+0x5c>)
 8001adc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae2:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <MX_DMA_Init+0x5c>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2100      	movs	r1, #0
 8001af2:	2038      	movs	r0, #56	; 0x38
 8001af4:	f001 f8cd 	bl	8002c92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001af8:	2038      	movs	r0, #56	; 0x38
 8001afa:	f001 f8e6 	bl	8002cca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2100      	movs	r1, #0
 8001b02:	203b      	movs	r0, #59	; 0x3b
 8001b04:	f001 f8c5 	bl	8002c92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001b08:	203b      	movs	r0, #59	; 0x3b
 8001b0a:	f001 f8de 	bl	8002cca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2100      	movs	r1, #0
 8001b12:	2045      	movs	r0, #69	; 0x45
 8001b14:	f001 f8bd 	bl	8002c92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001b18:	2045      	movs	r0, #69	; 0x45
 8001b1a:	f001 f8d6 	bl	8002cca <HAL_NVIC_EnableIRQ>

}
 8001b1e:	bf00      	nop
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40023800 	.word	0x40023800

08001b2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	; 0x28
 8001b30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b32:	f107 0314 	add.w	r3, r7, #20
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
 8001b3e:	60da      	str	r2, [r3, #12]
 8001b40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	613b      	str	r3, [r7, #16]
 8001b46:	4b2d      	ldr	r3, [pc, #180]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	4a2c      	ldr	r2, [pc, #176]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b4c:	f043 0304 	orr.w	r3, r3, #4
 8001b50:	6313      	str	r3, [r2, #48]	; 0x30
 8001b52:	4b2a      	ldr	r3, [pc, #168]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	f003 0304 	and.w	r3, r3, #4
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	4b26      	ldr	r3, [pc, #152]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	4a25      	ldr	r2, [pc, #148]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6e:	4b23      	ldr	r3, [pc, #140]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	4b1f      	ldr	r3, [pc, #124]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	4a1e      	ldr	r2, [pc, #120]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8a:	4b1c      	ldr	r3, [pc, #112]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	4a17      	ldr	r2, [pc, #92]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001ba0:	f043 0302 	orr.w	r3, r3, #2
 8001ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba6:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <MX_GPIO_Init+0xd0>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_pin_GPIO_Port, led_pin_Pin, GPIO_PIN_RESET);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bb8:	4811      	ldr	r0, [pc, #68]	; (8001c00 <MX_GPIO_Init+0xd4>)
 8001bba:	f001 fe47 	bl	800384c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_pin_Pin */
  GPIO_InitStruct.Pin = led_pin_Pin;
 8001bbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001bc4:	2311      	movs	r3, #17
 8001bc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(led_pin_GPIO_Port, &GPIO_InitStruct);
 8001bd0:	f107 0314 	add.w	r3, r7, #20
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	480a      	ldr	r0, [pc, #40]	; (8001c00 <MX_GPIO_Init+0xd4>)
 8001bd8:	f001 fc9e 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bdc:	2340      	movs	r3, #64	; 0x40
 8001bde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be4:	2301      	movs	r3, #1
 8001be6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	4619      	mov	r1, r3
 8001bee:	4805      	ldr	r0, [pc, #20]	; (8001c04 <MX_GPIO_Init+0xd8>)
 8001bf0:	f001 fc92 	bl	8003518 <HAL_GPIO_Init>

}
 8001bf4:	bf00      	nop
 8001bf6:	3728      	adds	r7, #40	; 0x28
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40020800 	.word	0x40020800
 8001c04:	40020400 	.word	0x40020400

08001c08 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_DMA(&hadc1);
 8001c10:	4804      	ldr	r0, [pc, #16]	; (8001c24 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001c12:	f000 fc55 	bl	80024c0 <HAL_ADC_Stop_DMA>
	currentState = stateProcessInput;
 8001c16:	4b04      	ldr	r3, [pc, #16]	; (8001c28 <HAL_ADC_ConvCpltCallback+0x20>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	701a      	strb	r2, [r3, #0]
}
 8001c1c:	bf00      	nop
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20001a4c 	.word	0x20001a4c
 8001c28:	20000004 	.word	0x20000004

08001c2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
	...

08001c3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	607b      	str	r3, [r7, #4]
 8001c46:	4b10      	ldr	r3, [pc, #64]	; (8001c88 <HAL_MspInit+0x4c>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	4a0f      	ldr	r2, [pc, #60]	; (8001c88 <HAL_MspInit+0x4c>)
 8001c4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c50:	6453      	str	r3, [r2, #68]	; 0x44
 8001c52:	4b0d      	ldr	r3, [pc, #52]	; (8001c88 <HAL_MspInit+0x4c>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c5a:	607b      	str	r3, [r7, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	603b      	str	r3, [r7, #0]
 8001c62:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <HAL_MspInit+0x4c>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c66:	4a08      	ldr	r2, [pc, #32]	; (8001c88 <HAL_MspInit+0x4c>)
 8001c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_MspInit+0x4c>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	40023800 	.word	0x40023800

08001c8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	; 0x28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a2f      	ldr	r2, [pc, #188]	; (8001d68 <HAL_ADC_MspInit+0xdc>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d157      	bne.n	8001d5e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	4b2e      	ldr	r3, [pc, #184]	; (8001d6c <HAL_ADC_MspInit+0xe0>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb6:	4a2d      	ldr	r2, [pc, #180]	; (8001d6c <HAL_ADC_MspInit+0xe0>)
 8001cb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cbe:	4b2b      	ldr	r3, [pc, #172]	; (8001d6c <HAL_ADC_MspInit+0xe0>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	4b27      	ldr	r3, [pc, #156]	; (8001d6c <HAL_ADC_MspInit+0xe0>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	4a26      	ldr	r2, [pc, #152]	; (8001d6c <HAL_ADC_MspInit+0xe0>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cda:	4b24      	ldr	r3, [pc, #144]	; (8001d6c <HAL_ADC_MspInit+0xe0>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cea:	2303      	movs	r3, #3
 8001cec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf2:	f107 0314 	add.w	r3, r7, #20
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	481d      	ldr	r0, [pc, #116]	; (8001d70 <HAL_ADC_MspInit+0xe4>)
 8001cfa:	f001 fc0d 	bl	8003518 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001cfe:	4b1d      	ldr	r3, [pc, #116]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d00:	4a1d      	ldr	r2, [pc, #116]	; (8001d78 <HAL_ADC_MspInit+0xec>)
 8001d02:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001d04:	4b1b      	ldr	r3, [pc, #108]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d0a:	4b1a      	ldr	r3, [pc, #104]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d10:	4b18      	ldr	r3, [pc, #96]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d16:	4b17      	ldr	r3, [pc, #92]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d1c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d1e:	4b15      	ldr	r3, [pc, #84]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d24:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d26:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d2c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d2e:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d34:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d36:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d3c:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d42:	480c      	ldr	r0, [pc, #48]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d44:	f000 ffdc 	bl	8002d00 <HAL_DMA_Init>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001d4e:	f7ff ff6d 	bl	8001c2c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a07      	ldr	r2, [pc, #28]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d56:	639a      	str	r2, [r3, #56]	; 0x38
 8001d58:	4a06      	ldr	r2, [pc, #24]	; (8001d74 <HAL_ADC_MspInit+0xe8>)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d5e:	bf00      	nop
 8001d60:	3728      	adds	r7, #40	; 0x28
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40012000 	.word	0x40012000
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40020000 	.word	0x40020000
 8001d74:	20001a94 	.word	0x20001a94
 8001d78:	40026410 	.word	0x40026410

08001d7c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08a      	sub	sp, #40	; 0x28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a70      	ldr	r2, [pc, #448]	; (8001f5c <HAL_SD_MspInit+0x1e0>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	f040 80d9 	bne.w	8001f52 <HAL_SD_MspInit+0x1d6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001da0:	2300      	movs	r3, #0
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	4b6e      	ldr	r3, [pc, #440]	; (8001f60 <HAL_SD_MspInit+0x1e4>)
 8001da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da8:	4a6d      	ldr	r2, [pc, #436]	; (8001f60 <HAL_SD_MspInit+0x1e4>)
 8001daa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001dae:	6453      	str	r3, [r2, #68]	; 0x44
 8001db0:	4b6b      	ldr	r3, [pc, #428]	; (8001f60 <HAL_SD_MspInit+0x1e4>)
 8001db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	4b67      	ldr	r3, [pc, #412]	; (8001f60 <HAL_SD_MspInit+0x1e4>)
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc4:	4a66      	ldr	r2, [pc, #408]	; (8001f60 <HAL_SD_MspInit+0x1e4>)
 8001dc6:	f043 0301 	orr.w	r3, r3, #1
 8001dca:	6313      	str	r3, [r2, #48]	; 0x30
 8001dcc:	4b64      	ldr	r3, [pc, #400]	; (8001f60 <HAL_SD_MspInit+0x1e4>)
 8001dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	4b60      	ldr	r3, [pc, #384]	; (8001f60 <HAL_SD_MspInit+0x1e4>)
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	4a5f      	ldr	r2, [pc, #380]	; (8001f60 <HAL_SD_MspInit+0x1e4>)
 8001de2:	f043 0302 	orr.w	r3, r3, #2
 8001de6:	6313      	str	r3, [r2, #48]	; 0x30
 8001de8:	4b5d      	ldr	r3, [pc, #372]	; (8001f60 <HAL_SD_MspInit+0x1e4>)
 8001dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration    
    PA6     ------> SDIO_CMD
    PB15     ------> SDIO_CK
    PB4     ------> SDIO_D0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001df4:	2340      	movs	r3, #64	; 0x40
 8001df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e00:	2303      	movs	r3, #3
 8001e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e04:	230c      	movs	r3, #12
 8001e06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4855      	ldr	r0, [pc, #340]	; (8001f64 <HAL_SD_MspInit+0x1e8>)
 8001e10:	f001 fb82 	bl	8003518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001e14:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e22:	2303      	movs	r3, #3
 8001e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e26:	230c      	movs	r3, #12
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4619      	mov	r1, r3
 8001e30:	484d      	ldr	r0, [pc, #308]	; (8001f68 <HAL_SD_MspInit+0x1ec>)
 8001e32:	f001 fb71 	bl	8003518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e36:	2310      	movs	r3, #16
 8001e38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e42:	2303      	movs	r3, #3
 8001e44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e46:	230c      	movs	r3, #12
 8001e48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4a:	f107 0314 	add.w	r3, r7, #20
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4845      	ldr	r0, [pc, #276]	; (8001f68 <HAL_SD_MspInit+0x1ec>)
 8001e52:	f001 fb61 	bl	8003518 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001e56:	4b45      	ldr	r3, [pc, #276]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e58:	4a45      	ldr	r2, [pc, #276]	; (8001f70 <HAL_SD_MspInit+0x1f4>)
 8001e5a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001e5c:	4b43      	ldr	r3, [pc, #268]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e62:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e64:	4b41      	ldr	r3, [pc, #260]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e6a:	4b40      	ldr	r3, [pc, #256]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e70:	4b3e      	ldr	r3, [pc, #248]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e76:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e78:	4b3c      	ldr	r3, [pc, #240]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e7e:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e80:	4b3a      	ldr	r3, [pc, #232]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e86:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001e88:	4b38      	ldr	r3, [pc, #224]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e8e:	4b37      	ldr	r3, [pc, #220]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001e94:	4b35      	ldr	r3, [pc, #212]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e96:	2204      	movs	r2, #4
 8001e98:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001e9a:	4b34      	ldr	r3, [pc, #208]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001e9c:	2203      	movs	r2, #3
 8001e9e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001ea0:	4b32      	ldr	r3, [pc, #200]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001ea2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001ea6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001ea8:	4b30      	ldr	r3, [pc, #192]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001eaa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001eae:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001eb0:	482e      	ldr	r0, [pc, #184]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001eb2:	f000 ff25 	bl	8002d00 <HAL_DMA_Init>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <HAL_SD_MspInit+0x144>
    {
      Error_Handler();
 8001ebc:	f7ff feb6 	bl	8001c2c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a2a      	ldr	r2, [pc, #168]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001ec4:	641a      	str	r2, [r3, #64]	; 0x40
 8001ec6:	4a29      	ldr	r2, [pc, #164]	; (8001f6c <HAL_SD_MspInit+0x1f0>)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001ecc:	4b29      	ldr	r3, [pc, #164]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001ece:	4a2a      	ldr	r2, [pc, #168]	; (8001f78 <HAL_SD_MspInit+0x1fc>)
 8001ed0:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001ed2:	4b28      	ldr	r3, [pc, #160]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001ed4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ed8:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001eda:	4b26      	ldr	r3, [pc, #152]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001edc:	2240      	movs	r2, #64	; 0x40
 8001ede:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ee0:	4b24      	ldr	r3, [pc, #144]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ee6:	4b23      	ldr	r3, [pc, #140]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001ee8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eec:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001eee:	4b21      	ldr	r3, [pc, #132]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001ef0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ef4:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ef6:	4b1f      	ldr	r3, [pc, #124]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001ef8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001efc:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001efe:	4b1d      	ldr	r3, [pc, #116]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001f00:	2220      	movs	r2, #32
 8001f02:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f04:	4b1b      	ldr	r3, [pc, #108]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001f0a:	4b1a      	ldr	r3, [pc, #104]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001f0c:	2204      	movs	r2, #4
 8001f0e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001f10:	4b18      	ldr	r3, [pc, #96]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001f12:	2203      	movs	r2, #3
 8001f14:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001f16:	4b17      	ldr	r3, [pc, #92]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001f18:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f1c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001f20:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f24:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001f26:	4813      	ldr	r0, [pc, #76]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001f28:	f000 feea 	bl	8002d00 <HAL_DMA_Init>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <HAL_SD_MspInit+0x1ba>
    {
      Error_Handler();
 8001f32:	f7ff fe7b 	bl	8001c2c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a0e      	ldr	r2, [pc, #56]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001f3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f3c:	4a0d      	ldr	r2, [pc, #52]	; (8001f74 <HAL_SD_MspInit+0x1f8>)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001f42:	2200      	movs	r2, #0
 8001f44:	2100      	movs	r1, #0
 8001f46:	2031      	movs	r0, #49	; 0x31
 8001f48:	f000 fea3 	bl	8002c92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001f4c:	2031      	movs	r0, #49	; 0x31
 8001f4e:	f000 febc 	bl	8002cca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001f52:	bf00      	nop
 8001f54:	3728      	adds	r7, #40	; 0x28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40012c00 	.word	0x40012c00
 8001f60:	40023800 	.word	0x40023800
 8001f64:	40020000 	.word	0x40020000
 8001f68:	40020400 	.word	0x40020400
 8001f6c:	200019e4 	.word	0x200019e4
 8001f70:	40026458 	.word	0x40026458
 8001f74:	20001af4 	.word	0x20001af4
 8001f78:	400264a0 	.word	0x400264a0

08001f7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f8c:	d115      	bne.n	8001fba <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	4b0c      	ldr	r3, [pc, #48]	; (8001fc4 <HAL_TIM_Base_MspInit+0x48>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	4a0b      	ldr	r2, [pc, #44]	; (8001fc4 <HAL_TIM_Base_MspInit+0x48>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f9e:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <HAL_TIM_Base_MspInit+0x48>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001faa:	2200      	movs	r2, #0
 8001fac:	2100      	movs	r1, #0
 8001fae:	201c      	movs	r0, #28
 8001fb0:	f000 fe6f 	bl	8002c92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fb4:	201c      	movs	r0, #28
 8001fb6:	f000 fe88 	bl	8002cca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fba:	bf00      	nop
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40023800 	.word	0x40023800

08001fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fda:	e7fe      	b.n	8001fda <HardFault_Handler+0x4>

08001fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe0:	e7fe      	b.n	8001fe0 <MemManage_Handler+0x4>

08001fe2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fe6:	e7fe      	b.n	8001fe6 <BusFault_Handler+0x4>

08001fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fec:	e7fe      	b.n	8001fec <UsageFault_Handler+0x4>

08001fee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002000:	bf00      	nop
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800200a:	b480      	push	{r7}
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800201c:	f000 f8f6 	bl	800220c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}

08002024 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002028:	4803      	ldr	r0, [pc, #12]	; (8002038 <TIM2_IRQHandler+0x14>)
 800202a:	f003 fa1b 	bl	8005464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  currentState = stateStartAdc;
 800202e:	4b03      	ldr	r3, [pc, #12]	; (800203c <TIM2_IRQHandler+0x18>)
 8002030:	2200      	movs	r2, #0
 8002032:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 1 */
}
 8002034:	bf00      	nop
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20001bec 	.word	0x20001bec
 800203c:	20000004 	.word	0x20000004

08002040 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002044:	4802      	ldr	r0, [pc, #8]	; (8002050 <SDIO_IRQHandler+0x10>)
 8002046:	f002 fa8d 	bl	8004564 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20001b54 	.word	0x20001b54

08002054 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002058:	4802      	ldr	r0, [pc, #8]	; (8002064 <DMA2_Stream0_IRQHandler+0x10>)
 800205a:	f000 ffe9 	bl	8003030 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20001a94 	.word	0x20001a94

08002068 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800206c:	4802      	ldr	r0, [pc, #8]	; (8002078 <DMA2_Stream3_IRQHandler+0x10>)
 800206e:	f000 ffdf 	bl	8003030 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	200019e4 	.word	0x200019e4

0800207c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002080:	4802      	ldr	r0, [pc, #8]	; (800208c <DMA2_Stream6_IRQHandler+0x10>)
 8002082:	f000 ffd5 	bl	8003030 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20001af4 	.word	0x20001af4

08002090 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002098:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <_sbrk+0x50>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d102      	bne.n	80020a6 <_sbrk+0x16>
		heap_end = &end;
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <_sbrk+0x50>)
 80020a2:	4a10      	ldr	r2, [pc, #64]	; (80020e4 <_sbrk+0x54>)
 80020a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80020a6:	4b0e      	ldr	r3, [pc, #56]	; (80020e0 <_sbrk+0x50>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80020ac:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <_sbrk+0x50>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4413      	add	r3, r2
 80020b4:	466a      	mov	r2, sp
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d907      	bls.n	80020ca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80020ba:	f007 f985 	bl	80093c8 <__errno>
 80020be:	4602      	mov	r2, r0
 80020c0:	230c      	movs	r3, #12
 80020c2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80020c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020c8:	e006      	b.n	80020d8 <_sbrk+0x48>
	}

	heap_end += incr;
 80020ca:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <_sbrk+0x50>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	4a03      	ldr	r2, [pc, #12]	; (80020e0 <_sbrk+0x50>)
 80020d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80020d6:	68fb      	ldr	r3, [r7, #12]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	2000199c 	.word	0x2000199c
 80020e4:	20003ca0 	.word	0x20003ca0

080020e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020ec:	4b08      	ldr	r3, [pc, #32]	; (8002110 <SystemInit+0x28>)
 80020ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020f2:	4a07      	ldr	r2, [pc, #28]	; (8002110 <SystemInit+0x28>)
 80020f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <SystemInit+0x28>)
 80020fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002102:	609a      	str	r2, [r3, #8]
#endif
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002114:	f8df d034 	ldr.w	sp, [pc, #52]	; 800214c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002118:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800211a:	e003      	b.n	8002124 <LoopCopyDataInit>

0800211c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800211c:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800211e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002120:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002122:	3104      	adds	r1, #4

08002124 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002124:	480b      	ldr	r0, [pc, #44]	; (8002154 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002126:	4b0c      	ldr	r3, [pc, #48]	; (8002158 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002128:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800212a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800212c:	d3f6      	bcc.n	800211c <CopyDataInit>
  ldr  r2, =_sbss
 800212e:	4a0b      	ldr	r2, [pc, #44]	; (800215c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002130:	e002      	b.n	8002138 <LoopFillZerobss>

08002132 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002132:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002134:	f842 3b04 	str.w	r3, [r2], #4

08002138 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002138:	4b09      	ldr	r3, [pc, #36]	; (8002160 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800213a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800213c:	d3f9      	bcc.n	8002132 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800213e:	f7ff ffd3 	bl	80020e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002142:	f007 f947 	bl	80093d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002146:	f7ff fb03 	bl	8001750 <main>
  bx  lr    
 800214a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800214c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002150:	0800a8a8 	.word	0x0800a8a8
  ldr  r0, =_sdata
 8002154:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002158:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 800215c:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8002160:	20003ca0 	.word	0x20003ca0

08002164 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002164:	e7fe      	b.n	8002164 <ADC_IRQHandler>
	...

08002168 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800216c:	4b0e      	ldr	r3, [pc, #56]	; (80021a8 <HAL_Init+0x40>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a0d      	ldr	r2, [pc, #52]	; (80021a8 <HAL_Init+0x40>)
 8002172:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002176:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002178:	4b0b      	ldr	r3, [pc, #44]	; (80021a8 <HAL_Init+0x40>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a0a      	ldr	r2, [pc, #40]	; (80021a8 <HAL_Init+0x40>)
 800217e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002182:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002184:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <HAL_Init+0x40>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a07      	ldr	r2, [pc, #28]	; (80021a8 <HAL_Init+0x40>)
 800218a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800218e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002190:	2003      	movs	r0, #3
 8002192:	f000 fd73 	bl	8002c7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002196:	2000      	movs	r0, #0
 8002198:	f000 f808 	bl	80021ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800219c:	f7ff fd4e 	bl	8001c3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40023c00 	.word	0x40023c00

080021ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021b4:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_InitTick+0x54>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4b12      	ldr	r3, [pc, #72]	; (8002204 <HAL_InitTick+0x58>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	4619      	mov	r1, r3
 80021be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ca:	4618      	mov	r0, r3
 80021cc:	f000 fd8b 	bl	8002ce6 <HAL_SYSTICK_Config>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e00e      	b.n	80021f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2b0f      	cmp	r3, #15
 80021de:	d80a      	bhi.n	80021f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021e0:	2200      	movs	r2, #0
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021e8:	f000 fd53 	bl	8002c92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021ec:	4a06      	ldr	r2, [pc, #24]	; (8002208 <HAL_InitTick+0x5c>)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
 80021f4:	e000      	b.n	80021f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20000008 	.word	0x20000008
 8002204:	20000010 	.word	0x20000010
 8002208:	2000000c 	.word	0x2000000c

0800220c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002210:	4b06      	ldr	r3, [pc, #24]	; (800222c <HAL_IncTick+0x20>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	461a      	mov	r2, r3
 8002216:	4b06      	ldr	r3, [pc, #24]	; (8002230 <HAL_IncTick+0x24>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4413      	add	r3, r2
 800221c:	4a04      	ldr	r2, [pc, #16]	; (8002230 <HAL_IncTick+0x24>)
 800221e:	6013      	str	r3, [r2, #0]
}
 8002220:	bf00      	nop
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	20000010 	.word	0x20000010
 8002230:	20001c2c 	.word	0x20001c2c

08002234 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  return uwTick;
 8002238:	4b03      	ldr	r3, [pc, #12]	; (8002248 <HAL_GetTick+0x14>)
 800223a:	681b      	ldr	r3, [r3, #0]
}
 800223c:	4618      	mov	r0, r3
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	20001c2c 	.word	0x20001c2c

0800224c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002254:	f7ff ffee 	bl	8002234 <HAL_GetTick>
 8002258:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002264:	d005      	beq.n	8002272 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002266:	4b09      	ldr	r3, [pc, #36]	; (800228c <HAL_Delay+0x40>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	461a      	mov	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	4413      	add	r3, r2
 8002270:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002272:	bf00      	nop
 8002274:	f7ff ffde 	bl	8002234 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	429a      	cmp	r2, r3
 8002282:	d8f7      	bhi.n	8002274 <HAL_Delay+0x28>
  {
  }
}
 8002284:	bf00      	nop
 8002286:	3710      	adds	r7, #16
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000010 	.word	0x20000010

08002290 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002298:	2300      	movs	r3, #0
 800229a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e033      	b.n	800230e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d109      	bne.n	80022c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7ff fcec 	bl	8001c8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c6:	f003 0310 	and.w	r3, r3, #16
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d118      	bne.n	8002300 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80022d6:	f023 0302 	bic.w	r3, r3, #2
 80022da:	f043 0202 	orr.w	r2, r3, #2
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f000 fa7c 	bl	80027e0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f2:	f023 0303 	bic.w	r3, r3, #3
 80022f6:	f043 0201 	orr.w	r2, r3, #1
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	641a      	str	r2, [r3, #64]	; 0x40
 80022fe:	e001      	b.n	8002304 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800230c:	7bfb      	ldrb	r3, [r7, #15]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
	...

08002318 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002324:	2300      	movs	r3, #0
 8002326:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800232e:	2b01      	cmp	r3, #1
 8002330:	d101      	bne.n	8002336 <HAL_ADC_Start_DMA+0x1e>
 8002332:	2302      	movs	r3, #2
 8002334:	e0b1      	b.n	800249a <HAL_ADC_Start_DMA+0x182>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f003 0301 	and.w	r3, r3, #1
 8002348:	2b01      	cmp	r3, #1
 800234a:	d018      	beq.n	800237e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689a      	ldr	r2, [r3, #8]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0201 	orr.w	r2, r2, #1
 800235a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800235c:	4b51      	ldr	r3, [pc, #324]	; (80024a4 <HAL_ADC_Start_DMA+0x18c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a51      	ldr	r2, [pc, #324]	; (80024a8 <HAL_ADC_Start_DMA+0x190>)
 8002362:	fba2 2303 	umull	r2, r3, r2, r3
 8002366:	0c9a      	lsrs	r2, r3, #18
 8002368:	4613      	mov	r3, r2
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	4413      	add	r3, r2
 800236e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002370:	e002      	b.n	8002378 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	3b01      	subs	r3, #1
 8002376:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1f9      	bne.n	8002372 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	2b01      	cmp	r3, #1
 800238a:	f040 8085 	bne.w	8002498 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002396:	f023 0301 	bic.w	r3, r3, #1
 800239a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d007      	beq.n	80023c0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023cc:	d106      	bne.n	80023dc <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d2:	f023 0206 	bic.w	r2, r3, #6
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	645a      	str	r2, [r3, #68]	; 0x44
 80023da:	e002      	b.n	80023e2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2200      	movs	r2, #0
 80023e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023ea:	4b30      	ldr	r3, [pc, #192]	; (80024ac <HAL_ADC_Start_DMA+0x194>)
 80023ec:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f2:	4a2f      	ldr	r2, [pc, #188]	; (80024b0 <HAL_ADC_Start_DMA+0x198>)
 80023f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023fa:	4a2e      	ldr	r2, [pc, #184]	; (80024b4 <HAL_ADC_Start_DMA+0x19c>)
 80023fc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002402:	4a2d      	ldr	r2, [pc, #180]	; (80024b8 <HAL_ADC_Start_DMA+0x1a0>)
 8002404:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800240e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800241e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689a      	ldr	r2, [r3, #8]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800242e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	334c      	adds	r3, #76	; 0x4c
 800243a:	4619      	mov	r1, r3
 800243c:	68ba      	ldr	r2, [r7, #8]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f000 fd0c 	bl	8002e5c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f003 031f 	and.w	r3, r3, #31
 800244c:	2b00      	cmp	r3, #0
 800244e:	d10f      	bne.n	8002470 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d11c      	bne.n	8002498 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800246c:	609a      	str	r2, [r3, #8]
 800246e:	e013      	b.n	8002498 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a11      	ldr	r2, [pc, #68]	; (80024bc <HAL_ADC_Start_DMA+0x1a4>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d10e      	bne.n	8002498 <HAL_ADC_Start_DMA+0x180>
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d107      	bne.n	8002498 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002496:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3718      	adds	r7, #24
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000008 	.word	0x20000008
 80024a8:	431bde83 	.word	0x431bde83
 80024ac:	40012300 	.word	0x40012300
 80024b0:	080029d9 	.word	0x080029d9
 80024b4:	08002a93 	.word	0x08002a93
 80024b8:	08002aaf 	.word	0x08002aaf
 80024bc:	40012000 	.word	0x40012000

080024c0 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024c8:	2300      	movs	r3, #0
 80024ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d101      	bne.n	80024da <HAL_ADC_Stop_DMA+0x1a>
 80024d6:	2302      	movs	r3, #2
 80024d8:	e038      	b.n	800254c <HAL_ADC_Stop_DMA+0x8c>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 0201 	bic.w	r2, r2, #1
 80024f0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d120      	bne.n	8002542 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800250e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002514:	4618      	mov	r0, r3
 8002516:	f000 fcf9 	bl	8002f0c <HAL_DMA_Abort>
 800251a:	4603      	mov	r3, r0
 800251c:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	685a      	ldr	r2, [r3, #4]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800252c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002532:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002536:	f023 0301 	bic.w	r3, r3, #1
 800253a:	f043 0201 	orr.w	r2, r3, #1
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800254a:	7bfb      	ldrb	r3, [r7, #15]
}
 800254c:	4618      	mov	r0, r3
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002586:	2300      	movs	r3, #0
 8002588:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002590:	2b01      	cmp	r3, #1
 8002592:	d101      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x1c>
 8002594:	2302      	movs	r3, #2
 8002596:	e113      	b.n	80027c0 <HAL_ADC_ConfigChannel+0x244>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2b09      	cmp	r3, #9
 80025a6:	d925      	bls.n	80025f4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68d9      	ldr	r1, [r3, #12]
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	461a      	mov	r2, r3
 80025b6:	4613      	mov	r3, r2
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	4413      	add	r3, r2
 80025bc:	3b1e      	subs	r3, #30
 80025be:	2207      	movs	r2, #7
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	43da      	mvns	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	400a      	ands	r2, r1
 80025cc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68d9      	ldr	r1, [r3, #12]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	689a      	ldr	r2, [r3, #8]
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	b29b      	uxth	r3, r3
 80025de:	4618      	mov	r0, r3
 80025e0:	4603      	mov	r3, r0
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	4403      	add	r3, r0
 80025e6:	3b1e      	subs	r3, #30
 80025e8:	409a      	lsls	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	60da      	str	r2, [r3, #12]
 80025f2:	e022      	b.n	800263a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6919      	ldr	r1, [r3, #16]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	461a      	mov	r2, r3
 8002602:	4613      	mov	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	4413      	add	r3, r2
 8002608:	2207      	movs	r2, #7
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43da      	mvns	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	400a      	ands	r2, r1
 8002616:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6919      	ldr	r1, [r3, #16]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	689a      	ldr	r2, [r3, #8]
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	b29b      	uxth	r3, r3
 8002628:	4618      	mov	r0, r3
 800262a:	4603      	mov	r3, r0
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4403      	add	r3, r0
 8002630:	409a      	lsls	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	430a      	orrs	r2, r1
 8002638:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2b06      	cmp	r3, #6
 8002640:	d824      	bhi.n	800268c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	4613      	mov	r3, r2
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4413      	add	r3, r2
 8002652:	3b05      	subs	r3, #5
 8002654:	221f      	movs	r2, #31
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	43da      	mvns	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	400a      	ands	r2, r1
 8002662:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	b29b      	uxth	r3, r3
 8002670:	4618      	mov	r0, r3
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	4613      	mov	r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	4413      	add	r3, r2
 800267c:	3b05      	subs	r3, #5
 800267e:	fa00 f203 	lsl.w	r2, r0, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	430a      	orrs	r2, r1
 8002688:	635a      	str	r2, [r3, #52]	; 0x34
 800268a:	e04c      	b.n	8002726 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2b0c      	cmp	r3, #12
 8002692:	d824      	bhi.n	80026de <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	4613      	mov	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	4413      	add	r3, r2
 80026a4:	3b23      	subs	r3, #35	; 0x23
 80026a6:	221f      	movs	r2, #31
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43da      	mvns	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	400a      	ands	r2, r1
 80026b4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	4618      	mov	r0, r3
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4413      	add	r3, r2
 80026ce:	3b23      	subs	r3, #35	; 0x23
 80026d0:	fa00 f203 	lsl.w	r2, r0, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	430a      	orrs	r2, r1
 80026da:	631a      	str	r2, [r3, #48]	; 0x30
 80026dc:	e023      	b.n	8002726 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	4613      	mov	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4413      	add	r3, r2
 80026ee:	3b41      	subs	r3, #65	; 0x41
 80026f0:	221f      	movs	r2, #31
 80026f2:	fa02 f303 	lsl.w	r3, r2, r3
 80026f6:	43da      	mvns	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	400a      	ands	r2, r1
 80026fe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	b29b      	uxth	r3, r3
 800270c:	4618      	mov	r0, r3
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685a      	ldr	r2, [r3, #4]
 8002712:	4613      	mov	r3, r2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	4413      	add	r3, r2
 8002718:	3b41      	subs	r3, #65	; 0x41
 800271a:	fa00 f203 	lsl.w	r2, r0, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	430a      	orrs	r2, r1
 8002724:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002726:	4b29      	ldr	r3, [pc, #164]	; (80027cc <HAL_ADC_ConfigChannel+0x250>)
 8002728:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a28      	ldr	r2, [pc, #160]	; (80027d0 <HAL_ADC_ConfigChannel+0x254>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d10f      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x1d8>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b12      	cmp	r3, #18
 800273a:	d10b      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a1d      	ldr	r2, [pc, #116]	; (80027d0 <HAL_ADC_ConfigChannel+0x254>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d12b      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x23a>
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a1c      	ldr	r2, [pc, #112]	; (80027d4 <HAL_ADC_ConfigChannel+0x258>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d003      	beq.n	8002770 <HAL_ADC_ConfigChannel+0x1f4>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b11      	cmp	r3, #17
 800276e:	d122      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a11      	ldr	r2, [pc, #68]	; (80027d4 <HAL_ADC_ConfigChannel+0x258>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d111      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002792:	4b11      	ldr	r3, [pc, #68]	; (80027d8 <HAL_ADC_ConfigChannel+0x25c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a11      	ldr	r2, [pc, #68]	; (80027dc <HAL_ADC_ConfigChannel+0x260>)
 8002798:	fba2 2303 	umull	r2, r3, r2, r3
 800279c:	0c9a      	lsrs	r2, r3, #18
 800279e:	4613      	mov	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4413      	add	r3, r2
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027a8:	e002      	b.n	80027b0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	3b01      	subs	r3, #1
 80027ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f9      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	40012300 	.word	0x40012300
 80027d0:	40012000 	.word	0x40012000
 80027d4:	10000012 	.word	0x10000012
 80027d8:	20000008 	.word	0x20000008
 80027dc:	431bde83 	.word	0x431bde83

080027e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027e8:	4b79      	ldr	r3, [pc, #484]	; (80029d0 <ADC_Init+0x1f0>)
 80027ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	685a      	ldr	r2, [r3, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	431a      	orrs	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002814:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6859      	ldr	r1, [r3, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	021a      	lsls	r2, r3, #8
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	685a      	ldr	r2, [r3, #4]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002838:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6859      	ldr	r1, [r3, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	689a      	ldr	r2, [r3, #8]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800285a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6899      	ldr	r1, [r3, #8]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002872:	4a58      	ldr	r2, [pc, #352]	; (80029d4 <ADC_Init+0x1f4>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d022      	beq.n	80028be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002886:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6899      	ldr	r1, [r3, #8]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6899      	ldr	r1, [r3, #8]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	e00f      	b.n	80028de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0202 	bic.w	r2, r2, #2
 80028ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6899      	ldr	r1, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	7e1b      	ldrb	r3, [r3, #24]
 80028f8:	005a      	lsls	r2, r3, #1
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	430a      	orrs	r2, r1
 8002900:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d01b      	beq.n	8002944 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800291a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800292a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6859      	ldr	r1, [r3, #4]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002936:	3b01      	subs	r3, #1
 8002938:	035a      	lsls	r2, r3, #13
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	e007      	b.n	8002954 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002952:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002962:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	3b01      	subs	r3, #1
 8002970:	051a      	lsls	r2, r3, #20
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002988:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	6899      	ldr	r1, [r3, #8]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002996:	025a      	lsls	r2, r3, #9
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	430a      	orrs	r2, r1
 800299e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689a      	ldr	r2, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6899      	ldr	r1, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	029a      	lsls	r2, r3, #10
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	609a      	str	r2, [r3, #8]
}
 80029c4:	bf00      	nop
 80029c6:	3714      	adds	r7, #20
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr
 80029d0:	40012300 	.word	0x40012300
 80029d4:	0f000001 	.word	0x0f000001

080029d8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d13c      	bne.n	8002a6c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d12b      	bne.n	8002a64 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d127      	bne.n	8002a64 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d006      	beq.n	8002a30 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d119      	bne.n	8002a64 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0220 	bic.w	r2, r2, #32
 8002a3e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d105      	bne.n	8002a64 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5c:	f043 0201 	orr.w	r2, r3, #1
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f7ff f8cf 	bl	8001c08 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a6a:	e00e      	b.n	8002a8a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	f003 0310 	and.w	r3, r3, #16
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f7ff fd75 	bl	8002568 <HAL_ADC_ErrorCallback>
}
 8002a7e:	e004      	b.n	8002a8a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	4798      	blx	r3
}
 8002a8a:	bf00      	nop
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b084      	sub	sp, #16
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a9e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f7ff fd57 	bl	8002554 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002aa6:	bf00      	nop
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b084      	sub	sp, #16
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aba:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2240      	movs	r2, #64	; 0x40
 8002ac0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac6:	f043 0204 	orr.w	r2, r3, #4
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f7ff fd4a 	bl	8002568 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ad4:	bf00      	nop
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f003 0307 	and.w	r3, r3, #7
 8002aea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aec:	4b0c      	ldr	r3, [pc, #48]	; (8002b20 <__NVIC_SetPriorityGrouping+0x44>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002af8:	4013      	ands	r3, r2
 8002afa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b0e:	4a04      	ldr	r2, [pc, #16]	; (8002b20 <__NVIC_SetPriorityGrouping+0x44>)
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	60d3      	str	r3, [r2, #12]
}
 8002b14:	bf00      	nop
 8002b16:	3714      	adds	r7, #20
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr
 8002b20:	e000ed00 	.word	0xe000ed00

08002b24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b28:	4b04      	ldr	r3, [pc, #16]	; (8002b3c <__NVIC_GetPriorityGrouping+0x18>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	0a1b      	lsrs	r3, r3, #8
 8002b2e:	f003 0307 	and.w	r3, r3, #7
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr
 8002b3c:	e000ed00 	.word	0xe000ed00

08002b40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	db0b      	blt.n	8002b6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b52:	79fb      	ldrb	r3, [r7, #7]
 8002b54:	f003 021f 	and.w	r2, r3, #31
 8002b58:	4907      	ldr	r1, [pc, #28]	; (8002b78 <__NVIC_EnableIRQ+0x38>)
 8002b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5e:	095b      	lsrs	r3, r3, #5
 8002b60:	2001      	movs	r0, #1
 8002b62:	fa00 f202 	lsl.w	r2, r0, r2
 8002b66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	e000e100 	.word	0xe000e100

08002b7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	4603      	mov	r3, r0
 8002b84:	6039      	str	r1, [r7, #0]
 8002b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	db0a      	blt.n	8002ba6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	b2da      	uxtb	r2, r3
 8002b94:	490c      	ldr	r1, [pc, #48]	; (8002bc8 <__NVIC_SetPriority+0x4c>)
 8002b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9a:	0112      	lsls	r2, r2, #4
 8002b9c:	b2d2      	uxtb	r2, r2
 8002b9e:	440b      	add	r3, r1
 8002ba0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ba4:	e00a      	b.n	8002bbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	b2da      	uxtb	r2, r3
 8002baa:	4908      	ldr	r1, [pc, #32]	; (8002bcc <__NVIC_SetPriority+0x50>)
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	3b04      	subs	r3, #4
 8002bb4:	0112      	lsls	r2, r2, #4
 8002bb6:	b2d2      	uxtb	r2, r2
 8002bb8:	440b      	add	r3, r1
 8002bba:	761a      	strb	r2, [r3, #24]
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr
 8002bc8:	e000e100 	.word	0xe000e100
 8002bcc:	e000ed00 	.word	0xe000ed00

08002bd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b089      	sub	sp, #36	; 0x24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f003 0307 	and.w	r3, r3, #7
 8002be2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	f1c3 0307 	rsb	r3, r3, #7
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	bf28      	it	cs
 8002bee:	2304      	movcs	r3, #4
 8002bf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	2b06      	cmp	r3, #6
 8002bf8:	d902      	bls.n	8002c00 <NVIC_EncodePriority+0x30>
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	3b03      	subs	r3, #3
 8002bfe:	e000      	b.n	8002c02 <NVIC_EncodePriority+0x32>
 8002c00:	2300      	movs	r3, #0
 8002c02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	43da      	mvns	r2, r3
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	401a      	ands	r2, r3
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c22:	43d9      	mvns	r1, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c28:	4313      	orrs	r3, r2
         );
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3724      	adds	r7, #36	; 0x24
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
	...

08002c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	3b01      	subs	r3, #1
 8002c44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c48:	d301      	bcc.n	8002c4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e00f      	b.n	8002c6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c4e:	4a0a      	ldr	r2, [pc, #40]	; (8002c78 <SysTick_Config+0x40>)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3b01      	subs	r3, #1
 8002c54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c56:	210f      	movs	r1, #15
 8002c58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c5c:	f7ff ff8e 	bl	8002b7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c60:	4b05      	ldr	r3, [pc, #20]	; (8002c78 <SysTick_Config+0x40>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c66:	4b04      	ldr	r3, [pc, #16]	; (8002c78 <SysTick_Config+0x40>)
 8002c68:	2207      	movs	r2, #7
 8002c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	e000e010 	.word	0xe000e010

08002c7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f7ff ff29 	bl	8002adc <__NVIC_SetPriorityGrouping>
}
 8002c8a:	bf00      	nop
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b086      	sub	sp, #24
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	4603      	mov	r3, r0
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607a      	str	r2, [r7, #4]
 8002c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca4:	f7ff ff3e 	bl	8002b24 <__NVIC_GetPriorityGrouping>
 8002ca8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	68b9      	ldr	r1, [r7, #8]
 8002cae:	6978      	ldr	r0, [r7, #20]
 8002cb0:	f7ff ff8e 	bl	8002bd0 <NVIC_EncodePriority>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cba:	4611      	mov	r1, r2
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff ff5d 	bl	8002b7c <__NVIC_SetPriority>
}
 8002cc2:	bf00      	nop
 8002cc4:	3718      	adds	r7, #24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b082      	sub	sp, #8
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff ff31 	bl	8002b40 <__NVIC_EnableIRQ>
}
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b082      	sub	sp, #8
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f7ff ffa2 	bl	8002c38 <SysTick_Config>
 8002cf4:	4603      	mov	r3, r0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
	...

08002d00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d0c:	f7ff fa92 	bl	8002234 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e099      	b.n	8002e50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2202      	movs	r2, #2
 8002d28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f022 0201 	bic.w	r2, r2, #1
 8002d3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d3c:	e00f      	b.n	8002d5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d3e:	f7ff fa79 	bl	8002234 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b05      	cmp	r3, #5
 8002d4a:	d908      	bls.n	8002d5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2203      	movs	r2, #3
 8002d56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e078      	b.n	8002e50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1e8      	bne.n	8002d3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d74:	697a      	ldr	r2, [r7, #20]
 8002d76:	4b38      	ldr	r3, [pc, #224]	; (8002e58 <HAL_DMA_Init+0x158>)
 8002d78:	4013      	ands	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002da2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db4:	2b04      	cmp	r3, #4
 8002db6:	d107      	bne.n	8002dc8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	f023 0307 	bic.w	r3, r3, #7
 8002dde:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	d117      	bne.n	8002e22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00e      	beq.n	8002e22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 fb0d 	bl	8003424 <DMA_CheckFifoParam>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d008      	beq.n	8002e22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2240      	movs	r2, #64	; 0x40
 8002e14:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e016      	b.n	8002e50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fac4 	bl	80033b8 <DMA_CalcBaseAndBitshift>
 8002e30:	4603      	mov	r3, r0
 8002e32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e38:	223f      	movs	r2, #63	; 0x3f
 8002e3a:	409a      	lsls	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3718      	adds	r7, #24
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	f010803f 	.word	0xf010803f

08002e5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	607a      	str	r2, [r7, #4]
 8002e68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <HAL_DMA_Start_IT+0x26>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e040      	b.n	8002f04 <HAL_DMA_Start_IT+0xa8>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d12f      	bne.n	8002ef6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	68b9      	ldr	r1, [r7, #8]
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 fa56 	bl	800335c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb4:	223f      	movs	r2, #63	; 0x3f
 8002eb6:	409a      	lsls	r2, r3
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 0216 	orr.w	r2, r2, #22
 8002eca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d007      	beq.n	8002ee4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f042 0208 	orr.w	r2, r2, #8
 8002ee2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0201 	orr.w	r2, r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	e005      	b.n	8002f02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002efe:	2302      	movs	r3, #2
 8002f00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f18:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f1a:	f7ff f98b 	bl	8002234 <HAL_GetTick>
 8002f1e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d008      	beq.n	8002f3e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2280      	movs	r2, #128	; 0x80
 8002f30:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e052      	b.n	8002fe4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 0216 	bic.w	r2, r2, #22
 8002f4c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	695a      	ldr	r2, [r3, #20]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f5c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d103      	bne.n	8002f6e <HAL_DMA_Abort+0x62>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d007      	beq.n	8002f7e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0208 	bic.w	r2, r2, #8
 8002f7c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 0201 	bic.w	r2, r2, #1
 8002f8c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f8e:	e013      	b.n	8002fb8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f90:	f7ff f950 	bl	8002234 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b05      	cmp	r3, #5
 8002f9c:	d90c      	bls.n	8002fb8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2220      	movs	r2, #32
 8002fa2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2203      	movs	r2, #3
 8002fb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e015      	b.n	8002fe4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1e4      	bne.n	8002f90 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fca:	223f      	movs	r2, #63	; 0x3f
 8002fcc:	409a      	lsls	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3710      	adds	r7, #16
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d004      	beq.n	800300a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2280      	movs	r2, #128	; 0x80
 8003004:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e00c      	b.n	8003024 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2205      	movs	r2, #5
 800300e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0201 	bic.w	r2, r2, #1
 8003020:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800303c:	4b92      	ldr	r3, [pc, #584]	; (8003288 <HAL_DMA_IRQHandler+0x258>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a92      	ldr	r2, [pc, #584]	; (800328c <HAL_DMA_IRQHandler+0x25c>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	0a9b      	lsrs	r3, r3, #10
 8003048:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800304e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800305a:	2208      	movs	r2, #8
 800305c:	409a      	lsls	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	4013      	ands	r3, r2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d01a      	beq.n	800309c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	d013      	beq.n	800309c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0204 	bic.w	r2, r2, #4
 8003082:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003088:	2208      	movs	r2, #8
 800308a:	409a      	lsls	r2, r3
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003094:	f043 0201 	orr.w	r2, r3, #1
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a0:	2201      	movs	r2, #1
 80030a2:	409a      	lsls	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	4013      	ands	r3, r2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d012      	beq.n	80030d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00b      	beq.n	80030d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030be:	2201      	movs	r2, #1
 80030c0:	409a      	lsls	r2, r3
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ca:	f043 0202 	orr.w	r2, r3, #2
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030d6:	2204      	movs	r2, #4
 80030d8:	409a      	lsls	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	4013      	ands	r3, r2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d012      	beq.n	8003108 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00b      	beq.n	8003108 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030f4:	2204      	movs	r2, #4
 80030f6:	409a      	lsls	r2, r3
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003100:	f043 0204 	orr.w	r2, r3, #4
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800310c:	2210      	movs	r2, #16
 800310e:	409a      	lsls	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4013      	ands	r3, r2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d043      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0308 	and.w	r3, r3, #8
 8003122:	2b00      	cmp	r3, #0
 8003124:	d03c      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800312a:	2210      	movs	r2, #16
 800312c:	409a      	lsls	r2, r3
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d018      	beq.n	8003172 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d108      	bne.n	8003160 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003152:	2b00      	cmp	r3, #0
 8003154:	d024      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	4798      	blx	r3
 800315e:	e01f      	b.n	80031a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003164:	2b00      	cmp	r3, #0
 8003166:	d01b      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	4798      	blx	r3
 8003170:	e016      	b.n	80031a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800317c:	2b00      	cmp	r3, #0
 800317e:	d107      	bne.n	8003190 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0208 	bic.w	r2, r2, #8
 800318e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a4:	2220      	movs	r2, #32
 80031a6:	409a      	lsls	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 808e 	beq.w	80032ce <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0310 	and.w	r3, r3, #16
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f000 8086 	beq.w	80032ce <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c6:	2220      	movs	r2, #32
 80031c8:	409a      	lsls	r2, r3
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d136      	bne.n	8003248 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0216 	bic.w	r2, r2, #22
 80031e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695a      	ldr	r2, [r3, #20]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d103      	bne.n	800320a <HAL_DMA_IRQHandler+0x1da>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003206:	2b00      	cmp	r3, #0
 8003208:	d007      	beq.n	800321a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0208 	bic.w	r2, r2, #8
 8003218:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321e:	223f      	movs	r2, #63	; 0x3f
 8003220:	409a      	lsls	r2, r3
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800323a:	2b00      	cmp	r3, #0
 800323c:	d07d      	beq.n	800333a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	4798      	blx	r3
        }
        return;
 8003246:	e078      	b.n	800333a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d01c      	beq.n	8003290 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d108      	bne.n	8003276 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003268:	2b00      	cmp	r3, #0
 800326a:	d030      	beq.n	80032ce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	4798      	blx	r3
 8003274:	e02b      	b.n	80032ce <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800327a:	2b00      	cmp	r3, #0
 800327c:	d027      	beq.n	80032ce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	4798      	blx	r3
 8003286:	e022      	b.n	80032ce <HAL_DMA_IRQHandler+0x29e>
 8003288:	20000008 	.word	0x20000008
 800328c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10f      	bne.n	80032be <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0210 	bic.w	r2, r2, #16
 80032ac:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d003      	beq.n	80032ce <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d032      	beq.n	800333c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d022      	beq.n	8003328 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2205      	movs	r2, #5
 80032e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 0201 	bic.w	r2, r2, #1
 80032f8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	3301      	adds	r3, #1
 80032fe:	60bb      	str	r3, [r7, #8]
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	429a      	cmp	r2, r3
 8003304:	d307      	bcc.n	8003316 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1f2      	bne.n	80032fa <HAL_DMA_IRQHandler+0x2ca>
 8003314:	e000      	b.n	8003318 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003316:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800332c:	2b00      	cmp	r3, #0
 800332e:	d005      	beq.n	800333c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	4798      	blx	r3
 8003338:	e000      	b.n	800333c <HAL_DMA_IRQHandler+0x30c>
        return;
 800333a:	bf00      	nop
    }
  }
}
 800333c:	3718      	adds	r7, #24
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop

08003344 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003350:	4618      	mov	r0, r3
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
 8003368:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003378:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b40      	cmp	r3, #64	; 0x40
 8003388:	d108      	bne.n	800339c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68ba      	ldr	r2, [r7, #8]
 8003398:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800339a:	e007      	b.n	80033ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68ba      	ldr	r2, [r7, #8]
 80033a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	60da      	str	r2, [r3, #12]
}
 80033ac:	bf00      	nop
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b085      	sub	sp, #20
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	3b10      	subs	r3, #16
 80033c8:	4a14      	ldr	r2, [pc, #80]	; (800341c <DMA_CalcBaseAndBitshift+0x64>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	091b      	lsrs	r3, r3, #4
 80033d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033d2:	4a13      	ldr	r2, [pc, #76]	; (8003420 <DMA_CalcBaseAndBitshift+0x68>)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4413      	add	r3, r2
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	461a      	mov	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2b03      	cmp	r3, #3
 80033e4:	d909      	bls.n	80033fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033ee:	f023 0303 	bic.w	r3, r3, #3
 80033f2:	1d1a      	adds	r2, r3, #4
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	659a      	str	r2, [r3, #88]	; 0x58
 80033f8:	e007      	b.n	800340a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003402:	f023 0303 	bic.w	r3, r3, #3
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800340e:	4618      	mov	r0, r3
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	aaaaaaab 	.word	0xaaaaaaab
 8003420:	0800a78c 	.word	0x0800a78c

08003424 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003424:	b480      	push	{r7}
 8003426:	b085      	sub	sp, #20
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800342c:	2300      	movs	r3, #0
 800342e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003434:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d11f      	bne.n	800347e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	2b03      	cmp	r3, #3
 8003442:	d855      	bhi.n	80034f0 <DMA_CheckFifoParam+0xcc>
 8003444:	a201      	add	r2, pc, #4	; (adr r2, 800344c <DMA_CheckFifoParam+0x28>)
 8003446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344a:	bf00      	nop
 800344c:	0800345d 	.word	0x0800345d
 8003450:	0800346f 	.word	0x0800346f
 8003454:	0800345d 	.word	0x0800345d
 8003458:	080034f1 	.word	0x080034f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003460:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d045      	beq.n	80034f4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800346c:	e042      	b.n	80034f4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003472:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003476:	d13f      	bne.n	80034f8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800347c:	e03c      	b.n	80034f8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003486:	d121      	bne.n	80034cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2b03      	cmp	r3, #3
 800348c:	d836      	bhi.n	80034fc <DMA_CheckFifoParam+0xd8>
 800348e:	a201      	add	r2, pc, #4	; (adr r2, 8003494 <DMA_CheckFifoParam+0x70>)
 8003490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003494:	080034a5 	.word	0x080034a5
 8003498:	080034ab 	.word	0x080034ab
 800349c:	080034a5 	.word	0x080034a5
 80034a0:	080034bd 	.word	0x080034bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
      break;
 80034a8:	e02f      	b.n	800350a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d024      	beq.n	8003500 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034ba:	e021      	b.n	8003500 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034c4:	d11e      	bne.n	8003504 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034ca:	e01b      	b.n	8003504 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d902      	bls.n	80034d8 <DMA_CheckFifoParam+0xb4>
 80034d2:	2b03      	cmp	r3, #3
 80034d4:	d003      	beq.n	80034de <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034d6:	e018      	b.n	800350a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	73fb      	strb	r3, [r7, #15]
      break;
 80034dc:	e015      	b.n	800350a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00e      	beq.n	8003508 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	73fb      	strb	r3, [r7, #15]
      break;
 80034ee:	e00b      	b.n	8003508 <DMA_CheckFifoParam+0xe4>
      break;
 80034f0:	bf00      	nop
 80034f2:	e00a      	b.n	800350a <DMA_CheckFifoParam+0xe6>
      break;
 80034f4:	bf00      	nop
 80034f6:	e008      	b.n	800350a <DMA_CheckFifoParam+0xe6>
      break;
 80034f8:	bf00      	nop
 80034fa:	e006      	b.n	800350a <DMA_CheckFifoParam+0xe6>
      break;
 80034fc:	bf00      	nop
 80034fe:	e004      	b.n	800350a <DMA_CheckFifoParam+0xe6>
      break;
 8003500:	bf00      	nop
 8003502:	e002      	b.n	800350a <DMA_CheckFifoParam+0xe6>
      break;   
 8003504:	bf00      	nop
 8003506:	e000      	b.n	800350a <DMA_CheckFifoParam+0xe6>
      break;
 8003508:	bf00      	nop
    }
  } 
  
  return status; 
 800350a:	7bfb      	ldrb	r3, [r7, #15]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003518:	b480      	push	{r7}
 800351a:	b089      	sub	sp, #36	; 0x24
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003526:	2300      	movs	r3, #0
 8003528:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800352a:	2300      	movs	r3, #0
 800352c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800352e:	2300      	movs	r3, #0
 8003530:	61fb      	str	r3, [r7, #28]
 8003532:	e159      	b.n	80037e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003534:	2201      	movs	r2, #1
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	4013      	ands	r3, r2
 8003546:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	429a      	cmp	r2, r3
 800354e:	f040 8148 	bne.w	80037e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d00b      	beq.n	8003572 <HAL_GPIO_Init+0x5a>
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d007      	beq.n	8003572 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003566:	2b11      	cmp	r3, #17
 8003568:	d003      	beq.n	8003572 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b12      	cmp	r3, #18
 8003570:	d130      	bne.n	80035d4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	2203      	movs	r2, #3
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43db      	mvns	r3, r3
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4013      	ands	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	68da      	ldr	r2, [r3, #12]
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4313      	orrs	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035a8:	2201      	movs	r2, #1
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	091b      	lsrs	r3, r3, #4
 80035be:	f003 0201 	and.w	r2, r3, #1
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	2203      	movs	r2, #3
 80035e0:	fa02 f303 	lsl.w	r3, r2, r3
 80035e4:	43db      	mvns	r3, r3
 80035e6:	69ba      	ldr	r2, [r7, #24]
 80035e8:	4013      	ands	r3, r2
 80035ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	69ba      	ldr	r2, [r7, #24]
 8003602:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b02      	cmp	r3, #2
 800360a:	d003      	beq.n	8003614 <HAL_GPIO_Init+0xfc>
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	2b12      	cmp	r3, #18
 8003612:	d123      	bne.n	800365c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	08da      	lsrs	r2, r3, #3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3208      	adds	r2, #8
 800361c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003620:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	220f      	movs	r2, #15
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	43db      	mvns	r3, r3
 8003632:	69ba      	ldr	r2, [r7, #24]
 8003634:	4013      	ands	r3, r2
 8003636:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4313      	orrs	r3, r2
 800364c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	08da      	lsrs	r2, r3, #3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	3208      	adds	r2, #8
 8003656:	69b9      	ldr	r1, [r7, #24]
 8003658:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	2203      	movs	r2, #3
 8003668:	fa02 f303 	lsl.w	r3, r2, r3
 800366c:	43db      	mvns	r3, r3
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	4013      	ands	r3, r2
 8003672:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 0203 	and.w	r2, r3, #3
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	4313      	orrs	r3, r2
 8003688:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 80a2 	beq.w	80037e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	60fb      	str	r3, [r7, #12]
 80036a2:	4b56      	ldr	r3, [pc, #344]	; (80037fc <HAL_GPIO_Init+0x2e4>)
 80036a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a6:	4a55      	ldr	r2, [pc, #340]	; (80037fc <HAL_GPIO_Init+0x2e4>)
 80036a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036ac:	6453      	str	r3, [r2, #68]	; 0x44
 80036ae:	4b53      	ldr	r3, [pc, #332]	; (80037fc <HAL_GPIO_Init+0x2e4>)
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036ba:	4a51      	ldr	r2, [pc, #324]	; (8003800 <HAL_GPIO_Init+0x2e8>)
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	089b      	lsrs	r3, r3, #2
 80036c0:	3302      	adds	r3, #2
 80036c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	f003 0303 	and.w	r3, r3, #3
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	220f      	movs	r2, #15
 80036d2:	fa02 f303 	lsl.w	r3, r2, r3
 80036d6:	43db      	mvns	r3, r3
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	4013      	ands	r3, r2
 80036dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a48      	ldr	r2, [pc, #288]	; (8003804 <HAL_GPIO_Init+0x2ec>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d019      	beq.n	800371a <HAL_GPIO_Init+0x202>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a47      	ldr	r2, [pc, #284]	; (8003808 <HAL_GPIO_Init+0x2f0>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d013      	beq.n	8003716 <HAL_GPIO_Init+0x1fe>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a46      	ldr	r2, [pc, #280]	; (800380c <HAL_GPIO_Init+0x2f4>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d00d      	beq.n	8003712 <HAL_GPIO_Init+0x1fa>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a45      	ldr	r2, [pc, #276]	; (8003810 <HAL_GPIO_Init+0x2f8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d007      	beq.n	800370e <HAL_GPIO_Init+0x1f6>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a44      	ldr	r2, [pc, #272]	; (8003814 <HAL_GPIO_Init+0x2fc>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d101      	bne.n	800370a <HAL_GPIO_Init+0x1f2>
 8003706:	2304      	movs	r3, #4
 8003708:	e008      	b.n	800371c <HAL_GPIO_Init+0x204>
 800370a:	2307      	movs	r3, #7
 800370c:	e006      	b.n	800371c <HAL_GPIO_Init+0x204>
 800370e:	2303      	movs	r3, #3
 8003710:	e004      	b.n	800371c <HAL_GPIO_Init+0x204>
 8003712:	2302      	movs	r3, #2
 8003714:	e002      	b.n	800371c <HAL_GPIO_Init+0x204>
 8003716:	2301      	movs	r3, #1
 8003718:	e000      	b.n	800371c <HAL_GPIO_Init+0x204>
 800371a:	2300      	movs	r3, #0
 800371c:	69fa      	ldr	r2, [r7, #28]
 800371e:	f002 0203 	and.w	r2, r2, #3
 8003722:	0092      	lsls	r2, r2, #2
 8003724:	4093      	lsls	r3, r2
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	4313      	orrs	r3, r2
 800372a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800372c:	4934      	ldr	r1, [pc, #208]	; (8003800 <HAL_GPIO_Init+0x2e8>)
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	089b      	lsrs	r3, r3, #2
 8003732:	3302      	adds	r3, #2
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800373a:	4b37      	ldr	r3, [pc, #220]	; (8003818 <HAL_GPIO_Init+0x300>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	43db      	mvns	r3, r3
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	4013      	ands	r3, r2
 8003748:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800375e:	4a2e      	ldr	r2, [pc, #184]	; (8003818 <HAL_GPIO_Init+0x300>)
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003764:	4b2c      	ldr	r3, [pc, #176]	; (8003818 <HAL_GPIO_Init+0x300>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	43db      	mvns	r3, r3
 800376e:	69ba      	ldr	r2, [r7, #24]
 8003770:	4013      	ands	r3, r2
 8003772:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d003      	beq.n	8003788 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	4313      	orrs	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003788:	4a23      	ldr	r2, [pc, #140]	; (8003818 <HAL_GPIO_Init+0x300>)
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800378e:	4b22      	ldr	r3, [pc, #136]	; (8003818 <HAL_GPIO_Init+0x300>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	43db      	mvns	r3, r3
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	4013      	ands	r3, r2
 800379c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d003      	beq.n	80037b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037b2:	4a19      	ldr	r2, [pc, #100]	; (8003818 <HAL_GPIO_Init+0x300>)
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037b8:	4b17      	ldr	r3, [pc, #92]	; (8003818 <HAL_GPIO_Init+0x300>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	43db      	mvns	r3, r3
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	4013      	ands	r3, r2
 80037c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d003      	beq.n	80037dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	4313      	orrs	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037dc:	4a0e      	ldr	r2, [pc, #56]	; (8003818 <HAL_GPIO_Init+0x300>)
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	3301      	adds	r3, #1
 80037e6:	61fb      	str	r3, [r7, #28]
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	2b0f      	cmp	r3, #15
 80037ec:	f67f aea2 	bls.w	8003534 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037f0:	bf00      	nop
 80037f2:	3724      	adds	r7, #36	; 0x24
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	40023800 	.word	0x40023800
 8003800:	40013800 	.word	0x40013800
 8003804:	40020000 	.word	0x40020000
 8003808:	40020400 	.word	0x40020400
 800380c:	40020800 	.word	0x40020800
 8003810:	40020c00 	.word	0x40020c00
 8003814:	40021000 	.word	0x40021000
 8003818:	40013c00 	.word	0x40013c00

0800381c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	460b      	mov	r3, r1
 8003826:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	691a      	ldr	r2, [r3, #16]
 800382c:	887b      	ldrh	r3, [r7, #2]
 800382e:	4013      	ands	r3, r2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d002      	beq.n	800383a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
 8003838:	e001      	b.n	800383e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800383a:	2300      	movs	r3, #0
 800383c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800383e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3714      	adds	r7, #20
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	460b      	mov	r3, r1
 8003856:	807b      	strh	r3, [r7, #2]
 8003858:	4613      	mov	r3, r2
 800385a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800385c:	787b      	ldrb	r3, [r7, #1]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d003      	beq.n	800386a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003862:	887a      	ldrh	r2, [r7, #2]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003868:	e003      	b.n	8003872 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800386a:	887b      	ldrh	r3, [r7, #2]
 800386c:	041a      	lsls	r2, r3, #16
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	619a      	str	r2, [r3, #24]
}
 8003872:	bf00      	nop
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
	...

08003880 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e25b      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b00      	cmp	r3, #0
 800389c:	d075      	beq.n	800398a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800389e:	4ba3      	ldr	r3, [pc, #652]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 030c 	and.w	r3, r3, #12
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	d00c      	beq.n	80038c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038aa:	4ba0      	ldr	r3, [pc, #640]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038b2:	2b08      	cmp	r3, #8
 80038b4:	d112      	bne.n	80038dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038b6:	4b9d      	ldr	r3, [pc, #628]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038c2:	d10b      	bne.n	80038dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c4:	4b99      	ldr	r3, [pc, #612]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d05b      	beq.n	8003988 <HAL_RCC_OscConfig+0x108>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d157      	bne.n	8003988 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e236      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038e4:	d106      	bne.n	80038f4 <HAL_RCC_OscConfig+0x74>
 80038e6:	4b91      	ldr	r3, [pc, #580]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a90      	ldr	r2, [pc, #576]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80038ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	e01d      	b.n	8003930 <HAL_RCC_OscConfig+0xb0>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038fc:	d10c      	bne.n	8003918 <HAL_RCC_OscConfig+0x98>
 80038fe:	4b8b      	ldr	r3, [pc, #556]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a8a      	ldr	r2, [pc, #552]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003904:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	4b88      	ldr	r3, [pc, #544]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a87      	ldr	r2, [pc, #540]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003914:	6013      	str	r3, [r2, #0]
 8003916:	e00b      	b.n	8003930 <HAL_RCC_OscConfig+0xb0>
 8003918:	4b84      	ldr	r3, [pc, #528]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a83      	ldr	r2, [pc, #524]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 800391e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003922:	6013      	str	r3, [r2, #0]
 8003924:	4b81      	ldr	r3, [pc, #516]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a80      	ldr	r2, [pc, #512]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 800392a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800392e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d013      	beq.n	8003960 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003938:	f7fe fc7c 	bl	8002234 <HAL_GetTick>
 800393c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393e:	e008      	b.n	8003952 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003940:	f7fe fc78 	bl	8002234 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b64      	cmp	r3, #100	; 0x64
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e1fb      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003952:	4b76      	ldr	r3, [pc, #472]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0f0      	beq.n	8003940 <HAL_RCC_OscConfig+0xc0>
 800395e:	e014      	b.n	800398a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003960:	f7fe fc68 	bl	8002234 <HAL_GetTick>
 8003964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003966:	e008      	b.n	800397a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003968:	f7fe fc64 	bl	8002234 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b64      	cmp	r3, #100	; 0x64
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e1e7      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800397a:	4b6c      	ldr	r3, [pc, #432]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1f0      	bne.n	8003968 <HAL_RCC_OscConfig+0xe8>
 8003986:	e000      	b.n	800398a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003988:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d063      	beq.n	8003a5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003996:	4b65      	ldr	r3, [pc, #404]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 030c 	and.w	r3, r3, #12
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00b      	beq.n	80039ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039a2:	4b62      	ldr	r3, [pc, #392]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d11c      	bne.n	80039e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ae:	4b5f      	ldr	r3, [pc, #380]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d116      	bne.n	80039e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ba:	4b5c      	ldr	r3, [pc, #368]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d005      	beq.n	80039d2 <HAL_RCC_OscConfig+0x152>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d001      	beq.n	80039d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e1bb      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d2:	4b56      	ldr	r3, [pc, #344]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	4952      	ldr	r1, [pc, #328]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039e6:	e03a      	b.n	8003a5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d020      	beq.n	8003a32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039f0:	4b4f      	ldr	r3, [pc, #316]	; (8003b30 <HAL_RCC_OscConfig+0x2b0>)
 80039f2:	2201      	movs	r2, #1
 80039f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f6:	f7fe fc1d 	bl	8002234 <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039fc:	e008      	b.n	8003a10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039fe:	f7fe fc19 	bl	8002234 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d901      	bls.n	8003a10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e19c      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a10:	4b46      	ldr	r3, [pc, #280]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d0f0      	beq.n	80039fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a1c:	4b43      	ldr	r3, [pc, #268]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	4940      	ldr	r1, [pc, #256]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	600b      	str	r3, [r1, #0]
 8003a30:	e015      	b.n	8003a5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a32:	4b3f      	ldr	r3, [pc, #252]	; (8003b30 <HAL_RCC_OscConfig+0x2b0>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a38:	f7fe fbfc 	bl	8002234 <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a40:	f7fe fbf8 	bl	8002234 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e17b      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a52:	4b36      	ldr	r3, [pc, #216]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f0      	bne.n	8003a40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0308 	and.w	r3, r3, #8
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d030      	beq.n	8003acc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d016      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a72:	4b30      	ldr	r3, [pc, #192]	; (8003b34 <HAL_RCC_OscConfig+0x2b4>)
 8003a74:	2201      	movs	r2, #1
 8003a76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a78:	f7fe fbdc 	bl	8002234 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a80:	f7fe fbd8 	bl	8002234 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e15b      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a92:	4b26      	ldr	r3, [pc, #152]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003a94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0f0      	beq.n	8003a80 <HAL_RCC_OscConfig+0x200>
 8003a9e:	e015      	b.n	8003acc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aa0:	4b24      	ldr	r3, [pc, #144]	; (8003b34 <HAL_RCC_OscConfig+0x2b4>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aa6:	f7fe fbc5 	bl	8002234 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003aae:	f7fe fbc1 	bl	8002234 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e144      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ac0:	4b1a      	ldr	r3, [pc, #104]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003ac2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1f0      	bne.n	8003aae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0304 	and.w	r3, r3, #4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f000 80a0 	beq.w	8003c1a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ada:	2300      	movs	r3, #0
 8003adc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ade:	4b13      	ldr	r3, [pc, #76]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10f      	bne.n	8003b0a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aea:	2300      	movs	r3, #0
 8003aec:	60bb      	str	r3, [r7, #8]
 8003aee:	4b0f      	ldr	r3, [pc, #60]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	4a0e      	ldr	r2, [pc, #56]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003af8:	6413      	str	r3, [r2, #64]	; 0x40
 8003afa:	4b0c      	ldr	r3, [pc, #48]	; (8003b2c <HAL_RCC_OscConfig+0x2ac>)
 8003afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b02:	60bb      	str	r3, [r7, #8]
 8003b04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b06:	2301      	movs	r3, #1
 8003b08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0a:	4b0b      	ldr	r3, [pc, #44]	; (8003b38 <HAL_RCC_OscConfig+0x2b8>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d121      	bne.n	8003b5a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b16:	4b08      	ldr	r3, [pc, #32]	; (8003b38 <HAL_RCC_OscConfig+0x2b8>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a07      	ldr	r2, [pc, #28]	; (8003b38 <HAL_RCC_OscConfig+0x2b8>)
 8003b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b22:	f7fe fb87 	bl	8002234 <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b28:	e011      	b.n	8003b4e <HAL_RCC_OscConfig+0x2ce>
 8003b2a:	bf00      	nop
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	42470000 	.word	0x42470000
 8003b34:	42470e80 	.word	0x42470e80
 8003b38:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b3c:	f7fe fb7a 	bl	8002234 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e0fd      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4e:	4b81      	ldr	r3, [pc, #516]	; (8003d54 <HAL_RCC_OscConfig+0x4d4>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d0f0      	beq.n	8003b3c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d106      	bne.n	8003b70 <HAL_RCC_OscConfig+0x2f0>
 8003b62:	4b7d      	ldr	r3, [pc, #500]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b66:	4a7c      	ldr	r2, [pc, #496]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b6e:	e01c      	b.n	8003baa <HAL_RCC_OscConfig+0x32a>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	2b05      	cmp	r3, #5
 8003b76:	d10c      	bne.n	8003b92 <HAL_RCC_OscConfig+0x312>
 8003b78:	4b77      	ldr	r3, [pc, #476]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7c:	4a76      	ldr	r2, [pc, #472]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003b7e:	f043 0304 	orr.w	r3, r3, #4
 8003b82:	6713      	str	r3, [r2, #112]	; 0x70
 8003b84:	4b74      	ldr	r3, [pc, #464]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b88:	4a73      	ldr	r2, [pc, #460]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003b8a:	f043 0301 	orr.w	r3, r3, #1
 8003b8e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b90:	e00b      	b.n	8003baa <HAL_RCC_OscConfig+0x32a>
 8003b92:	4b71      	ldr	r3, [pc, #452]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b96:	4a70      	ldr	r2, [pc, #448]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003b98:	f023 0301 	bic.w	r3, r3, #1
 8003b9c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b9e:	4b6e      	ldr	r3, [pc, #440]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba2:	4a6d      	ldr	r2, [pc, #436]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003ba4:	f023 0304 	bic.w	r3, r3, #4
 8003ba8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d015      	beq.n	8003bde <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb2:	f7fe fb3f 	bl	8002234 <HAL_GetTick>
 8003bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bb8:	e00a      	b.n	8003bd0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bba:	f7fe fb3b 	bl	8002234 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e0bc      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd0:	4b61      	ldr	r3, [pc, #388]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d0ee      	beq.n	8003bba <HAL_RCC_OscConfig+0x33a>
 8003bdc:	e014      	b.n	8003c08 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bde:	f7fe fb29 	bl	8002234 <HAL_GetTick>
 8003be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003be4:	e00a      	b.n	8003bfc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003be6:	f7fe fb25 	bl	8002234 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d901      	bls.n	8003bfc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e0a6      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bfc:	4b56      	ldr	r3, [pc, #344]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1ee      	bne.n	8003be6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c08:	7dfb      	ldrb	r3, [r7, #23]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d105      	bne.n	8003c1a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c0e:	4b52      	ldr	r3, [pc, #328]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c12:	4a51      	ldr	r2, [pc, #324]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003c14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c18:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 8092 	beq.w	8003d48 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c24:	4b4c      	ldr	r3, [pc, #304]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f003 030c 	and.w	r3, r3, #12
 8003c2c:	2b08      	cmp	r3, #8
 8003c2e:	d05c      	beq.n	8003cea <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d141      	bne.n	8003cbc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c38:	4b48      	ldr	r3, [pc, #288]	; (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c3e:	f7fe faf9 	bl	8002234 <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c46:	f7fe faf5 	bl	8002234 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e078      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c58:	4b3f      	ldr	r3, [pc, #252]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1f0      	bne.n	8003c46 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	69da      	ldr	r2, [r3, #28]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	431a      	orrs	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c72:	019b      	lsls	r3, r3, #6
 8003c74:	431a      	orrs	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7a:	085b      	lsrs	r3, r3, #1
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	041b      	lsls	r3, r3, #16
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c86:	061b      	lsls	r3, r3, #24
 8003c88:	4933      	ldr	r1, [pc, #204]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c8e:	4b33      	ldr	r3, [pc, #204]	; (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003c90:	2201      	movs	r2, #1
 8003c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c94:	f7fe face 	bl	8002234 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c9c:	f7fe faca 	bl	8002234 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e04d      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cae:	4b2a      	ldr	r3, [pc, #168]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d0f0      	beq.n	8003c9c <HAL_RCC_OscConfig+0x41c>
 8003cba:	e045      	b.n	8003d48 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cbc:	4b27      	ldr	r3, [pc, #156]	; (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cc2:	f7fe fab7 	bl	8002234 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cc8:	e008      	b.n	8003cdc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cca:	f7fe fab3 	bl	8002234 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d901      	bls.n	8003cdc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e036      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cdc:	4b1e      	ldr	r3, [pc, #120]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1f0      	bne.n	8003cca <HAL_RCC_OscConfig+0x44a>
 8003ce8:	e02e      	b.n	8003d48 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d101      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e029      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cf6:	4b18      	ldr	r3, [pc, #96]	; (8003d58 <HAL_RCC_OscConfig+0x4d8>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d11c      	bne.n	8003d44 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d115      	bne.n	8003d44 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d1e:	4013      	ands	r3, r2
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d10d      	bne.n	8003d44 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d106      	bne.n	8003d44 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d001      	beq.n	8003d48 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e000      	b.n	8003d4a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3718      	adds	r7, #24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	40007000 	.word	0x40007000
 8003d58:	40023800 	.word	0x40023800
 8003d5c:	42470060 	.word	0x42470060

08003d60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e0cc      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d74:	4b68      	ldr	r3, [pc, #416]	; (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 030f 	and.w	r3, r3, #15
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d90c      	bls.n	8003d9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d82:	4b65      	ldr	r3, [pc, #404]	; (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d8a:	4b63      	ldr	r3, [pc, #396]	; (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 030f 	and.w	r3, r3, #15
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d001      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e0b8      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d020      	beq.n	8003dea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0304 	and.w	r3, r3, #4
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d005      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003db4:	4b59      	ldr	r3, [pc, #356]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	4a58      	ldr	r2, [pc, #352]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003dba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003dbe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0308 	and.w	r3, r3, #8
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d005      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dcc:	4b53      	ldr	r3, [pc, #332]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	4a52      	ldr	r2, [pc, #328]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003dd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd8:	4b50      	ldr	r3, [pc, #320]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	494d      	ldr	r1, [pc, #308]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d044      	beq.n	8003e80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d107      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfe:	4b47      	ldr	r3, [pc, #284]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d119      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e07f      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d003      	beq.n	8003e1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e1a:	2b03      	cmp	r3, #3
 8003e1c:	d107      	bne.n	8003e2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e1e:	4b3f      	ldr	r3, [pc, #252]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d109      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e06f      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e2e:	4b3b      	ldr	r3, [pc, #236]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e067      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e3e:	4b37      	ldr	r3, [pc, #220]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f023 0203 	bic.w	r2, r3, #3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	4934      	ldr	r1, [pc, #208]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e50:	f7fe f9f0 	bl	8002234 <HAL_GetTick>
 8003e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e56:	e00a      	b.n	8003e6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e58:	f7fe f9ec 	bl	8002234 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e04f      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e6e:	4b2b      	ldr	r3, [pc, #172]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 020c 	and.w	r2, r3, #12
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d1eb      	bne.n	8003e58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e80:	4b25      	ldr	r3, [pc, #148]	; (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 030f 	and.w	r3, r3, #15
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d20c      	bcs.n	8003ea8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8e:	4b22      	ldr	r3, [pc, #136]	; (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	b2d2      	uxtb	r2, r2
 8003e94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e96:	4b20      	ldr	r3, [pc, #128]	; (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d001      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e032      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d008      	beq.n	8003ec6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eb4:	4b19      	ldr	r3, [pc, #100]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	4916      	ldr	r1, [pc, #88]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0308 	and.w	r3, r3, #8
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d009      	beq.n	8003ee6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ed2:	4b12      	ldr	r3, [pc, #72]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	490e      	ldr	r1, [pc, #56]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ee6:	f000 f821 	bl	8003f2c <HAL_RCC_GetSysClockFreq>
 8003eea:	4601      	mov	r1, r0
 8003eec:	4b0b      	ldr	r3, [pc, #44]	; (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	091b      	lsrs	r3, r3, #4
 8003ef2:	f003 030f 	and.w	r3, r3, #15
 8003ef6:	4a0a      	ldr	r2, [pc, #40]	; (8003f20 <HAL_RCC_ClockConfig+0x1c0>)
 8003ef8:	5cd3      	ldrb	r3, [r2, r3]
 8003efa:	fa21 f303 	lsr.w	r3, r1, r3
 8003efe:	4a09      	ldr	r2, [pc, #36]	; (8003f24 <HAL_RCC_ClockConfig+0x1c4>)
 8003f00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f02:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <HAL_RCC_ClockConfig+0x1c8>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fe f950 	bl	80021ac <HAL_InitTick>

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	40023c00 	.word	0x40023c00
 8003f1c:	40023800 	.word	0x40023800
 8003f20:	0800a77c 	.word	0x0800a77c
 8003f24:	20000008 	.word	0x20000008
 8003f28:	2000000c 	.word	0x2000000c

08003f2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	607b      	str	r3, [r7, #4]
 8003f36:	2300      	movs	r3, #0
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f42:	4b50      	ldr	r3, [pc, #320]	; (8004084 <HAL_RCC_GetSysClockFreq+0x158>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f003 030c 	and.w	r3, r3, #12
 8003f4a:	2b04      	cmp	r3, #4
 8003f4c:	d007      	beq.n	8003f5e <HAL_RCC_GetSysClockFreq+0x32>
 8003f4e:	2b08      	cmp	r3, #8
 8003f50:	d008      	beq.n	8003f64 <HAL_RCC_GetSysClockFreq+0x38>
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f040 808d 	bne.w	8004072 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f58:	4b4b      	ldr	r3, [pc, #300]	; (8004088 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003f5a:	60bb      	str	r3, [r7, #8]
       break;
 8003f5c:	e08c      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f5e:	4b4b      	ldr	r3, [pc, #300]	; (800408c <HAL_RCC_GetSysClockFreq+0x160>)
 8003f60:	60bb      	str	r3, [r7, #8]
      break;
 8003f62:	e089      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f64:	4b47      	ldr	r3, [pc, #284]	; (8004084 <HAL_RCC_GetSysClockFreq+0x158>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f6c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f6e:	4b45      	ldr	r3, [pc, #276]	; (8004084 <HAL_RCC_GetSysClockFreq+0x158>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d023      	beq.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f7a:	4b42      	ldr	r3, [pc, #264]	; (8004084 <HAL_RCC_GetSysClockFreq+0x158>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	099b      	lsrs	r3, r3, #6
 8003f80:	f04f 0400 	mov.w	r4, #0
 8003f84:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003f88:	f04f 0200 	mov.w	r2, #0
 8003f8c:	ea03 0501 	and.w	r5, r3, r1
 8003f90:	ea04 0602 	and.w	r6, r4, r2
 8003f94:	4a3d      	ldr	r2, [pc, #244]	; (800408c <HAL_RCC_GetSysClockFreq+0x160>)
 8003f96:	fb02 f106 	mul.w	r1, r2, r6
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	fb02 f205 	mul.w	r2, r2, r5
 8003fa0:	440a      	add	r2, r1
 8003fa2:	493a      	ldr	r1, [pc, #232]	; (800408c <HAL_RCC_GetSysClockFreq+0x160>)
 8003fa4:	fba5 0101 	umull	r0, r1, r5, r1
 8003fa8:	1853      	adds	r3, r2, r1
 8003faa:	4619      	mov	r1, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f04f 0400 	mov.w	r4, #0
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	4623      	mov	r3, r4
 8003fb6:	f7fc fd83 	bl	8000ac0 <__aeabi_uldivmod>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	460c      	mov	r4, r1
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	e049      	b.n	8004056 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fc2:	4b30      	ldr	r3, [pc, #192]	; (8004084 <HAL_RCC_GetSysClockFreq+0x158>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	099b      	lsrs	r3, r3, #6
 8003fc8:	f04f 0400 	mov.w	r4, #0
 8003fcc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003fd0:	f04f 0200 	mov.w	r2, #0
 8003fd4:	ea03 0501 	and.w	r5, r3, r1
 8003fd8:	ea04 0602 	and.w	r6, r4, r2
 8003fdc:	4629      	mov	r1, r5
 8003fde:	4632      	mov	r2, r6
 8003fe0:	f04f 0300 	mov.w	r3, #0
 8003fe4:	f04f 0400 	mov.w	r4, #0
 8003fe8:	0154      	lsls	r4, r2, #5
 8003fea:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003fee:	014b      	lsls	r3, r1, #5
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4622      	mov	r2, r4
 8003ff4:	1b49      	subs	r1, r1, r5
 8003ff6:	eb62 0206 	sbc.w	r2, r2, r6
 8003ffa:	f04f 0300 	mov.w	r3, #0
 8003ffe:	f04f 0400 	mov.w	r4, #0
 8004002:	0194      	lsls	r4, r2, #6
 8004004:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004008:	018b      	lsls	r3, r1, #6
 800400a:	1a5b      	subs	r3, r3, r1
 800400c:	eb64 0402 	sbc.w	r4, r4, r2
 8004010:	f04f 0100 	mov.w	r1, #0
 8004014:	f04f 0200 	mov.w	r2, #0
 8004018:	00e2      	lsls	r2, r4, #3
 800401a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800401e:	00d9      	lsls	r1, r3, #3
 8004020:	460b      	mov	r3, r1
 8004022:	4614      	mov	r4, r2
 8004024:	195b      	adds	r3, r3, r5
 8004026:	eb44 0406 	adc.w	r4, r4, r6
 800402a:	f04f 0100 	mov.w	r1, #0
 800402e:	f04f 0200 	mov.w	r2, #0
 8004032:	02a2      	lsls	r2, r4, #10
 8004034:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004038:	0299      	lsls	r1, r3, #10
 800403a:	460b      	mov	r3, r1
 800403c:	4614      	mov	r4, r2
 800403e:	4618      	mov	r0, r3
 8004040:	4621      	mov	r1, r4
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f04f 0400 	mov.w	r4, #0
 8004048:	461a      	mov	r2, r3
 800404a:	4623      	mov	r3, r4
 800404c:	f7fc fd38 	bl	8000ac0 <__aeabi_uldivmod>
 8004050:	4603      	mov	r3, r0
 8004052:	460c      	mov	r4, r1
 8004054:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004056:	4b0b      	ldr	r3, [pc, #44]	; (8004084 <HAL_RCC_GetSysClockFreq+0x158>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	0c1b      	lsrs	r3, r3, #16
 800405c:	f003 0303 	and.w	r3, r3, #3
 8004060:	3301      	adds	r3, #1
 8004062:	005b      	lsls	r3, r3, #1
 8004064:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	fbb2 f3f3 	udiv	r3, r2, r3
 800406e:	60bb      	str	r3, [r7, #8]
      break;
 8004070:	e002      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004072:	4b05      	ldr	r3, [pc, #20]	; (8004088 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004074:	60bb      	str	r3, [r7, #8]
      break;
 8004076:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004078:	68bb      	ldr	r3, [r7, #8]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3714      	adds	r7, #20
 800407e:	46bd      	mov	sp, r7
 8004080:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004082:	bf00      	nop
 8004084:	40023800 	.word	0x40023800
 8004088:	00f42400 	.word	0x00f42400
 800408c:	017d7840 	.word	0x017d7840

08004090 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e022      	b.n	80040e8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d105      	bne.n	80040ba <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7fd fe61 	bl	8001d7c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2203      	movs	r2, #3
 80040be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f814 	bl	80040f0 <HAL_SD_InitCard>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e00a      	b.n	80040e8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3708      	adds	r7, #8
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80040f0:	b5b0      	push	{r4, r5, r7, lr}
 80040f2:	b08e      	sub	sp, #56	; 0x38
 80040f4:	af04      	add	r7, sp, #16
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80040f8:	2300      	movs	r3, #0
 80040fa:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80040fc:	2300      	movs	r3, #0
 80040fe:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004100:	2300      	movs	r3, #0
 8004102:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004104:	2300      	movs	r3, #0
 8004106:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004108:	2300      	movs	r3, #0
 800410a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800410c:	2376      	movs	r3, #118	; 0x76
 800410e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681d      	ldr	r5, [r3, #0]
 8004114:	466c      	mov	r4, sp
 8004116:	f107 0314 	add.w	r3, r7, #20
 800411a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800411e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004122:	f107 0308 	add.w	r3, r7, #8
 8004126:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004128:	4628      	mov	r0, r5
 800412a:	f001 ff3b 	bl	8005fa4 <SDIO_Init>
 800412e:	4603      	mov	r3, r0
 8004130:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004134:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e031      	b.n	80041a4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004140:	4b1a      	ldr	r3, [pc, #104]	; (80041ac <HAL_SD_InitCard+0xbc>)
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f001 ff73 	bl	8006036 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004150:	4b16      	ldr	r3, [pc, #88]	; (80041ac <HAL_SD_InitCard+0xbc>)
 8004152:	2201      	movs	r2, #1
 8004154:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 ff60 	bl	800501c <SD_PowerON>
 800415c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800415e:	6a3b      	ldr	r3, [r7, #32]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00b      	beq.n	800417c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004170:	6a3b      	ldr	r3, [r7, #32]
 8004172:	431a      	orrs	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e013      	b.n	80041a4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 fe7f 	bl	8004e80 <SD_InitCard>
 8004182:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004184:	6a3b      	ldr	r3, [r7, #32]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00b      	beq.n	80041a2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004196:	6a3b      	ldr	r3, [r7, #32]
 8004198:	431a      	orrs	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e000      	b.n	80041a4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3728      	adds	r7, #40	; 0x28
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bdb0      	pop	{r4, r5, r7, pc}
 80041ac:	422580a0 	.word	0x422580a0

080041b0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b08c      	sub	sp, #48	; 0x30
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	60f8      	str	r0, [r7, #12]
 80041b8:	60b9      	str	r1, [r7, #8]
 80041ba:	607a      	str	r2, [r7, #4]
 80041bc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d107      	bne.n	80041d8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041cc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e0c9      	b.n	800436c <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	f040 80c2 	bne.w	800436a <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80041ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	441a      	add	r2, r3
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d907      	bls.n	800420a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e0b0      	b.n	800436c <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2203      	movs	r2, #3
 800420e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2200      	movs	r2, #0
 8004218:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	6812      	ldr	r2, [r2, #0]
 8004224:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8004228:	f043 0302 	orr.w	r3, r3, #2
 800422c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	4a50      	ldr	r2, [pc, #320]	; (8004374 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8004234:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	4a4f      	ldr	r2, [pc, #316]	; (8004378 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800423c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004242:	2200      	movs	r2, #0
 8004244:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	3380      	adds	r3, #128	; 0x80
 8004250:	4619      	mov	r1, r3
 8004252:	68ba      	ldr	r2, [r7, #8]
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	025b      	lsls	r3, r3, #9
 8004258:	089b      	lsrs	r3, r3, #2
 800425a:	f7fe fdff 	bl	8002e5c <HAL_DMA_Start_IT>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d017      	beq.n	8004294 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8004272:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a40      	ldr	r2, [pc, #256]	; (800437c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800427a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004280:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e06b      	b.n	800436c <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004294:	4b3a      	ldr	r3, [pc, #232]	; (8004380 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 8004296:	2201      	movs	r2, #1
 8004298:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d002      	beq.n	80042a8 <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 80042a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a4:	025b      	lsls	r3, r3, #9
 80042a6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80042b0:	4618      	mov	r0, r3
 80042b2:	f001 ff53 	bl	800615c <SDMMC_CmdBlockLength>
 80042b6:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 80042b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00f      	beq.n	80042de <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a2e      	ldr	r2, [pc, #184]	; (800437c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80042c4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042cc:	431a      	orrs	r2, r3
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e046      	b.n	800436c <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80042de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042e2:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	025b      	lsls	r3, r3, #9
 80042e8:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80042ea:	2390      	movs	r3, #144	; 0x90
 80042ec:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80042ee:	2302      	movs	r3, #2
 80042f0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80042f2:	2300      	movs	r3, #0
 80042f4:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80042f6:	2301      	movs	r3, #1
 80042f8:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f107 0210 	add.w	r2, r7, #16
 8004302:	4611      	mov	r1, r2
 8004304:	4618      	mov	r0, r3
 8004306:	f001 fefd 	bl	8006104 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d90a      	bls.n	8004326 <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2282      	movs	r2, #130	; 0x82
 8004314:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800431c:	4618      	mov	r0, r3
 800431e:	f001 ff61 	bl	80061e4 <SDMMC_CmdReadMultiBlock>
 8004322:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004324:	e009      	b.n	800433a <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2281      	movs	r2, #129	; 0x81
 800432a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004332:	4618      	mov	r0, r3
 8004334:	f001 ff34 	bl	80061a0 <SDMMC_CmdReadSingleBlock>
 8004338:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800433a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433c:	2b00      	cmp	r3, #0
 800433e:	d012      	beq.n	8004366 <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a0d      	ldr	r2, [pc, #52]	; (800437c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8004346:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800434c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800434e:	431a      	orrs	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e002      	b.n	800436c <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 8004366:	2300      	movs	r3, #0
 8004368:	e000      	b.n	800436c <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 800436a:	2302      	movs	r3, #2
  }
}
 800436c:	4618      	mov	r0, r3
 800436e:	3730      	adds	r7, #48	; 0x30
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}
 8004374:	08004c8f 	.word	0x08004c8f
 8004378:	08004d01 	.word	0x08004d01
 800437c:	004005ff 	.word	0x004005ff
 8004380:	4225858c 	.word	0x4225858c

08004384 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08c      	sub	sp, #48	; 0x30
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
 8004390:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d107      	bne.n	80043ac <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e0ce      	b.n	800454a <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	f040 80c7 	bne.w	8004548 <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80043c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	441a      	add	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d907      	bls.n	80043de <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e0b5      	b.n	800454a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2203      	movs	r2, #3
 80043e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2200      	movs	r2, #0
 80043ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	6812      	ldr	r2, [r2, #0]
 80043f8:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 80043fc:	f043 0302 	orr.w	r3, r3, #2
 8004400:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004406:	4a53      	ldr	r2, [pc, #332]	; (8004554 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8004408:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800440e:	4a52      	ldr	r2, [pc, #328]	; (8004558 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8004410:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004416:	2200      	movs	r2, #0
 8004418:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441e:	2b01      	cmp	r3, #1
 8004420:	d002      	beq.n	8004428 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8004422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004424:	025b      	lsls	r3, r3, #9
 8004426:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004430:	4618      	mov	r0, r3
 8004432:	f001 fe93 	bl	800615c <SDMMC_CmdBlockLength>
 8004436:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00f      	beq.n	800445e <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a46      	ldr	r2, [pc, #280]	; (800455c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8004444:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800444a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800444c:	431a      	orrs	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e075      	b.n	800454a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d90a      	bls.n	800447a <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	22a0      	movs	r2, #160	; 0xa0
 8004468:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004470:	4618      	mov	r0, r3
 8004472:	f001 fefb 	bl	800626c <SDMMC_CmdWriteMultiBlock>
 8004476:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004478:	e009      	b.n	800448e <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2290      	movs	r2, #144	; 0x90
 800447e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004486:	4618      	mov	r0, r3
 8004488:	f001 fece 	bl	8006228 <SDMMC_CmdWriteSingleBlock>
 800448c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800448e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004490:	2b00      	cmp	r3, #0
 8004492:	d012      	beq.n	80044ba <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a30      	ldr	r2, [pc, #192]	; (800455c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800449a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a2:	431a      	orrs	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e047      	b.n	800454a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80044ba:	4b29      	ldr	r3, [pc, #164]	; (8004560 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 80044bc:	2201      	movs	r2, #1
 80044be:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80044c4:	68b9      	ldr	r1, [r7, #8]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3380      	adds	r3, #128	; 0x80
 80044cc:	461a      	mov	r2, r3
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	025b      	lsls	r3, r3, #9
 80044d2:	089b      	lsrs	r3, r3, #2
 80044d4:	f7fe fcc2 	bl	8002e5c <HAL_DMA_Start_IT>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d01c      	beq.n	8004518 <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044e4:	68fa      	ldr	r2, [r7, #12]
 80044e6:	6812      	ldr	r2, [r2, #0]
 80044e8:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 80044ec:	f023 0302 	bic.w	r3, r3, #2
 80044f0:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a19      	ldr	r2, [pc, #100]	; (800455c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 80044f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2201      	movs	r2, #1
 800450a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e018      	b.n	800454a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004518:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800451c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	025b      	lsls	r3, r3, #9
 8004522:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004524:	2390      	movs	r3, #144	; 0x90
 8004526:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004528:	2300      	movs	r3, #0
 800452a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800452c:	2300      	movs	r3, #0
 800452e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004530:	2301      	movs	r3, #1
 8004532:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f107 0210 	add.w	r2, r7, #16
 800453c:	4611      	mov	r1, r2
 800453e:	4618      	mov	r0, r3
 8004540:	f001 fde0 	bl	8006104 <SDIO_ConfigData>

      return HAL_OK;
 8004544:	2300      	movs	r3, #0
 8004546:	e000      	b.n	800454a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 8004548:	2302      	movs	r3, #2
  }
}
 800454a:	4618      	mov	r0, r3
 800454c:	3730      	adds	r7, #48	; 0x30
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	08004c65 	.word	0x08004c65
 8004558:	08004d01 	.word	0x08004d01
 800455c:	004005ff 	.word	0x004005ff
 8004560:	4225858c 	.word	0x4225858c

08004564 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004570:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004578:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d008      	beq.n	8004592 <HAL_SD_IRQHandler+0x2e>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 fdfc 	bl	8005188 <SD_Read_IT>
 8004590:	e165      	b.n	800485e <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800459c:	2b00      	cmp	r3, #0
 800459e:	f000 808f 	beq.w	80046c0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80045aa:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	6812      	ldr	r2, [r2, #0]
 80045b6:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 80045ba:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80045be:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 0201 	bic.w	r2, r2, #1
 80045ce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f003 0308 	and.w	r3, r3, #8
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d039      	beq.n	800464e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d104      	bne.n	80045ee <HAL_SD_IRQHandler+0x8a>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f003 0320 	and.w	r3, r3, #32
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d011      	beq.n	8004612 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4618      	mov	r0, r3
 80045f4:	f001 fe5c 	bl	80062b0 <SDMMC_CmdStopTransfer>
 80045f8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d008      	beq.n	8004612 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	431a      	orrs	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 f92f 	bl	8004870 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f240 523a 	movw	r2, #1338	; 0x53a
 800461a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d104      	bne.n	800463e <HAL_SD_IRQHandler+0xda>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f002 fa6a 	bl	8006b18 <HAL_SD_RxCpltCallback>
 8004644:	e10b      	b.n	800485e <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f002 fa5c 	bl	8006b04 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800464c:	e107      	b.n	800485e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004654:	2b00      	cmp	r3, #0
 8004656:	f000 8102 	beq.w	800485e <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f003 0320 	and.w	r3, r3, #32
 8004660:	2b00      	cmp	r3, #0
 8004662:	d011      	beq.n	8004688 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4618      	mov	r0, r3
 800466a:	f001 fe21 	bl	80062b0 <SDMMC_CmdStopTransfer>
 800466e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d008      	beq.n	8004688 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	431a      	orrs	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 f8f4 	bl	8004870 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	f040 80e5 	bne.w	800485e <HAL_SD_IRQHandler+0x2fa>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	f040 80df 	bne.w	800485e <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0208 	bic.w	r2, r2, #8
 80046ae:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f002 fa23 	bl	8006b04 <HAL_SD_TxCpltCallback>
}
 80046be:	e0ce      	b.n	800485e <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d008      	beq.n	80046e0 <HAL_SD_IRQHandler+0x17c>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f003 0308 	and.w	r3, r3, #8
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d003      	beq.n	80046e0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 fda6 	bl	800522a <SD_Write_IT>
 80046de:	e0be      	b.n	800485e <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046e6:	f240 233a 	movw	r3, #570	; 0x23a
 80046ea:	4013      	ands	r3, r2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 80b6 	beq.w	800485e <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d005      	beq.n	800470c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004704:	f043 0202 	orr.w	r2, r3, #2
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b00      	cmp	r3, #0
 8004718:	d005      	beq.n	8004726 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471e:	f043 0208 	orr.w	r2, r3, #8
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800472c:	f003 0320 	and.w	r3, r3, #32
 8004730:	2b00      	cmp	r3, #0
 8004732:	d005      	beq.n	8004740 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004738:	f043 0220 	orr.w	r2, r3, #32
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004746:	f003 0310 	and.w	r3, r3, #16
 800474a:	2b00      	cmp	r3, #0
 800474c:	d005      	beq.n	800475a <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004752:	f043 0210 	orr.w	r2, r3, #16
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004760:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004764:	2b00      	cmp	r3, #0
 8004766:	d005      	beq.n	8004774 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	f043 0208 	orr.w	r2, r3, #8
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f240 723a 	movw	r2, #1850	; 0x73a
 800477c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	6812      	ldr	r2, [r2, #0]
 8004788:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 800478c:	f023 0302 	bic.w	r3, r3, #2
 8004790:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4618      	mov	r0, r3
 8004798:	f001 fd8a 	bl	80062b0 <SDMMC_CmdStopTransfer>
 800479c:	4602      	mov	r2, r0
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a2:	431a      	orrs	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f003 0308 	and.w	r3, r3, #8
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00a      	beq.n	80047c8 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 f855 	bl	8004870 <HAL_SD_ErrorCallback>
}
 80047c6:	e04a      	b.n	800485e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d045      	beq.n	800485e <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f003 0310 	and.w	r3, r3, #16
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d104      	bne.n	80047e6 <HAL_SD_IRQHandler+0x282>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f003 0320 	and.w	r3, r3, #32
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d011      	beq.n	800480a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ea:	4a1f      	ldr	r2, [pc, #124]	; (8004868 <HAL_SD_IRQHandler+0x304>)
 80047ec:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fe fbfa 	bl	8002fec <HAL_DMA_Abort_IT>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d02f      	beq.n	800485e <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004802:	4618      	mov	r0, r3
 8004804:	f000 face 	bl	8004da4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004808:	e029      	b.n	800485e <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	2b00      	cmp	r3, #0
 8004812:	d104      	bne.n	800481e <HAL_SD_IRQHandler+0x2ba>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d011      	beq.n	8004842 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004822:	4a12      	ldr	r2, [pc, #72]	; (800486c <HAL_SD_IRQHandler+0x308>)
 8004824:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	4618      	mov	r0, r3
 800482c:	f7fe fbde 	bl	8002fec <HAL_DMA_Abort_IT>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d013      	beq.n	800485e <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	4618      	mov	r0, r3
 800483c:	f000 fae9 	bl	8004e12 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004840:	e00d      	b.n	800485e <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f002 f94a 	bl	8006af0 <HAL_SD_AbortCallback>
}
 800485c:	e7ff      	b.n	800485e <HAL_SD_IRQHandler+0x2fa>
 800485e:	bf00      	nop
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	08004da5 	.word	0x08004da5
 800486c:	08004e13 	.word	0x08004e13

08004870 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8004878:	bf00      	nop
 800487a:	370c      	adds	r7, #12
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004892:	0f9b      	lsrs	r3, r3, #30
 8004894:	b2da      	uxtb	r2, r3
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800489e:	0e9b      	lsrs	r3, r3, #26
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	f003 030f 	and.w	r3, r3, #15
 80048a6:	b2da      	uxtb	r2, r3
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048b0:	0e1b      	lsrs	r3, r3, #24
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	f003 0303 	and.w	r3, r3, #3
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048c2:	0c1b      	lsrs	r3, r3, #16
 80048c4:	b2da      	uxtb	r2, r3
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048ce:	0a1b      	lsrs	r3, r3, #8
 80048d0:	b2da      	uxtb	r2, r3
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048e4:	0d1b      	lsrs	r3, r3, #20
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048f0:	0c1b      	lsrs	r3, r3, #16
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	f003 030f 	and.w	r3, r3, #15
 80048f8:	b2da      	uxtb	r2, r3
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004902:	0bdb      	lsrs	r3, r3, #15
 8004904:	b2db      	uxtb	r3, r3
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	b2da      	uxtb	r2, r3
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004914:	0b9b      	lsrs	r3, r3, #14
 8004916:	b2db      	uxtb	r3, r3
 8004918:	f003 0301 	and.w	r3, r3, #1
 800491c:	b2da      	uxtb	r2, r3
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004926:	0b5b      	lsrs	r3, r3, #13
 8004928:	b2db      	uxtb	r3, r3
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	b2da      	uxtb	r2, r3
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004938:	0b1b      	lsrs	r3, r3, #12
 800493a:	b2db      	uxtb	r3, r3
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	b2da      	uxtb	r2, r3
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2200      	movs	r2, #0
 800494a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004950:	2b00      	cmp	r3, #0
 8004952:	d163      	bne.n	8004a1c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004958:	009a      	lsls	r2, r3, #2
 800495a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800495e:	4013      	ands	r3, r2
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004964:	0f92      	lsrs	r2, r2, #30
 8004966:	431a      	orrs	r2, r3
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004970:	0edb      	lsrs	r3, r3, #27
 8004972:	b2db      	uxtb	r3, r3
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	b2da      	uxtb	r2, r3
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004982:	0e1b      	lsrs	r3, r3, #24
 8004984:	b2db      	uxtb	r3, r3
 8004986:	f003 0307 	and.w	r3, r3, #7
 800498a:	b2da      	uxtb	r2, r3
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004994:	0d5b      	lsrs	r3, r3, #21
 8004996:	b2db      	uxtb	r3, r3
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	b2da      	uxtb	r2, r3
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049a6:	0c9b      	lsrs	r3, r3, #18
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	b2da      	uxtb	r2, r3
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049b8:	0bdb      	lsrs	r3, r3, #15
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	f003 0307 	and.w	r3, r3, #7
 80049c0:	b2da      	uxtb	r2, r3
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	1c5a      	adds	r2, r3, #1
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	7e1b      	ldrb	r3, [r3, #24]
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	f003 0307 	and.w	r3, r3, #7
 80049da:	3302      	adds	r3, #2
 80049dc:	2201      	movs	r2, #1
 80049de:	fa02 f303 	lsl.w	r3, r2, r3
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80049e6:	fb02 f203 	mul.w	r2, r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	7a1b      	ldrb	r3, [r3, #8]
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	f003 030f 	and.w	r3, r3, #15
 80049f8:	2201      	movs	r2, #1
 80049fa:	409a      	lsls	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004a08:	0a52      	lsrs	r2, r2, #9
 8004a0a:	fb02 f203 	mul.w	r2, r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a18:	661a      	str	r2, [r3, #96]	; 0x60
 8004a1a:	e031      	b.n	8004a80 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d11d      	bne.n	8004a60 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a28:	041b      	lsls	r3, r3, #16
 8004a2a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a32:	0c1b      	lsrs	r3, r3, #16
 8004a34:	431a      	orrs	r2, r3
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	3301      	adds	r3, #1
 8004a40:	029a      	lsls	r2, r3, #10
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a54:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	661a      	str	r2, [r3, #96]	; 0x60
 8004a5e:	e00f      	b.n	8004a80 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a58      	ldr	r2, [pc, #352]	; (8004bc8 <HAL_SD_GetCardCSD+0x344>)
 8004a66:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e09d      	b.n	8004bbc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a84:	0b9b      	lsrs	r3, r3, #14
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	b2da      	uxtb	r2, r3
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a96:	09db      	lsrs	r3, r3, #7
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a9e:	b2da      	uxtb	r2, r3
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004aae:	b2da      	uxtb	r2, r3
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab8:	0fdb      	lsrs	r3, r3, #31
 8004aba:	b2da      	uxtb	r2, r3
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac4:	0f5b      	lsrs	r3, r3, #29
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	f003 0303 	and.w	r3, r3, #3
 8004acc:	b2da      	uxtb	r2, r3
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad6:	0e9b      	lsrs	r3, r3, #26
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	b2da      	uxtb	r2, r3
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae8:	0d9b      	lsrs	r3, r3, #22
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	f003 030f 	and.w	r3, r3, #15
 8004af0:	b2da      	uxtb	r2, r3
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004afa:	0d5b      	lsrs	r3, r3, #21
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b16:	0c1b      	lsrs	r3, r3, #16
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	b2da      	uxtb	r2, r3
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2a:	0bdb      	lsrs	r3, r3, #15
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b3e:	0b9b      	lsrs	r3, r3, #14
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	f003 0301 	and.w	r3, r3, #1
 8004b46:	b2da      	uxtb	r2, r3
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b52:	0b5b      	lsrs	r3, r3, #13
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	f003 0301 	and.w	r3, r3, #1
 8004b5a:	b2da      	uxtb	r2, r3
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b66:	0b1b      	lsrs	r3, r3, #12
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	b2da      	uxtb	r2, r3
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b7a:	0a9b      	lsrs	r3, r3, #10
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	f003 0303 	and.w	r3, r3, #3
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8e:	0a1b      	lsrs	r3, r3, #8
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	f003 0303 	and.w	r3, r3, #3
 8004b96:	b2da      	uxtb	r2, r3
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba2:	085b      	lsrs	r3, r3, #1
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004baa:	b2da      	uxtb	r2, r3
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	370c      	adds	r7, #12
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr
 8004bc8:	004005ff 	.word	0x004005ff

08004bcc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004c30:	f107 030c 	add.w	r3, r7, #12
 8004c34:	4619      	mov	r1, r3
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 fa7e 	bl	8005138 <SD_SendStatus>
 8004c3c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d005      	beq.n	8004c50 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	0a5b      	lsrs	r3, r3, #9
 8004c54:	f003 030f 	and.w	r3, r3, #15
 8004c58:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004c5a:	693b      	ldr	r3, [r7, #16]
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3718      	adds	r7, #24
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c80:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004c82:	bf00      	nop
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b084      	sub	sp, #16
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c9a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca0:	2b82      	cmp	r3, #130	; 0x82
 8004ca2:	d111      	bne.n	8004cc8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f001 fb01 	bl	80062b0 <SDMMC_CmdStopTransfer>
 8004cae:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d008      	beq.n	8004cc8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	431a      	orrs	r2, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f7ff fdd4 	bl	8004870 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f022 0208 	bic.w	r2, r2, #8
 8004cd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f240 523a 	movw	r2, #1338	; 0x53a
 8004ce0:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004cf0:	68f8      	ldr	r0, [r7, #12]
 8004cf2:	f001 ff11 	bl	8006b18 <HAL_SD_RxCpltCallback>
#endif
}
 8004cf6:	bf00      	nop
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
	...

08004d00 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f7fe fb18 	bl	8003344 <HAL_DMA_GetError>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d03e      	beq.n	8004d98 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d20:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d28:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d002      	beq.n	8004d36 <SD_DMAError+0x36>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d12d      	bne.n	8004d92 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a19      	ldr	r2, [pc, #100]	; (8004da0 <SD_DMAError+0xa0>)
 8004d3c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004d4c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d52:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004d5a:	6978      	ldr	r0, [r7, #20]
 8004d5c:	f7ff ff62 	bl	8004c24 <HAL_SD_GetCardState>
 8004d60:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2b06      	cmp	r3, #6
 8004d66:	d002      	beq.n	8004d6e <SD_DMAError+0x6e>
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	2b05      	cmp	r3, #5
 8004d6c:	d10a      	bne.n	8004d84 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f001 fa9c 	bl	80062b0 <SDMMC_CmdStopTransfer>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7e:	431a      	orrs	r2, r3
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004d92:	6978      	ldr	r0, [r7, #20]
 8004d94:	f7ff fd6c 	bl	8004870 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004d98:	bf00      	nop
 8004d9a:	3718      	adds	r7, #24
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	004005ff 	.word	0x004005ff

08004da4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f240 523a 	movw	r2, #1338	; 0x53a
 8004dba:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	f7ff ff31 	bl	8004c24 <HAL_SD_GetCardState>
 8004dc2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	2b06      	cmp	r3, #6
 8004dd6:	d002      	beq.n	8004dde <SD_DMATxAbort+0x3a>
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	2b05      	cmp	r3, #5
 8004ddc:	d10a      	bne.n	8004df4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f001 fa64 	bl	80062b0 <SDMMC_CmdStopTransfer>
 8004de8:	4602      	mov	r2, r0
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dee:	431a      	orrs	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d103      	bne.n	8004e04 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f001 fe77 	bl	8006af0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004e02:	e002      	b.n	8004e0a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f7ff fd33 	bl	8004870 <HAL_SD_ErrorCallback>
}
 8004e0a:	bf00      	nop
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}

08004e12 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004e12:	b580      	push	{r7, lr}
 8004e14:	b084      	sub	sp, #16
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e1e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f240 523a 	movw	r2, #1338	; 0x53a
 8004e28:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f7ff fefa 	bl	8004c24 <HAL_SD_GetCardState>
 8004e30:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	2b06      	cmp	r3, #6
 8004e44:	d002      	beq.n	8004e4c <SD_DMARxAbort+0x3a>
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	2b05      	cmp	r3, #5
 8004e4a:	d10a      	bne.n	8004e62 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4618      	mov	r0, r3
 8004e52:	f001 fa2d 	bl	80062b0 <SDMMC_CmdStopTransfer>
 8004e56:	4602      	mov	r2, r0
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d103      	bne.n	8004e72 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004e6a:	68f8      	ldr	r0, [r7, #12]
 8004e6c:	f001 fe40 	bl	8006af0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004e70:	e002      	b.n	8004e78 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f7ff fcfc 	bl	8004870 <HAL_SD_ErrorCallback>
}
 8004e78:	bf00      	nop
 8004e7a:	3710      	adds	r7, #16
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004e80:	b5b0      	push	{r4, r5, r7, lr}
 8004e82:	b094      	sub	sp, #80	; 0x50
 8004e84:	af04      	add	r7, sp, #16
 8004e86:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f001 f8df 	bl	8006054 <SDIO_GetPowerState>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d102      	bne.n	8004ea2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004e9c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004ea0:	e0b7      	b.n	8005012 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea6:	2b03      	cmp	r3, #3
 8004ea8:	d02f      	beq.n	8004f0a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f001 fac5 	bl	800643e <SDMMC_CmdSendCID>
 8004eb4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004eb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d001      	beq.n	8004ec0 <SD_InitCard+0x40>
    {
      return errorstate;
 8004ebc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ebe:	e0a8      	b.n	8005012 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f001 f909 	bl	80060de <SDIO_GetResponse>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2104      	movs	r1, #4
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f001 f900 	bl	80060de <SDIO_GetResponse>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2108      	movs	r1, #8
 8004eea:	4618      	mov	r0, r3
 8004eec:	f001 f8f7 	bl	80060de <SDIO_GetResponse>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	210c      	movs	r1, #12
 8004efc:	4618      	mov	r0, r3
 8004efe:	f001 f8ee 	bl	80060de <SDIO_GetResponse>
 8004f02:	4602      	mov	r2, r0
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f0e:	2b03      	cmp	r3, #3
 8004f10:	d00d      	beq.n	8004f2e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f107 020e 	add.w	r2, r7, #14
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f001 facb 	bl	80064b8 <SDMMC_CmdSetRelAdd>
 8004f22:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <SD_InitCard+0xae>
    {
      return errorstate;
 8004f2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f2c:	e071      	b.n	8005012 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f32:	2b03      	cmp	r3, #3
 8004f34:	d036      	beq.n	8004fa4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004f36:	89fb      	ldrh	r3, [r7, #14]
 8004f38:	461a      	mov	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f46:	041b      	lsls	r3, r3, #16
 8004f48:	4619      	mov	r1, r3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	f001 fa95 	bl	800647a <SDMMC_CmdSendCSD>
 8004f50:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d001      	beq.n	8004f5c <SD_InitCard+0xdc>
    {
      return errorstate;
 8004f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f5a:	e05a      	b.n	8005012 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2100      	movs	r1, #0
 8004f62:	4618      	mov	r0, r3
 8004f64:	f001 f8bb 	bl	80060de <SDIO_GetResponse>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2104      	movs	r1, #4
 8004f74:	4618      	mov	r0, r3
 8004f76:	f001 f8b2 	bl	80060de <SDIO_GetResponse>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2108      	movs	r1, #8
 8004f86:	4618      	mov	r0, r3
 8004f88:	f001 f8a9 	bl	80060de <SDIO_GetResponse>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	210c      	movs	r1, #12
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f001 f8a0 	bl	80060de <SDIO_GetResponse>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2104      	movs	r1, #4
 8004faa:	4618      	mov	r0, r3
 8004fac:	f001 f897 	bl	80060de <SDIO_GetResponse>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	0d1a      	lsrs	r2, r3, #20
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004fb8:	f107 0310 	add.w	r3, r7, #16
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f7ff fc60 	bl	8004884 <HAL_SD_GetCardCSD>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d002      	beq.n	8004fd0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004fca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004fce:	e020      	b.n	8005012 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6819      	ldr	r1, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fd8:	041b      	lsls	r3, r3, #16
 8004fda:	f04f 0400 	mov.w	r4, #0
 8004fde:	461a      	mov	r2, r3
 8004fe0:	4623      	mov	r3, r4
 8004fe2:	4608      	mov	r0, r1
 8004fe4:	f001 f986 	bl	80062f4 <SDMMC_CmdSelDesel>
 8004fe8:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d001      	beq.n	8004ff4 <SD_InitCard+0x174>
  {
    return errorstate;
 8004ff0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ff2:	e00e      	b.n	8005012 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681d      	ldr	r5, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	466c      	mov	r4, sp
 8004ffc:	f103 0210 	add.w	r2, r3, #16
 8005000:	ca07      	ldmia	r2, {r0, r1, r2}
 8005002:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005006:	3304      	adds	r3, #4
 8005008:	cb0e      	ldmia	r3, {r1, r2, r3}
 800500a:	4628      	mov	r0, r5
 800500c:	f000 ffca 	bl	8005fa4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3740      	adds	r7, #64	; 0x40
 8005016:	46bd      	mov	sp, r7
 8005018:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800501c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005024:	2300      	movs	r3, #0
 8005026:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	617b      	str	r3, [r7, #20]
 800502c:	2300      	movs	r3, #0
 800502e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4618      	mov	r0, r3
 8005036:	f001 f980 	bl	800633a <SDMMC_CmdGoIdleState>
 800503a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d001      	beq.n	8005046 <SD_PowerON+0x2a>
  {
    return errorstate;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	e072      	b.n	800512c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4618      	mov	r0, r3
 800504c:	f001 f993 	bl	8006376 <SDMMC_CmdOperCond>
 8005050:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00d      	beq.n	8005074 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4618      	mov	r0, r3
 8005064:	f001 f969 	bl	800633a <SDMMC_CmdGoIdleState>
 8005068:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d004      	beq.n	800507a <SD_PowerON+0x5e>
    {
      return errorstate;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	e05b      	b.n	800512c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800507e:	2b01      	cmp	r3, #1
 8005080:	d137      	bne.n	80050f2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2100      	movs	r1, #0
 8005088:	4618      	mov	r0, r3
 800508a:	f001 f993 	bl	80063b4 <SDMMC_CmdAppCommand>
 800508e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d02d      	beq.n	80050f2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005096:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800509a:	e047      	b.n	800512c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2100      	movs	r1, #0
 80050a2:	4618      	mov	r0, r3
 80050a4:	f001 f986 	bl	80063b4 <SDMMC_CmdAppCommand>
 80050a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d001      	beq.n	80050b4 <SD_PowerON+0x98>
    {
      return errorstate;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	e03b      	b.n	800512c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	491e      	ldr	r1, [pc, #120]	; (8005134 <SD_PowerON+0x118>)
 80050ba:	4618      	mov	r0, r3
 80050bc:	f001 f99c 	bl	80063f8 <SDMMC_CmdAppOperCommand>
 80050c0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d002      	beq.n	80050ce <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80050c8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80050cc:	e02e      	b.n	800512c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2100      	movs	r1, #0
 80050d4:	4618      	mov	r0, r3
 80050d6:	f001 f802 	bl	80060de <SDIO_GetResponse>
 80050da:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	0fdb      	lsrs	r3, r3, #31
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d101      	bne.n	80050e8 <SD_PowerON+0xcc>
 80050e4:	2301      	movs	r3, #1
 80050e6:	e000      	b.n	80050ea <SD_PowerON+0xce>
 80050e8:	2300      	movs	r3, #0
 80050ea:	613b      	str	r3, [r7, #16]

    count++;
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	3301      	adds	r3, #1
 80050f0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d802      	bhi.n	8005102 <SD_PowerON+0xe6>
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d0cc      	beq.n	800509c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005108:	4293      	cmp	r3, r2
 800510a:	d902      	bls.n	8005112 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800510c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005110:	e00c      	b.n	800512c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d003      	beq.n	8005124 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	645a      	str	r2, [r3, #68]	; 0x44
 8005122:	e002      	b.n	800512a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3718      	adds	r7, #24
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	c1100000 	.word	0xc1100000

08005138 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d102      	bne.n	800514e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8005148:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800514c:	e018      	b.n	8005180 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005156:	041b      	lsls	r3, r3, #16
 8005158:	4619      	mov	r1, r3
 800515a:	4610      	mov	r0, r2
 800515c:	f001 f9cd 	bl	80064fa <SDMMC_CmdSendStatus>
 8005160:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <SD_SendStatus+0x34>
  {
    return errorstate;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	e009      	b.n	8005180 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2100      	movs	r1, #0
 8005172:	4618      	mov	r0, r3
 8005174:	f000 ffb3 	bl	80060de <SDIO_GetResponse>
 8005178:	4602      	mov	r2, r0
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3710      	adds	r7, #16
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b086      	sub	sp, #24
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005194:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d03f      	beq.n	8005222 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80051a2:	2300      	movs	r3, #0
 80051a4:	617b      	str	r3, [r7, #20]
 80051a6:	e033      	b.n	8005210 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4618      	mov	r0, r3
 80051ae:	f000 ff24 	bl	8005ffa <SDIO_ReadFIFO>
 80051b2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	b2da      	uxtb	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	701a      	strb	r2, [r3, #0]
      tmp++;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	3301      	adds	r3, #1
 80051c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	3b01      	subs	r3, #1
 80051c6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	0a1b      	lsrs	r3, r3, #8
 80051cc:	b2da      	uxtb	r2, r3
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	3301      	adds	r3, #1
 80051d6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	3b01      	subs	r3, #1
 80051dc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	0c1b      	lsrs	r3, r3, #16
 80051e2:	b2da      	uxtb	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	3301      	adds	r3, #1
 80051ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	3b01      	subs	r3, #1
 80051f2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	0e1b      	lsrs	r3, r3, #24
 80051f8:	b2da      	uxtb	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	3301      	adds	r3, #1
 8005202:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	3b01      	subs	r3, #1
 8005208:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	3301      	adds	r3, #1
 800520e:	617b      	str	r3, [r7, #20]
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2b07      	cmp	r3, #7
 8005214:	d9c8      	bls.n	80051a8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	693a      	ldr	r2, [r7, #16]
 8005220:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8005222:	bf00      	nop
 8005224:	3718      	adds	r7, #24
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b086      	sub	sp, #24
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d043      	beq.n	80052cc <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8005244:	2300      	movs	r3, #0
 8005246:	617b      	str	r3, [r7, #20]
 8005248:	e037      	b.n	80052ba <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	3301      	adds	r3, #1
 8005254:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	3b01      	subs	r3, #1
 800525a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	021a      	lsls	r2, r3, #8
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	4313      	orrs	r3, r2
 8005266:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	3301      	adds	r3, #1
 800526c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	3b01      	subs	r3, #1
 8005272:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	041a      	lsls	r2, r3, #16
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	4313      	orrs	r3, r2
 800527e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	3301      	adds	r3, #1
 8005284:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	3b01      	subs	r3, #1
 800528a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	781b      	ldrb	r3, [r3, #0]
 8005290:	061a      	lsls	r2, r3, #24
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	4313      	orrs	r3, r2
 8005296:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	3301      	adds	r3, #1
 800529c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	3b01      	subs	r3, #1
 80052a2:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f107 0208 	add.w	r2, r7, #8
 80052ac:	4611      	mov	r1, r2
 80052ae:	4618      	mov	r0, r3
 80052b0:	f000 feb0 	bl	8006014 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	3301      	adds	r3, #1
 80052b8:	617b      	str	r3, [r7, #20]
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2b07      	cmp	r3, #7
 80052be:	d9c4      	bls.n	800524a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80052cc:	bf00      	nop
 80052ce:	3718      	adds	r7, #24
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e01d      	b.n	8005322 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d106      	bne.n	8005300 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7fc fe3e 	bl	8001f7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2202      	movs	r2, #2
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	3304      	adds	r3, #4
 8005310:	4619      	mov	r1, r3
 8005312:	4610      	mov	r0, r2
 8005314:	f000 faf8 	bl	8005908 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3708      	adds	r7, #8
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}

0800532a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800532a:	b580      	push	{r7, lr}
 800532c:	b082      	sub	sp, #8
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d101      	bne.n	800533c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e01d      	b.n	8005378 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005342:	b2db      	uxtb	r3, r3
 8005344:	2b00      	cmp	r3, #0
 8005346:	d106      	bne.n	8005356 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f000 f815 	bl	8005380 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2202      	movs	r2, #2
 800535a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	3304      	adds	r3, #4
 8005366:	4619      	mov	r1, r3
 8005368:	4610      	mov	r0, r2
 800536a:	f000 facd 	bl	8005908 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3708      	adds	r7, #8
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	2b0c      	cmp	r3, #12
 80053a2:	d841      	bhi.n	8005428 <HAL_TIM_IC_Start_IT+0x94>
 80053a4:	a201      	add	r2, pc, #4	; (adr r2, 80053ac <HAL_TIM_IC_Start_IT+0x18>)
 80053a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053aa:	bf00      	nop
 80053ac:	080053e1 	.word	0x080053e1
 80053b0:	08005429 	.word	0x08005429
 80053b4:	08005429 	.word	0x08005429
 80053b8:	08005429 	.word	0x08005429
 80053bc:	080053f3 	.word	0x080053f3
 80053c0:	08005429 	.word	0x08005429
 80053c4:	08005429 	.word	0x08005429
 80053c8:	08005429 	.word	0x08005429
 80053cc:	08005405 	.word	0x08005405
 80053d0:	08005429 	.word	0x08005429
 80053d4:	08005429 	.word	0x08005429
 80053d8:	08005429 	.word	0x08005429
 80053dc:	08005417 	.word	0x08005417
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68da      	ldr	r2, [r3, #12]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0202 	orr.w	r2, r2, #2
 80053ee:	60da      	str	r2, [r3, #12]
      break;
 80053f0:	e01b      	b.n	800542a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68da      	ldr	r2, [r3, #12]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f042 0204 	orr.w	r2, r2, #4
 8005400:	60da      	str	r2, [r3, #12]
      break;
 8005402:	e012      	b.n	800542a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68da      	ldr	r2, [r3, #12]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f042 0208 	orr.w	r2, r2, #8
 8005412:	60da      	str	r2, [r3, #12]
      break;
 8005414:	e009      	b.n	800542a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68da      	ldr	r2, [r3, #12]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f042 0210 	orr.w	r2, r2, #16
 8005424:	60da      	str	r2, [r3, #12]
      break;
 8005426:	e000      	b.n	800542a <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8005428:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2201      	movs	r2, #1
 8005430:	6839      	ldr	r1, [r7, #0]
 8005432:	4618      	mov	r0, r3
 8005434:	f000 fd0e 	bl	8005e54 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2b06      	cmp	r3, #6
 8005448:	d007      	beq.n	800545a <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f042 0201 	orr.w	r2, r2, #1
 8005458:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3710      	adds	r7, #16
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b02      	cmp	r3, #2
 8005478:	d122      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	f003 0302 	and.w	r3, r3, #2
 8005484:	2b02      	cmp	r3, #2
 8005486:	d11b      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f06f 0202 	mvn.w	r2, #2
 8005490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	f003 0303 	and.w	r3, r3, #3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 fa0f 	bl	80058ca <HAL_TIM_IC_CaptureCallback>
 80054ac:	e005      	b.n	80054ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 fa01 	bl	80058b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 fa12 	bl	80058de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	f003 0304 	and.w	r3, r3, #4
 80054ca:	2b04      	cmp	r3, #4
 80054cc:	d122      	bne.n	8005514 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	f003 0304 	and.w	r3, r3, #4
 80054d8:	2b04      	cmp	r3, #4
 80054da:	d11b      	bne.n	8005514 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f06f 0204 	mvn.w	r2, #4
 80054e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2202      	movs	r2, #2
 80054ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d003      	beq.n	8005502 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f9e5 	bl	80058ca <HAL_TIM_IC_CaptureCallback>
 8005500:	e005      	b.n	800550e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f9d7 	bl	80058b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f000 f9e8 	bl	80058de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	f003 0308 	and.w	r3, r3, #8
 800551e:	2b08      	cmp	r3, #8
 8005520:	d122      	bne.n	8005568 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b08      	cmp	r3, #8
 800552e:	d11b      	bne.n	8005568 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f06f 0208 	mvn.w	r2, #8
 8005538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2204      	movs	r2, #4
 800553e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	f003 0303 	and.w	r3, r3, #3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f9bb 	bl	80058ca <HAL_TIM_IC_CaptureCallback>
 8005554:	e005      	b.n	8005562 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f9ad 	bl	80058b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 f9be 	bl	80058de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f003 0310 	and.w	r3, r3, #16
 8005572:	2b10      	cmp	r3, #16
 8005574:	d122      	bne.n	80055bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	2b10      	cmp	r3, #16
 8005582:	d11b      	bne.n	80055bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f06f 0210 	mvn.w	r2, #16
 800558c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2208      	movs	r2, #8
 8005592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d003      	beq.n	80055aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 f991 	bl	80058ca <HAL_TIM_IC_CaptureCallback>
 80055a8:	e005      	b.n	80055b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 f983 	bl	80058b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f000 f994 	bl	80058de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d10e      	bne.n	80055e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d107      	bne.n	80055e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f06f 0201 	mvn.w	r2, #1
 80055e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f95d 	bl	80058a2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055f2:	2b80      	cmp	r3, #128	; 0x80
 80055f4:	d10e      	bne.n	8005614 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005600:	2b80      	cmp	r3, #128	; 0x80
 8005602:	d107      	bne.n	8005614 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800560c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 fcbe 	bl	8005f90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800561e:	2b40      	cmp	r3, #64	; 0x40
 8005620:	d10e      	bne.n	8005640 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562c:	2b40      	cmp	r3, #64	; 0x40
 800562e:	d107      	bne.n	8005640 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 f959 	bl	80058f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	f003 0320 	and.w	r3, r3, #32
 800564a:	2b20      	cmp	r3, #32
 800564c:	d10e      	bne.n	800566c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	f003 0320 	and.w	r3, r3, #32
 8005658:	2b20      	cmp	r3, #32
 800565a:	d107      	bne.n	800566c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f06f 0220 	mvn.w	r2, #32
 8005664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 fc88 	bl	8005f7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800566c:	bf00      	nop
 800566e:	3708      	adds	r7, #8
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005686:	2b01      	cmp	r3, #1
 8005688:	d101      	bne.n	800568e <HAL_TIM_OC_ConfigChannel+0x1a>
 800568a:	2302      	movs	r3, #2
 800568c:	e04e      	b.n	800572c <HAL_TIM_OC_ConfigChannel+0xb8>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2202      	movs	r2, #2
 800569a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b0c      	cmp	r3, #12
 80056a2:	d839      	bhi.n	8005718 <HAL_TIM_OC_ConfigChannel+0xa4>
 80056a4:	a201      	add	r2, pc, #4	; (adr r2, 80056ac <HAL_TIM_OC_ConfigChannel+0x38>)
 80056a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056aa:	bf00      	nop
 80056ac:	080056e1 	.word	0x080056e1
 80056b0:	08005719 	.word	0x08005719
 80056b4:	08005719 	.word	0x08005719
 80056b8:	08005719 	.word	0x08005719
 80056bc:	080056ef 	.word	0x080056ef
 80056c0:	08005719 	.word	0x08005719
 80056c4:	08005719 	.word	0x08005719
 80056c8:	08005719 	.word	0x08005719
 80056cc:	080056fd 	.word	0x080056fd
 80056d0:	08005719 	.word	0x08005719
 80056d4:	08005719 	.word	0x08005719
 80056d8:	08005719 	.word	0x08005719
 80056dc:	0800570b 	.word	0x0800570b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68b9      	ldr	r1, [r7, #8]
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 f98e 	bl	8005a08 <TIM_OC1_SetConfig>
      break;
 80056ec:	e015      	b.n	800571a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68b9      	ldr	r1, [r7, #8]
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 f9ed 	bl	8005ad4 <TIM_OC2_SetConfig>
      break;
 80056fa:	e00e      	b.n	800571a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68b9      	ldr	r1, [r7, #8]
 8005702:	4618      	mov	r0, r3
 8005704:	f000 fa52 	bl	8005bac <TIM_OC3_SetConfig>
      break;
 8005708:	e007      	b.n	800571a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68b9      	ldr	r1, [r7, #8]
 8005710:	4618      	mov	r0, r3
 8005712:	f000 fab5 	bl	8005c80 <TIM_OC4_SetConfig>
      break;
 8005716:	e000      	b.n	800571a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8005718:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2201      	movs	r2, #1
 800571e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800572a:	2300      	movs	r3, #0
}
 800572c:	4618      	mov	r0, r3
 800572e:	3710      	adds	r7, #16
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005744:	2b01      	cmp	r3, #1
 8005746:	d101      	bne.n	800574c <HAL_TIM_ConfigClockSource+0x18>
 8005748:	2302      	movs	r3, #2
 800574a:	e0a6      	b.n	800589a <HAL_TIM_ConfigClockSource+0x166>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2202      	movs	r2, #2
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800576a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005772:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2b40      	cmp	r3, #64	; 0x40
 8005782:	d067      	beq.n	8005854 <HAL_TIM_ConfigClockSource+0x120>
 8005784:	2b40      	cmp	r3, #64	; 0x40
 8005786:	d80b      	bhi.n	80057a0 <HAL_TIM_ConfigClockSource+0x6c>
 8005788:	2b10      	cmp	r3, #16
 800578a:	d073      	beq.n	8005874 <HAL_TIM_ConfigClockSource+0x140>
 800578c:	2b10      	cmp	r3, #16
 800578e:	d802      	bhi.n	8005796 <HAL_TIM_ConfigClockSource+0x62>
 8005790:	2b00      	cmp	r3, #0
 8005792:	d06f      	beq.n	8005874 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005794:	e078      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005796:	2b20      	cmp	r3, #32
 8005798:	d06c      	beq.n	8005874 <HAL_TIM_ConfigClockSource+0x140>
 800579a:	2b30      	cmp	r3, #48	; 0x30
 800579c:	d06a      	beq.n	8005874 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800579e:	e073      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80057a0:	2b70      	cmp	r3, #112	; 0x70
 80057a2:	d00d      	beq.n	80057c0 <HAL_TIM_ConfigClockSource+0x8c>
 80057a4:	2b70      	cmp	r3, #112	; 0x70
 80057a6:	d804      	bhi.n	80057b2 <HAL_TIM_ConfigClockSource+0x7e>
 80057a8:	2b50      	cmp	r3, #80	; 0x50
 80057aa:	d033      	beq.n	8005814 <HAL_TIM_ConfigClockSource+0xe0>
 80057ac:	2b60      	cmp	r3, #96	; 0x60
 80057ae:	d041      	beq.n	8005834 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80057b0:	e06a      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80057b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057b6:	d066      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x152>
 80057b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057bc:	d017      	beq.n	80057ee <HAL_TIM_ConfigClockSource+0xba>
      break;
 80057be:	e063      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6818      	ldr	r0, [r3, #0]
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	6899      	ldr	r1, [r3, #8]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f000 fb20 	bl	8005e14 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80057e2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	609a      	str	r2, [r3, #8]
      break;
 80057ec:	e04c      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6818      	ldr	r0, [r3, #0]
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	6899      	ldr	r1, [r3, #8]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	f000 fb09 	bl	8005e14 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	689a      	ldr	r2, [r3, #8]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005810:	609a      	str	r2, [r3, #8]
      break;
 8005812:	e039      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6818      	ldr	r0, [r3, #0]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	6859      	ldr	r1, [r3, #4]
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	461a      	mov	r2, r3
 8005822:	f000 fa7d 	bl	8005d20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2150      	movs	r1, #80	; 0x50
 800582c:	4618      	mov	r0, r3
 800582e:	f000 fad6 	bl	8005dde <TIM_ITRx_SetConfig>
      break;
 8005832:	e029      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6818      	ldr	r0, [r3, #0]
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	6859      	ldr	r1, [r3, #4]
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	461a      	mov	r2, r3
 8005842:	f000 fa9c 	bl	8005d7e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2160      	movs	r1, #96	; 0x60
 800584c:	4618      	mov	r0, r3
 800584e:	f000 fac6 	bl	8005dde <TIM_ITRx_SetConfig>
      break;
 8005852:	e019      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6818      	ldr	r0, [r3, #0]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	6859      	ldr	r1, [r3, #4]
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	461a      	mov	r2, r3
 8005862:	f000 fa5d 	bl	8005d20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2140      	movs	r1, #64	; 0x40
 800586c:	4618      	mov	r0, r3
 800586e:	f000 fab6 	bl	8005dde <TIM_ITRx_SetConfig>
      break;
 8005872:	e009      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4619      	mov	r1, r3
 800587e:	4610      	mov	r0, r2
 8005880:	f000 faad 	bl	8005dde <TIM_ITRx_SetConfig>
      break;
 8005884:	e000      	b.n	8005888 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005886:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b083      	sub	sp, #12
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80058aa:	bf00      	nop
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr

080058b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058b6:	b480      	push	{r7}
 80058b8:	b083      	sub	sp, #12
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058be:	bf00      	nop
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058ca:	b480      	push	{r7}
 80058cc:	b083      	sub	sp, #12
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058d2:	bf00      	nop
 80058d4:	370c      	adds	r7, #12
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr

080058de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058de:	b480      	push	{r7}
 80058e0:	b083      	sub	sp, #12
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058e6:	bf00      	nop
 80058e8:	370c      	adds	r7, #12
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr

080058f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b083      	sub	sp, #12
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058fa:	bf00      	nop
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
	...

08005908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005908:	b480      	push	{r7}
 800590a:	b085      	sub	sp, #20
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a34      	ldr	r2, [pc, #208]	; (80059ec <TIM_Base_SetConfig+0xe4>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d00f      	beq.n	8005940 <TIM_Base_SetConfig+0x38>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005926:	d00b      	beq.n	8005940 <TIM_Base_SetConfig+0x38>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a31      	ldr	r2, [pc, #196]	; (80059f0 <TIM_Base_SetConfig+0xe8>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d007      	beq.n	8005940 <TIM_Base_SetConfig+0x38>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a30      	ldr	r2, [pc, #192]	; (80059f4 <TIM_Base_SetConfig+0xec>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d003      	beq.n	8005940 <TIM_Base_SetConfig+0x38>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a2f      	ldr	r2, [pc, #188]	; (80059f8 <TIM_Base_SetConfig+0xf0>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d108      	bne.n	8005952 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005946:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	4313      	orrs	r3, r2
 8005950:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a25      	ldr	r2, [pc, #148]	; (80059ec <TIM_Base_SetConfig+0xe4>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d01b      	beq.n	8005992 <TIM_Base_SetConfig+0x8a>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005960:	d017      	beq.n	8005992 <TIM_Base_SetConfig+0x8a>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a22      	ldr	r2, [pc, #136]	; (80059f0 <TIM_Base_SetConfig+0xe8>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d013      	beq.n	8005992 <TIM_Base_SetConfig+0x8a>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a21      	ldr	r2, [pc, #132]	; (80059f4 <TIM_Base_SetConfig+0xec>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d00f      	beq.n	8005992 <TIM_Base_SetConfig+0x8a>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a20      	ldr	r2, [pc, #128]	; (80059f8 <TIM_Base_SetConfig+0xf0>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00b      	beq.n	8005992 <TIM_Base_SetConfig+0x8a>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a1f      	ldr	r2, [pc, #124]	; (80059fc <TIM_Base_SetConfig+0xf4>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d007      	beq.n	8005992 <TIM_Base_SetConfig+0x8a>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a1e      	ldr	r2, [pc, #120]	; (8005a00 <TIM_Base_SetConfig+0xf8>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d003      	beq.n	8005992 <TIM_Base_SetConfig+0x8a>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a1d      	ldr	r2, [pc, #116]	; (8005a04 <TIM_Base_SetConfig+0xfc>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d108      	bne.n	80059a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005998:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	689a      	ldr	r2, [r3, #8]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a08      	ldr	r2, [pc, #32]	; (80059ec <TIM_Base_SetConfig+0xe4>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d103      	bne.n	80059d8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	691a      	ldr	r2, [r3, #16]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	615a      	str	r2, [r3, #20]
}
 80059de:	bf00      	nop
 80059e0:	3714      	adds	r7, #20
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	40010000 	.word	0x40010000
 80059f0:	40000400 	.word	0x40000400
 80059f4:	40000800 	.word	0x40000800
 80059f8:	40000c00 	.word	0x40000c00
 80059fc:	40014000 	.word	0x40014000
 8005a00:	40014400 	.word	0x40014400
 8005a04:	40014800 	.word	0x40014800

08005a08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	f023 0201 	bic.w	r2, r3, #1
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f023 0303 	bic.w	r3, r3, #3
 8005a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	f023 0302 	bic.w	r3, r3, #2
 8005a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a1c      	ldr	r2, [pc, #112]	; (8005ad0 <TIM_OC1_SetConfig+0xc8>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d10c      	bne.n	8005a7e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f023 0308 	bic.w	r3, r3, #8
 8005a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f023 0304 	bic.w	r3, r3, #4
 8005a7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a13      	ldr	r2, [pc, #76]	; (8005ad0 <TIM_OC1_SetConfig+0xc8>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d111      	bne.n	8005aaa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	693a      	ldr	r2, [r7, #16]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	699b      	ldr	r3, [r3, #24]
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	685a      	ldr	r2, [r3, #4]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	697a      	ldr	r2, [r7, #20]
 8005ac2:	621a      	str	r2, [r3, #32]
}
 8005ac4:	bf00      	nop
 8005ac6:	371c      	adds	r7, #28
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	40010000 	.word	0x40010000

08005ad4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b087      	sub	sp, #28
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	f023 0210 	bic.w	r2, r3, #16
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	021b      	lsls	r3, r3, #8
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	f023 0320 	bic.w	r3, r3, #32
 8005b1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	011b      	lsls	r3, r3, #4
 8005b26:	697a      	ldr	r2, [r7, #20]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a1e      	ldr	r2, [pc, #120]	; (8005ba8 <TIM_OC2_SetConfig+0xd4>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d10d      	bne.n	8005b50 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	011b      	lsls	r3, r3, #4
 8005b42:	697a      	ldr	r2, [r7, #20]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a15      	ldr	r2, [pc, #84]	; (8005ba8 <TIM_OC2_SetConfig+0xd4>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d113      	bne.n	8005b80 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	695b      	ldr	r3, [r3, #20]
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	693a      	ldr	r2, [r7, #16]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	693a      	ldr	r2, [r7, #16]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	693a      	ldr	r2, [r7, #16]
 8005b84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	685a      	ldr	r2, [r3, #4]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	697a      	ldr	r2, [r7, #20]
 8005b98:	621a      	str	r2, [r3, #32]
}
 8005b9a:	bf00      	nop
 8005b9c:	371c      	adds	r7, #28
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
 8005ba6:	bf00      	nop
 8005ba8:	40010000 	.word	0x40010000

08005bac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b087      	sub	sp, #28
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a1b      	ldr	r3, [r3, #32]
 8005bc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	69db      	ldr	r3, [r3, #28]
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f023 0303 	bic.w	r3, r3, #3
 8005be2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	021b      	lsls	r3, r3, #8
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a1d      	ldr	r2, [pc, #116]	; (8005c7c <TIM_OC3_SetConfig+0xd0>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d10d      	bne.n	8005c26 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	021b      	lsls	r3, r3, #8
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a14      	ldr	r2, [pc, #80]	; (8005c7c <TIM_OC3_SetConfig+0xd0>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d113      	bne.n	8005c56 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	695b      	ldr	r3, [r3, #20]
 8005c42:	011b      	lsls	r3, r3, #4
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	699b      	ldr	r3, [r3, #24]
 8005c4e:	011b      	lsls	r3, r3, #4
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	68fa      	ldr	r2, [r7, #12]
 8005c60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	697a      	ldr	r2, [r7, #20]
 8005c6e:	621a      	str	r2, [r3, #32]
}
 8005c70:	bf00      	nop
 8005c72:	371c      	adds	r7, #28
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr
 8005c7c:	40010000 	.word	0x40010000

08005c80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b087      	sub	sp, #28
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a1b      	ldr	r3, [r3, #32]
 8005c8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	69db      	ldr	r3, [r3, #28]
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	021b      	lsls	r3, r3, #8
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	031b      	lsls	r3, r3, #12
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a10      	ldr	r2, [pc, #64]	; (8005d1c <TIM_OC4_SetConfig+0x9c>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d109      	bne.n	8005cf4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ce6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	019b      	lsls	r3, r3, #6
 8005cee:	697a      	ldr	r2, [r7, #20]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	685a      	ldr	r2, [r3, #4]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	693a      	ldr	r2, [r7, #16]
 8005d0c:	621a      	str	r2, [r3, #32]
}
 8005d0e:	bf00      	nop
 8005d10:	371c      	adds	r7, #28
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	40010000 	.word	0x40010000

08005d20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b087      	sub	sp, #28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6a1b      	ldr	r3, [r3, #32]
 8005d30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	f023 0201 	bic.w	r2, r3, #1
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	011b      	lsls	r3, r3, #4
 8005d50:	693a      	ldr	r2, [r7, #16]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	f023 030a 	bic.w	r3, r3, #10
 8005d5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	621a      	str	r2, [r3, #32]
}
 8005d72:	bf00      	nop
 8005d74:	371c      	adds	r7, #28
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b087      	sub	sp, #28
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	60f8      	str	r0, [r7, #12]
 8005d86:	60b9      	str	r1, [r7, #8]
 8005d88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	f023 0210 	bic.w	r2, r3, #16
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6a1b      	ldr	r3, [r3, #32]
 8005da0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005da8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	031b      	lsls	r3, r3, #12
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005dba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	011b      	lsls	r3, r3, #4
 8005dc0:	693a      	ldr	r2, [r7, #16]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	621a      	str	r2, [r3, #32]
}
 8005dd2:	bf00      	nop
 8005dd4:	371c      	adds	r7, #28
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr

08005dde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005dde:	b480      	push	{r7}
 8005de0:	b085      	sub	sp, #20
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
 8005de6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005df4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005df6:	683a      	ldr	r2, [r7, #0]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	f043 0307 	orr.w	r3, r3, #7
 8005e00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	609a      	str	r2, [r3, #8]
}
 8005e08:	bf00      	nop
 8005e0a:	3714      	adds	r7, #20
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
 8005e20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	021a      	lsls	r2, r3, #8
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	431a      	orrs	r2, r3
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	609a      	str	r2, [r3, #8]
}
 8005e48:	bf00      	nop
 8005e4a:	371c      	adds	r7, #28
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b087      	sub	sp, #28
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 031f 	and.w	r3, r3, #31
 8005e66:	2201      	movs	r2, #1
 8005e68:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6a1a      	ldr	r2, [r3, #32]
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	43db      	mvns	r3, r3
 8005e76:	401a      	ands	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6a1a      	ldr	r2, [r3, #32]
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	f003 031f 	and.w	r3, r3, #31
 8005e86:	6879      	ldr	r1, [r7, #4]
 8005e88:	fa01 f303 	lsl.w	r3, r1, r3
 8005e8c:	431a      	orrs	r2, r3
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	621a      	str	r2, [r3, #32]
}
 8005e92:	bf00      	nop
 8005e94:	371c      	adds	r7, #28
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
	...

08005ea0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d101      	bne.n	8005eb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	e050      	b.n	8005f5a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ede:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a1c      	ldr	r2, [pc, #112]	; (8005f68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d018      	beq.n	8005f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f04:	d013      	beq.n	8005f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a18      	ldr	r2, [pc, #96]	; (8005f6c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d00e      	beq.n	8005f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a16      	ldr	r2, [pc, #88]	; (8005f70 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d009      	beq.n	8005f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a15      	ldr	r2, [pc, #84]	; (8005f74 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d004      	beq.n	8005f2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a13      	ldr	r2, [pc, #76]	; (8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d10c      	bne.n	8005f48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	68ba      	ldr	r2, [r7, #8]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3714      	adds	r7, #20
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	40010000 	.word	0x40010000
 8005f6c:	40000400 	.word	0x40000400
 8005f70:	40000800 	.word	0x40000800
 8005f74:	40000c00 	.word	0x40000c00
 8005f78:	40014000 	.word	0x40014000

08005f7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8005fa4:	b084      	sub	sp, #16
 8005fa6:	b480      	push	{r7}
 8005fa8:	b085      	sub	sp, #20
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
 8005fae:	f107 001c 	add.w	r0, r7, #28
 8005fb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8005fba:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8005fbc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8005fbe:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8005fc2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8005fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8005fc6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8005fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8005fca:	431a      	orrs	r2, r3
             Init.ClockDiv
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8005fce:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8005fde:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005fea:	2300      	movs	r3, #0
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3714      	adds	r7, #20
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	b004      	add	sp, #16
 8005ff8:	4770      	bx	lr

08005ffa <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b083      	sub	sp, #12
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006008:	4618      	mov	r0, r3
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr

08006036 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006036:	b580      	push	{r7, lr}
 8006038:	b082      	sub	sp, #8
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2203      	movs	r2, #3
 8006042:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8006044:	2002      	movs	r0, #2
 8006046:	f7fc f901 	bl	800224c <HAL_Delay>
  
  return HAL_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	3708      	adds	r7, #8
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0303 	and.w	r3, r3, #3
}
 8006064:	4618      	mov	r0, r3
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800607a:	2300      	movs	r3, #0
 800607c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800608e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006094:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800609a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	4313      	orrs	r3, r2
 80060a0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80060aa:	f023 030f 	bic.w	r3, r3, #15
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	431a      	orrs	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80060b6:	2300      	movs	r3, #0
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3714      	adds	r7, #20
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	b2db      	uxtb	r3, r3
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	370c      	adds	r7, #12
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr

080060de <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80060de:	b480      	push	{r7}
 80060e0:	b085      	sub	sp, #20
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
 80060e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	3314      	adds	r3, #20
 80060ec:	461a      	mov	r2, r3
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	4413      	add	r3, r2
 80060f2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
}  
 80060f8:	4618      	mov	r0, r3
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006104:	b480      	push	{r7}
 8006106:	b085      	sub	sp, #20
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800610e:	2300      	movs	r3, #0
 8006110:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	685a      	ldr	r2, [r3, #4]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800612a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006130:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006136:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	4313      	orrs	r3, r2
 800613c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006142:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	431a      	orrs	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800614e:	2300      	movs	r3, #0

}
 8006150:	4618      	mov	r0, r3
 8006152:	3714      	adds	r7, #20
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b088      	sub	sp, #32
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800616a:	2310      	movs	r3, #16
 800616c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800616e:	2340      	movs	r3, #64	; 0x40
 8006170:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006172:	2300      	movs	r3, #0
 8006174:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006176:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800617a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800617c:	f107 0308 	add.w	r3, r7, #8
 8006180:	4619      	mov	r1, r3
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7ff ff74 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006188:	f241 3288 	movw	r2, #5000	; 0x1388
 800618c:	2110      	movs	r1, #16
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f9fe 	bl	8006590 <SDMMC_GetCmdResp1>
 8006194:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006196:	69fb      	ldr	r3, [r7, #28]
}
 8006198:	4618      	mov	r0, r3
 800619a:	3720      	adds	r7, #32
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b088      	sub	sp, #32
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80061ae:	2311      	movs	r3, #17
 80061b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80061b2:	2340      	movs	r3, #64	; 0x40
 80061b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80061b6:	2300      	movs	r3, #0
 80061b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80061ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061be:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80061c0:	f107 0308 	add.w	r3, r7, #8
 80061c4:	4619      	mov	r1, r3
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7ff ff52 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80061cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80061d0:	2111      	movs	r1, #17
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f9dc 	bl	8006590 <SDMMC_GetCmdResp1>
 80061d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80061da:	69fb      	ldr	r3, [r7, #28]
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3720      	adds	r7, #32
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b088      	sub	sp, #32
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80061f2:	2312      	movs	r3, #18
 80061f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80061f6:	2340      	movs	r3, #64	; 0x40
 80061f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80061fa:	2300      	movs	r3, #0
 80061fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80061fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006202:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006204:	f107 0308 	add.w	r3, r7, #8
 8006208:	4619      	mov	r1, r3
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7ff ff30 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006210:	f241 3288 	movw	r2, #5000	; 0x1388
 8006214:	2112      	movs	r1, #18
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f9ba 	bl	8006590 <SDMMC_GetCmdResp1>
 800621c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800621e:	69fb      	ldr	r3, [r7, #28]
}
 8006220:	4618      	mov	r0, r3
 8006222:	3720      	adds	r7, #32
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b088      	sub	sp, #32
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006236:	2318      	movs	r3, #24
 8006238:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800623a:	2340      	movs	r3, #64	; 0x40
 800623c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800623e:	2300      	movs	r3, #0
 8006240:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006246:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006248:	f107 0308 	add.w	r3, r7, #8
 800624c:	4619      	mov	r1, r3
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f7ff ff0e 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006254:	f241 3288 	movw	r2, #5000	; 0x1388
 8006258:	2118      	movs	r1, #24
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f998 	bl	8006590 <SDMMC_GetCmdResp1>
 8006260:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006262:	69fb      	ldr	r3, [r7, #28]
}
 8006264:	4618      	mov	r0, r3
 8006266:	3720      	adds	r7, #32
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b088      	sub	sp, #32
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800627a:	2319      	movs	r3, #25
 800627c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800627e:	2340      	movs	r3, #64	; 0x40
 8006280:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006282:	2300      	movs	r3, #0
 8006284:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006286:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800628a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800628c:	f107 0308 	add.w	r3, r7, #8
 8006290:	4619      	mov	r1, r3
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7ff feec 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006298:	f241 3288 	movw	r2, #5000	; 0x1388
 800629c:	2119      	movs	r1, #25
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f976 	bl	8006590 <SDMMC_GetCmdResp1>
 80062a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80062a6:	69fb      	ldr	r3, [r7, #28]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3720      	adds	r7, #32
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b088      	sub	sp, #32
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80062bc:	230c      	movs	r3, #12
 80062be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80062c0:	2340      	movs	r3, #64	; 0x40
 80062c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80062c4:	2300      	movs	r3, #0
 80062c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80062c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80062ce:	f107 0308 	add.w	r3, r7, #8
 80062d2:	4619      	mov	r1, r3
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f7ff fecb 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80062da:	4a05      	ldr	r2, [pc, #20]	; (80062f0 <SDMMC_CmdStopTransfer+0x40>)
 80062dc:	210c      	movs	r1, #12
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 f956 	bl	8006590 <SDMMC_GetCmdResp1>
 80062e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80062e6:	69fb      	ldr	r3, [r7, #28]
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3720      	adds	r7, #32
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	05f5e100 	.word	0x05f5e100

080062f4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b08a      	sub	sp, #40	; 0x28
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	60f8      	str	r0, [r7, #12]
 80062fc:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006304:	2307      	movs	r3, #7
 8006306:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006308:	2340      	movs	r3, #64	; 0x40
 800630a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800630c:	2300      	movs	r3, #0
 800630e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006310:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006314:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006316:	f107 0310 	add.w	r3, r7, #16
 800631a:	4619      	mov	r1, r3
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f7ff fea7 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006322:	f241 3288 	movw	r2, #5000	; 0x1388
 8006326:	2107      	movs	r1, #7
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f000 f931 	bl	8006590 <SDMMC_GetCmdResp1>
 800632e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006332:	4618      	mov	r0, r3
 8006334:	3728      	adds	r7, #40	; 0x28
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800633a:	b580      	push	{r7, lr}
 800633c:	b088      	sub	sp, #32
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8006342:	2300      	movs	r3, #0
 8006344:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006346:	2300      	movs	r3, #0
 8006348:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800634a:	2300      	movs	r3, #0
 800634c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800634e:	2300      	movs	r3, #0
 8006350:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006356:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006358:	f107 0308 	add.w	r3, r7, #8
 800635c:	4619      	mov	r1, r3
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7ff fe86 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 f8eb 	bl	8006540 <SDMMC_GetCmdError>
 800636a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800636c:	69fb      	ldr	r3, [r7, #28]
}
 800636e:	4618      	mov	r0, r3
 8006370:	3720      	adds	r7, #32
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006376:	b580      	push	{r7, lr}
 8006378:	b088      	sub	sp, #32
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800637e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006382:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006384:	2308      	movs	r3, #8
 8006386:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006388:	2340      	movs	r3, #64	; 0x40
 800638a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800638c:	2300      	movs	r3, #0
 800638e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006390:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006394:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006396:	f107 0308 	add.w	r3, r7, #8
 800639a:	4619      	mov	r1, r3
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f7ff fe67 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 fad4 	bl	8006950 <SDMMC_GetCmdResp7>
 80063a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80063aa:	69fb      	ldr	r3, [r7, #28]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3720      	adds	r7, #32
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b088      	sub	sp, #32
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80063c2:	2337      	movs	r3, #55	; 0x37
 80063c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80063c6:	2340      	movs	r3, #64	; 0x40
 80063c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80063ca:	2300      	movs	r3, #0
 80063cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80063ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80063d4:	f107 0308 	add.w	r3, r7, #8
 80063d8:	4619      	mov	r1, r3
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f7ff fe48 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80063e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80063e4:	2137      	movs	r1, #55	; 0x37
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f000 f8d2 	bl	8006590 <SDMMC_GetCmdResp1>
 80063ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80063ee:	69fb      	ldr	r3, [r7, #28]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3720      	adds	r7, #32
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b088      	sub	sp, #32
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006408:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800640c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800640e:	2329      	movs	r3, #41	; 0x29
 8006410:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006412:	2340      	movs	r3, #64	; 0x40
 8006414:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006416:	2300      	movs	r3, #0
 8006418:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800641a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800641e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006420:	f107 0308 	add.w	r3, r7, #8
 8006424:	4619      	mov	r1, r3
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7ff fe22 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 f9e1 	bl	80067f4 <SDMMC_GetCmdResp3>
 8006432:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006434:	69fb      	ldr	r3, [r7, #28]
}
 8006436:	4618      	mov	r0, r3
 8006438:	3720      	adds	r7, #32
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}

0800643e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800643e:	b580      	push	{r7, lr}
 8006440:	b088      	sub	sp, #32
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006446:	2300      	movs	r3, #0
 8006448:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800644a:	2302      	movs	r3, #2
 800644c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800644e:	23c0      	movs	r3, #192	; 0xc0
 8006450:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006452:	2300      	movs	r3, #0
 8006454:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006456:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800645a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800645c:	f107 0308 	add.w	r3, r7, #8
 8006460:	4619      	mov	r1, r3
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f7ff fe04 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f97d 	bl	8006768 <SDMMC_GetCmdResp2>
 800646e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006470:	69fb      	ldr	r3, [r7, #28]
}
 8006472:	4618      	mov	r0, r3
 8006474:	3720      	adds	r7, #32
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800647a:	b580      	push	{r7, lr}
 800647c:	b088      	sub	sp, #32
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
 8006482:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006488:	2309      	movs	r3, #9
 800648a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800648c:	23c0      	movs	r3, #192	; 0xc0
 800648e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006490:	2300      	movs	r3, #0
 8006492:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006494:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006498:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800649a:	f107 0308 	add.w	r3, r7, #8
 800649e:	4619      	mov	r1, r3
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f7ff fde5 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f000 f95e 	bl	8006768 <SDMMC_GetCmdResp2>
 80064ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80064ae:	69fb      	ldr	r3, [r7, #28]
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3720      	adds	r7, #32
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b088      	sub	sp, #32
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80064c2:	2300      	movs	r3, #0
 80064c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80064c6:	2303      	movs	r3, #3
 80064c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80064ca:	2340      	movs	r3, #64	; 0x40
 80064cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80064ce:	2300      	movs	r3, #0
 80064d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80064d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80064d8:	f107 0308 	add.w	r3, r7, #8
 80064dc:	4619      	mov	r1, r3
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7ff fdc6 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80064e4:	683a      	ldr	r2, [r7, #0]
 80064e6:	2103      	movs	r1, #3
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f000 f9bd 	bl	8006868 <SDMMC_GetCmdResp6>
 80064ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80064f0:	69fb      	ldr	r3, [r7, #28]
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3720      	adds	r7, #32
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b088      	sub	sp, #32
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
 8006502:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006508:	230d      	movs	r3, #13
 800650a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800650c:	2340      	movs	r3, #64	; 0x40
 800650e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006510:	2300      	movs	r3, #0
 8006512:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006514:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006518:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800651a:	f107 0308 	add.w	r3, r7, #8
 800651e:	4619      	mov	r1, r3
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f7ff fda5 	bl	8006070 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8006526:	f241 3288 	movw	r2, #5000	; 0x1388
 800652a:	210d      	movs	r1, #13
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 f82f 	bl	8006590 <SDMMC_GetCmdResp1>
 8006532:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006534:	69fb      	ldr	r3, [r7, #28]
}
 8006536:	4618      	mov	r0, r3
 8006538:	3720      	adds	r7, #32
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
	...

08006540 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006540:	b490      	push	{r4, r7}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006548:	4b0f      	ldr	r3, [pc, #60]	; (8006588 <SDMMC_GetCmdError+0x48>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a0f      	ldr	r2, [pc, #60]	; (800658c <SDMMC_GetCmdError+0x4c>)
 800654e:	fba2 2303 	umull	r2, r3, r2, r3
 8006552:	0a5b      	lsrs	r3, r3, #9
 8006554:	f241 3288 	movw	r2, #5000	; 0x1388
 8006558:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800655c:	4623      	mov	r3, r4
 800655e:	1e5c      	subs	r4, r3, #1
 8006560:	2b00      	cmp	r3, #0
 8006562:	d102      	bne.n	800656a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006564:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006568:	e009      	b.n	800657e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800656e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006572:	2b00      	cmp	r3, #0
 8006574:	d0f2      	beq.n	800655c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	22c5      	movs	r2, #197	; 0xc5
 800657a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800657c:	2300      	movs	r3, #0
}
 800657e:	4618      	mov	r0, r3
 8006580:	3708      	adds	r7, #8
 8006582:	46bd      	mov	sp, r7
 8006584:	bc90      	pop	{r4, r7}
 8006586:	4770      	bx	lr
 8006588:	20000008 	.word	0x20000008
 800658c:	10624dd3 	.word	0x10624dd3

08006590 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006590:	b590      	push	{r4, r7, lr}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	460b      	mov	r3, r1
 800659a:	607a      	str	r2, [r7, #4]
 800659c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800659e:	4b6f      	ldr	r3, [pc, #444]	; (800675c <SDMMC_GetCmdResp1+0x1cc>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a6f      	ldr	r2, [pc, #444]	; (8006760 <SDMMC_GetCmdResp1+0x1d0>)
 80065a4:	fba2 2303 	umull	r2, r3, r2, r3
 80065a8:	0a5b      	lsrs	r3, r3, #9
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80065b0:	4623      	mov	r3, r4
 80065b2:	1e5c      	subs	r4, r3, #1
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d102      	bne.n	80065be <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80065b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80065bc:	e0c9      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c2:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d0f0      	beq.n	80065b0 <SDMMC_GetCmdResp1+0x20>
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d1eb      	bne.n	80065b0 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065dc:	f003 0304 	and.w	r3, r3, #4
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d004      	beq.n	80065ee <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2204      	movs	r2, #4
 80065e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80065ea:	2304      	movs	r3, #4
 80065ec:	e0b1      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d004      	beq.n	8006604 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2201      	movs	r2, #1
 80065fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006600:	2301      	movs	r3, #1
 8006602:	e0a6      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	22c5      	movs	r2, #197	; 0xc5
 8006608:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f7ff fd5a 	bl	80060c4 <SDIO_GetCommandResponse>
 8006610:	4603      	mov	r3, r0
 8006612:	461a      	mov	r2, r3
 8006614:	7afb      	ldrb	r3, [r7, #11]
 8006616:	4293      	cmp	r3, r2
 8006618:	d001      	beq.n	800661e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800661a:	2301      	movs	r3, #1
 800661c:	e099      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800661e:	2100      	movs	r1, #0
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f7ff fd5c 	bl	80060de <SDIO_GetResponse>
 8006626:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	4b4e      	ldr	r3, [pc, #312]	; (8006764 <SDMMC_GetCmdResp1+0x1d4>)
 800662c:	4013      	ands	r3, r2
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8006632:	2300      	movs	r3, #0
 8006634:	e08d      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	2b00      	cmp	r3, #0
 800663a:	da02      	bge.n	8006642 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800663c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006640:	e087      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800664c:	2340      	movs	r3, #64	; 0x40
 800664e:	e080      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006656:	2b00      	cmp	r3, #0
 8006658:	d001      	beq.n	800665e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800665a:	2380      	movs	r3, #128	; 0x80
 800665c:	e079      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d002      	beq.n	800666e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006668:	f44f 7380 	mov.w	r3, #256	; 0x100
 800666c:	e071      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d002      	beq.n	800667e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006678:	f44f 7300 	mov.w	r3, #512	; 0x200
 800667c:	e069      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006688:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800668c:	e061      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006694:	2b00      	cmp	r3, #0
 8006696:	d002      	beq.n	800669e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006698:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800669c:	e059      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d002      	beq.n	80066ae <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80066a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80066ac:	e051      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d002      	beq.n	80066be <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80066b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80066bc:	e049      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d002      	beq.n	80066ce <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80066c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80066cc:	e041      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d002      	beq.n	80066de <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 80066d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066dc:	e039      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d002      	beq.n	80066ee <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80066e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80066ec:	e031      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d002      	beq.n	80066fe <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80066f8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80066fc:	e029      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d002      	beq.n	800670e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006708:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800670c:	e021      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d002      	beq.n	800671e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006718:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800671c:	e019      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d002      	beq.n	800672e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006728:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800672c:	e011      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d002      	beq.n	800673e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006738:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800673c:	e009      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	f003 0308 	and.w	r3, r3, #8
 8006744:	2b00      	cmp	r3, #0
 8006746:	d002      	beq.n	800674e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006748:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800674c:	e001      	b.n	8006752 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800674e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8006752:	4618      	mov	r0, r3
 8006754:	371c      	adds	r7, #28
 8006756:	46bd      	mov	sp, r7
 8006758:	bd90      	pop	{r4, r7, pc}
 800675a:	bf00      	nop
 800675c:	20000008 	.word	0x20000008
 8006760:	10624dd3 	.word	0x10624dd3
 8006764:	fdffe008 	.word	0xfdffe008

08006768 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8006768:	b490      	push	{r4, r7}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006770:	4b1e      	ldr	r3, [pc, #120]	; (80067ec <SDMMC_GetCmdResp2+0x84>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a1e      	ldr	r2, [pc, #120]	; (80067f0 <SDMMC_GetCmdResp2+0x88>)
 8006776:	fba2 2303 	umull	r2, r3, r2, r3
 800677a:	0a5b      	lsrs	r3, r3, #9
 800677c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006780:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006784:	4623      	mov	r3, r4
 8006786:	1e5c      	subs	r4, r3, #1
 8006788:	2b00      	cmp	r3, #0
 800678a:	d102      	bne.n	8006792 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800678c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006790:	e026      	b.n	80067e0 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006796:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d0f0      	beq.n	8006784 <SDMMC_GetCmdResp2+0x1c>
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1eb      	bne.n	8006784 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067b0:	f003 0304 	and.w	r3, r3, #4
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d004      	beq.n	80067c2 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2204      	movs	r2, #4
 80067bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80067be:	2304      	movs	r3, #4
 80067c0:	e00e      	b.n	80067e0 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d004      	beq.n	80067d8 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2201      	movs	r2, #1
 80067d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e003      	b.n	80067e0 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	22c5      	movs	r2, #197	; 0xc5
 80067dc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3710      	adds	r7, #16
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bc90      	pop	{r4, r7}
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	20000008 	.word	0x20000008
 80067f0:	10624dd3 	.word	0x10624dd3

080067f4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80067f4:	b490      	push	{r4, r7}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80067fc:	4b18      	ldr	r3, [pc, #96]	; (8006860 <SDMMC_GetCmdResp3+0x6c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a18      	ldr	r2, [pc, #96]	; (8006864 <SDMMC_GetCmdResp3+0x70>)
 8006802:	fba2 2303 	umull	r2, r3, r2, r3
 8006806:	0a5b      	lsrs	r3, r3, #9
 8006808:	f241 3288 	movw	r2, #5000	; 0x1388
 800680c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006810:	4623      	mov	r3, r4
 8006812:	1e5c      	subs	r4, r3, #1
 8006814:	2b00      	cmp	r3, #0
 8006816:	d102      	bne.n	800681e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006818:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800681c:	e01b      	b.n	8006856 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006822:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0f0      	beq.n	8006810 <SDMMC_GetCmdResp3+0x1c>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1eb      	bne.n	8006810 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800683c:	f003 0304 	and.w	r3, r3, #4
 8006840:	2b00      	cmp	r3, #0
 8006842:	d004      	beq.n	800684e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2204      	movs	r2, #4
 8006848:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800684a:	2304      	movs	r3, #4
 800684c:	e003      	b.n	8006856 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	22c5      	movs	r2, #197	; 0xc5
 8006852:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bc90      	pop	{r4, r7}
 800685e:	4770      	bx	lr
 8006860:	20000008 	.word	0x20000008
 8006864:	10624dd3 	.word	0x10624dd3

08006868 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006868:	b590      	push	{r4, r7, lr}
 800686a:	b087      	sub	sp, #28
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	460b      	mov	r3, r1
 8006872:	607a      	str	r2, [r7, #4]
 8006874:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006876:	4b34      	ldr	r3, [pc, #208]	; (8006948 <SDMMC_GetCmdResp6+0xe0>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a34      	ldr	r2, [pc, #208]	; (800694c <SDMMC_GetCmdResp6+0xe4>)
 800687c:	fba2 2303 	umull	r2, r3, r2, r3
 8006880:	0a5b      	lsrs	r3, r3, #9
 8006882:	f241 3288 	movw	r2, #5000	; 0x1388
 8006886:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800688a:	4623      	mov	r3, r4
 800688c:	1e5c      	subs	r4, r3, #1
 800688e:	2b00      	cmp	r3, #0
 8006890:	d102      	bne.n	8006898 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006892:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006896:	e052      	b.n	800693e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800689c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d0f0      	beq.n	800688a <SDMMC_GetCmdResp6+0x22>
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1eb      	bne.n	800688a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068b6:	f003 0304 	and.w	r3, r3, #4
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d004      	beq.n	80068c8 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2204      	movs	r2, #4
 80068c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80068c4:	2304      	movs	r3, #4
 80068c6:	e03a      	b.n	800693e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068cc:	f003 0301 	and.w	r3, r3, #1
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d004      	beq.n	80068de <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2201      	movs	r2, #1
 80068d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80068da:	2301      	movs	r3, #1
 80068dc:	e02f      	b.n	800693e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80068de:	68f8      	ldr	r0, [r7, #12]
 80068e0:	f7ff fbf0 	bl	80060c4 <SDIO_GetCommandResponse>
 80068e4:	4603      	mov	r3, r0
 80068e6:	461a      	mov	r2, r3
 80068e8:	7afb      	ldrb	r3, [r7, #11]
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d001      	beq.n	80068f2 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e025      	b.n	800693e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	22c5      	movs	r2, #197	; 0xc5
 80068f6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80068f8:	2100      	movs	r1, #0
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f7ff fbef 	bl	80060de <SDIO_GetResponse>
 8006900:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006908:	2b00      	cmp	r3, #0
 800690a:	d106      	bne.n	800691a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	0c1b      	lsrs	r3, r3, #16
 8006910:	b29a      	uxth	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8006916:	2300      	movs	r3, #0
 8006918:	e011      	b.n	800693e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d002      	beq.n	800692a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006924:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006928:	e009      	b.n	800693e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006930:	2b00      	cmp	r3, #0
 8006932:	d002      	beq.n	800693a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006938:	e001      	b.n	800693e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800693a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800693e:	4618      	mov	r0, r3
 8006940:	371c      	adds	r7, #28
 8006942:	46bd      	mov	sp, r7
 8006944:	bd90      	pop	{r4, r7, pc}
 8006946:	bf00      	nop
 8006948:	20000008 	.word	0x20000008
 800694c:	10624dd3 	.word	0x10624dd3

08006950 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8006950:	b490      	push	{r4, r7}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006958:	4b21      	ldr	r3, [pc, #132]	; (80069e0 <SDMMC_GetCmdResp7+0x90>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a21      	ldr	r2, [pc, #132]	; (80069e4 <SDMMC_GetCmdResp7+0x94>)
 800695e:	fba2 2303 	umull	r2, r3, r2, r3
 8006962:	0a5b      	lsrs	r3, r3, #9
 8006964:	f241 3288 	movw	r2, #5000	; 0x1388
 8006968:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800696c:	4623      	mov	r3, r4
 800696e:	1e5c      	subs	r4, r3, #1
 8006970:	2b00      	cmp	r3, #0
 8006972:	d102      	bne.n	800697a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006974:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006978:	e02c      	b.n	80069d4 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800697e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006986:	2b00      	cmp	r3, #0
 8006988:	d0f0      	beq.n	800696c <SDMMC_GetCmdResp7+0x1c>
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006990:	2b00      	cmp	r3, #0
 8006992:	d1eb      	bne.n	800696c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006998:	f003 0304 	and.w	r3, r3, #4
 800699c:	2b00      	cmp	r3, #0
 800699e:	d004      	beq.n	80069aa <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2204      	movs	r2, #4
 80069a4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80069a6:	2304      	movs	r3, #4
 80069a8:	e014      	b.n	80069d4 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d004      	beq.n	80069c0 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2201      	movs	r2, #1
 80069ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80069bc:	2301      	movs	r3, #1
 80069be:	e009      	b.n	80069d4 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d002      	beq.n	80069d2 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2240      	movs	r2, #64	; 0x40
 80069d0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80069d2:	2300      	movs	r3, #0
  
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3710      	adds	r7, #16
 80069d8:	46bd      	mov	sp, r7
 80069da:	bc90      	pop	{r4, r7}
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	20000008 	.word	0x20000008
 80069e4:	10624dd3 	.word	0x10624dd3

080069e8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80069ec:	4904      	ldr	r1, [pc, #16]	; (8006a00 <MX_FATFS_Init+0x18>)
 80069ee:	4805      	ldr	r0, [pc, #20]	; (8006a04 <MX_FATFS_Init+0x1c>)
 80069f0:	f002 fcda 	bl	80093a8 <FATFS_LinkDriver>
 80069f4:	4603      	mov	r3, r0
 80069f6:	461a      	mov	r2, r3
 80069f8:	4b03      	ldr	r3, [pc, #12]	; (8006a08 <MX_FATFS_Init+0x20>)
 80069fa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 80069fc:	bf00      	nop
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	20001c34 	.word	0x20001c34
 8006a04:	0800a794 	.word	0x0800a794
 8006a08:	20001c30 	.word	0x20001c30

08006a0c <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006a10:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b082      	sub	sp, #8
 8006a20:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8006a22:	2300      	movs	r3, #0
 8006a24:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8006a26:	f000 f888 	bl	8006b3a <BSP_SD_IsDetected>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d001      	beq.n	8006a34 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e005      	b.n	8006a40 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8006a34:	4804      	ldr	r0, [pc, #16]	; (8006a48 <BSP_SD_Init+0x2c>)
 8006a36:	f7fd fb2b 	bl	8004090 <HAL_SD_Init>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8006a3e:	79fb      	ldrb	r3, [r7, #7]
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3708      	adds	r7, #8
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	20001b54 	.word	0x20001b54

08006a4c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b086      	sub	sp, #24
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	60f8      	str	r0, [r7, #12]
 8006a54:	60b9      	str	r1, [r7, #8]
 8006a56:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	68f9      	ldr	r1, [r7, #12]
 8006a62:	4806      	ldr	r0, [pc, #24]	; (8006a7c <BSP_SD_ReadBlocks_DMA+0x30>)
 8006a64:	f7fd fba4 	bl	80041b0 <HAL_SD_ReadBlocks_DMA>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d001      	beq.n	8006a72 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8006a72:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3718      	adds	r7, #24
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	20001b54 	.word	0x20001b54

08006a80 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b086      	sub	sp, #24
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	68f9      	ldr	r1, [r7, #12]
 8006a96:	4806      	ldr	r0, [pc, #24]	; (8006ab0 <BSP_SD_WriteBlocks_DMA+0x30>)
 8006a98:	f7fd fc74 	bl	8004384 <HAL_SD_WriteBlocks_DMA>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d001      	beq.n	8006aa6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8006aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3718      	adds	r7, #24
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	20001b54 	.word	0x20001b54

08006ab4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006ab8:	4805      	ldr	r0, [pc, #20]	; (8006ad0 <BSP_SD_GetCardState+0x1c>)
 8006aba:	f7fe f8b3 	bl	8004c24 <HAL_SD_GetCardState>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b04      	cmp	r3, #4
 8006ac2:	bf14      	ite	ne
 8006ac4:	2301      	movne	r3, #1
 8006ac6:	2300      	moveq	r3, #0
 8006ac8:	b2db      	uxtb	r3, r3
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	20001b54 	.word	0x20001b54

08006ad4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b082      	sub	sp, #8
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8006adc:	6879      	ldr	r1, [r7, #4]
 8006ade:	4803      	ldr	r0, [pc, #12]	; (8006aec <BSP_SD_GetCardInfo+0x18>)
 8006ae0:	f7fe f874 	bl	8004bcc <HAL_SD_GetCardInfo>
}
 8006ae4:	bf00      	nop
 8006ae6:	3708      	adds	r7, #8
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	20001b54 	.word	0x20001b54

08006af0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b082      	sub	sp, #8
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8006af8:	f000 f818 	bl	8006b2c <BSP_SD_AbortCallback>
}
 8006afc:	bf00      	nop
 8006afe:	3708      	adds	r7, #8
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b082      	sub	sp, #8
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8006b0c:	f000 f9a8 	bl	8006e60 <BSP_SD_WriteCpltCallback>
}
 8006b10:	bf00      	nop
 8006b12:	3708      	adds	r7, #8
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8006b20:	f000 f9aa 	bl	8006e78 <BSP_SD_ReadCpltCallback>
}
 8006b24:	bf00      	nop
 8006b26:	3708      	adds	r7, #8
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	af00      	add	r7, sp, #0

}
 8006b30:	bf00      	nop
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr

08006b3a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8006b3a:	b580      	push	{r7, lr}
 8006b3c:	b082      	sub	sp, #8
 8006b3e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8006b40:	2301      	movs	r3, #1
 8006b42:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 8006b44:	f000 f80c 	bl	8006b60 <BSP_PlatformIsDetected>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d101      	bne.n	8006b52 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8006b52:	79fb      	ldrb	r3, [r7, #7]
 8006b54:	b2db      	uxtb	r3, r3
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3708      	adds	r7, #8
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
	...

08006b60 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8006b66:	2301      	movs	r3, #1
 8006b68:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8006b6a:	2140      	movs	r1, #64	; 0x40
 8006b6c:	4806      	ldr	r0, [pc, #24]	; (8006b88 <BSP_PlatformIsDetected+0x28>)
 8006b6e:	f7fc fe55 	bl	800381c <HAL_GPIO_ReadPin>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d001      	beq.n	8006b7c <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 8006b7c:	79fb      	ldrb	r3, [r7, #7]
}  
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3708      	adds	r7, #8
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	40020400 	.word	0x40020400

08006b8c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8006b94:	f7fb fb4e 	bl	8002234 <HAL_GetTick>
 8006b98:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8006b9a:	e006      	b.n	8006baa <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006b9c:	f7ff ff8a 	bl	8006ab4 <BSP_SD_GetCardState>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d101      	bne.n	8006baa <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	e009      	b.n	8006bbe <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8006baa:	f7fb fb43 	bl	8002234 <HAL_GetTick>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d8f0      	bhi.n	8006b9c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8006bba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
	...

08006bc8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b082      	sub	sp, #8
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	4603      	mov	r3, r0
 8006bd0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8006bd2:	4b0b      	ldr	r3, [pc, #44]	; (8006c00 <SD_CheckStatus+0x38>)
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8006bd8:	f7ff ff6c 	bl	8006ab4 <BSP_SD_GetCardState>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d107      	bne.n	8006bf2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8006be2:	4b07      	ldr	r3, [pc, #28]	; (8006c00 <SD_CheckStatus+0x38>)
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	f023 0301 	bic.w	r3, r3, #1
 8006bec:	b2da      	uxtb	r2, r3
 8006bee:	4b04      	ldr	r3, [pc, #16]	; (8006c00 <SD_CheckStatus+0x38>)
 8006bf0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8006bf2:	4b03      	ldr	r3, [pc, #12]	; (8006c00 <SD_CheckStatus+0x38>)
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	b2db      	uxtb	r3, r3
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3708      	adds	r7, #8
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	20000011 	.word	0x20000011

08006c04 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8006c0e:	f7ff ff05 	bl	8006a1c <BSP_SD_Init>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d107      	bne.n	8006c28 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8006c18:	79fb      	ldrb	r3, [r7, #7]
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f7ff ffd4 	bl	8006bc8 <SD_CheckStatus>
 8006c20:	4603      	mov	r3, r0
 8006c22:	461a      	mov	r2, r3
 8006c24:	4b04      	ldr	r3, [pc, #16]	; (8006c38 <SD_initialize+0x34>)
 8006c26:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8006c28:	4b03      	ldr	r3, [pc, #12]	; (8006c38 <SD_initialize+0x34>)
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	b2db      	uxtb	r3, r3
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3708      	adds	r7, #8
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	20000011 	.word	0x20000011

08006c3c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	4603      	mov	r3, r0
 8006c44:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8006c46:	79fb      	ldrb	r3, [r7, #7]
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f7ff ffbd 	bl	8006bc8 <SD_CheckStatus>
 8006c4e:	4603      	mov	r3, r0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3708      	adds	r7, #8
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60b9      	str	r1, [r7, #8]
 8006c60:	607a      	str	r2, [r7, #4]
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	4603      	mov	r3, r0
 8006c66:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8006c6c:	f247 5030 	movw	r0, #30000	; 0x7530
 8006c70:	f7ff ff8c 	bl	8006b8c <SD_CheckStatusWithTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	da01      	bge.n	8006c7e <SD_read+0x26>
  {
    return res;
 8006c7a:	7dfb      	ldrb	r3, [r7, #23]
 8006c7c:	e03b      	b.n	8006cf6 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	6879      	ldr	r1, [r7, #4]
 8006c82:	68b8      	ldr	r0, [r7, #8]
 8006c84:	f7ff fee2 	bl	8006a4c <BSP_SD_ReadBlocks_DMA>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d132      	bne.n	8006cf4 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8006c8e:	4b1c      	ldr	r3, [pc, #112]	; (8006d00 <SD_read+0xa8>)
 8006c90:	2200      	movs	r2, #0
 8006c92:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8006c94:	f7fb face 	bl	8002234 <HAL_GetTick>
 8006c98:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8006c9a:	bf00      	nop
 8006c9c:	4b18      	ldr	r3, [pc, #96]	; (8006d00 <SD_read+0xa8>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d108      	bne.n	8006cb6 <SD_read+0x5e>
 8006ca4:	f7fb fac6 	bl	8002234 <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	f247 522f 	movw	r2, #29999	; 0x752f
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d9f2      	bls.n	8006c9c <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 8006cb6:	4b12      	ldr	r3, [pc, #72]	; (8006d00 <SD_read+0xa8>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d102      	bne.n	8006cc4 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	75fb      	strb	r3, [r7, #23]
 8006cc2:	e017      	b.n	8006cf4 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8006cc4:	4b0e      	ldr	r3, [pc, #56]	; (8006d00 <SD_read+0xa8>)
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8006cca:	f7fb fab3 	bl	8002234 <HAL_GetTick>
 8006cce:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8006cd0:	e007      	b.n	8006ce2 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006cd2:	f7ff feef 	bl	8006ab4 <BSP_SD_GetCardState>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d102      	bne.n	8006ce2 <SD_read+0x8a>
          {
            res = RES_OK;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8006ce0:	e008      	b.n	8006cf4 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8006ce2:	f7fb faa7 	bl	8002234 <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	f247 522f 	movw	r2, #29999	; 0x752f
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d9ee      	bls.n	8006cd2 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8006cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3718      	adds	r7, #24
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	200019a4 	.word	0x200019a4

08006d04 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b086      	sub	sp, #24
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60b9      	str	r1, [r7, #8]
 8006d0c:	607a      	str	r2, [r7, #4]
 8006d0e:	603b      	str	r3, [r7, #0]
 8006d10:	4603      	mov	r3, r0
 8006d12:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8006d18:	4b24      	ldr	r3, [pc, #144]	; (8006dac <SD_write+0xa8>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8006d1e:	f247 5030 	movw	r0, #30000	; 0x7530
 8006d22:	f7ff ff33 	bl	8006b8c <SD_CheckStatusWithTimeout>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	da01      	bge.n	8006d30 <SD_write+0x2c>
  {
    return res;
 8006d2c:	7dfb      	ldrb	r3, [r7, #23]
 8006d2e:	e038      	b.n	8006da2 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8006d30:	683a      	ldr	r2, [r7, #0]
 8006d32:	6879      	ldr	r1, [r7, #4]
 8006d34:	68b8      	ldr	r0, [r7, #8]
 8006d36:	f7ff fea3 	bl	8006a80 <BSP_SD_WriteBlocks_DMA>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d12f      	bne.n	8006da0 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8006d40:	f7fb fa78 	bl	8002234 <HAL_GetTick>
 8006d44:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8006d46:	bf00      	nop
 8006d48:	4b18      	ldr	r3, [pc, #96]	; (8006dac <SD_write+0xa8>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d108      	bne.n	8006d62 <SD_write+0x5e>
 8006d50:	f7fb fa70 	bl	8002234 <HAL_GetTick>
 8006d54:	4602      	mov	r2, r0
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	f247 522f 	movw	r2, #29999	; 0x752f
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d9f2      	bls.n	8006d48 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 8006d62:	4b12      	ldr	r3, [pc, #72]	; (8006dac <SD_write+0xa8>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d102      	bne.n	8006d70 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	75fb      	strb	r3, [r7, #23]
 8006d6e:	e017      	b.n	8006da0 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8006d70:	4b0e      	ldr	r3, [pc, #56]	; (8006dac <SD_write+0xa8>)
 8006d72:	2200      	movs	r2, #0
 8006d74:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8006d76:	f7fb fa5d 	bl	8002234 <HAL_GetTick>
 8006d7a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8006d7c:	e007      	b.n	8006d8e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006d7e:	f7ff fe99 	bl	8006ab4 <BSP_SD_GetCardState>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d102      	bne.n	8006d8e <SD_write+0x8a>
          {
            res = RES_OK;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	75fb      	strb	r3, [r7, #23]
            break;
 8006d8c:	e008      	b.n	8006da0 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8006d8e:	f7fb fa51 	bl	8002234 <HAL_GetTick>
 8006d92:	4602      	mov	r2, r0
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	1ad3      	subs	r3, r2, r3
 8006d98:	f247 522f 	movw	r2, #29999	; 0x752f
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d9ee      	bls.n	8006d7e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8006da0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3718      	adds	r7, #24
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	200019a0 	.word	0x200019a0

08006db0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b08c      	sub	sp, #48	; 0x30
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	4603      	mov	r3, r0
 8006db8:	603a      	str	r2, [r7, #0]
 8006dba:	71fb      	strb	r3, [r7, #7]
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006dc6:	4b25      	ldr	r3, [pc, #148]	; (8006e5c <SD_ioctl+0xac>)
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	f003 0301 	and.w	r3, r3, #1
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d001      	beq.n	8006dd8 <SD_ioctl+0x28>
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e03c      	b.n	8006e52 <SD_ioctl+0xa2>

  switch (cmd)
 8006dd8:	79bb      	ldrb	r3, [r7, #6]
 8006dda:	2b03      	cmp	r3, #3
 8006ddc:	d834      	bhi.n	8006e48 <SD_ioctl+0x98>
 8006dde:	a201      	add	r2, pc, #4	; (adr r2, 8006de4 <SD_ioctl+0x34>)
 8006de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de4:	08006df5 	.word	0x08006df5
 8006de8:	08006dfd 	.word	0x08006dfd
 8006dec:	08006e15 	.word	0x08006e15
 8006df0:	08006e2f 	.word	0x08006e2f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8006df4:	2300      	movs	r3, #0
 8006df6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006dfa:	e028      	b.n	8006e4e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8006dfc:	f107 030c 	add.w	r3, r7, #12
 8006e00:	4618      	mov	r0, r3
 8006e02:	f7ff fe67 	bl	8006ad4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8006e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006e12:	e01c      	b.n	8006e4e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8006e14:	f107 030c 	add.w	r3, r7, #12
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f7ff fe5b 	bl	8006ad4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8006e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e20:	b29a      	uxth	r2, r3
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8006e26:	2300      	movs	r3, #0
 8006e28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006e2c:	e00f      	b.n	8006e4e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8006e2e:	f107 030c 	add.w	r3, r7, #12
 8006e32:	4618      	mov	r0, r3
 8006e34:	f7ff fe4e 	bl	8006ad4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3a:	0a5a      	lsrs	r2, r3, #9
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006e40:	2300      	movs	r3, #0
 8006e42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006e46:	e002      	b.n	8006e4e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006e48:	2304      	movs	r3, #4
 8006e4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8006e4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3730      	adds	r7, #48	; 0x30
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	20000011 	.word	0x20000011

08006e60 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8006e60:	b480      	push	{r7}
 8006e62:	af00      	add	r7, sp, #0
             
  WriteStatus = 1;
 8006e64:	4b03      	ldr	r3, [pc, #12]	; (8006e74 <BSP_SD_WriteCpltCallback+0x14>)
 8006e66:	2201      	movs	r2, #1
 8006e68:	601a      	str	r2, [r3, #0]
}
 8006e6a:	bf00      	nop
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr
 8006e74:	200019a0 	.word	0x200019a0

08006e78 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8006e7c:	4b03      	ldr	r3, [pc, #12]	; (8006e8c <BSP_SD_ReadCpltCallback+0x14>)
 8006e7e:	2201      	movs	r2, #1
 8006e80:	601a      	str	r2, [r3, #0]
}
 8006e82:	bf00      	nop
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	200019a4 	.word	0x200019a4

08006e90 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	4603      	mov	r3, r0
 8006e98:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006e9a:	79fb      	ldrb	r3, [r7, #7]
 8006e9c:	4a08      	ldr	r2, [pc, #32]	; (8006ec0 <disk_status+0x30>)
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	4413      	add	r3, r2
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	79fa      	ldrb	r2, [r7, #7]
 8006ea8:	4905      	ldr	r1, [pc, #20]	; (8006ec0 <disk_status+0x30>)
 8006eaa:	440a      	add	r2, r1
 8006eac:	7a12      	ldrb	r2, [r2, #8]
 8006eae:	4610      	mov	r0, r2
 8006eb0:	4798      	blx	r3
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3710      	adds	r7, #16
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	200019d0 	.word	0x200019d0

08006ec4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	4603      	mov	r3, r0
 8006ecc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006ed2:	79fb      	ldrb	r3, [r7, #7]
 8006ed4:	4a0d      	ldr	r2, [pc, #52]	; (8006f0c <disk_initialize+0x48>)
 8006ed6:	5cd3      	ldrb	r3, [r2, r3]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d111      	bne.n	8006f00 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006edc:	79fb      	ldrb	r3, [r7, #7]
 8006ede:	4a0b      	ldr	r2, [pc, #44]	; (8006f0c <disk_initialize+0x48>)
 8006ee0:	2101      	movs	r1, #1
 8006ee2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006ee4:	79fb      	ldrb	r3, [r7, #7]
 8006ee6:	4a09      	ldr	r2, [pc, #36]	; (8006f0c <disk_initialize+0x48>)
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	4413      	add	r3, r2
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	79fa      	ldrb	r2, [r7, #7]
 8006ef2:	4906      	ldr	r1, [pc, #24]	; (8006f0c <disk_initialize+0x48>)
 8006ef4:	440a      	add	r2, r1
 8006ef6:	7a12      	ldrb	r2, [r2, #8]
 8006ef8:	4610      	mov	r0, r2
 8006efa:	4798      	blx	r3
 8006efc:	4603      	mov	r3, r0
 8006efe:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3710      	adds	r7, #16
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	200019d0 	.word	0x200019d0

08006f10 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006f10:	b590      	push	{r4, r7, lr}
 8006f12:	b087      	sub	sp, #28
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	60b9      	str	r1, [r7, #8]
 8006f18:	607a      	str	r2, [r7, #4]
 8006f1a:	603b      	str	r3, [r7, #0]
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006f20:	7bfb      	ldrb	r3, [r7, #15]
 8006f22:	4a0a      	ldr	r2, [pc, #40]	; (8006f4c <disk_read+0x3c>)
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	4413      	add	r3, r2
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	689c      	ldr	r4, [r3, #8]
 8006f2c:	7bfb      	ldrb	r3, [r7, #15]
 8006f2e:	4a07      	ldr	r2, [pc, #28]	; (8006f4c <disk_read+0x3c>)
 8006f30:	4413      	add	r3, r2
 8006f32:	7a18      	ldrb	r0, [r3, #8]
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	68b9      	ldr	r1, [r7, #8]
 8006f3a:	47a0      	blx	r4
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	371c      	adds	r7, #28
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd90      	pop	{r4, r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	200019d0 	.word	0x200019d0

08006f50 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006f50:	b590      	push	{r4, r7, lr}
 8006f52:	b087      	sub	sp, #28
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60b9      	str	r1, [r7, #8]
 8006f58:	607a      	str	r2, [r7, #4]
 8006f5a:	603b      	str	r3, [r7, #0]
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006f60:	7bfb      	ldrb	r3, [r7, #15]
 8006f62:	4a0a      	ldr	r2, [pc, #40]	; (8006f8c <disk_write+0x3c>)
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	4413      	add	r3, r2
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	68dc      	ldr	r4, [r3, #12]
 8006f6c:	7bfb      	ldrb	r3, [r7, #15]
 8006f6e:	4a07      	ldr	r2, [pc, #28]	; (8006f8c <disk_write+0x3c>)
 8006f70:	4413      	add	r3, r2
 8006f72:	7a18      	ldrb	r0, [r3, #8]
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	68b9      	ldr	r1, [r7, #8]
 8006f7a:	47a0      	blx	r4
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	371c      	adds	r7, #28
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd90      	pop	{r4, r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	200019d0 	.word	0x200019d0

08006f90 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	4603      	mov	r3, r0
 8006f98:	603a      	str	r2, [r7, #0]
 8006f9a:	71fb      	strb	r3, [r7, #7]
 8006f9c:	460b      	mov	r3, r1
 8006f9e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006fa0:	79fb      	ldrb	r3, [r7, #7]
 8006fa2:	4a09      	ldr	r2, [pc, #36]	; (8006fc8 <disk_ioctl+0x38>)
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4413      	add	r3, r2
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	691b      	ldr	r3, [r3, #16]
 8006fac:	79fa      	ldrb	r2, [r7, #7]
 8006fae:	4906      	ldr	r1, [pc, #24]	; (8006fc8 <disk_ioctl+0x38>)
 8006fb0:	440a      	add	r2, r1
 8006fb2:	7a10      	ldrb	r0, [r2, #8]
 8006fb4:	79b9      	ldrb	r1, [r7, #6]
 8006fb6:	683a      	ldr	r2, [r7, #0]
 8006fb8:	4798      	blx	r3
 8006fba:	4603      	mov	r3, r0
 8006fbc:	73fb      	strb	r3, [r7, #15]
  return res;
 8006fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	200019d0 	.word	0x200019d0

08006fcc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b085      	sub	sp, #20
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006fdc:	89fb      	ldrh	r3, [r7, #14]
 8006fde:	021b      	lsls	r3, r3, #8
 8006fe0:	b21a      	sxth	r2, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	b21b      	sxth	r3, r3
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	b21b      	sxth	r3, r3
 8006fec:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006fee:	89fb      	ldrh	r3, [r7, #14]
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3714      	adds	r7, #20
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffa:	4770      	bx	lr

08006ffc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b085      	sub	sp, #20
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	3303      	adds	r3, #3
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	021b      	lsls	r3, r3, #8
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	3202      	adds	r2, #2
 8007014:	7812      	ldrb	r2, [r2, #0]
 8007016:	4313      	orrs	r3, r2
 8007018:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	021b      	lsls	r3, r3, #8
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	3201      	adds	r2, #1
 8007022:	7812      	ldrb	r2, [r2, #0]
 8007024:	4313      	orrs	r3, r2
 8007026:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	021b      	lsls	r3, r3, #8
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	7812      	ldrb	r2, [r2, #0]
 8007030:	4313      	orrs	r3, r2
 8007032:	60fb      	str	r3, [r7, #12]
	return rv;
 8007034:	68fb      	ldr	r3, [r7, #12]
}
 8007036:	4618      	mov	r0, r3
 8007038:	3714      	adds	r7, #20
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr

08007042 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007042:	b480      	push	{r7}
 8007044:	b083      	sub	sp, #12
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
 800704a:	460b      	mov	r3, r1
 800704c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	1c5a      	adds	r2, r3, #1
 8007052:	607a      	str	r2, [r7, #4]
 8007054:	887a      	ldrh	r2, [r7, #2]
 8007056:	b2d2      	uxtb	r2, r2
 8007058:	701a      	strb	r2, [r3, #0]
 800705a:	887b      	ldrh	r3, [r7, #2]
 800705c:	0a1b      	lsrs	r3, r3, #8
 800705e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	607a      	str	r2, [r7, #4]
 8007066:	887a      	ldrh	r2, [r7, #2]
 8007068:	b2d2      	uxtb	r2, r2
 800706a:	701a      	strb	r2, [r3, #0]
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	1c5a      	adds	r2, r3, #1
 8007086:	607a      	str	r2, [r7, #4]
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	b2d2      	uxtb	r2, r2
 800708c:	701a      	strb	r2, [r3, #0]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	0a1b      	lsrs	r3, r3, #8
 8007092:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	1c5a      	adds	r2, r3, #1
 8007098:	607a      	str	r2, [r7, #4]
 800709a:	683a      	ldr	r2, [r7, #0]
 800709c:	b2d2      	uxtb	r2, r2
 800709e:	701a      	strb	r2, [r3, #0]
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	0a1b      	lsrs	r3, r3, #8
 80070a4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	1c5a      	adds	r2, r3, #1
 80070aa:	607a      	str	r2, [r7, #4]
 80070ac:	683a      	ldr	r2, [r7, #0]
 80070ae:	b2d2      	uxtb	r2, r2
 80070b0:	701a      	strb	r2, [r3, #0]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	0a1b      	lsrs	r3, r3, #8
 80070b6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	1c5a      	adds	r2, r3, #1
 80070bc:	607a      	str	r2, [r7, #4]
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	b2d2      	uxtb	r2, r2
 80070c2:	701a      	strb	r2, [r3, #0]
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr

080070d0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80070d0:	b480      	push	{r7}
 80070d2:	b087      	sub	sp, #28
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	60f8      	str	r0, [r7, #12]
 80070d8:	60b9      	str	r1, [r7, #8]
 80070da:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00d      	beq.n	8007106 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	1c53      	adds	r3, r2, #1
 80070ee:	613b      	str	r3, [r7, #16]
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	1c59      	adds	r1, r3, #1
 80070f4:	6179      	str	r1, [r7, #20]
 80070f6:	7812      	ldrb	r2, [r2, #0]
 80070f8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	3b01      	subs	r3, #1
 80070fe:	607b      	str	r3, [r7, #4]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d1f1      	bne.n	80070ea <mem_cpy+0x1a>
	}
}
 8007106:	bf00      	nop
 8007108:	371c      	adds	r7, #28
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr

08007112 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007112:	b480      	push	{r7}
 8007114:	b087      	sub	sp, #28
 8007116:	af00      	add	r7, sp, #0
 8007118:	60f8      	str	r0, [r7, #12]
 800711a:	60b9      	str	r1, [r7, #8]
 800711c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	1c5a      	adds	r2, r3, #1
 8007126:	617a      	str	r2, [r7, #20]
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	b2d2      	uxtb	r2, r2
 800712c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	3b01      	subs	r3, #1
 8007132:	607b      	str	r3, [r7, #4]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d1f3      	bne.n	8007122 <mem_set+0x10>
}
 800713a:	bf00      	nop
 800713c:	371c      	adds	r7, #28
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007146:	b480      	push	{r7}
 8007148:	b089      	sub	sp, #36	; 0x24
 800714a:	af00      	add	r7, sp, #0
 800714c:	60f8      	str	r0, [r7, #12]
 800714e:	60b9      	str	r1, [r7, #8]
 8007150:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	61fb      	str	r3, [r7, #28]
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800715a:	2300      	movs	r3, #0
 800715c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	1c5a      	adds	r2, r3, #1
 8007162:	61fa      	str	r2, [r7, #28]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	4619      	mov	r1, r3
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	1c5a      	adds	r2, r3, #1
 800716c:	61ba      	str	r2, [r7, #24]
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	1acb      	subs	r3, r1, r3
 8007172:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	3b01      	subs	r3, #1
 8007178:	607b      	str	r3, [r7, #4]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d002      	beq.n	8007186 <mem_cmp+0x40>
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d0eb      	beq.n	800715e <mem_cmp+0x18>

	return r;
 8007186:	697b      	ldr	r3, [r7, #20]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3724      	adds	r7, #36	; 0x24
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007194:	b480      	push	{r7}
 8007196:	b083      	sub	sp, #12
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800719e:	e002      	b.n	80071a6 <chk_chr+0x12>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	3301      	adds	r3, #1
 80071a4:	607b      	str	r3, [r7, #4]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d005      	beq.n	80071ba <chk_chr+0x26>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	461a      	mov	r2, r3
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d1f2      	bne.n	80071a0 <chk_chr+0xc>
	return *str;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	781b      	ldrb	r3, [r3, #0]
}
 80071be:	4618      	mov	r0, r3
 80071c0:	370c      	adds	r7, #12
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
	...

080071cc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b085      	sub	sp, #20
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80071d6:	2300      	movs	r3, #0
 80071d8:	60bb      	str	r3, [r7, #8]
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	60fb      	str	r3, [r7, #12]
 80071de:	e029      	b.n	8007234 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80071e0:	4a27      	ldr	r2, [pc, #156]	; (8007280 <chk_lock+0xb4>)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	011b      	lsls	r3, r3, #4
 80071e6:	4413      	add	r3, r2
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d01d      	beq.n	800722a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80071ee:	4a24      	ldr	r2, [pc, #144]	; (8007280 <chk_lock+0xb4>)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	011b      	lsls	r3, r3, #4
 80071f4:	4413      	add	r3, r2
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d116      	bne.n	800722e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007200:	4a1f      	ldr	r2, [pc, #124]	; (8007280 <chk_lock+0xb4>)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	011b      	lsls	r3, r3, #4
 8007206:	4413      	add	r3, r2
 8007208:	3304      	adds	r3, #4
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007210:	429a      	cmp	r2, r3
 8007212:	d10c      	bne.n	800722e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007214:	4a1a      	ldr	r2, [pc, #104]	; (8007280 <chk_lock+0xb4>)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	011b      	lsls	r3, r3, #4
 800721a:	4413      	add	r3, r2
 800721c:	3308      	adds	r3, #8
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007224:	429a      	cmp	r2, r3
 8007226:	d102      	bne.n	800722e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007228:	e007      	b.n	800723a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800722a:	2301      	movs	r3, #1
 800722c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	3301      	adds	r3, #1
 8007232:	60fb      	str	r3, [r7, #12]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d9d2      	bls.n	80071e0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2b02      	cmp	r3, #2
 800723e:	d109      	bne.n	8007254 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d102      	bne.n	800724c <chk_lock+0x80>
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	2b02      	cmp	r3, #2
 800724a:	d101      	bne.n	8007250 <chk_lock+0x84>
 800724c:	2300      	movs	r3, #0
 800724e:	e010      	b.n	8007272 <chk_lock+0xa6>
 8007250:	2312      	movs	r3, #18
 8007252:	e00e      	b.n	8007272 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d108      	bne.n	800726c <chk_lock+0xa0>
 800725a:	4a09      	ldr	r2, [pc, #36]	; (8007280 <chk_lock+0xb4>)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	011b      	lsls	r3, r3, #4
 8007260:	4413      	add	r3, r2
 8007262:	330c      	adds	r3, #12
 8007264:	881b      	ldrh	r3, [r3, #0]
 8007266:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800726a:	d101      	bne.n	8007270 <chk_lock+0xa4>
 800726c:	2310      	movs	r3, #16
 800726e:	e000      	b.n	8007272 <chk_lock+0xa6>
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3714      	adds	r7, #20
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop
 8007280:	200019b0 	.word	0x200019b0

08007284 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800728a:	2300      	movs	r3, #0
 800728c:	607b      	str	r3, [r7, #4]
 800728e:	e002      	b.n	8007296 <enq_lock+0x12>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	3301      	adds	r3, #1
 8007294:	607b      	str	r3, [r7, #4]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2b01      	cmp	r3, #1
 800729a:	d806      	bhi.n	80072aa <enq_lock+0x26>
 800729c:	4a09      	ldr	r2, [pc, #36]	; (80072c4 <enq_lock+0x40>)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	011b      	lsls	r3, r3, #4
 80072a2:	4413      	add	r3, r2
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d1f2      	bne.n	8007290 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	bf14      	ite	ne
 80072b0:	2301      	movne	r3, #1
 80072b2:	2300      	moveq	r3, #0
 80072b4:	b2db      	uxtb	r3, r3
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	370c      	adds	r7, #12
 80072ba:	46bd      	mov	sp, r7
 80072bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c0:	4770      	bx	lr
 80072c2:	bf00      	nop
 80072c4:	200019b0 	.word	0x200019b0

080072c8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b085      	sub	sp, #20
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80072d2:	2300      	movs	r3, #0
 80072d4:	60fb      	str	r3, [r7, #12]
 80072d6:	e01f      	b.n	8007318 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80072d8:	4a41      	ldr	r2, [pc, #260]	; (80073e0 <inc_lock+0x118>)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	011b      	lsls	r3, r3, #4
 80072de:	4413      	add	r3, r2
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d113      	bne.n	8007312 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80072ea:	4a3d      	ldr	r2, [pc, #244]	; (80073e0 <inc_lock+0x118>)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	011b      	lsls	r3, r3, #4
 80072f0:	4413      	add	r3, r2
 80072f2:	3304      	adds	r3, #4
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d109      	bne.n	8007312 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80072fe:	4a38      	ldr	r2, [pc, #224]	; (80073e0 <inc_lock+0x118>)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	011b      	lsls	r3, r3, #4
 8007304:	4413      	add	r3, r2
 8007306:	3308      	adds	r3, #8
 8007308:	681a      	ldr	r2, [r3, #0]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800730e:	429a      	cmp	r2, r3
 8007310:	d006      	beq.n	8007320 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	3301      	adds	r3, #1
 8007316:	60fb      	str	r3, [r7, #12]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2b01      	cmp	r3, #1
 800731c:	d9dc      	bls.n	80072d8 <inc_lock+0x10>
 800731e:	e000      	b.n	8007322 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007320:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2b02      	cmp	r3, #2
 8007326:	d132      	bne.n	800738e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007328:	2300      	movs	r3, #0
 800732a:	60fb      	str	r3, [r7, #12]
 800732c:	e002      	b.n	8007334 <inc_lock+0x6c>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	3301      	adds	r3, #1
 8007332:	60fb      	str	r3, [r7, #12]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2b01      	cmp	r3, #1
 8007338:	d806      	bhi.n	8007348 <inc_lock+0x80>
 800733a:	4a29      	ldr	r2, [pc, #164]	; (80073e0 <inc_lock+0x118>)
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	011b      	lsls	r3, r3, #4
 8007340:	4413      	add	r3, r2
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1f2      	bne.n	800732e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2b02      	cmp	r3, #2
 800734c:	d101      	bne.n	8007352 <inc_lock+0x8a>
 800734e:	2300      	movs	r3, #0
 8007350:	e040      	b.n	80073d4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	4922      	ldr	r1, [pc, #136]	; (80073e0 <inc_lock+0x118>)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	011b      	lsls	r3, r3, #4
 800735c:	440b      	add	r3, r1
 800735e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	689a      	ldr	r2, [r3, #8]
 8007364:	491e      	ldr	r1, [pc, #120]	; (80073e0 <inc_lock+0x118>)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	011b      	lsls	r3, r3, #4
 800736a:	440b      	add	r3, r1
 800736c:	3304      	adds	r3, #4
 800736e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	695a      	ldr	r2, [r3, #20]
 8007374:	491a      	ldr	r1, [pc, #104]	; (80073e0 <inc_lock+0x118>)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	011b      	lsls	r3, r3, #4
 800737a:	440b      	add	r3, r1
 800737c:	3308      	adds	r3, #8
 800737e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007380:	4a17      	ldr	r2, [pc, #92]	; (80073e0 <inc_lock+0x118>)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	011b      	lsls	r3, r3, #4
 8007386:	4413      	add	r3, r2
 8007388:	330c      	adds	r3, #12
 800738a:	2200      	movs	r2, #0
 800738c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d009      	beq.n	80073a8 <inc_lock+0xe0>
 8007394:	4a12      	ldr	r2, [pc, #72]	; (80073e0 <inc_lock+0x118>)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	011b      	lsls	r3, r3, #4
 800739a:	4413      	add	r3, r2
 800739c:	330c      	adds	r3, #12
 800739e:	881b      	ldrh	r3, [r3, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d001      	beq.n	80073a8 <inc_lock+0xe0>
 80073a4:	2300      	movs	r3, #0
 80073a6:	e015      	b.n	80073d4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d108      	bne.n	80073c0 <inc_lock+0xf8>
 80073ae:	4a0c      	ldr	r2, [pc, #48]	; (80073e0 <inc_lock+0x118>)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	011b      	lsls	r3, r3, #4
 80073b4:	4413      	add	r3, r2
 80073b6:	330c      	adds	r3, #12
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	3301      	adds	r3, #1
 80073bc:	b29a      	uxth	r2, r3
 80073be:	e001      	b.n	80073c4 <inc_lock+0xfc>
 80073c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80073c4:	4906      	ldr	r1, [pc, #24]	; (80073e0 <inc_lock+0x118>)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	011b      	lsls	r3, r3, #4
 80073ca:	440b      	add	r3, r1
 80073cc:	330c      	adds	r3, #12
 80073ce:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	3301      	adds	r3, #1
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3714      	adds	r7, #20
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr
 80073e0:	200019b0 	.word	0x200019b0

080073e4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	3b01      	subs	r3, #1
 80073f0:	607b      	str	r3, [r7, #4]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d825      	bhi.n	8007444 <dec_lock+0x60>
		n = Files[i].ctr;
 80073f8:	4a17      	ldr	r2, [pc, #92]	; (8007458 <dec_lock+0x74>)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	011b      	lsls	r3, r3, #4
 80073fe:	4413      	add	r3, r2
 8007400:	330c      	adds	r3, #12
 8007402:	881b      	ldrh	r3, [r3, #0]
 8007404:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007406:	89fb      	ldrh	r3, [r7, #14]
 8007408:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800740c:	d101      	bne.n	8007412 <dec_lock+0x2e>
 800740e:	2300      	movs	r3, #0
 8007410:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007412:	89fb      	ldrh	r3, [r7, #14]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d002      	beq.n	800741e <dec_lock+0x3a>
 8007418:	89fb      	ldrh	r3, [r7, #14]
 800741a:	3b01      	subs	r3, #1
 800741c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800741e:	4a0e      	ldr	r2, [pc, #56]	; (8007458 <dec_lock+0x74>)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	011b      	lsls	r3, r3, #4
 8007424:	4413      	add	r3, r2
 8007426:	330c      	adds	r3, #12
 8007428:	89fa      	ldrh	r2, [r7, #14]
 800742a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800742c:	89fb      	ldrh	r3, [r7, #14]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d105      	bne.n	800743e <dec_lock+0x5a>
 8007432:	4a09      	ldr	r2, [pc, #36]	; (8007458 <dec_lock+0x74>)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	011b      	lsls	r3, r3, #4
 8007438:	4413      	add	r3, r2
 800743a:	2200      	movs	r2, #0
 800743c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800743e:	2300      	movs	r3, #0
 8007440:	737b      	strb	r3, [r7, #13]
 8007442:	e001      	b.n	8007448 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007444:	2302      	movs	r3, #2
 8007446:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007448:	7b7b      	ldrb	r3, [r7, #13]
}
 800744a:	4618      	mov	r0, r3
 800744c:	3714      	adds	r7, #20
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop
 8007458:	200019b0 	.word	0x200019b0

0800745c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007464:	2300      	movs	r3, #0
 8007466:	60fb      	str	r3, [r7, #12]
 8007468:	e010      	b.n	800748c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800746a:	4a0d      	ldr	r2, [pc, #52]	; (80074a0 <clear_lock+0x44>)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	011b      	lsls	r3, r3, #4
 8007470:	4413      	add	r3, r2
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	429a      	cmp	r2, r3
 8007478:	d105      	bne.n	8007486 <clear_lock+0x2a>
 800747a:	4a09      	ldr	r2, [pc, #36]	; (80074a0 <clear_lock+0x44>)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	011b      	lsls	r3, r3, #4
 8007480:	4413      	add	r3, r2
 8007482:	2200      	movs	r2, #0
 8007484:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	3301      	adds	r3, #1
 800748a:	60fb      	str	r3, [r7, #12]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2b01      	cmp	r3, #1
 8007490:	d9eb      	bls.n	800746a <clear_lock+0xe>
	}
}
 8007492:	bf00      	nop
 8007494:	3714      	adds	r7, #20
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	200019b0 	.word	0x200019b0

080074a4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b086      	sub	sp, #24
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80074ac:	2300      	movs	r3, #0
 80074ae:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	78db      	ldrb	r3, [r3, #3]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d034      	beq.n	8007522 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074bc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	7858      	ldrb	r0, [r3, #1]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80074c8:	2301      	movs	r3, #1
 80074ca:	697a      	ldr	r2, [r7, #20]
 80074cc:	f7ff fd40 	bl	8006f50 <disk_write>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d002      	beq.n	80074dc <sync_window+0x38>
			res = FR_DISK_ERR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	73fb      	strb	r3, [r7, #15]
 80074da:	e022      	b.n	8007522 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e6:	697a      	ldr	r2, [r7, #20]
 80074e8:	1ad2      	subs	r2, r2, r3
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	69db      	ldr	r3, [r3, #28]
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d217      	bcs.n	8007522 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	789b      	ldrb	r3, [r3, #2]
 80074f6:	613b      	str	r3, [r7, #16]
 80074f8:	e010      	b.n	800751c <sync_window+0x78>
					wsect += fs->fsize;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	69db      	ldr	r3, [r3, #28]
 80074fe:	697a      	ldr	r2, [r7, #20]
 8007500:	4413      	add	r3, r2
 8007502:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	7858      	ldrb	r0, [r3, #1]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800750e:	2301      	movs	r3, #1
 8007510:	697a      	ldr	r2, [r7, #20]
 8007512:	f7ff fd1d 	bl	8006f50 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	3b01      	subs	r3, #1
 800751a:	613b      	str	r3, [r7, #16]
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	2b01      	cmp	r3, #1
 8007520:	d8eb      	bhi.n	80074fa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007522:	7bfb      	ldrb	r3, [r7, #15]
}
 8007524:	4618      	mov	r0, r3
 8007526:	3718      	adds	r7, #24
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007536:	2300      	movs	r3, #0
 8007538:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	429a      	cmp	r2, r3
 8007542:	d01b      	beq.n	800757c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7ff ffad 	bl	80074a4 <sync_window>
 800754a:	4603      	mov	r3, r0
 800754c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800754e:	7bfb      	ldrb	r3, [r7, #15]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d113      	bne.n	800757c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	7858      	ldrb	r0, [r3, #1]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800755e:	2301      	movs	r3, #1
 8007560:	683a      	ldr	r2, [r7, #0]
 8007562:	f7ff fcd5 	bl	8006f10 <disk_read>
 8007566:	4603      	mov	r3, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	d004      	beq.n	8007576 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800756c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007570:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007572:	2301      	movs	r3, #1
 8007574:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	683a      	ldr	r2, [r7, #0]
 800757a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800757c:	7bfb      	ldrb	r3, [r7, #15]
}
 800757e:	4618      	mov	r0, r3
 8007580:	3710      	adds	r7, #16
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
	...

08007588 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f7ff ff87 	bl	80074a4 <sync_window>
 8007596:	4603      	mov	r3, r0
 8007598:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800759a:	7bfb      	ldrb	r3, [r7, #15]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d159      	bne.n	8007654 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	2b03      	cmp	r3, #3
 80075a6:	d149      	bne.n	800763c <sync_fs+0xb4>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	791b      	ldrb	r3, [r3, #4]
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d145      	bne.n	800763c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	899b      	ldrh	r3, [r3, #12]
 80075ba:	461a      	mov	r2, r3
 80075bc:	2100      	movs	r1, #0
 80075be:	f7ff fda8 	bl	8007112 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	3334      	adds	r3, #52	; 0x34
 80075c6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80075ca:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7ff fd37 	bl	8007042 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	3334      	adds	r3, #52	; 0x34
 80075d8:	4921      	ldr	r1, [pc, #132]	; (8007660 <sync_fs+0xd8>)
 80075da:	4618      	mov	r0, r3
 80075dc:	f7ff fd4c 	bl	8007078 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	3334      	adds	r3, #52	; 0x34
 80075e4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80075e8:	491e      	ldr	r1, [pc, #120]	; (8007664 <sync_fs+0xdc>)
 80075ea:	4618      	mov	r0, r3
 80075ec:	f7ff fd44 	bl	8007078 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	3334      	adds	r3, #52	; 0x34
 80075f4:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	695b      	ldr	r3, [r3, #20]
 80075fc:	4619      	mov	r1, r3
 80075fe:	4610      	mov	r0, r2
 8007600:	f7ff fd3a 	bl	8007078 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	3334      	adds	r3, #52	; 0x34
 8007608:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	691b      	ldr	r3, [r3, #16]
 8007610:	4619      	mov	r1, r3
 8007612:	4610      	mov	r0, r2
 8007614:	f7ff fd30 	bl	8007078 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6a1b      	ldr	r3, [r3, #32]
 800761c:	1c5a      	adds	r2, r3, #1
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	7858      	ldrb	r0, [r3, #1]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007630:	2301      	movs	r3, #1
 8007632:	f7ff fc8d 	bl	8006f50 <disk_write>
			fs->fsi_flag = 0;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	785b      	ldrb	r3, [r3, #1]
 8007640:	2200      	movs	r2, #0
 8007642:	2100      	movs	r1, #0
 8007644:	4618      	mov	r0, r3
 8007646:	f7ff fca3 	bl	8006f90 <disk_ioctl>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d001      	beq.n	8007654 <sync_fs+0xcc>
 8007650:	2301      	movs	r3, #1
 8007652:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007654:	7bfb      	ldrb	r3, [r7, #15]
}
 8007656:	4618      	mov	r0, r3
 8007658:	3710      	adds	r7, #16
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	41615252 	.word	0x41615252
 8007664:	61417272 	.word	0x61417272

08007668 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	3b02      	subs	r3, #2
 8007676:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	699b      	ldr	r3, [r3, #24]
 800767c:	3b02      	subs	r3, #2
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	429a      	cmp	r2, r3
 8007682:	d301      	bcc.n	8007688 <clust2sect+0x20>
 8007684:	2300      	movs	r3, #0
 8007686:	e008      	b.n	800769a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	895b      	ldrh	r3, [r3, #10]
 800768c:	461a      	mov	r2, r3
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	fb03 f202 	mul.w	r2, r3, r2
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007698:	4413      	add	r3, r2
}
 800769a:	4618      	mov	r0, r3
 800769c:	370c      	adds	r7, #12
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr

080076a6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80076a6:	b580      	push	{r7, lr}
 80076a8:	b086      	sub	sp, #24
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	6078      	str	r0, [r7, #4]
 80076ae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	d904      	bls.n	80076c6 <get_fat+0x20>
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	699b      	ldr	r3, [r3, #24]
 80076c0:	683a      	ldr	r2, [r7, #0]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d302      	bcc.n	80076cc <get_fat+0x26>
		val = 1;	/* Internal error */
 80076c6:	2301      	movs	r3, #1
 80076c8:	617b      	str	r3, [r7, #20]
 80076ca:	e0b7      	b.n	800783c <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80076cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80076d0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	d05a      	beq.n	8007790 <get_fat+0xea>
 80076da:	2b03      	cmp	r3, #3
 80076dc:	d07d      	beq.n	80077da <get_fat+0x134>
 80076de:	2b01      	cmp	r3, #1
 80076e0:	f040 80a2 	bne.w	8007828 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	60fb      	str	r3, [r7, #12]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	085b      	lsrs	r3, r3, #1
 80076ec:	68fa      	ldr	r2, [r7, #12]
 80076ee:	4413      	add	r3, r2
 80076f0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	899b      	ldrh	r3, [r3, #12]
 80076fa:	4619      	mov	r1, r3
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8007702:	4413      	add	r3, r2
 8007704:	4619      	mov	r1, r3
 8007706:	6938      	ldr	r0, [r7, #16]
 8007708:	f7ff ff10 	bl	800752c <move_window>
 800770c:	4603      	mov	r3, r0
 800770e:	2b00      	cmp	r3, #0
 8007710:	f040 808d 	bne.w	800782e <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	1c5a      	adds	r2, r3, #1
 8007718:	60fa      	str	r2, [r7, #12]
 800771a:	693a      	ldr	r2, [r7, #16]
 800771c:	8992      	ldrh	r2, [r2, #12]
 800771e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007722:	fb02 f201 	mul.w	r2, r2, r1
 8007726:	1a9b      	subs	r3, r3, r2
 8007728:	693a      	ldr	r2, [r7, #16]
 800772a:	4413      	add	r3, r2
 800772c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007730:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	899b      	ldrh	r3, [r3, #12]
 800773a:	4619      	mov	r1, r3
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007742:	4413      	add	r3, r2
 8007744:	4619      	mov	r1, r3
 8007746:	6938      	ldr	r0, [r7, #16]
 8007748:	f7ff fef0 	bl	800752c <move_window>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d16f      	bne.n	8007832 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	899b      	ldrh	r3, [r3, #12]
 8007756:	461a      	mov	r2, r3
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	fbb3 f1f2 	udiv	r1, r3, r2
 800775e:	fb02 f201 	mul.w	r2, r2, r1
 8007762:	1a9b      	subs	r3, r3, r2
 8007764:	693a      	ldr	r2, [r7, #16]
 8007766:	4413      	add	r3, r2
 8007768:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800776c:	021b      	lsls	r3, r3, #8
 800776e:	461a      	mov	r2, r3
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	4313      	orrs	r3, r2
 8007774:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	f003 0301 	and.w	r3, r3, #1
 800777c:	2b00      	cmp	r3, #0
 800777e:	d002      	beq.n	8007786 <get_fat+0xe0>
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	091b      	lsrs	r3, r3, #4
 8007784:	e002      	b.n	800778c <get_fat+0xe6>
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800778c:	617b      	str	r3, [r7, #20]
			break;
 800778e:	e055      	b.n	800783c <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	899b      	ldrh	r3, [r3, #12]
 8007798:	085b      	lsrs	r3, r3, #1
 800779a:	b29b      	uxth	r3, r3
 800779c:	4619      	mov	r1, r3
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	fbb3 f3f1 	udiv	r3, r3, r1
 80077a4:	4413      	add	r3, r2
 80077a6:	4619      	mov	r1, r3
 80077a8:	6938      	ldr	r0, [r7, #16]
 80077aa:	f7ff febf 	bl	800752c <move_window>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d140      	bne.n	8007836 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	005b      	lsls	r3, r3, #1
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	8992      	ldrh	r2, [r2, #12]
 80077c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80077c6:	fb02 f200 	mul.w	r2, r2, r0
 80077ca:	1a9b      	subs	r3, r3, r2
 80077cc:	440b      	add	r3, r1
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7ff fbfc 	bl	8006fcc <ld_word>
 80077d4:	4603      	mov	r3, r0
 80077d6:	617b      	str	r3, [r7, #20]
			break;
 80077d8:	e030      	b.n	800783c <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	899b      	ldrh	r3, [r3, #12]
 80077e2:	089b      	lsrs	r3, r3, #2
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	4619      	mov	r1, r3
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80077ee:	4413      	add	r3, r2
 80077f0:	4619      	mov	r1, r3
 80077f2:	6938      	ldr	r0, [r7, #16]
 80077f4:	f7ff fe9a 	bl	800752c <move_window>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d11d      	bne.n	800783a <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	009b      	lsls	r3, r3, #2
 8007808:	693a      	ldr	r2, [r7, #16]
 800780a:	8992      	ldrh	r2, [r2, #12]
 800780c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007810:	fb02 f200 	mul.w	r2, r2, r0
 8007814:	1a9b      	subs	r3, r3, r2
 8007816:	440b      	add	r3, r1
 8007818:	4618      	mov	r0, r3
 800781a:	f7ff fbef 	bl	8006ffc <ld_dword>
 800781e:	4603      	mov	r3, r0
 8007820:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007824:	617b      	str	r3, [r7, #20]
			break;
 8007826:	e009      	b.n	800783c <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007828:	2301      	movs	r3, #1
 800782a:	617b      	str	r3, [r7, #20]
 800782c:	e006      	b.n	800783c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800782e:	bf00      	nop
 8007830:	e004      	b.n	800783c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007832:	bf00      	nop
 8007834:	e002      	b.n	800783c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007836:	bf00      	nop
 8007838:	e000      	b.n	800783c <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800783a:	bf00      	nop
		}
	}

	return val;
 800783c:	697b      	ldr	r3, [r7, #20]
}
 800783e:	4618      	mov	r0, r3
 8007840:	3718      	adds	r7, #24
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}

08007846 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007846:	b590      	push	{r4, r7, lr}
 8007848:	b089      	sub	sp, #36	; 0x24
 800784a:	af00      	add	r7, sp, #0
 800784c:	60f8      	str	r0, [r7, #12]
 800784e:	60b9      	str	r1, [r7, #8]
 8007850:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007852:	2302      	movs	r3, #2
 8007854:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	2b01      	cmp	r3, #1
 800785a:	f240 8106 	bls.w	8007a6a <put_fat+0x224>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	68ba      	ldr	r2, [r7, #8]
 8007864:	429a      	cmp	r2, r3
 8007866:	f080 8100 	bcs.w	8007a6a <put_fat+0x224>
		switch (fs->fs_type) {
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	2b02      	cmp	r3, #2
 8007870:	f000 8088 	beq.w	8007984 <put_fat+0x13e>
 8007874:	2b03      	cmp	r3, #3
 8007876:	f000 80b0 	beq.w	80079da <put_fat+0x194>
 800787a:	2b01      	cmp	r3, #1
 800787c:	f040 80f5 	bne.w	8007a6a <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	61bb      	str	r3, [r7, #24]
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	085b      	lsrs	r3, r3, #1
 8007888:	69ba      	ldr	r2, [r7, #24]
 800788a:	4413      	add	r3, r2
 800788c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	899b      	ldrh	r3, [r3, #12]
 8007896:	4619      	mov	r1, r3
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	fbb3 f3f1 	udiv	r3, r3, r1
 800789e:	4413      	add	r3, r2
 80078a0:	4619      	mov	r1, r3
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f7ff fe42 	bl	800752c <move_window>
 80078a8:	4603      	mov	r3, r0
 80078aa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80078ac:	7ffb      	ldrb	r3, [r7, #31]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f040 80d4 	bne.w	8007a5c <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80078ba:	69bb      	ldr	r3, [r7, #24]
 80078bc:	1c5a      	adds	r2, r3, #1
 80078be:	61ba      	str	r2, [r7, #24]
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	8992      	ldrh	r2, [r2, #12]
 80078c4:	fbb3 f0f2 	udiv	r0, r3, r2
 80078c8:	fb02 f200 	mul.w	r2, r2, r0
 80078cc:	1a9b      	subs	r3, r3, r2
 80078ce:	440b      	add	r3, r1
 80078d0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	f003 0301 	and.w	r3, r3, #1
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d00d      	beq.n	80078f8 <put_fat+0xb2>
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	b25b      	sxtb	r3, r3
 80078e2:	f003 030f 	and.w	r3, r3, #15
 80078e6:	b25a      	sxtb	r2, r3
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	011b      	lsls	r3, r3, #4
 80078ee:	b25b      	sxtb	r3, r3
 80078f0:	4313      	orrs	r3, r2
 80078f2:	b25b      	sxtb	r3, r3
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	e001      	b.n	80078fc <put_fat+0xb6>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2201      	movs	r2, #1
 8007904:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	899b      	ldrh	r3, [r3, #12]
 800790e:	4619      	mov	r1, r3
 8007910:	69bb      	ldr	r3, [r7, #24]
 8007912:	fbb3 f3f1 	udiv	r3, r3, r1
 8007916:	4413      	add	r3, r2
 8007918:	4619      	mov	r1, r3
 800791a:	68f8      	ldr	r0, [r7, #12]
 800791c:	f7ff fe06 	bl	800752c <move_window>
 8007920:	4603      	mov	r3, r0
 8007922:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007924:	7ffb      	ldrb	r3, [r7, #31]
 8007926:	2b00      	cmp	r3, #0
 8007928:	f040 809a 	bne.w	8007a60 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	899b      	ldrh	r3, [r3, #12]
 8007936:	461a      	mov	r2, r3
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	fbb3 f0f2 	udiv	r0, r3, r2
 800793e:	fb02 f200 	mul.w	r2, r2, r0
 8007942:	1a9b      	subs	r3, r3, r2
 8007944:	440b      	add	r3, r1
 8007946:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	f003 0301 	and.w	r3, r3, #1
 800794e:	2b00      	cmp	r3, #0
 8007950:	d003      	beq.n	800795a <put_fat+0x114>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	091b      	lsrs	r3, r3, #4
 8007956:	b2db      	uxtb	r3, r3
 8007958:	e00e      	b.n	8007978 <put_fat+0x132>
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	781b      	ldrb	r3, [r3, #0]
 800795e:	b25b      	sxtb	r3, r3
 8007960:	f023 030f 	bic.w	r3, r3, #15
 8007964:	b25a      	sxtb	r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	0a1b      	lsrs	r3, r3, #8
 800796a:	b25b      	sxtb	r3, r3
 800796c:	f003 030f 	and.w	r3, r3, #15
 8007970:	b25b      	sxtb	r3, r3
 8007972:	4313      	orrs	r3, r2
 8007974:	b25b      	sxtb	r3, r3
 8007976:	b2db      	uxtb	r3, r3
 8007978:	697a      	ldr	r2, [r7, #20]
 800797a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2201      	movs	r2, #1
 8007980:	70da      	strb	r2, [r3, #3]
			break;
 8007982:	e072      	b.n	8007a6a <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	899b      	ldrh	r3, [r3, #12]
 800798c:	085b      	lsrs	r3, r3, #1
 800798e:	b29b      	uxth	r3, r3
 8007990:	4619      	mov	r1, r3
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	fbb3 f3f1 	udiv	r3, r3, r1
 8007998:	4413      	add	r3, r2
 800799a:	4619      	mov	r1, r3
 800799c:	68f8      	ldr	r0, [r7, #12]
 800799e:	f7ff fdc5 	bl	800752c <move_window>
 80079a2:	4603      	mov	r3, r0
 80079a4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80079a6:	7ffb      	ldrb	r3, [r7, #31]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d15b      	bne.n	8007a64 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	005b      	lsls	r3, r3, #1
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	8992      	ldrh	r2, [r2, #12]
 80079ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80079be:	fb02 f200 	mul.w	r2, r2, r0
 80079c2:	1a9b      	subs	r3, r3, r2
 80079c4:	440b      	add	r3, r1
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	b292      	uxth	r2, r2
 80079ca:	4611      	mov	r1, r2
 80079cc:	4618      	mov	r0, r3
 80079ce:	f7ff fb38 	bl	8007042 <st_word>
			fs->wflag = 1;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2201      	movs	r2, #1
 80079d6:	70da      	strb	r2, [r3, #3]
			break;
 80079d8:	e047      	b.n	8007a6a <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	899b      	ldrh	r3, [r3, #12]
 80079e2:	089b      	lsrs	r3, r3, #2
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	4619      	mov	r1, r3
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80079ee:	4413      	add	r3, r2
 80079f0:	4619      	mov	r1, r3
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f7ff fd9a 	bl	800752c <move_window>
 80079f8:	4603      	mov	r3, r0
 80079fa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80079fc:	7ffb      	ldrb	r3, [r7, #31]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d132      	bne.n	8007a68 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	68fa      	ldr	r2, [r7, #12]
 8007a14:	8992      	ldrh	r2, [r2, #12]
 8007a16:	fbb3 f0f2 	udiv	r0, r3, r2
 8007a1a:	fb02 f200 	mul.w	r2, r2, r0
 8007a1e:	1a9b      	subs	r3, r3, r2
 8007a20:	440b      	add	r3, r1
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7ff faea 	bl	8006ffc <ld_dword>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007a2e:	4323      	orrs	r3, r4
 8007a30:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	8992      	ldrh	r2, [r2, #12]
 8007a40:	fbb3 f0f2 	udiv	r0, r3, r2
 8007a44:	fb02 f200 	mul.w	r2, r2, r0
 8007a48:	1a9b      	subs	r3, r3, r2
 8007a4a:	440b      	add	r3, r1
 8007a4c:	6879      	ldr	r1, [r7, #4]
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff fb12 	bl	8007078 <st_dword>
			fs->wflag = 1;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2201      	movs	r2, #1
 8007a58:	70da      	strb	r2, [r3, #3]
			break;
 8007a5a:	e006      	b.n	8007a6a <put_fat+0x224>
			if (res != FR_OK) break;
 8007a5c:	bf00      	nop
 8007a5e:	e004      	b.n	8007a6a <put_fat+0x224>
			if (res != FR_OK) break;
 8007a60:	bf00      	nop
 8007a62:	e002      	b.n	8007a6a <put_fat+0x224>
			if (res != FR_OK) break;
 8007a64:	bf00      	nop
 8007a66:	e000      	b.n	8007a6a <put_fat+0x224>
			if (res != FR_OK) break;
 8007a68:	bf00      	nop
		}
	}
	return res;
 8007a6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3724      	adds	r7, #36	; 0x24
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd90      	pop	{r4, r7, pc}

08007a74 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b088      	sub	sp, #32
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007a80:	2300      	movs	r3, #0
 8007a82:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d904      	bls.n	8007a9a <remove_chain+0x26>
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	699b      	ldr	r3, [r3, #24]
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d301      	bcc.n	8007a9e <remove_chain+0x2a>
 8007a9a:	2302      	movs	r3, #2
 8007a9c:	e04b      	b.n	8007b36 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d00c      	beq.n	8007abe <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007aa4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007aa8:	6879      	ldr	r1, [r7, #4]
 8007aaa:	69b8      	ldr	r0, [r7, #24]
 8007aac:	f7ff fecb 	bl	8007846 <put_fat>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007ab4:	7ffb      	ldrb	r3, [r7, #31]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d001      	beq.n	8007abe <remove_chain+0x4a>
 8007aba:	7ffb      	ldrb	r3, [r7, #31]
 8007abc:	e03b      	b.n	8007b36 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007abe:	68b9      	ldr	r1, [r7, #8]
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f7ff fdf0 	bl	80076a6 <get_fat>
 8007ac6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d031      	beq.n	8007b32 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d101      	bne.n	8007ad8 <remove_chain+0x64>
 8007ad4:	2302      	movs	r3, #2
 8007ad6:	e02e      	b.n	8007b36 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ade:	d101      	bne.n	8007ae4 <remove_chain+0x70>
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e028      	b.n	8007b36 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	68b9      	ldr	r1, [r7, #8]
 8007ae8:	69b8      	ldr	r0, [r7, #24]
 8007aea:	f7ff feac 	bl	8007846 <put_fat>
 8007aee:	4603      	mov	r3, r0
 8007af0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007af2:	7ffb      	ldrb	r3, [r7, #31]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d001      	beq.n	8007afc <remove_chain+0x88>
 8007af8:	7ffb      	ldrb	r3, [r7, #31]
 8007afa:	e01c      	b.n	8007b36 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	695a      	ldr	r2, [r3, #20]
 8007b00:	69bb      	ldr	r3, [r7, #24]
 8007b02:	699b      	ldr	r3, [r3, #24]
 8007b04:	3b02      	subs	r3, #2
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d20b      	bcs.n	8007b22 <remove_chain+0xae>
			fs->free_clst++;
 8007b0a:	69bb      	ldr	r3, [r7, #24]
 8007b0c:	695b      	ldr	r3, [r3, #20]
 8007b0e:	1c5a      	adds	r2, r3, #1
 8007b10:	69bb      	ldr	r3, [r7, #24]
 8007b12:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8007b14:	69bb      	ldr	r3, [r7, #24]
 8007b16:	791b      	ldrb	r3, [r3, #4]
 8007b18:	f043 0301 	orr.w	r3, r3, #1
 8007b1c:	b2da      	uxtb	r2, r3
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	68ba      	ldr	r2, [r7, #8]
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d3c6      	bcc.n	8007abe <remove_chain+0x4a>
 8007b30:	e000      	b.n	8007b34 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007b32:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3720      	adds	r7, #32
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007b3e:	b580      	push	{r7, lr}
 8007b40:	b088      	sub	sp, #32
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
 8007b46:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d10d      	bne.n	8007b70 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	691b      	ldr	r3, [r3, #16]
 8007b58:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007b5a:	69bb      	ldr	r3, [r7, #24]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d004      	beq.n	8007b6a <create_chain+0x2c>
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	699b      	ldr	r3, [r3, #24]
 8007b64:	69ba      	ldr	r2, [r7, #24]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d31b      	bcc.n	8007ba2 <create_chain+0x64>
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	61bb      	str	r3, [r7, #24]
 8007b6e:	e018      	b.n	8007ba2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007b70:	6839      	ldr	r1, [r7, #0]
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f7ff fd97 	bl	80076a6 <get_fat>
 8007b78:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d801      	bhi.n	8007b84 <create_chain+0x46>
 8007b80:	2301      	movs	r3, #1
 8007b82:	e070      	b.n	8007c66 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b8a:	d101      	bne.n	8007b90 <create_chain+0x52>
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	e06a      	b.n	8007c66 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	699b      	ldr	r3, [r3, #24]
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d201      	bcs.n	8007b9e <create_chain+0x60>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	e063      	b.n	8007c66 <create_chain+0x128>
		scl = clst;
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	3301      	adds	r3, #1
 8007baa:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	699b      	ldr	r3, [r3, #24]
 8007bb0:	69fa      	ldr	r2, [r7, #28]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d307      	bcc.n	8007bc6 <create_chain+0x88>
				ncl = 2;
 8007bb6:	2302      	movs	r3, #2
 8007bb8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007bba:	69fa      	ldr	r2, [r7, #28]
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d901      	bls.n	8007bc6 <create_chain+0x88>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	e04f      	b.n	8007c66 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007bc6:	69f9      	ldr	r1, [r7, #28]
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f7ff fd6c 	bl	80076a6 <get_fat>
 8007bce:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00e      	beq.n	8007bf4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d003      	beq.n	8007be4 <create_chain+0xa6>
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007be2:	d101      	bne.n	8007be8 <create_chain+0xaa>
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	e03e      	b.n	8007c66 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007be8:	69fa      	ldr	r2, [r7, #28]
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d1da      	bne.n	8007ba6 <create_chain+0x68>
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	e038      	b.n	8007c66 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007bf4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007bf6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007bfa:	69f9      	ldr	r1, [r7, #28]
 8007bfc:	6938      	ldr	r0, [r7, #16]
 8007bfe:	f7ff fe22 	bl	8007846 <put_fat>
 8007c02:	4603      	mov	r3, r0
 8007c04:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007c06:	7dfb      	ldrb	r3, [r7, #23]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d109      	bne.n	8007c20 <create_chain+0xe2>
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d006      	beq.n	8007c20 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007c12:	69fa      	ldr	r2, [r7, #28]
 8007c14:	6839      	ldr	r1, [r7, #0]
 8007c16:	6938      	ldr	r0, [r7, #16]
 8007c18:	f7ff fe15 	bl	8007846 <put_fat>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007c20:	7dfb      	ldrb	r3, [r7, #23]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d116      	bne.n	8007c54 <create_chain+0x116>
		fs->last_clst = ncl;
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	69fa      	ldr	r2, [r7, #28]
 8007c2a:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	695a      	ldr	r2, [r3, #20]
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	699b      	ldr	r3, [r3, #24]
 8007c34:	3b02      	subs	r3, #2
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d804      	bhi.n	8007c44 <create_chain+0x106>
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	695b      	ldr	r3, [r3, #20]
 8007c3e:	1e5a      	subs	r2, r3, #1
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	791b      	ldrb	r3, [r3, #4]
 8007c48:	f043 0301 	orr.w	r3, r3, #1
 8007c4c:	b2da      	uxtb	r2, r3
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	711a      	strb	r2, [r3, #4]
 8007c52:	e007      	b.n	8007c64 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007c54:	7dfb      	ldrb	r3, [r7, #23]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d102      	bne.n	8007c60 <create_chain+0x122>
 8007c5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c5e:	e000      	b.n	8007c62 <create_chain+0x124>
 8007c60:	2301      	movs	r3, #1
 8007c62:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007c64:	69fb      	ldr	r3, [r7, #28]
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3720      	adds	r7, #32
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007c6e:	b480      	push	{r7}
 8007c70:	b087      	sub	sp, #28
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
 8007c76:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c82:	3304      	adds	r3, #4
 8007c84:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	899b      	ldrh	r3, [r3, #12]
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	8952      	ldrh	r2, [r2, #10]
 8007c96:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c9a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	1d1a      	adds	r2, r3, #4
 8007ca0:	613a      	str	r2, [r7, #16]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d101      	bne.n	8007cb0 <clmt_clust+0x42>
 8007cac:	2300      	movs	r3, #0
 8007cae:	e010      	b.n	8007cd2 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8007cb0:	697a      	ldr	r2, [r7, #20]
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d307      	bcc.n	8007cc8 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007cb8:	697a      	ldr	r2, [r7, #20]
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	1ad3      	subs	r3, r2, r3
 8007cbe:	617b      	str	r3, [r7, #20]
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	3304      	adds	r3, #4
 8007cc4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007cc6:	e7e9      	b.n	8007c9c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8007cc8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	4413      	add	r3, r2
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	371c      	adds	r7, #28
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr

08007cde <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007cde:	b580      	push	{r7, lr}
 8007ce0:	b086      	sub	sp, #24
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
 8007ce6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007cf4:	d204      	bcs.n	8007d00 <dir_sdi+0x22>
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	f003 031f 	and.w	r3, r3, #31
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <dir_sdi+0x26>
		return FR_INT_ERR;
 8007d00:	2302      	movs	r3, #2
 8007d02:	e071      	b.n	8007de8 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	683a      	ldr	r2, [r7, #0]
 8007d08:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d106      	bne.n	8007d24 <dir_sdi+0x46>
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	2b02      	cmp	r3, #2
 8007d1c:	d902      	bls.n	8007d24 <dir_sdi+0x46>
		clst = fs->dirbase;
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d22:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10c      	bne.n	8007d44 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	095b      	lsrs	r3, r3, #5
 8007d2e:	693a      	ldr	r2, [r7, #16]
 8007d30:	8912      	ldrh	r2, [r2, #8]
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d301      	bcc.n	8007d3a <dir_sdi+0x5c>
 8007d36:	2302      	movs	r3, #2
 8007d38:	e056      	b.n	8007de8 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	61da      	str	r2, [r3, #28]
 8007d42:	e02d      	b.n	8007da0 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	895b      	ldrh	r3, [r3, #10]
 8007d48:	461a      	mov	r2, r3
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	899b      	ldrh	r3, [r3, #12]
 8007d4e:	fb03 f302 	mul.w	r3, r3, r2
 8007d52:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007d54:	e019      	b.n	8007d8a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6979      	ldr	r1, [r7, #20]
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7ff fca3 	bl	80076a6 <get_fat>
 8007d60:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d68:	d101      	bne.n	8007d6e <dir_sdi+0x90>
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e03c      	b.n	8007de8 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d904      	bls.n	8007d7e <dir_sdi+0xa0>
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	699b      	ldr	r3, [r3, #24]
 8007d78:	697a      	ldr	r2, [r7, #20]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d301      	bcc.n	8007d82 <dir_sdi+0xa4>
 8007d7e:	2302      	movs	r3, #2
 8007d80:	e032      	b.n	8007de8 <dir_sdi+0x10a>
			ofs -= csz;
 8007d82:	683a      	ldr	r2, [r7, #0]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	1ad3      	subs	r3, r2, r3
 8007d88:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007d8a:	683a      	ldr	r2, [r7, #0]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d2e1      	bcs.n	8007d56 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8007d92:	6979      	ldr	r1, [r7, #20]
 8007d94:	6938      	ldr	r0, [r7, #16]
 8007d96:	f7ff fc67 	bl	8007668 <clust2sect>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	697a      	ldr	r2, [r7, #20]
 8007da4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	69db      	ldr	r3, [r3, #28]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d101      	bne.n	8007db2 <dir_sdi+0xd4>
 8007dae:	2302      	movs	r3, #2
 8007db0:	e01a      	b.n	8007de8 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	69da      	ldr	r2, [r3, #28]
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	899b      	ldrh	r3, [r3, #12]
 8007dba:	4619      	mov	r1, r3
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8007dc2:	441a      	add	r2, r3
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	899b      	ldrh	r3, [r3, #12]
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	fbb3 f0f2 	udiv	r0, r3, r2
 8007dda:	fb02 f200 	mul.w	r2, r2, r0
 8007dde:	1a9b      	subs	r3, r3, r2
 8007de0:	18ca      	adds	r2, r1, r3
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3718      	adds	r7, #24
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b086      	sub	sp, #24
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	695b      	ldr	r3, [r3, #20]
 8007e04:	3320      	adds	r3, #32
 8007e06:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	69db      	ldr	r3, [r3, #28]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d003      	beq.n	8007e18 <dir_next+0x28>
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e16:	d301      	bcc.n	8007e1c <dir_next+0x2c>
 8007e18:	2304      	movs	r3, #4
 8007e1a:	e0bb      	b.n	8007f94 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	899b      	ldrh	r3, [r3, #12]
 8007e20:	461a      	mov	r2, r3
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	fbb3 f1f2 	udiv	r1, r3, r2
 8007e28:	fb02 f201 	mul.w	r2, r2, r1
 8007e2c:	1a9b      	subs	r3, r3, r2
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	f040 809d 	bne.w	8007f6e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	69db      	ldr	r3, [r3, #28]
 8007e38:	1c5a      	adds	r2, r3, #1
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	699b      	ldr	r3, [r3, #24]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d10b      	bne.n	8007e5e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	095b      	lsrs	r3, r3, #5
 8007e4a:	68fa      	ldr	r2, [r7, #12]
 8007e4c:	8912      	ldrh	r2, [r2, #8]
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	f0c0 808d 	bcc.w	8007f6e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	61da      	str	r2, [r3, #28]
 8007e5a:	2304      	movs	r3, #4
 8007e5c:	e09a      	b.n	8007f94 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	899b      	ldrh	r3, [r3, #12]
 8007e62:	461a      	mov	r2, r3
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e6a:	68fa      	ldr	r2, [r7, #12]
 8007e6c:	8952      	ldrh	r2, [r2, #10]
 8007e6e:	3a01      	subs	r2, #1
 8007e70:	4013      	ands	r3, r2
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d17b      	bne.n	8007f6e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	699b      	ldr	r3, [r3, #24]
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	4610      	mov	r0, r2
 8007e80:	f7ff fc11 	bl	80076a6 <get_fat>
 8007e84:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d801      	bhi.n	8007e90 <dir_next+0xa0>
 8007e8c:	2302      	movs	r3, #2
 8007e8e:	e081      	b.n	8007f94 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e96:	d101      	bne.n	8007e9c <dir_next+0xac>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e07b      	b.n	8007f94 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	699b      	ldr	r3, [r3, #24]
 8007ea0:	697a      	ldr	r2, [r7, #20]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d359      	bcc.n	8007f5a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d104      	bne.n	8007eb6 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	61da      	str	r2, [r3, #28]
 8007eb2:	2304      	movs	r3, #4
 8007eb4:	e06e      	b.n	8007f94 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	699b      	ldr	r3, [r3, #24]
 8007ebc:	4619      	mov	r1, r3
 8007ebe:	4610      	mov	r0, r2
 8007ec0:	f7ff fe3d 	bl	8007b3e <create_chain>
 8007ec4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d101      	bne.n	8007ed0 <dir_next+0xe0>
 8007ecc:	2307      	movs	r3, #7
 8007ece:	e061      	b.n	8007f94 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d101      	bne.n	8007eda <dir_next+0xea>
 8007ed6:	2302      	movs	r3, #2
 8007ed8:	e05c      	b.n	8007f94 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ee0:	d101      	bne.n	8007ee6 <dir_next+0xf6>
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	e056      	b.n	8007f94 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007ee6:	68f8      	ldr	r0, [r7, #12]
 8007ee8:	f7ff fadc 	bl	80074a4 <sync_window>
 8007eec:	4603      	mov	r3, r0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d001      	beq.n	8007ef6 <dir_next+0x106>
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e04e      	b.n	8007f94 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	899b      	ldrh	r3, [r3, #12]
 8007f00:	461a      	mov	r2, r3
 8007f02:	2100      	movs	r1, #0
 8007f04:	f7ff f905 	bl	8007112 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007f08:	2300      	movs	r3, #0
 8007f0a:	613b      	str	r3, [r7, #16]
 8007f0c:	6979      	ldr	r1, [r7, #20]
 8007f0e:	68f8      	ldr	r0, [r7, #12]
 8007f10:	f7ff fbaa 	bl	8007668 <clust2sect>
 8007f14:	4602      	mov	r2, r0
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	631a      	str	r2, [r3, #48]	; 0x30
 8007f1a:	e012      	b.n	8007f42 <dir_next+0x152>
						fs->wflag = 1;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007f22:	68f8      	ldr	r0, [r7, #12]
 8007f24:	f7ff fabe 	bl	80074a4 <sync_window>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d001      	beq.n	8007f32 <dir_next+0x142>
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e030      	b.n	8007f94 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	3301      	adds	r3, #1
 8007f36:	613b      	str	r3, [r7, #16]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f3c:	1c5a      	adds	r2, r3, #1
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	631a      	str	r2, [r3, #48]	; 0x30
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	895b      	ldrh	r3, [r3, #10]
 8007f46:	461a      	mov	r2, r3
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d3e6      	bcc.n	8007f1c <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	1ad2      	subs	r2, r2, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	697a      	ldr	r2, [r7, #20]
 8007f5e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007f60:	6979      	ldr	r1, [r7, #20]
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f7ff fb80 	bl	8007668 <clust2sect>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	899b      	ldrh	r3, [r3, #12]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	fbb3 f0f2 	udiv	r0, r3, r2
 8007f86:	fb02 f200 	mul.w	r2, r2, r0
 8007f8a:	1a9b      	subs	r3, r3, r2
 8007f8c:	18ca      	adds	r2, r1, r3
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3718      	adds	r7, #24
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b086      	sub	sp, #24
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007fac:	2100      	movs	r1, #0
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f7ff fe95 	bl	8007cde <dir_sdi>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007fb8:	7dfb      	ldrb	r3, [r7, #23]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d12b      	bne.n	8008016 <dir_alloc+0x7a>
		n = 0;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	69db      	ldr	r3, [r3, #28]
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	68f8      	ldr	r0, [r7, #12]
 8007fca:	f7ff faaf 	bl	800752c <move_window>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007fd2:	7dfb      	ldrb	r3, [r7, #23]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d11d      	bne.n	8008014 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6a1b      	ldr	r3, [r3, #32]
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	2be5      	cmp	r3, #229	; 0xe5
 8007fe0:	d004      	beq.n	8007fec <dir_alloc+0x50>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6a1b      	ldr	r3, [r3, #32]
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d107      	bne.n	8007ffc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	3301      	adds	r3, #1
 8007ff0:	613b      	str	r3, [r7, #16]
 8007ff2:	693a      	ldr	r2, [r7, #16]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d102      	bne.n	8008000 <dir_alloc+0x64>
 8007ffa:	e00c      	b.n	8008016 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008000:	2101      	movs	r1, #1
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f7ff fef4 	bl	8007df0 <dir_next>
 8008008:	4603      	mov	r3, r0
 800800a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800800c:	7dfb      	ldrb	r3, [r7, #23]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d0d7      	beq.n	8007fc2 <dir_alloc+0x26>
 8008012:	e000      	b.n	8008016 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008014:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008016:	7dfb      	ldrb	r3, [r7, #23]
 8008018:	2b04      	cmp	r3, #4
 800801a:	d101      	bne.n	8008020 <dir_alloc+0x84>
 800801c:	2307      	movs	r3, #7
 800801e:	75fb      	strb	r3, [r7, #23]
	return res;
 8008020:	7dfb      	ldrb	r3, [r7, #23]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3718      	adds	r7, #24
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}

0800802a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800802a:	b580      	push	{r7, lr}
 800802c:	b084      	sub	sp, #16
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	331a      	adds	r3, #26
 8008038:	4618      	mov	r0, r3
 800803a:	f7fe ffc7 	bl	8006fcc <ld_word>
 800803e:	4603      	mov	r3, r0
 8008040:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	2b03      	cmp	r3, #3
 8008048:	d109      	bne.n	800805e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	3314      	adds	r3, #20
 800804e:	4618      	mov	r0, r3
 8008050:	f7fe ffbc 	bl	8006fcc <ld_word>
 8008054:	4603      	mov	r3, r0
 8008056:	041b      	lsls	r3, r3, #16
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	4313      	orrs	r3, r2
 800805c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800805e:	68fb      	ldr	r3, [r7, #12]
}
 8008060:	4618      	mov	r0, r3
 8008062:	3710      	adds	r7, #16
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	331a      	adds	r3, #26
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	b292      	uxth	r2, r2
 800807c:	4611      	mov	r1, r2
 800807e:	4618      	mov	r0, r3
 8008080:	f7fe ffdf 	bl	8007042 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	781b      	ldrb	r3, [r3, #0]
 8008088:	2b03      	cmp	r3, #3
 800808a:	d109      	bne.n	80080a0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	f103 0214 	add.w	r2, r3, #20
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	0c1b      	lsrs	r3, r3, #16
 8008096:	b29b      	uxth	r3, r3
 8008098:	4619      	mov	r1, r3
 800809a:	4610      	mov	r0, r2
 800809c:	f7fe ffd1 	bl	8007042 <st_word>
	}
}
 80080a0:	bf00      	nop
 80080a2:	3710      	adds	r7, #16
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b086      	sub	sp, #24
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80080b6:	2100      	movs	r1, #0
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f7ff fe10 	bl	8007cde <dir_sdi>
 80080be:	4603      	mov	r3, r0
 80080c0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80080c2:	7dfb      	ldrb	r3, [r7, #23]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d001      	beq.n	80080cc <dir_find+0x24>
 80080c8:	7dfb      	ldrb	r3, [r7, #23]
 80080ca:	e03e      	b.n	800814a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	69db      	ldr	r3, [r3, #28]
 80080d0:	4619      	mov	r1, r3
 80080d2:	6938      	ldr	r0, [r7, #16]
 80080d4:	f7ff fa2a 	bl	800752c <move_window>
 80080d8:	4603      	mov	r3, r0
 80080da:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80080dc:	7dfb      	ldrb	r3, [r7, #23]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d12f      	bne.n	8008142 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a1b      	ldr	r3, [r3, #32]
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80080ea:	7bfb      	ldrb	r3, [r7, #15]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d102      	bne.n	80080f6 <dir_find+0x4e>
 80080f0:	2304      	movs	r3, #4
 80080f2:	75fb      	strb	r3, [r7, #23]
 80080f4:	e028      	b.n	8008148 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6a1b      	ldr	r3, [r3, #32]
 80080fa:	330b      	adds	r3, #11
 80080fc:	781b      	ldrb	r3, [r3, #0]
 80080fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008102:	b2da      	uxtb	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6a1b      	ldr	r3, [r3, #32]
 800810c:	330b      	adds	r3, #11
 800810e:	781b      	ldrb	r3, [r3, #0]
 8008110:	f003 0308 	and.w	r3, r3, #8
 8008114:	2b00      	cmp	r3, #0
 8008116:	d10a      	bne.n	800812e <dir_find+0x86>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a18      	ldr	r0, [r3, #32]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	3324      	adds	r3, #36	; 0x24
 8008120:	220b      	movs	r2, #11
 8008122:	4619      	mov	r1, r3
 8008124:	f7ff f80f 	bl	8007146 <mem_cmp>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00b      	beq.n	8008146 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800812e:	2100      	movs	r1, #0
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f7ff fe5d 	bl	8007df0 <dir_next>
 8008136:	4603      	mov	r3, r0
 8008138:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800813a:	7dfb      	ldrb	r3, [r7, #23]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d0c5      	beq.n	80080cc <dir_find+0x24>
 8008140:	e002      	b.n	8008148 <dir_find+0xa0>
		if (res != FR_OK) break;
 8008142:	bf00      	nop
 8008144:	e000      	b.n	8008148 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008146:	bf00      	nop

	return res;
 8008148:	7dfb      	ldrb	r3, [r7, #23]
}
 800814a:	4618      	mov	r0, r3
 800814c:	3718      	adds	r7, #24
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008160:	2101      	movs	r1, #1
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f7ff ff1a 	bl	8007f9c <dir_alloc>
 8008168:	4603      	mov	r3, r0
 800816a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800816c:	7bfb      	ldrb	r3, [r7, #15]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d11c      	bne.n	80081ac <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	69db      	ldr	r3, [r3, #28]
 8008176:	4619      	mov	r1, r3
 8008178:	68b8      	ldr	r0, [r7, #8]
 800817a:	f7ff f9d7 	bl	800752c <move_window>
 800817e:	4603      	mov	r3, r0
 8008180:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008182:	7bfb      	ldrb	r3, [r7, #15]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d111      	bne.n	80081ac <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6a1b      	ldr	r3, [r3, #32]
 800818c:	2220      	movs	r2, #32
 800818e:	2100      	movs	r1, #0
 8008190:	4618      	mov	r0, r3
 8008192:	f7fe ffbe 	bl	8007112 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6a18      	ldr	r0, [r3, #32]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	3324      	adds	r3, #36	; 0x24
 800819e:	220b      	movs	r2, #11
 80081a0:	4619      	mov	r1, r3
 80081a2:	f7fe ff95 	bl	80070d0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	2201      	movs	r2, #1
 80081aa:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80081ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3710      	adds	r7, #16
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
	...

080081b8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b088      	sub	sp, #32
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	60fb      	str	r3, [r7, #12]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	3324      	adds	r3, #36	; 0x24
 80081cc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80081ce:	220b      	movs	r2, #11
 80081d0:	2120      	movs	r1, #32
 80081d2:	68b8      	ldr	r0, [r7, #8]
 80081d4:	f7fe ff9d 	bl	8007112 <mem_set>
	si = i = 0; ni = 8;
 80081d8:	2300      	movs	r3, #0
 80081da:	613b      	str	r3, [r7, #16]
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	617b      	str	r3, [r7, #20]
 80081e0:	2308      	movs	r3, #8
 80081e2:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	1c5a      	adds	r2, r3, #1
 80081e8:	617a      	str	r2, [r7, #20]
 80081ea:	68fa      	ldr	r2, [r7, #12]
 80081ec:	4413      	add	r3, r2
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80081f2:	7ffb      	ldrb	r3, [r7, #31]
 80081f4:	2b20      	cmp	r3, #32
 80081f6:	d94e      	bls.n	8008296 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80081f8:	7ffb      	ldrb	r3, [r7, #31]
 80081fa:	2b2f      	cmp	r3, #47	; 0x2f
 80081fc:	d006      	beq.n	800820c <create_name+0x54>
 80081fe:	7ffb      	ldrb	r3, [r7, #31]
 8008200:	2b5c      	cmp	r3, #92	; 0x5c
 8008202:	d110      	bne.n	8008226 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008204:	e002      	b.n	800820c <create_name+0x54>
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	3301      	adds	r3, #1
 800820a:	617b      	str	r3, [r7, #20]
 800820c:	68fa      	ldr	r2, [r7, #12]
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	4413      	add	r3, r2
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	2b2f      	cmp	r3, #47	; 0x2f
 8008216:	d0f6      	beq.n	8008206 <create_name+0x4e>
 8008218:	68fa      	ldr	r2, [r7, #12]
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	4413      	add	r3, r2
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	2b5c      	cmp	r3, #92	; 0x5c
 8008222:	d0f0      	beq.n	8008206 <create_name+0x4e>
			break;
 8008224:	e038      	b.n	8008298 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008226:	7ffb      	ldrb	r3, [r7, #31]
 8008228:	2b2e      	cmp	r3, #46	; 0x2e
 800822a:	d003      	beq.n	8008234 <create_name+0x7c>
 800822c:	693a      	ldr	r2, [r7, #16]
 800822e:	69bb      	ldr	r3, [r7, #24]
 8008230:	429a      	cmp	r2, r3
 8008232:	d30c      	bcc.n	800824e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	2b0b      	cmp	r3, #11
 8008238:	d002      	beq.n	8008240 <create_name+0x88>
 800823a:	7ffb      	ldrb	r3, [r7, #31]
 800823c:	2b2e      	cmp	r3, #46	; 0x2e
 800823e:	d001      	beq.n	8008244 <create_name+0x8c>
 8008240:	2306      	movs	r3, #6
 8008242:	e044      	b.n	80082ce <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008244:	2308      	movs	r3, #8
 8008246:	613b      	str	r3, [r7, #16]
 8008248:	230b      	movs	r3, #11
 800824a:	61bb      	str	r3, [r7, #24]
			continue;
 800824c:	e022      	b.n	8008294 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800824e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008252:	2b00      	cmp	r3, #0
 8008254:	da04      	bge.n	8008260 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008256:	7ffb      	ldrb	r3, [r7, #31]
 8008258:	3b80      	subs	r3, #128	; 0x80
 800825a:	4a1f      	ldr	r2, [pc, #124]	; (80082d8 <create_name+0x120>)
 800825c:	5cd3      	ldrb	r3, [r2, r3]
 800825e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008260:	7ffb      	ldrb	r3, [r7, #31]
 8008262:	4619      	mov	r1, r3
 8008264:	481d      	ldr	r0, [pc, #116]	; (80082dc <create_name+0x124>)
 8008266:	f7fe ff95 	bl	8007194 <chk_chr>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d001      	beq.n	8008274 <create_name+0xbc>
 8008270:	2306      	movs	r3, #6
 8008272:	e02c      	b.n	80082ce <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008274:	7ffb      	ldrb	r3, [r7, #31]
 8008276:	2b60      	cmp	r3, #96	; 0x60
 8008278:	d905      	bls.n	8008286 <create_name+0xce>
 800827a:	7ffb      	ldrb	r3, [r7, #31]
 800827c:	2b7a      	cmp	r3, #122	; 0x7a
 800827e:	d802      	bhi.n	8008286 <create_name+0xce>
 8008280:	7ffb      	ldrb	r3, [r7, #31]
 8008282:	3b20      	subs	r3, #32
 8008284:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	1c5a      	adds	r2, r3, #1
 800828a:	613a      	str	r2, [r7, #16]
 800828c:	68ba      	ldr	r2, [r7, #8]
 800828e:	4413      	add	r3, r2
 8008290:	7ffa      	ldrb	r2, [r7, #31]
 8008292:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008294:	e7a6      	b.n	80081e4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008296:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	441a      	add	r2, r3
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d101      	bne.n	80082ac <create_name+0xf4>
 80082a8:	2306      	movs	r3, #6
 80082aa:	e010      	b.n	80082ce <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	2be5      	cmp	r3, #229	; 0xe5
 80082b2:	d102      	bne.n	80082ba <create_name+0x102>
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	2205      	movs	r2, #5
 80082b8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80082ba:	7ffb      	ldrb	r3, [r7, #31]
 80082bc:	2b20      	cmp	r3, #32
 80082be:	d801      	bhi.n	80082c4 <create_name+0x10c>
 80082c0:	2204      	movs	r2, #4
 80082c2:	e000      	b.n	80082c6 <create_name+0x10e>
 80082c4:	2200      	movs	r2, #0
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	330b      	adds	r3, #11
 80082ca:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80082cc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3720      	adds	r7, #32
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	0800a7a8 	.word	0x0800a7a8
 80082dc:	0800a738 	.word	0x0800a738

080082e0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b086      	sub	sp, #24
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80082f4:	e002      	b.n	80082fc <follow_path+0x1c>
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	3301      	adds	r3, #1
 80082fa:	603b      	str	r3, [r7, #0]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	2b2f      	cmp	r3, #47	; 0x2f
 8008302:	d0f8      	beq.n	80082f6 <follow_path+0x16>
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	2b5c      	cmp	r3, #92	; 0x5c
 800830a:	d0f4      	beq.n	80082f6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	2200      	movs	r2, #0
 8008310:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	2b1f      	cmp	r3, #31
 8008318:	d80a      	bhi.n	8008330 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2280      	movs	r2, #128	; 0x80
 800831e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008322:	2100      	movs	r1, #0
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7ff fcda 	bl	8007cde <dir_sdi>
 800832a:	4603      	mov	r3, r0
 800832c:	75fb      	strb	r3, [r7, #23]
 800832e:	e048      	b.n	80083c2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008330:	463b      	mov	r3, r7
 8008332:	4619      	mov	r1, r3
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f7ff ff3f 	bl	80081b8 <create_name>
 800833a:	4603      	mov	r3, r0
 800833c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800833e:	7dfb      	ldrb	r3, [r7, #23]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d139      	bne.n	80083b8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f7ff feaf 	bl	80080a8 <dir_find>
 800834a:	4603      	mov	r3, r0
 800834c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008354:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008356:	7dfb      	ldrb	r3, [r7, #23]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d00a      	beq.n	8008372 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800835c:	7dfb      	ldrb	r3, [r7, #23]
 800835e:	2b04      	cmp	r3, #4
 8008360:	d12c      	bne.n	80083bc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008362:	7afb      	ldrb	r3, [r7, #11]
 8008364:	f003 0304 	and.w	r3, r3, #4
 8008368:	2b00      	cmp	r3, #0
 800836a:	d127      	bne.n	80083bc <follow_path+0xdc>
 800836c:	2305      	movs	r3, #5
 800836e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008370:	e024      	b.n	80083bc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008372:	7afb      	ldrb	r3, [r7, #11]
 8008374:	f003 0304 	and.w	r3, r3, #4
 8008378:	2b00      	cmp	r3, #0
 800837a:	d121      	bne.n	80083c0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	799b      	ldrb	r3, [r3, #6]
 8008380:	f003 0310 	and.w	r3, r3, #16
 8008384:	2b00      	cmp	r3, #0
 8008386:	d102      	bne.n	800838e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008388:	2305      	movs	r3, #5
 800838a:	75fb      	strb	r3, [r7, #23]
 800838c:	e019      	b.n	80083c2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	695b      	ldr	r3, [r3, #20]
 8008398:	68fa      	ldr	r2, [r7, #12]
 800839a:	8992      	ldrh	r2, [r2, #12]
 800839c:	fbb3 f0f2 	udiv	r0, r3, r2
 80083a0:	fb02 f200 	mul.w	r2, r2, r0
 80083a4:	1a9b      	subs	r3, r3, r2
 80083a6:	440b      	add	r3, r1
 80083a8:	4619      	mov	r1, r3
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	f7ff fe3d 	bl	800802a <ld_clust>
 80083b0:	4602      	mov	r2, r0
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80083b6:	e7bb      	b.n	8008330 <follow_path+0x50>
			if (res != FR_OK) break;
 80083b8:	bf00      	nop
 80083ba:	e002      	b.n	80083c2 <follow_path+0xe2>
				break;
 80083bc:	bf00      	nop
 80083be:	e000      	b.n	80083c2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80083c0:	bf00      	nop
			}
		}
	}

	return res;
 80083c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3718      	adds	r7, #24
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b087      	sub	sp, #28
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80083d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80083d8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d031      	beq.n	8008446 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	617b      	str	r3, [r7, #20]
 80083e8:	e002      	b.n	80083f0 <get_ldnumber+0x24>
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	3301      	adds	r3, #1
 80083ee:	617b      	str	r3, [r7, #20]
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	2b20      	cmp	r3, #32
 80083f6:	d903      	bls.n	8008400 <get_ldnumber+0x34>
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	2b3a      	cmp	r3, #58	; 0x3a
 80083fe:	d1f4      	bne.n	80083ea <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	2b3a      	cmp	r3, #58	; 0x3a
 8008406:	d11c      	bne.n	8008442 <get_ldnumber+0x76>
			tp = *path;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	1c5a      	adds	r2, r3, #1
 8008412:	60fa      	str	r2, [r7, #12]
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	3b30      	subs	r3, #48	; 0x30
 8008418:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	2b09      	cmp	r3, #9
 800841e:	d80e      	bhi.n	800843e <get_ldnumber+0x72>
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	429a      	cmp	r2, r3
 8008426:	d10a      	bne.n	800843e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d107      	bne.n	800843e <get_ldnumber+0x72>
					vol = (int)i;
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	3301      	adds	r3, #1
 8008436:	617b      	str	r3, [r7, #20]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	697a      	ldr	r2, [r7, #20]
 800843c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	e002      	b.n	8008448 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008442:	2300      	movs	r3, #0
 8008444:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008446:	693b      	ldr	r3, [r7, #16]
}
 8008448:	4618      	mov	r0, r3
 800844a:	371c      	adds	r7, #28
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	70da      	strb	r2, [r3, #3]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800846a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800846c:	6839      	ldr	r1, [r7, #0]
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f7ff f85c 	bl	800752c <move_window>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d001      	beq.n	800847e <check_fs+0x2a>
 800847a:	2304      	movs	r3, #4
 800847c:	e038      	b.n	80084f0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	3334      	adds	r3, #52	; 0x34
 8008482:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008486:	4618      	mov	r0, r3
 8008488:	f7fe fda0 	bl	8006fcc <ld_word>
 800848c:	4603      	mov	r3, r0
 800848e:	461a      	mov	r2, r3
 8008490:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008494:	429a      	cmp	r2, r3
 8008496:	d001      	beq.n	800849c <check_fs+0x48>
 8008498:	2303      	movs	r3, #3
 800849a:	e029      	b.n	80084f0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80084a2:	2be9      	cmp	r3, #233	; 0xe9
 80084a4:	d009      	beq.n	80084ba <check_fs+0x66>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80084ac:	2beb      	cmp	r3, #235	; 0xeb
 80084ae:	d11e      	bne.n	80084ee <check_fs+0x9a>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80084b6:	2b90      	cmp	r3, #144	; 0x90
 80084b8:	d119      	bne.n	80084ee <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	3334      	adds	r3, #52	; 0x34
 80084be:	3336      	adds	r3, #54	; 0x36
 80084c0:	4618      	mov	r0, r3
 80084c2:	f7fe fd9b 	bl	8006ffc <ld_dword>
 80084c6:	4603      	mov	r3, r0
 80084c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80084cc:	4a0a      	ldr	r2, [pc, #40]	; (80084f8 <check_fs+0xa4>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d101      	bne.n	80084d6 <check_fs+0x82>
 80084d2:	2300      	movs	r3, #0
 80084d4:	e00c      	b.n	80084f0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	3334      	adds	r3, #52	; 0x34
 80084da:	3352      	adds	r3, #82	; 0x52
 80084dc:	4618      	mov	r0, r3
 80084de:	f7fe fd8d 	bl	8006ffc <ld_dword>
 80084e2:	4602      	mov	r2, r0
 80084e4:	4b05      	ldr	r3, [pc, #20]	; (80084fc <check_fs+0xa8>)
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d101      	bne.n	80084ee <check_fs+0x9a>
 80084ea:	2300      	movs	r3, #0
 80084ec:	e000      	b.n	80084f0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80084ee:	2302      	movs	r3, #2
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3708      	adds	r7, #8
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	00544146 	.word	0x00544146
 80084fc:	33544146 	.word	0x33544146

08008500 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b096      	sub	sp, #88	; 0x58
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	4613      	mov	r3, r2
 800850c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	2200      	movs	r2, #0
 8008512:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008514:	68f8      	ldr	r0, [r7, #12]
 8008516:	f7ff ff59 	bl	80083cc <get_ldnumber>
 800851a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800851c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800851e:	2b00      	cmp	r3, #0
 8008520:	da01      	bge.n	8008526 <find_volume+0x26>
 8008522:	230b      	movs	r3, #11
 8008524:	e265      	b.n	80089f2 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008526:	4ab0      	ldr	r2, [pc, #704]	; (80087e8 <find_volume+0x2e8>)
 8008528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800852a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800852e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008532:	2b00      	cmp	r3, #0
 8008534:	d101      	bne.n	800853a <find_volume+0x3a>
 8008536:	230c      	movs	r3, #12
 8008538:	e25b      	b.n	80089f2 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800853e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008540:	79fb      	ldrb	r3, [r7, #7]
 8008542:	f023 0301 	bic.w	r3, r3, #1
 8008546:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800854a:	781b      	ldrb	r3, [r3, #0]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d01a      	beq.n	8008586 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008552:	785b      	ldrb	r3, [r3, #1]
 8008554:	4618      	mov	r0, r3
 8008556:	f7fe fc9b 	bl	8006e90 <disk_status>
 800855a:	4603      	mov	r3, r0
 800855c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008560:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008564:	f003 0301 	and.w	r3, r3, #1
 8008568:	2b00      	cmp	r3, #0
 800856a:	d10c      	bne.n	8008586 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800856c:	79fb      	ldrb	r3, [r7, #7]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d007      	beq.n	8008582 <find_volume+0x82>
 8008572:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008576:	f003 0304 	and.w	r3, r3, #4
 800857a:	2b00      	cmp	r3, #0
 800857c:	d001      	beq.n	8008582 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800857e:	230a      	movs	r3, #10
 8008580:	e237      	b.n	80089f2 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8008582:	2300      	movs	r3, #0
 8008584:	e235      	b.n	80089f2 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008588:	2200      	movs	r2, #0
 800858a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800858c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800858e:	b2da      	uxtb	r2, r3
 8008590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008592:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008596:	785b      	ldrb	r3, [r3, #1]
 8008598:	4618      	mov	r0, r3
 800859a:	f7fe fc93 	bl	8006ec4 <disk_initialize>
 800859e:	4603      	mov	r3, r0
 80085a0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80085a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80085a8:	f003 0301 	and.w	r3, r3, #1
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d001      	beq.n	80085b4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80085b0:	2303      	movs	r3, #3
 80085b2:	e21e      	b.n	80089f2 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80085b4:	79fb      	ldrb	r3, [r7, #7]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d007      	beq.n	80085ca <find_volume+0xca>
 80085ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80085be:	f003 0304 	and.w	r3, r3, #4
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d001      	beq.n	80085ca <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80085c6:	230a      	movs	r3, #10
 80085c8:	e213      	b.n	80089f2 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80085ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085cc:	7858      	ldrb	r0, [r3, #1]
 80085ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d0:	330c      	adds	r3, #12
 80085d2:	461a      	mov	r2, r3
 80085d4:	2102      	movs	r1, #2
 80085d6:	f7fe fcdb 	bl	8006f90 <disk_ioctl>
 80085da:	4603      	mov	r3, r0
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d001      	beq.n	80085e4 <find_volume+0xe4>
 80085e0:	2301      	movs	r3, #1
 80085e2:	e206      	b.n	80089f2 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80085e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e6:	899b      	ldrh	r3, [r3, #12]
 80085e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ec:	d80d      	bhi.n	800860a <find_volume+0x10a>
 80085ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085f0:	899b      	ldrh	r3, [r3, #12]
 80085f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085f6:	d308      	bcc.n	800860a <find_volume+0x10a>
 80085f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085fa:	899b      	ldrh	r3, [r3, #12]
 80085fc:	461a      	mov	r2, r3
 80085fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008600:	899b      	ldrh	r3, [r3, #12]
 8008602:	3b01      	subs	r3, #1
 8008604:	4013      	ands	r3, r2
 8008606:	2b00      	cmp	r3, #0
 8008608:	d001      	beq.n	800860e <find_volume+0x10e>
 800860a:	2301      	movs	r3, #1
 800860c:	e1f1      	b.n	80089f2 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800860e:	2300      	movs	r3, #0
 8008610:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008612:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008614:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008616:	f7ff ff1d 	bl	8008454 <check_fs>
 800861a:	4603      	mov	r3, r0
 800861c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008620:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008624:	2b02      	cmp	r3, #2
 8008626:	d14b      	bne.n	80086c0 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008628:	2300      	movs	r3, #0
 800862a:	643b      	str	r3, [r7, #64]	; 0x40
 800862c:	e01f      	b.n	800866e <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800862e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008630:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008636:	011b      	lsls	r3, r3, #4
 8008638:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800863c:	4413      	add	r3, r2
 800863e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008642:	3304      	adds	r3, #4
 8008644:	781b      	ldrb	r3, [r3, #0]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d006      	beq.n	8008658 <find_volume+0x158>
 800864a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800864c:	3308      	adds	r3, #8
 800864e:	4618      	mov	r0, r3
 8008650:	f7fe fcd4 	bl	8006ffc <ld_dword>
 8008654:	4602      	mov	r2, r0
 8008656:	e000      	b.n	800865a <find_volume+0x15a>
 8008658:	2200      	movs	r2, #0
 800865a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008662:	440b      	add	r3, r1
 8008664:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008668:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800866a:	3301      	adds	r3, #1
 800866c:	643b      	str	r3, [r7, #64]	; 0x40
 800866e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008670:	2b03      	cmp	r3, #3
 8008672:	d9dc      	bls.n	800862e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008674:	2300      	movs	r3, #0
 8008676:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008678:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800867a:	2b00      	cmp	r3, #0
 800867c:	d002      	beq.n	8008684 <find_volume+0x184>
 800867e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008680:	3b01      	subs	r3, #1
 8008682:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008684:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800868c:	4413      	add	r3, r2
 800868e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008692:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008694:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008696:	2b00      	cmp	r3, #0
 8008698:	d005      	beq.n	80086a6 <find_volume+0x1a6>
 800869a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800869c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800869e:	f7ff fed9 	bl	8008454 <check_fs>
 80086a2:	4603      	mov	r3, r0
 80086a4:	e000      	b.n	80086a8 <find_volume+0x1a8>
 80086a6:	2303      	movs	r3, #3
 80086a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80086ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d905      	bls.n	80086c0 <find_volume+0x1c0>
 80086b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80086b6:	3301      	adds	r3, #1
 80086b8:	643b      	str	r3, [r7, #64]	; 0x40
 80086ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80086bc:	2b03      	cmp	r3, #3
 80086be:	d9e1      	bls.n	8008684 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80086c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80086c4:	2b04      	cmp	r3, #4
 80086c6:	d101      	bne.n	80086cc <find_volume+0x1cc>
 80086c8:	2301      	movs	r3, #1
 80086ca:	e192      	b.n	80089f2 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80086cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d901      	bls.n	80086d8 <find_volume+0x1d8>
 80086d4:	230d      	movs	r3, #13
 80086d6:	e18c      	b.n	80089f2 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80086d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086da:	3334      	adds	r3, #52	; 0x34
 80086dc:	330b      	adds	r3, #11
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fe fc74 	bl	8006fcc <ld_word>
 80086e4:	4603      	mov	r3, r0
 80086e6:	461a      	mov	r2, r3
 80086e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ea:	899b      	ldrh	r3, [r3, #12]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d001      	beq.n	80086f4 <find_volume+0x1f4>
 80086f0:	230d      	movs	r3, #13
 80086f2:	e17e      	b.n	80089f2 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80086f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f6:	3334      	adds	r3, #52	; 0x34
 80086f8:	3316      	adds	r3, #22
 80086fa:	4618      	mov	r0, r3
 80086fc:	f7fe fc66 	bl	8006fcc <ld_word>
 8008700:	4603      	mov	r3, r0
 8008702:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008704:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008706:	2b00      	cmp	r3, #0
 8008708:	d106      	bne.n	8008718 <find_volume+0x218>
 800870a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800870c:	3334      	adds	r3, #52	; 0x34
 800870e:	3324      	adds	r3, #36	; 0x24
 8008710:	4618      	mov	r0, r3
 8008712:	f7fe fc73 	bl	8006ffc <ld_dword>
 8008716:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800871a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800871c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800871e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008720:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008726:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800872a:	789b      	ldrb	r3, [r3, #2]
 800872c:	2b01      	cmp	r3, #1
 800872e:	d005      	beq.n	800873c <find_volume+0x23c>
 8008730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008732:	789b      	ldrb	r3, [r3, #2]
 8008734:	2b02      	cmp	r3, #2
 8008736:	d001      	beq.n	800873c <find_volume+0x23c>
 8008738:	230d      	movs	r3, #13
 800873a:	e15a      	b.n	80089f2 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800873c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800873e:	789b      	ldrb	r3, [r3, #2]
 8008740:	461a      	mov	r2, r3
 8008742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008744:	fb02 f303 	mul.w	r3, r2, r3
 8008748:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800874a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800874c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008750:	b29a      	uxth	r2, r3
 8008752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008754:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008758:	895b      	ldrh	r3, [r3, #10]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d008      	beq.n	8008770 <find_volume+0x270>
 800875e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008760:	895b      	ldrh	r3, [r3, #10]
 8008762:	461a      	mov	r2, r3
 8008764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008766:	895b      	ldrh	r3, [r3, #10]
 8008768:	3b01      	subs	r3, #1
 800876a:	4013      	ands	r3, r2
 800876c:	2b00      	cmp	r3, #0
 800876e:	d001      	beq.n	8008774 <find_volume+0x274>
 8008770:	230d      	movs	r3, #13
 8008772:	e13e      	b.n	80089f2 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008776:	3334      	adds	r3, #52	; 0x34
 8008778:	3311      	adds	r3, #17
 800877a:	4618      	mov	r0, r3
 800877c:	f7fe fc26 	bl	8006fcc <ld_word>
 8008780:	4603      	mov	r3, r0
 8008782:	461a      	mov	r2, r3
 8008784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008786:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800878a:	891b      	ldrh	r3, [r3, #8]
 800878c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800878e:	8992      	ldrh	r2, [r2, #12]
 8008790:	0952      	lsrs	r2, r2, #5
 8008792:	b292      	uxth	r2, r2
 8008794:	fbb3 f1f2 	udiv	r1, r3, r2
 8008798:	fb02 f201 	mul.w	r2, r2, r1
 800879c:	1a9b      	subs	r3, r3, r2
 800879e:	b29b      	uxth	r3, r3
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d001      	beq.n	80087a8 <find_volume+0x2a8>
 80087a4:	230d      	movs	r3, #13
 80087a6:	e124      	b.n	80089f2 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80087a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087aa:	3334      	adds	r3, #52	; 0x34
 80087ac:	3313      	adds	r3, #19
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7fe fc0c 	bl	8006fcc <ld_word>
 80087b4:	4603      	mov	r3, r0
 80087b6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80087b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d106      	bne.n	80087cc <find_volume+0x2cc>
 80087be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c0:	3334      	adds	r3, #52	; 0x34
 80087c2:	3320      	adds	r3, #32
 80087c4:	4618      	mov	r0, r3
 80087c6:	f7fe fc19 	bl	8006ffc <ld_dword>
 80087ca:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80087cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ce:	3334      	adds	r3, #52	; 0x34
 80087d0:	330e      	adds	r3, #14
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7fe fbfa 	bl	8006fcc <ld_word>
 80087d8:	4603      	mov	r3, r0
 80087da:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80087dc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d104      	bne.n	80087ec <find_volume+0x2ec>
 80087e2:	230d      	movs	r3, #13
 80087e4:	e105      	b.n	80089f2 <find_volume+0x4f2>
 80087e6:	bf00      	nop
 80087e8:	200019a8 	.word	0x200019a8

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80087ec:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80087ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087f0:	4413      	add	r3, r2
 80087f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087f4:	8911      	ldrh	r1, [r2, #8]
 80087f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087f8:	8992      	ldrh	r2, [r2, #12]
 80087fa:	0952      	lsrs	r2, r2, #5
 80087fc:	b292      	uxth	r2, r2
 80087fe:	fbb1 f2f2 	udiv	r2, r1, r2
 8008802:	b292      	uxth	r2, r2
 8008804:	4413      	add	r3, r2
 8008806:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008808:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800880a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800880c:	429a      	cmp	r2, r3
 800880e:	d201      	bcs.n	8008814 <find_volume+0x314>
 8008810:	230d      	movs	r3, #13
 8008812:	e0ee      	b.n	80089f2 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008814:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008818:	1ad3      	subs	r3, r2, r3
 800881a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800881c:	8952      	ldrh	r2, [r2, #10]
 800881e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008822:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008826:	2b00      	cmp	r3, #0
 8008828:	d101      	bne.n	800882e <find_volume+0x32e>
 800882a:	230d      	movs	r3, #13
 800882c:	e0e1      	b.n	80089f2 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800882e:	2303      	movs	r3, #3
 8008830:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008836:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800883a:	4293      	cmp	r3, r2
 800883c:	d802      	bhi.n	8008844 <find_volume+0x344>
 800883e:	2302      	movs	r3, #2
 8008840:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008846:	f640 72f5 	movw	r2, #4085	; 0xff5
 800884a:	4293      	cmp	r3, r2
 800884c:	d802      	bhi.n	8008854 <find_volume+0x354>
 800884e:	2301      	movs	r3, #1
 8008850:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008856:	1c9a      	adds	r2, r3, #2
 8008858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800885a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800885c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800885e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008860:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008862:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008864:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008866:	441a      	add	r2, r3
 8008868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800886a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800886c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800886e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008870:	441a      	add	r2, r3
 8008872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008874:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8008876:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800887a:	2b03      	cmp	r3, #3
 800887c:	d11e      	bne.n	80088bc <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800887e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008880:	3334      	adds	r3, #52	; 0x34
 8008882:	332a      	adds	r3, #42	; 0x2a
 8008884:	4618      	mov	r0, r3
 8008886:	f7fe fba1 	bl	8006fcc <ld_word>
 800888a:	4603      	mov	r3, r0
 800888c:	2b00      	cmp	r3, #0
 800888e:	d001      	beq.n	8008894 <find_volume+0x394>
 8008890:	230d      	movs	r3, #13
 8008892:	e0ae      	b.n	80089f2 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008896:	891b      	ldrh	r3, [r3, #8]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d001      	beq.n	80088a0 <find_volume+0x3a0>
 800889c:	230d      	movs	r3, #13
 800889e:	e0a8      	b.n	80089f2 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80088a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088a2:	3334      	adds	r3, #52	; 0x34
 80088a4:	332c      	adds	r3, #44	; 0x2c
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7fe fba8 	bl	8006ffc <ld_dword>
 80088ac:	4602      	mov	r2, r0
 80088ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80088b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b4:	699b      	ldr	r3, [r3, #24]
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	647b      	str	r3, [r7, #68]	; 0x44
 80088ba:	e01f      	b.n	80088fc <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80088bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088be:	891b      	ldrh	r3, [r3, #8]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d101      	bne.n	80088c8 <find_volume+0x3c8>
 80088c4:	230d      	movs	r3, #13
 80088c6:	e094      	b.n	80089f2 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80088c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80088cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088ce:	441a      	add	r2, r3
 80088d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80088d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80088d8:	2b02      	cmp	r3, #2
 80088da:	d103      	bne.n	80088e4 <find_volume+0x3e4>
 80088dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088de:	699b      	ldr	r3, [r3, #24]
 80088e0:	005b      	lsls	r3, r3, #1
 80088e2:	e00a      	b.n	80088fa <find_volume+0x3fa>
 80088e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088e6:	699a      	ldr	r2, [r3, #24]
 80088e8:	4613      	mov	r3, r2
 80088ea:	005b      	lsls	r3, r3, #1
 80088ec:	4413      	add	r3, r2
 80088ee:	085a      	lsrs	r2, r3, #1
 80088f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	f003 0301 	and.w	r3, r3, #1
 80088f8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80088fa:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80088fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088fe:	69da      	ldr	r2, [r3, #28]
 8008900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008902:	899b      	ldrh	r3, [r3, #12]
 8008904:	4619      	mov	r1, r3
 8008906:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008908:	440b      	add	r3, r1
 800890a:	3b01      	subs	r3, #1
 800890c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800890e:	8989      	ldrh	r1, [r1, #12]
 8008910:	fbb3 f3f1 	udiv	r3, r3, r1
 8008914:	429a      	cmp	r2, r3
 8008916:	d201      	bcs.n	800891c <find_volume+0x41c>
 8008918:	230d      	movs	r3, #13
 800891a:	e06a      	b.n	80089f2 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800891c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800891e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008922:	615a      	str	r2, [r3, #20]
 8008924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008926:	695a      	ldr	r2, [r3, #20]
 8008928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800892a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800892c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800892e:	2280      	movs	r2, #128	; 0x80
 8008930:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008932:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008936:	2b03      	cmp	r3, #3
 8008938:	d149      	bne.n	80089ce <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800893a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800893c:	3334      	adds	r3, #52	; 0x34
 800893e:	3330      	adds	r3, #48	; 0x30
 8008940:	4618      	mov	r0, r3
 8008942:	f7fe fb43 	bl	8006fcc <ld_word>
 8008946:	4603      	mov	r3, r0
 8008948:	2b01      	cmp	r3, #1
 800894a:	d140      	bne.n	80089ce <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800894c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800894e:	3301      	adds	r3, #1
 8008950:	4619      	mov	r1, r3
 8008952:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008954:	f7fe fdea 	bl	800752c <move_window>
 8008958:	4603      	mov	r3, r0
 800895a:	2b00      	cmp	r3, #0
 800895c:	d137      	bne.n	80089ce <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800895e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008960:	2200      	movs	r2, #0
 8008962:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008966:	3334      	adds	r3, #52	; 0x34
 8008968:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800896c:	4618      	mov	r0, r3
 800896e:	f7fe fb2d 	bl	8006fcc <ld_word>
 8008972:	4603      	mov	r3, r0
 8008974:	461a      	mov	r2, r3
 8008976:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800897a:	429a      	cmp	r2, r3
 800897c:	d127      	bne.n	80089ce <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800897e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008980:	3334      	adds	r3, #52	; 0x34
 8008982:	4618      	mov	r0, r3
 8008984:	f7fe fb3a 	bl	8006ffc <ld_dword>
 8008988:	4602      	mov	r2, r0
 800898a:	4b1c      	ldr	r3, [pc, #112]	; (80089fc <find_volume+0x4fc>)
 800898c:	429a      	cmp	r2, r3
 800898e:	d11e      	bne.n	80089ce <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008992:	3334      	adds	r3, #52	; 0x34
 8008994:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008998:	4618      	mov	r0, r3
 800899a:	f7fe fb2f 	bl	8006ffc <ld_dword>
 800899e:	4602      	mov	r2, r0
 80089a0:	4b17      	ldr	r3, [pc, #92]	; (8008a00 <find_volume+0x500>)
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d113      	bne.n	80089ce <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80089a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089a8:	3334      	adds	r3, #52	; 0x34
 80089aa:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7fe fb24 	bl	8006ffc <ld_dword>
 80089b4:	4602      	mov	r2, r0
 80089b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80089ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089bc:	3334      	adds	r3, #52	; 0x34
 80089be:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80089c2:	4618      	mov	r0, r3
 80089c4:	f7fe fb1a 	bl	8006ffc <ld_dword>
 80089c8:	4602      	mov	r2, r0
 80089ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089cc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80089ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089d0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80089d4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80089d6:	4b0b      	ldr	r3, [pc, #44]	; (8008a04 <find_volume+0x504>)
 80089d8:	881b      	ldrh	r3, [r3, #0]
 80089da:	3301      	adds	r3, #1
 80089dc:	b29a      	uxth	r2, r3
 80089de:	4b09      	ldr	r3, [pc, #36]	; (8008a04 <find_volume+0x504>)
 80089e0:	801a      	strh	r2, [r3, #0]
 80089e2:	4b08      	ldr	r3, [pc, #32]	; (8008a04 <find_volume+0x504>)
 80089e4:	881a      	ldrh	r2, [r3, #0]
 80089e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089e8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80089ea:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80089ec:	f7fe fd36 	bl	800745c <clear_lock>
#endif
	return FR_OK;
 80089f0:	2300      	movs	r3, #0
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3758      	adds	r7, #88	; 0x58
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	41615252 	.word	0x41615252
 8008a00:	61417272 	.word	0x61417272
 8008a04:	200019ac 	.word	0x200019ac

08008a08 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008a12:	2309      	movs	r3, #9
 8008a14:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d01c      	beq.n	8008a56 <validate+0x4e>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d018      	beq.n	8008a56 <validate+0x4e>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d013      	beq.n	8008a56 <validate+0x4e>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	889a      	ldrh	r2, [r3, #4]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	88db      	ldrh	r3, [r3, #6]
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d10c      	bne.n	8008a56 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	785b      	ldrb	r3, [r3, #1]
 8008a42:	4618      	mov	r0, r3
 8008a44:	f7fe fa24 	bl	8006e90 <disk_status>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	f003 0301 	and.w	r3, r3, #1
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d101      	bne.n	8008a56 <validate+0x4e>
			res = FR_OK;
 8008a52:	2300      	movs	r3, #0
 8008a54:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008a56:	7bfb      	ldrb	r3, [r7, #15]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d102      	bne.n	8008a62 <validate+0x5a>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	e000      	b.n	8008a64 <validate+0x5c>
 8008a62:	2300      	movs	r3, #0
 8008a64:	683a      	ldr	r2, [r7, #0]
 8008a66:	6013      	str	r3, [r2, #0]
	return res;
 8008a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
	...

08008a74 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b088      	sub	sp, #32
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	4613      	mov	r3, r2
 8008a80:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008a86:	f107 0310 	add.w	r3, r7, #16
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f7ff fc9e 	bl	80083cc <get_ldnumber>
 8008a90:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008a92:	69fb      	ldr	r3, [r7, #28]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	da01      	bge.n	8008a9c <f_mount+0x28>
 8008a98:	230b      	movs	r3, #11
 8008a9a:	e02b      	b.n	8008af4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008a9c:	4a17      	ldr	r2, [pc, #92]	; (8008afc <f_mount+0x88>)
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008aa4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008aa6:	69bb      	ldr	r3, [r7, #24]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d005      	beq.n	8008ab8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008aac:	69b8      	ldr	r0, [r7, #24]
 8008aae:	f7fe fcd5 	bl	800745c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008ab2:	69bb      	ldr	r3, [r7, #24]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d002      	beq.n	8008ac4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	490d      	ldr	r1, [pc, #52]	; (8008afc <f_mount+0x88>)
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d002      	beq.n	8008ada <f_mount+0x66>
 8008ad4:	79fb      	ldrb	r3, [r7, #7]
 8008ad6:	2b01      	cmp	r3, #1
 8008ad8:	d001      	beq.n	8008ade <f_mount+0x6a>
 8008ada:	2300      	movs	r3, #0
 8008adc:	e00a      	b.n	8008af4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008ade:	f107 010c 	add.w	r1, r7, #12
 8008ae2:	f107 0308 	add.w	r3, r7, #8
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f7ff fd09 	bl	8008500 <find_volume>
 8008aee:	4603      	mov	r3, r0
 8008af0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3720      	adds	r7, #32
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	200019a8 	.word	0x200019a8

08008b00 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b098      	sub	sp, #96	; 0x60
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d101      	bne.n	8008b18 <f_open+0x18>
 8008b14:	2309      	movs	r3, #9
 8008b16:	e1bb      	b.n	8008e90 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008b18:	79fb      	ldrb	r3, [r7, #7]
 8008b1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b1e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008b20:	79fa      	ldrb	r2, [r7, #7]
 8008b22:	f107 0110 	add.w	r1, r7, #16
 8008b26:	f107 0308 	add.w	r3, r7, #8
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f7ff fce8 	bl	8008500 <find_volume>
 8008b30:	4603      	mov	r3, r0
 8008b32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008b36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	f040 819f 	bne.w	8008e7e <f_open+0x37e>
		dj.obj.fs = fs;
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008b44:	68ba      	ldr	r2, [r7, #8]
 8008b46:	f107 0314 	add.w	r3, r7, #20
 8008b4a:	4611      	mov	r1, r2
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f7ff fbc7 	bl	80082e0 <follow_path>
 8008b52:	4603      	mov	r3, r0
 8008b54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008b58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d11a      	bne.n	8008b96 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008b60:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008b64:	b25b      	sxtb	r3, r3
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	da03      	bge.n	8008b72 <f_open+0x72>
				res = FR_INVALID_NAME;
 8008b6a:	2306      	movs	r3, #6
 8008b6c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008b70:	e011      	b.n	8008b96 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008b72:	79fb      	ldrb	r3, [r7, #7]
 8008b74:	f023 0301 	bic.w	r3, r3, #1
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	bf14      	ite	ne
 8008b7c:	2301      	movne	r3, #1
 8008b7e:	2300      	moveq	r3, #0
 8008b80:	b2db      	uxtb	r3, r3
 8008b82:	461a      	mov	r2, r3
 8008b84:	f107 0314 	add.w	r3, r7, #20
 8008b88:	4611      	mov	r1, r2
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f7fe fb1e 	bl	80071cc <chk_lock>
 8008b90:	4603      	mov	r3, r0
 8008b92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008b96:	79fb      	ldrb	r3, [r7, #7]
 8008b98:	f003 031c 	and.w	r3, r3, #28
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d07f      	beq.n	8008ca0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008ba0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d017      	beq.n	8008bd8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008ba8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008bac:	2b04      	cmp	r3, #4
 8008bae:	d10e      	bne.n	8008bce <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008bb0:	f7fe fb68 	bl	8007284 <enq_lock>
 8008bb4:	4603      	mov	r3, r0
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d006      	beq.n	8008bc8 <f_open+0xc8>
 8008bba:	f107 0314 	add.w	r3, r7, #20
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f7ff fac7 	bl	8008152 <dir_register>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	e000      	b.n	8008bca <f_open+0xca>
 8008bc8:	2312      	movs	r3, #18
 8008bca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008bce:	79fb      	ldrb	r3, [r7, #7]
 8008bd0:	f043 0308 	orr.w	r3, r3, #8
 8008bd4:	71fb      	strb	r3, [r7, #7]
 8008bd6:	e010      	b.n	8008bfa <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008bd8:	7ebb      	ldrb	r3, [r7, #26]
 8008bda:	f003 0311 	and.w	r3, r3, #17
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d003      	beq.n	8008bea <f_open+0xea>
					res = FR_DENIED;
 8008be2:	2307      	movs	r3, #7
 8008be4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008be8:	e007      	b.n	8008bfa <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008bea:	79fb      	ldrb	r3, [r7, #7]
 8008bec:	f003 0304 	and.w	r3, r3, #4
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d002      	beq.n	8008bfa <f_open+0xfa>
 8008bf4:	2308      	movs	r3, #8
 8008bf6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008bfa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d168      	bne.n	8008cd4 <f_open+0x1d4>
 8008c02:	79fb      	ldrb	r3, [r7, #7]
 8008c04:	f003 0308 	and.w	r3, r3, #8
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d063      	beq.n	8008cd4 <f_open+0x1d4>
				dw = GET_FATTIME();
 8008c0c:	f7fd fefe 	bl	8006a0c <get_fattime>
 8008c10:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c14:	330e      	adds	r3, #14
 8008c16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f7fe fa2d 	bl	8007078 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008c1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c20:	3316      	adds	r3, #22
 8008c22:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008c24:	4618      	mov	r0, r3
 8008c26:	f7fe fa27 	bl	8007078 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008c2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c2c:	330b      	adds	r3, #11
 8008c2e:	2220      	movs	r2, #32
 8008c30:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c36:	4611      	mov	r1, r2
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f7ff f9f6 	bl	800802a <ld_clust>
 8008c3e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008c44:	2200      	movs	r2, #0
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7ff fa0e 	bl	8008068 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c4e:	331c      	adds	r3, #28
 8008c50:	2100      	movs	r1, #0
 8008c52:	4618      	mov	r0, r3
 8008c54:	f7fe fa10 	bl	8007078 <st_dword>
					fs->wflag = 1;
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008c5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d037      	beq.n	8008cd4 <f_open+0x1d4>
						dw = fs->winsect;
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c68:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008c6a:	f107 0314 	add.w	r3, r7, #20
 8008c6e:	2200      	movs	r2, #0
 8008c70:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7fe fefe 	bl	8007a74 <remove_chain>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008c7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d126      	bne.n	8008cd4 <f_open+0x1d4>
							res = move_window(fs, dw);
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7fe fc4e 	bl	800752c <move_window>
 8008c90:	4603      	mov	r3, r0
 8008c92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008c9a:	3a01      	subs	r2, #1
 8008c9c:	611a      	str	r2, [r3, #16]
 8008c9e:	e019      	b.n	8008cd4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008ca0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d115      	bne.n	8008cd4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008ca8:	7ebb      	ldrb	r3, [r7, #26]
 8008caa:	f003 0310 	and.w	r3, r3, #16
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d003      	beq.n	8008cba <f_open+0x1ba>
					res = FR_NO_FILE;
 8008cb2:	2304      	movs	r3, #4
 8008cb4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008cb8:	e00c      	b.n	8008cd4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008cba:	79fb      	ldrb	r3, [r7, #7]
 8008cbc:	f003 0302 	and.w	r3, r3, #2
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d007      	beq.n	8008cd4 <f_open+0x1d4>
 8008cc4:	7ebb      	ldrb	r3, [r7, #26]
 8008cc6:	f003 0301 	and.w	r3, r3, #1
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d002      	beq.n	8008cd4 <f_open+0x1d4>
						res = FR_DENIED;
 8008cce:	2307      	movs	r3, #7
 8008cd0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008cd4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d128      	bne.n	8008d2e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008cdc:	79fb      	ldrb	r3, [r7, #7]
 8008cde:	f003 0308 	and.w	r3, r3, #8
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d003      	beq.n	8008cee <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8008ce6:	79fb      	ldrb	r3, [r7, #7]
 8008ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8008cf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008cfc:	79fb      	ldrb	r3, [r7, #7]
 8008cfe:	f023 0301 	bic.w	r3, r3, #1
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	bf14      	ite	ne
 8008d06:	2301      	movne	r3, #1
 8008d08:	2300      	moveq	r3, #0
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	f107 0314 	add.w	r3, r7, #20
 8008d12:	4611      	mov	r1, r2
 8008d14:	4618      	mov	r0, r3
 8008d16:	f7fe fad7 	bl	80072c8 <inc_lock>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	691b      	ldr	r3, [r3, #16]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d102      	bne.n	8008d2e <f_open+0x22e>
 8008d28:	2302      	movs	r3, #2
 8008d2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008d2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	f040 80a3 	bne.w	8008e7e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d3c:	4611      	mov	r1, r2
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f7ff f973 	bl	800802a <ld_clust>
 8008d44:	4602      	mov	r2, r0
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008d4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d4c:	331c      	adds	r3, #28
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f7fe f954 	bl	8006ffc <ld_dword>
 8008d54:	4602      	mov	r2, r0
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008d60:	693a      	ldr	r2, [r7, #16]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	88da      	ldrh	r2, [r3, #6]
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	79fa      	ldrb	r2, [r7, #7]
 8008d72:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2200      	movs	r2, #0
 8008d84:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	3330      	adds	r3, #48	; 0x30
 8008d8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008d8e:	2100      	movs	r1, #0
 8008d90:	4618      	mov	r0, r3
 8008d92:	f7fe f9be 	bl	8007112 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008d96:	79fb      	ldrb	r3, [r7, #7]
 8008d98:	f003 0320 	and.w	r3, r3, #32
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d06e      	beq.n	8008e7e <f_open+0x37e>
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d06a      	beq.n	8008e7e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	68da      	ldr	r2, [r3, #12]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	895b      	ldrh	r3, [r3, #10]
 8008db4:	461a      	mov	r2, r3
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	899b      	ldrh	r3, [r3, #12]
 8008dba:	fb03 f302 	mul.w	r3, r3, r2
 8008dbe:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	68db      	ldr	r3, [r3, #12]
 8008dca:	657b      	str	r3, [r7, #84]	; 0x54
 8008dcc:	e016      	b.n	8008dfc <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f7fe fc67 	bl	80076a6 <get_fat>
 8008dd8:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008dda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d802      	bhi.n	8008de6 <f_open+0x2e6>
 8008de0:	2302      	movs	r3, #2
 8008de2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008de6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008de8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008dec:	d102      	bne.n	8008df4 <f_open+0x2f4>
 8008dee:	2301      	movs	r3, #1
 8008df0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008df4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008df6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008df8:	1ad3      	subs	r3, r2, r3
 8008dfa:	657b      	str	r3, [r7, #84]	; 0x54
 8008dfc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d103      	bne.n	8008e0c <f_open+0x30c>
 8008e04:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008e06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d8e0      	bhi.n	8008dce <f_open+0x2ce>
				}
				fp->clust = clst;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e10:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008e12:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d131      	bne.n	8008e7e <f_open+0x37e>
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	899b      	ldrh	r3, [r3, #12]
 8008e1e:	461a      	mov	r2, r3
 8008e20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e22:	fbb3 f1f2 	udiv	r1, r3, r2
 8008e26:	fb02 f201 	mul.w	r2, r2, r1
 8008e2a:	1a9b      	subs	r3, r3, r2
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d026      	beq.n	8008e7e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008e34:	4618      	mov	r0, r3
 8008e36:	f7fe fc17 	bl	8007668 <clust2sect>
 8008e3a:	6478      	str	r0, [r7, #68]	; 0x44
 8008e3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d103      	bne.n	8008e4a <f_open+0x34a>
						res = FR_INT_ERR;
 8008e42:	2302      	movs	r3, #2
 8008e44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008e48:	e019      	b.n	8008e7e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	899b      	ldrh	r3, [r3, #12]
 8008e4e:	461a      	mov	r2, r3
 8008e50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e52:	fbb3 f2f2 	udiv	r2, r3, r2
 8008e56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e58:	441a      	add	r2, r3
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	7858      	ldrb	r0, [r3, #1]
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	6a1a      	ldr	r2, [r3, #32]
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	f7fe f84f 	bl	8006f10 <disk_read>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d002      	beq.n	8008e7e <f_open+0x37e>
 8008e78:	2301      	movs	r3, #1
 8008e7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008e7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d002      	beq.n	8008e8c <f_open+0x38c>
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008e8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3760      	adds	r7, #96	; 0x60
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b08c      	sub	sp, #48	; 0x30
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	607a      	str	r2, [r7, #4]
 8008ea4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	2200      	movs	r2, #0
 8008eae:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f107 0210 	add.w	r2, r7, #16
 8008eb6:	4611      	mov	r1, r2
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f7ff fda5 	bl	8008a08 <validate>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008ec4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d107      	bne.n	8008edc <f_write+0x44>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	7d5b      	ldrb	r3, [r3, #21]
 8008ed0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008ed4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d002      	beq.n	8008ee2 <f_write+0x4a>
 8008edc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ee0:	e16a      	b.n	80091b8 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	7d1b      	ldrb	r3, [r3, #20]
 8008ee6:	f003 0302 	and.w	r3, r3, #2
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d101      	bne.n	8008ef2 <f_write+0x5a>
 8008eee:	2307      	movs	r3, #7
 8008ef0:	e162      	b.n	80091b8 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	699a      	ldr	r2, [r3, #24]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	441a      	add	r2, r3
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	699b      	ldr	r3, [r3, #24]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	f080 814c 	bcs.w	800919c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	699b      	ldr	r3, [r3, #24]
 8008f08:	43db      	mvns	r3, r3
 8008f0a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8008f0c:	e146      	b.n	800919c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	699b      	ldr	r3, [r3, #24]
 8008f12:	693a      	ldr	r2, [r7, #16]
 8008f14:	8992      	ldrh	r2, [r2, #12]
 8008f16:	fbb3 f1f2 	udiv	r1, r3, r2
 8008f1a:	fb02 f201 	mul.w	r2, r2, r1
 8008f1e:	1a9b      	subs	r3, r3, r2
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	f040 80f1 	bne.w	8009108 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	699b      	ldr	r3, [r3, #24]
 8008f2a:	693a      	ldr	r2, [r7, #16]
 8008f2c:	8992      	ldrh	r2, [r2, #12]
 8008f2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	8952      	ldrh	r2, [r2, #10]
 8008f36:	3a01      	subs	r2, #1
 8008f38:	4013      	ands	r3, r2
 8008f3a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8008f3c:	69bb      	ldr	r3, [r7, #24]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d143      	bne.n	8008fca <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	699b      	ldr	r3, [r3, #24]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d10c      	bne.n	8008f64 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8008f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d11a      	bne.n	8008f8c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2100      	movs	r1, #0
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f7fe fdef 	bl	8007b3e <create_chain>
 8008f60:	62b8      	str	r0, [r7, #40]	; 0x28
 8008f62:	e013      	b.n	8008f8c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d007      	beq.n	8008f7c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	699b      	ldr	r3, [r3, #24]
 8008f70:	4619      	mov	r1, r3
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f7fe fe7b 	bl	8007c6e <clmt_clust>
 8008f78:	62b8      	str	r0, [r7, #40]	; 0x28
 8008f7a:	e007      	b.n	8008f8c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8008f7c:	68fa      	ldr	r2, [r7, #12]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	69db      	ldr	r3, [r3, #28]
 8008f82:	4619      	mov	r1, r3
 8008f84:	4610      	mov	r0, r2
 8008f86:	f7fe fdda 	bl	8007b3e <create_chain>
 8008f8a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	f000 8109 	beq.w	80091a6 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d104      	bne.n	8008fa4 <f_write+0x10c>
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2202      	movs	r2, #2
 8008f9e:	755a      	strb	r2, [r3, #21]
 8008fa0:	2302      	movs	r3, #2
 8008fa2:	e109      	b.n	80091b8 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008faa:	d104      	bne.n	8008fb6 <f_write+0x11e>
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	755a      	strb	r2, [r3, #21]
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	e100      	b.n	80091b8 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008fba:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	689b      	ldr	r3, [r3, #8]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d102      	bne.n	8008fca <f_write+0x132>
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008fc8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	7d1b      	ldrb	r3, [r3, #20]
 8008fce:	b25b      	sxtb	r3, r3
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	da18      	bge.n	8009006 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	7858      	ldrb	r0, [r3, #1]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	6a1a      	ldr	r2, [r3, #32]
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	f7fd ffb4 	bl	8006f50 <disk_write>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d004      	beq.n	8008ff8 <f_write+0x160>
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	755a      	strb	r2, [r3, #21]
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	e0df      	b.n	80091b8 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	7d1b      	ldrb	r3, [r3, #20]
 8008ffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009000:	b2da      	uxtb	r2, r3
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009006:	693a      	ldr	r2, [r7, #16]
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	69db      	ldr	r3, [r3, #28]
 800900c:	4619      	mov	r1, r3
 800900e:	4610      	mov	r0, r2
 8009010:	f7fe fb2a 	bl	8007668 <clust2sect>
 8009014:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d104      	bne.n	8009026 <f_write+0x18e>
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2202      	movs	r2, #2
 8009020:	755a      	strb	r2, [r3, #21]
 8009022:	2302      	movs	r3, #2
 8009024:	e0c8      	b.n	80091b8 <f_write+0x320>
			sect += csect;
 8009026:	697a      	ldr	r2, [r7, #20]
 8009028:	69bb      	ldr	r3, [r7, #24]
 800902a:	4413      	add	r3, r2
 800902c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	899b      	ldrh	r3, [r3, #12]
 8009032:	461a      	mov	r2, r3
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	fbb3 f3f2 	udiv	r3, r3, r2
 800903a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800903c:	6a3b      	ldr	r3, [r7, #32]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d043      	beq.n	80090ca <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009042:	69ba      	ldr	r2, [r7, #24]
 8009044:	6a3b      	ldr	r3, [r7, #32]
 8009046:	4413      	add	r3, r2
 8009048:	693a      	ldr	r2, [r7, #16]
 800904a:	8952      	ldrh	r2, [r2, #10]
 800904c:	4293      	cmp	r3, r2
 800904e:	d905      	bls.n	800905c <f_write+0x1c4>
					cc = fs->csize - csect;
 8009050:	693b      	ldr	r3, [r7, #16]
 8009052:	895b      	ldrh	r3, [r3, #10]
 8009054:	461a      	mov	r2, r3
 8009056:	69bb      	ldr	r3, [r7, #24]
 8009058:	1ad3      	subs	r3, r2, r3
 800905a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	7858      	ldrb	r0, [r3, #1]
 8009060:	6a3b      	ldr	r3, [r7, #32]
 8009062:	697a      	ldr	r2, [r7, #20]
 8009064:	69f9      	ldr	r1, [r7, #28]
 8009066:	f7fd ff73 	bl	8006f50 <disk_write>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d004      	beq.n	800907a <f_write+0x1e2>
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2201      	movs	r2, #1
 8009074:	755a      	strb	r2, [r3, #21]
 8009076:	2301      	movs	r3, #1
 8009078:	e09e      	b.n	80091b8 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	6a1a      	ldr	r2, [r3, #32]
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	1ad3      	subs	r3, r2, r3
 8009082:	6a3a      	ldr	r2, [r7, #32]
 8009084:	429a      	cmp	r2, r3
 8009086:	d918      	bls.n	80090ba <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6a1a      	ldr	r2, [r3, #32]
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	1ad3      	subs	r3, r2, r3
 8009096:	693a      	ldr	r2, [r7, #16]
 8009098:	8992      	ldrh	r2, [r2, #12]
 800909a:	fb02 f303 	mul.w	r3, r2, r3
 800909e:	69fa      	ldr	r2, [r7, #28]
 80090a0:	18d1      	adds	r1, r2, r3
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	899b      	ldrh	r3, [r3, #12]
 80090a6:	461a      	mov	r2, r3
 80090a8:	f7fe f812 	bl	80070d0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	7d1b      	ldrb	r3, [r3, #20]
 80090b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090b4:	b2da      	uxtb	r2, r3
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	899b      	ldrh	r3, [r3, #12]
 80090be:	461a      	mov	r2, r3
 80090c0:	6a3b      	ldr	r3, [r7, #32]
 80090c2:	fb02 f303 	mul.w	r3, r2, r3
 80090c6:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80090c8:	e04b      	b.n	8009162 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	6a1b      	ldr	r3, [r3, #32]
 80090ce:	697a      	ldr	r2, [r7, #20]
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d016      	beq.n	8009102 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	699a      	ldr	r2, [r3, #24]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80090dc:	429a      	cmp	r2, r3
 80090de:	d210      	bcs.n	8009102 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	7858      	ldrb	r0, [r3, #1]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80090ea:	2301      	movs	r3, #1
 80090ec:	697a      	ldr	r2, [r7, #20]
 80090ee:	f7fd ff0f 	bl	8006f10 <disk_read>
 80090f2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d004      	beq.n	8009102 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2201      	movs	r2, #1
 80090fc:	755a      	strb	r2, [r3, #21]
 80090fe:	2301      	movs	r3, #1
 8009100:	e05a      	b.n	80091b8 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	697a      	ldr	r2, [r7, #20]
 8009106:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	899b      	ldrh	r3, [r3, #12]
 800910c:	4618      	mov	r0, r3
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	699b      	ldr	r3, [r3, #24]
 8009112:	693a      	ldr	r2, [r7, #16]
 8009114:	8992      	ldrh	r2, [r2, #12]
 8009116:	fbb3 f1f2 	udiv	r1, r3, r2
 800911a:	fb02 f201 	mul.w	r2, r2, r1
 800911e:	1a9b      	subs	r3, r3, r2
 8009120:	1ac3      	subs	r3, r0, r3
 8009122:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009124:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	429a      	cmp	r2, r3
 800912a:	d901      	bls.n	8009130 <f_write+0x298>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	699b      	ldr	r3, [r3, #24]
 800913a:	693a      	ldr	r2, [r7, #16]
 800913c:	8992      	ldrh	r2, [r2, #12]
 800913e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009142:	fb02 f200 	mul.w	r2, r2, r0
 8009146:	1a9b      	subs	r3, r3, r2
 8009148:	440b      	add	r3, r1
 800914a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800914c:	69f9      	ldr	r1, [r7, #28]
 800914e:	4618      	mov	r0, r3
 8009150:	f7fd ffbe 	bl	80070d0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	7d1b      	ldrb	r3, [r3, #20]
 8009158:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800915c:	b2da      	uxtb	r2, r3
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009162:	69fa      	ldr	r2, [r7, #28]
 8009164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009166:	4413      	add	r3, r2
 8009168:	61fb      	str	r3, [r7, #28]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	699a      	ldr	r2, [r3, #24]
 800916e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009170:	441a      	add	r2, r3
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	619a      	str	r2, [r3, #24]
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	68da      	ldr	r2, [r3, #12]
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	699b      	ldr	r3, [r3, #24]
 800917e:	429a      	cmp	r2, r3
 8009180:	bf38      	it	cc
 8009182:	461a      	movcc	r2, r3
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	60da      	str	r2, [r3, #12]
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800918e:	441a      	add	r2, r3
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	601a      	str	r2, [r3, #0]
 8009194:	687a      	ldr	r2, [r7, #4]
 8009196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	f47f aeb5 	bne.w	8008f0e <f_write+0x76>
 80091a4:	e000      	b.n	80091a8 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80091a6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	7d1b      	ldrb	r3, [r3, #20]
 80091ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091b0:	b2da      	uxtb	r2, r3
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80091b6:	2300      	movs	r3, #0
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3730      	adds	r7, #48	; 0x30
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b086      	sub	sp, #24
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f107 0208 	add.w	r2, r7, #8
 80091ce:	4611      	mov	r1, r2
 80091d0:	4618      	mov	r0, r3
 80091d2:	f7ff fc19 	bl	8008a08 <validate>
 80091d6:	4603      	mov	r3, r0
 80091d8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80091da:	7dfb      	ldrb	r3, [r7, #23]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d168      	bne.n	80092b2 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	7d1b      	ldrb	r3, [r3, #20]
 80091e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d062      	beq.n	80092b2 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	7d1b      	ldrb	r3, [r3, #20]
 80091f0:	b25b      	sxtb	r3, r3
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	da15      	bge.n	8009222 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	7858      	ldrb	r0, [r3, #1]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6a1a      	ldr	r2, [r3, #32]
 8009204:	2301      	movs	r3, #1
 8009206:	f7fd fea3 	bl	8006f50 <disk_write>
 800920a:	4603      	mov	r3, r0
 800920c:	2b00      	cmp	r3, #0
 800920e:	d001      	beq.n	8009214 <f_sync+0x54>
 8009210:	2301      	movs	r3, #1
 8009212:	e04f      	b.n	80092b4 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	7d1b      	ldrb	r3, [r3, #20]
 8009218:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800921c:	b2da      	uxtb	r2, r3
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009222:	f7fd fbf3 	bl	8006a0c <get_fattime>
 8009226:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009228:	68ba      	ldr	r2, [r7, #8]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800922e:	4619      	mov	r1, r3
 8009230:	4610      	mov	r0, r2
 8009232:	f7fe f97b 	bl	800752c <move_window>
 8009236:	4603      	mov	r3, r0
 8009238:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800923a:	7dfb      	ldrb	r3, [r7, #23]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d138      	bne.n	80092b2 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009244:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	330b      	adds	r3, #11
 800924a:	781a      	ldrb	r2, [r3, #0]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	330b      	adds	r3, #11
 8009250:	f042 0220 	orr.w	r2, r2, #32
 8009254:	b2d2      	uxtb	r2, r2
 8009256:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6818      	ldr	r0, [r3, #0]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	461a      	mov	r2, r3
 8009262:	68f9      	ldr	r1, [r7, #12]
 8009264:	f7fe ff00 	bl	8008068 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f103 021c 	add.w	r2, r3, #28
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	4619      	mov	r1, r3
 8009274:	4610      	mov	r0, r2
 8009276:	f7fd feff 	bl	8007078 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	3316      	adds	r3, #22
 800927e:	6939      	ldr	r1, [r7, #16]
 8009280:	4618      	mov	r0, r3
 8009282:	f7fd fef9 	bl	8007078 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	3312      	adds	r3, #18
 800928a:	2100      	movs	r1, #0
 800928c:	4618      	mov	r0, r3
 800928e:	f7fd fed8 	bl	8007042 <st_word>
					fs->wflag = 1;
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	2201      	movs	r2, #1
 8009296:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	4618      	mov	r0, r3
 800929c:	f7fe f974 	bl	8007588 <sync_fs>
 80092a0:	4603      	mov	r3, r0
 80092a2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	7d1b      	ldrb	r3, [r3, #20]
 80092a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80092ac:	b2da      	uxtb	r2, r3
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80092b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3718      	adds	r7, #24
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f7ff ff7b 	bl	80091c0 <f_sync>
 80092ca:	4603      	mov	r3, r0
 80092cc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80092ce:	7bfb      	ldrb	r3, [r7, #15]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d118      	bne.n	8009306 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f107 0208 	add.w	r2, r7, #8
 80092da:	4611      	mov	r1, r2
 80092dc:	4618      	mov	r0, r3
 80092de:	f7ff fb93 	bl	8008a08 <validate>
 80092e2:	4603      	mov	r3, r0
 80092e4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80092e6:	7bfb      	ldrb	r3, [r7, #15]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d10c      	bne.n	8009306 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	691b      	ldr	r3, [r3, #16]
 80092f0:	4618      	mov	r0, r3
 80092f2:	f7fe f877 	bl	80073e4 <dec_lock>
 80092f6:	4603      	mov	r3, r0
 80092f8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80092fa:	7bfb      	ldrb	r3, [r7, #15]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d102      	bne.n	8009306 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009306:	7bfb      	ldrb	r3, [r7, #15]
}
 8009308:	4618      	mov	r0, r3
 800930a:	3710      	adds	r7, #16
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009310:	b480      	push	{r7}
 8009312:	b087      	sub	sp, #28
 8009314:	af00      	add	r7, sp, #0
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	4613      	mov	r3, r2
 800931c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800931e:	2301      	movs	r3, #1
 8009320:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009322:	2300      	movs	r3, #0
 8009324:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009326:	4b1f      	ldr	r3, [pc, #124]	; (80093a4 <FATFS_LinkDriverEx+0x94>)
 8009328:	7a5b      	ldrb	r3, [r3, #9]
 800932a:	b2db      	uxtb	r3, r3
 800932c:	2b00      	cmp	r3, #0
 800932e:	d131      	bne.n	8009394 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009330:	4b1c      	ldr	r3, [pc, #112]	; (80093a4 <FATFS_LinkDriverEx+0x94>)
 8009332:	7a5b      	ldrb	r3, [r3, #9]
 8009334:	b2db      	uxtb	r3, r3
 8009336:	461a      	mov	r2, r3
 8009338:	4b1a      	ldr	r3, [pc, #104]	; (80093a4 <FATFS_LinkDriverEx+0x94>)
 800933a:	2100      	movs	r1, #0
 800933c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800933e:	4b19      	ldr	r3, [pc, #100]	; (80093a4 <FATFS_LinkDriverEx+0x94>)
 8009340:	7a5b      	ldrb	r3, [r3, #9]
 8009342:	b2db      	uxtb	r3, r3
 8009344:	4a17      	ldr	r2, [pc, #92]	; (80093a4 <FATFS_LinkDriverEx+0x94>)
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	4413      	add	r3, r2
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800934e:	4b15      	ldr	r3, [pc, #84]	; (80093a4 <FATFS_LinkDriverEx+0x94>)
 8009350:	7a5b      	ldrb	r3, [r3, #9]
 8009352:	b2db      	uxtb	r3, r3
 8009354:	461a      	mov	r2, r3
 8009356:	4b13      	ldr	r3, [pc, #76]	; (80093a4 <FATFS_LinkDriverEx+0x94>)
 8009358:	4413      	add	r3, r2
 800935a:	79fa      	ldrb	r2, [r7, #7]
 800935c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800935e:	4b11      	ldr	r3, [pc, #68]	; (80093a4 <FATFS_LinkDriverEx+0x94>)
 8009360:	7a5b      	ldrb	r3, [r3, #9]
 8009362:	b2db      	uxtb	r3, r3
 8009364:	1c5a      	adds	r2, r3, #1
 8009366:	b2d1      	uxtb	r1, r2
 8009368:	4a0e      	ldr	r2, [pc, #56]	; (80093a4 <FATFS_LinkDriverEx+0x94>)
 800936a:	7251      	strb	r1, [r2, #9]
 800936c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800936e:	7dbb      	ldrb	r3, [r7, #22]
 8009370:	3330      	adds	r3, #48	; 0x30
 8009372:	b2da      	uxtb	r2, r3
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	3301      	adds	r3, #1
 800937c:	223a      	movs	r2, #58	; 0x3a
 800937e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	3302      	adds	r3, #2
 8009384:	222f      	movs	r2, #47	; 0x2f
 8009386:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	3303      	adds	r3, #3
 800938c:	2200      	movs	r2, #0
 800938e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009390:	2300      	movs	r3, #0
 8009392:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009394:	7dfb      	ldrb	r3, [r7, #23]
}
 8009396:	4618      	mov	r0, r3
 8009398:	371c      	adds	r7, #28
 800939a:	46bd      	mov	sp, r7
 800939c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a0:	4770      	bx	lr
 80093a2:	bf00      	nop
 80093a4:	200019d0 	.word	0x200019d0

080093a8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80093b2:	2200      	movs	r2, #0
 80093b4:	6839      	ldr	r1, [r7, #0]
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f7ff ffaa 	bl	8009310 <FATFS_LinkDriverEx>
 80093bc:	4603      	mov	r3, r0
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3708      	adds	r7, #8
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
	...

080093c8 <__errno>:
 80093c8:	4b01      	ldr	r3, [pc, #4]	; (80093d0 <__errno+0x8>)
 80093ca:	6818      	ldr	r0, [r3, #0]
 80093cc:	4770      	bx	lr
 80093ce:	bf00      	nop
 80093d0:	20000014 	.word	0x20000014

080093d4 <__libc_init_array>:
 80093d4:	b570      	push	{r4, r5, r6, lr}
 80093d6:	4e0d      	ldr	r6, [pc, #52]	; (800940c <__libc_init_array+0x38>)
 80093d8:	4c0d      	ldr	r4, [pc, #52]	; (8009410 <__libc_init_array+0x3c>)
 80093da:	1ba4      	subs	r4, r4, r6
 80093dc:	10a4      	asrs	r4, r4, #2
 80093de:	2500      	movs	r5, #0
 80093e0:	42a5      	cmp	r5, r4
 80093e2:	d109      	bne.n	80093f8 <__libc_init_array+0x24>
 80093e4:	4e0b      	ldr	r6, [pc, #44]	; (8009414 <__libc_init_array+0x40>)
 80093e6:	4c0c      	ldr	r4, [pc, #48]	; (8009418 <__libc_init_array+0x44>)
 80093e8:	f001 f95c 	bl	800a6a4 <_init>
 80093ec:	1ba4      	subs	r4, r4, r6
 80093ee:	10a4      	asrs	r4, r4, #2
 80093f0:	2500      	movs	r5, #0
 80093f2:	42a5      	cmp	r5, r4
 80093f4:	d105      	bne.n	8009402 <__libc_init_array+0x2e>
 80093f6:	bd70      	pop	{r4, r5, r6, pc}
 80093f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80093fc:	4798      	blx	r3
 80093fe:	3501      	adds	r5, #1
 8009400:	e7ee      	b.n	80093e0 <__libc_init_array+0xc>
 8009402:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009406:	4798      	blx	r3
 8009408:	3501      	adds	r5, #1
 800940a:	e7f2      	b.n	80093f2 <__libc_init_array+0x1e>
 800940c:	0800a8a0 	.word	0x0800a8a0
 8009410:	0800a8a0 	.word	0x0800a8a0
 8009414:	0800a8a0 	.word	0x0800a8a0
 8009418:	0800a8a4 	.word	0x0800a8a4

0800941c <__itoa>:
 800941c:	1e93      	subs	r3, r2, #2
 800941e:	2b22      	cmp	r3, #34	; 0x22
 8009420:	b510      	push	{r4, lr}
 8009422:	460c      	mov	r4, r1
 8009424:	d904      	bls.n	8009430 <__itoa+0x14>
 8009426:	2300      	movs	r3, #0
 8009428:	700b      	strb	r3, [r1, #0]
 800942a:	461c      	mov	r4, r3
 800942c:	4620      	mov	r0, r4
 800942e:	bd10      	pop	{r4, pc}
 8009430:	2a0a      	cmp	r2, #10
 8009432:	d109      	bne.n	8009448 <__itoa+0x2c>
 8009434:	2800      	cmp	r0, #0
 8009436:	da07      	bge.n	8009448 <__itoa+0x2c>
 8009438:	232d      	movs	r3, #45	; 0x2d
 800943a:	700b      	strb	r3, [r1, #0]
 800943c:	4240      	negs	r0, r0
 800943e:	2101      	movs	r1, #1
 8009440:	4421      	add	r1, r4
 8009442:	f000 f897 	bl	8009574 <__utoa>
 8009446:	e7f1      	b.n	800942c <__itoa+0x10>
 8009448:	2100      	movs	r1, #0
 800944a:	e7f9      	b.n	8009440 <__itoa+0x24>

0800944c <itoa>:
 800944c:	f7ff bfe6 	b.w	800941c <__itoa>

08009450 <malloc>:
 8009450:	4b02      	ldr	r3, [pc, #8]	; (800945c <malloc+0xc>)
 8009452:	4601      	mov	r1, r0
 8009454:	6818      	ldr	r0, [r3, #0]
 8009456:	f000 b80b 	b.w	8009470 <_malloc_r>
 800945a:	bf00      	nop
 800945c:	20000014 	.word	0x20000014

08009460 <memset>:
 8009460:	4402      	add	r2, r0
 8009462:	4603      	mov	r3, r0
 8009464:	4293      	cmp	r3, r2
 8009466:	d100      	bne.n	800946a <memset+0xa>
 8009468:	4770      	bx	lr
 800946a:	f803 1b01 	strb.w	r1, [r3], #1
 800946e:	e7f9      	b.n	8009464 <memset+0x4>

08009470 <_malloc_r>:
 8009470:	b570      	push	{r4, r5, r6, lr}
 8009472:	1ccd      	adds	r5, r1, #3
 8009474:	f025 0503 	bic.w	r5, r5, #3
 8009478:	3508      	adds	r5, #8
 800947a:	2d0c      	cmp	r5, #12
 800947c:	bf38      	it	cc
 800947e:	250c      	movcc	r5, #12
 8009480:	2d00      	cmp	r5, #0
 8009482:	4606      	mov	r6, r0
 8009484:	db01      	blt.n	800948a <_malloc_r+0x1a>
 8009486:	42a9      	cmp	r1, r5
 8009488:	d903      	bls.n	8009492 <_malloc_r+0x22>
 800948a:	230c      	movs	r3, #12
 800948c:	6033      	str	r3, [r6, #0]
 800948e:	2000      	movs	r0, #0
 8009490:	bd70      	pop	{r4, r5, r6, pc}
 8009492:	f000 f8ad 	bl	80095f0 <__malloc_lock>
 8009496:	4a21      	ldr	r2, [pc, #132]	; (800951c <_malloc_r+0xac>)
 8009498:	6814      	ldr	r4, [r2, #0]
 800949a:	4621      	mov	r1, r4
 800949c:	b991      	cbnz	r1, 80094c4 <_malloc_r+0x54>
 800949e:	4c20      	ldr	r4, [pc, #128]	; (8009520 <_malloc_r+0xb0>)
 80094a0:	6823      	ldr	r3, [r4, #0]
 80094a2:	b91b      	cbnz	r3, 80094ac <_malloc_r+0x3c>
 80094a4:	4630      	mov	r0, r6
 80094a6:	f000 f83d 	bl	8009524 <_sbrk_r>
 80094aa:	6020      	str	r0, [r4, #0]
 80094ac:	4629      	mov	r1, r5
 80094ae:	4630      	mov	r0, r6
 80094b0:	f000 f838 	bl	8009524 <_sbrk_r>
 80094b4:	1c43      	adds	r3, r0, #1
 80094b6:	d124      	bne.n	8009502 <_malloc_r+0x92>
 80094b8:	230c      	movs	r3, #12
 80094ba:	6033      	str	r3, [r6, #0]
 80094bc:	4630      	mov	r0, r6
 80094be:	f000 f898 	bl	80095f2 <__malloc_unlock>
 80094c2:	e7e4      	b.n	800948e <_malloc_r+0x1e>
 80094c4:	680b      	ldr	r3, [r1, #0]
 80094c6:	1b5b      	subs	r3, r3, r5
 80094c8:	d418      	bmi.n	80094fc <_malloc_r+0x8c>
 80094ca:	2b0b      	cmp	r3, #11
 80094cc:	d90f      	bls.n	80094ee <_malloc_r+0x7e>
 80094ce:	600b      	str	r3, [r1, #0]
 80094d0:	50cd      	str	r5, [r1, r3]
 80094d2:	18cc      	adds	r4, r1, r3
 80094d4:	4630      	mov	r0, r6
 80094d6:	f000 f88c 	bl	80095f2 <__malloc_unlock>
 80094da:	f104 000b 	add.w	r0, r4, #11
 80094de:	1d23      	adds	r3, r4, #4
 80094e0:	f020 0007 	bic.w	r0, r0, #7
 80094e4:	1ac3      	subs	r3, r0, r3
 80094e6:	d0d3      	beq.n	8009490 <_malloc_r+0x20>
 80094e8:	425a      	negs	r2, r3
 80094ea:	50e2      	str	r2, [r4, r3]
 80094ec:	e7d0      	b.n	8009490 <_malloc_r+0x20>
 80094ee:	428c      	cmp	r4, r1
 80094f0:	684b      	ldr	r3, [r1, #4]
 80094f2:	bf16      	itet	ne
 80094f4:	6063      	strne	r3, [r4, #4]
 80094f6:	6013      	streq	r3, [r2, #0]
 80094f8:	460c      	movne	r4, r1
 80094fa:	e7eb      	b.n	80094d4 <_malloc_r+0x64>
 80094fc:	460c      	mov	r4, r1
 80094fe:	6849      	ldr	r1, [r1, #4]
 8009500:	e7cc      	b.n	800949c <_malloc_r+0x2c>
 8009502:	1cc4      	adds	r4, r0, #3
 8009504:	f024 0403 	bic.w	r4, r4, #3
 8009508:	42a0      	cmp	r0, r4
 800950a:	d005      	beq.n	8009518 <_malloc_r+0xa8>
 800950c:	1a21      	subs	r1, r4, r0
 800950e:	4630      	mov	r0, r6
 8009510:	f000 f808 	bl	8009524 <_sbrk_r>
 8009514:	3001      	adds	r0, #1
 8009516:	d0cf      	beq.n	80094b8 <_malloc_r+0x48>
 8009518:	6025      	str	r5, [r4, #0]
 800951a:	e7db      	b.n	80094d4 <_malloc_r+0x64>
 800951c:	200019dc 	.word	0x200019dc
 8009520:	200019e0 	.word	0x200019e0

08009524 <_sbrk_r>:
 8009524:	b538      	push	{r3, r4, r5, lr}
 8009526:	4c06      	ldr	r4, [pc, #24]	; (8009540 <_sbrk_r+0x1c>)
 8009528:	2300      	movs	r3, #0
 800952a:	4605      	mov	r5, r0
 800952c:	4608      	mov	r0, r1
 800952e:	6023      	str	r3, [r4, #0]
 8009530:	f7f8 fdae 	bl	8002090 <_sbrk>
 8009534:	1c43      	adds	r3, r0, #1
 8009536:	d102      	bne.n	800953e <_sbrk_r+0x1a>
 8009538:	6823      	ldr	r3, [r4, #0]
 800953a:	b103      	cbz	r3, 800953e <_sbrk_r+0x1a>
 800953c:	602b      	str	r3, [r5, #0]
 800953e:	bd38      	pop	{r3, r4, r5, pc}
 8009540:	20003c9c 	.word	0x20003c9c

08009544 <strcat>:
 8009544:	b510      	push	{r4, lr}
 8009546:	4603      	mov	r3, r0
 8009548:	781a      	ldrb	r2, [r3, #0]
 800954a:	1c5c      	adds	r4, r3, #1
 800954c:	b93a      	cbnz	r2, 800955e <strcat+0x1a>
 800954e:	3b01      	subs	r3, #1
 8009550:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009554:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009558:	2a00      	cmp	r2, #0
 800955a:	d1f9      	bne.n	8009550 <strcat+0xc>
 800955c:	bd10      	pop	{r4, pc}
 800955e:	4623      	mov	r3, r4
 8009560:	e7f2      	b.n	8009548 <strcat+0x4>

08009562 <strcpy>:
 8009562:	4603      	mov	r3, r0
 8009564:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009568:	f803 2b01 	strb.w	r2, [r3], #1
 800956c:	2a00      	cmp	r2, #0
 800956e:	d1f9      	bne.n	8009564 <strcpy+0x2>
 8009570:	4770      	bx	lr
	...

08009574 <__utoa>:
 8009574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009576:	4b1d      	ldr	r3, [pc, #116]	; (80095ec <__utoa+0x78>)
 8009578:	b08b      	sub	sp, #44	; 0x2c
 800957a:	4605      	mov	r5, r0
 800957c:	460c      	mov	r4, r1
 800957e:	466e      	mov	r6, sp
 8009580:	f103 0c20 	add.w	ip, r3, #32
 8009584:	6818      	ldr	r0, [r3, #0]
 8009586:	6859      	ldr	r1, [r3, #4]
 8009588:	4637      	mov	r7, r6
 800958a:	c703      	stmia	r7!, {r0, r1}
 800958c:	3308      	adds	r3, #8
 800958e:	4563      	cmp	r3, ip
 8009590:	463e      	mov	r6, r7
 8009592:	d1f7      	bne.n	8009584 <__utoa+0x10>
 8009594:	6818      	ldr	r0, [r3, #0]
 8009596:	791b      	ldrb	r3, [r3, #4]
 8009598:	713b      	strb	r3, [r7, #4]
 800959a:	1e93      	subs	r3, r2, #2
 800959c:	2b22      	cmp	r3, #34	; 0x22
 800959e:	6038      	str	r0, [r7, #0]
 80095a0:	f04f 0300 	mov.w	r3, #0
 80095a4:	d904      	bls.n	80095b0 <__utoa+0x3c>
 80095a6:	7023      	strb	r3, [r4, #0]
 80095a8:	461c      	mov	r4, r3
 80095aa:	4620      	mov	r0, r4
 80095ac:	b00b      	add	sp, #44	; 0x2c
 80095ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095b0:	1e66      	subs	r6, r4, #1
 80095b2:	fbb5 f0f2 	udiv	r0, r5, r2
 80095b6:	af0a      	add	r7, sp, #40	; 0x28
 80095b8:	fb02 5510 	mls	r5, r2, r0, r5
 80095bc:	443d      	add	r5, r7
 80095be:	1c59      	adds	r1, r3, #1
 80095c0:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 80095c4:	f806 5f01 	strb.w	r5, [r6, #1]!
 80095c8:	4605      	mov	r5, r0
 80095ca:	b968      	cbnz	r0, 80095e8 <__utoa+0x74>
 80095cc:	5460      	strb	r0, [r4, r1]
 80095ce:	4423      	add	r3, r4
 80095d0:	4622      	mov	r2, r4
 80095d2:	1b19      	subs	r1, r3, r4
 80095d4:	1b10      	subs	r0, r2, r4
 80095d6:	4281      	cmp	r1, r0
 80095d8:	dde7      	ble.n	80095aa <__utoa+0x36>
 80095da:	7811      	ldrb	r1, [r2, #0]
 80095dc:	7818      	ldrb	r0, [r3, #0]
 80095de:	f802 0b01 	strb.w	r0, [r2], #1
 80095e2:	f803 1901 	strb.w	r1, [r3], #-1
 80095e6:	e7f4      	b.n	80095d2 <__utoa+0x5e>
 80095e8:	460b      	mov	r3, r1
 80095ea:	e7e2      	b.n	80095b2 <__utoa+0x3e>
 80095ec:	0800a828 	.word	0x0800a828

080095f0 <__malloc_lock>:
 80095f0:	4770      	bx	lr

080095f2 <__malloc_unlock>:
 80095f2:	4770      	bx	lr

080095f4 <pow>:
 80095f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f8:	ed2d 8b04 	vpush	{d8-d9}
 80095fc:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80098d0 <pow+0x2dc>
 8009600:	b08d      	sub	sp, #52	; 0x34
 8009602:	ec57 6b10 	vmov	r6, r7, d0
 8009606:	ec55 4b11 	vmov	r4, r5, d1
 800960a:	f000 f965 	bl	80098d8 <__ieee754_pow>
 800960e:	f999 3000 	ldrsb.w	r3, [r9]
 8009612:	9300      	str	r3, [sp, #0]
 8009614:	3301      	adds	r3, #1
 8009616:	eeb0 8a40 	vmov.f32	s16, s0
 800961a:	eef0 8a60 	vmov.f32	s17, s1
 800961e:	46c8      	mov	r8, r9
 8009620:	d05f      	beq.n	80096e2 <pow+0xee>
 8009622:	4622      	mov	r2, r4
 8009624:	462b      	mov	r3, r5
 8009626:	4620      	mov	r0, r4
 8009628:	4629      	mov	r1, r5
 800962a:	f7f7 fa33 	bl	8000a94 <__aeabi_dcmpun>
 800962e:	4683      	mov	fp, r0
 8009630:	2800      	cmp	r0, #0
 8009632:	d156      	bne.n	80096e2 <pow+0xee>
 8009634:	4632      	mov	r2, r6
 8009636:	463b      	mov	r3, r7
 8009638:	4630      	mov	r0, r6
 800963a:	4639      	mov	r1, r7
 800963c:	f7f7 fa2a 	bl	8000a94 <__aeabi_dcmpun>
 8009640:	9001      	str	r0, [sp, #4]
 8009642:	b1e8      	cbz	r0, 8009680 <pow+0x8c>
 8009644:	2200      	movs	r2, #0
 8009646:	2300      	movs	r3, #0
 8009648:	4620      	mov	r0, r4
 800964a:	4629      	mov	r1, r5
 800964c:	f7f7 f9f0 	bl	8000a30 <__aeabi_dcmpeq>
 8009650:	2800      	cmp	r0, #0
 8009652:	d046      	beq.n	80096e2 <pow+0xee>
 8009654:	2301      	movs	r3, #1
 8009656:	9302      	str	r3, [sp, #8]
 8009658:	4b96      	ldr	r3, [pc, #600]	; (80098b4 <pow+0x2c0>)
 800965a:	9303      	str	r3, [sp, #12]
 800965c:	4b96      	ldr	r3, [pc, #600]	; (80098b8 <pow+0x2c4>)
 800965e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8009662:	2200      	movs	r2, #0
 8009664:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009668:	9b00      	ldr	r3, [sp, #0]
 800966a:	2b02      	cmp	r3, #2
 800966c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009670:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009674:	d033      	beq.n	80096de <pow+0xea>
 8009676:	a802      	add	r0, sp, #8
 8009678:	f000 fefd 	bl	800a476 <matherr>
 800967c:	bb48      	cbnz	r0, 80096d2 <pow+0xde>
 800967e:	e05d      	b.n	800973c <pow+0x148>
 8009680:	f04f 0a00 	mov.w	sl, #0
 8009684:	f04f 0b00 	mov.w	fp, #0
 8009688:	4652      	mov	r2, sl
 800968a:	465b      	mov	r3, fp
 800968c:	4630      	mov	r0, r6
 800968e:	4639      	mov	r1, r7
 8009690:	f7f7 f9ce 	bl	8000a30 <__aeabi_dcmpeq>
 8009694:	ec4b ab19 	vmov	d9, sl, fp
 8009698:	2800      	cmp	r0, #0
 800969a:	d054      	beq.n	8009746 <pow+0x152>
 800969c:	4652      	mov	r2, sl
 800969e:	465b      	mov	r3, fp
 80096a0:	4620      	mov	r0, r4
 80096a2:	4629      	mov	r1, r5
 80096a4:	f7f7 f9c4 	bl	8000a30 <__aeabi_dcmpeq>
 80096a8:	4680      	mov	r8, r0
 80096aa:	b318      	cbz	r0, 80096f4 <pow+0x100>
 80096ac:	2301      	movs	r3, #1
 80096ae:	9302      	str	r3, [sp, #8]
 80096b0:	4b80      	ldr	r3, [pc, #512]	; (80098b4 <pow+0x2c0>)
 80096b2:	9303      	str	r3, [sp, #12]
 80096b4:	9b01      	ldr	r3, [sp, #4]
 80096b6:	930a      	str	r3, [sp, #40]	; 0x28
 80096b8:	9b00      	ldr	r3, [sp, #0]
 80096ba:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80096be:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80096c2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d0d5      	beq.n	8009676 <pow+0x82>
 80096ca:	4b7b      	ldr	r3, [pc, #492]	; (80098b8 <pow+0x2c4>)
 80096cc:	2200      	movs	r2, #0
 80096ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80096d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096d4:	b11b      	cbz	r3, 80096de <pow+0xea>
 80096d6:	f7ff fe77 	bl	80093c8 <__errno>
 80096da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096dc:	6003      	str	r3, [r0, #0]
 80096de:	ed9d 8b08 	vldr	d8, [sp, #32]
 80096e2:	eeb0 0a48 	vmov.f32	s0, s16
 80096e6:	eef0 0a68 	vmov.f32	s1, s17
 80096ea:	b00d      	add	sp, #52	; 0x34
 80096ec:	ecbd 8b04 	vpop	{d8-d9}
 80096f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f4:	ec45 4b10 	vmov	d0, r4, r5
 80096f8:	f000 feb5 	bl	800a466 <finite>
 80096fc:	2800      	cmp	r0, #0
 80096fe:	d0f0      	beq.n	80096e2 <pow+0xee>
 8009700:	4652      	mov	r2, sl
 8009702:	465b      	mov	r3, fp
 8009704:	4620      	mov	r0, r4
 8009706:	4629      	mov	r1, r5
 8009708:	f7f7 f99c 	bl	8000a44 <__aeabi_dcmplt>
 800970c:	2800      	cmp	r0, #0
 800970e:	d0e8      	beq.n	80096e2 <pow+0xee>
 8009710:	2301      	movs	r3, #1
 8009712:	9302      	str	r3, [sp, #8]
 8009714:	4b67      	ldr	r3, [pc, #412]	; (80098b4 <pow+0x2c0>)
 8009716:	9303      	str	r3, [sp, #12]
 8009718:	f999 3000 	ldrsb.w	r3, [r9]
 800971c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009720:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009724:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009728:	b913      	cbnz	r3, 8009730 <pow+0x13c>
 800972a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800972e:	e7a2      	b.n	8009676 <pow+0x82>
 8009730:	4962      	ldr	r1, [pc, #392]	; (80098bc <pow+0x2c8>)
 8009732:	2000      	movs	r0, #0
 8009734:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009738:	2b02      	cmp	r3, #2
 800973a:	d19c      	bne.n	8009676 <pow+0x82>
 800973c:	f7ff fe44 	bl	80093c8 <__errno>
 8009740:	2321      	movs	r3, #33	; 0x21
 8009742:	6003      	str	r3, [r0, #0]
 8009744:	e7c5      	b.n	80096d2 <pow+0xde>
 8009746:	eeb0 0a48 	vmov.f32	s0, s16
 800974a:	eef0 0a68 	vmov.f32	s1, s17
 800974e:	f000 fe8a 	bl	800a466 <finite>
 8009752:	9000      	str	r0, [sp, #0]
 8009754:	2800      	cmp	r0, #0
 8009756:	f040 8081 	bne.w	800985c <pow+0x268>
 800975a:	ec47 6b10 	vmov	d0, r6, r7
 800975e:	f000 fe82 	bl	800a466 <finite>
 8009762:	2800      	cmp	r0, #0
 8009764:	d07a      	beq.n	800985c <pow+0x268>
 8009766:	ec45 4b10 	vmov	d0, r4, r5
 800976a:	f000 fe7c 	bl	800a466 <finite>
 800976e:	2800      	cmp	r0, #0
 8009770:	d074      	beq.n	800985c <pow+0x268>
 8009772:	ec53 2b18 	vmov	r2, r3, d8
 8009776:	ee18 0a10 	vmov	r0, s16
 800977a:	4619      	mov	r1, r3
 800977c:	f7f7 f98a 	bl	8000a94 <__aeabi_dcmpun>
 8009780:	f999 9000 	ldrsb.w	r9, [r9]
 8009784:	4b4b      	ldr	r3, [pc, #300]	; (80098b4 <pow+0x2c0>)
 8009786:	b1b0      	cbz	r0, 80097b6 <pow+0x1c2>
 8009788:	2201      	movs	r2, #1
 800978a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800978e:	9b00      	ldr	r3, [sp, #0]
 8009790:	930a      	str	r3, [sp, #40]	; 0x28
 8009792:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009796:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800979a:	f1b9 0f00 	cmp.w	r9, #0
 800979e:	d0c4      	beq.n	800972a <pow+0x136>
 80097a0:	4652      	mov	r2, sl
 80097a2:	465b      	mov	r3, fp
 80097a4:	4650      	mov	r0, sl
 80097a6:	4659      	mov	r1, fp
 80097a8:	f7f7 f804 	bl	80007b4 <__aeabi_ddiv>
 80097ac:	f1b9 0f02 	cmp.w	r9, #2
 80097b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80097b4:	e7c1      	b.n	800973a <pow+0x146>
 80097b6:	2203      	movs	r2, #3
 80097b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80097bc:	900a      	str	r0, [sp, #40]	; 0x28
 80097be:	4629      	mov	r1, r5
 80097c0:	4620      	mov	r0, r4
 80097c2:	2200      	movs	r2, #0
 80097c4:	4b3e      	ldr	r3, [pc, #248]	; (80098c0 <pow+0x2cc>)
 80097c6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80097ca:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80097ce:	f7f6 fec7 	bl	8000560 <__aeabi_dmul>
 80097d2:	4604      	mov	r4, r0
 80097d4:	460d      	mov	r5, r1
 80097d6:	f1b9 0f00 	cmp.w	r9, #0
 80097da:	d124      	bne.n	8009826 <pow+0x232>
 80097dc:	4b39      	ldr	r3, [pc, #228]	; (80098c4 <pow+0x2d0>)
 80097de:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80097e2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80097e6:	4630      	mov	r0, r6
 80097e8:	4652      	mov	r2, sl
 80097ea:	465b      	mov	r3, fp
 80097ec:	4639      	mov	r1, r7
 80097ee:	f7f7 f929 	bl	8000a44 <__aeabi_dcmplt>
 80097f2:	2800      	cmp	r0, #0
 80097f4:	d056      	beq.n	80098a4 <pow+0x2b0>
 80097f6:	ec45 4b10 	vmov	d0, r4, r5
 80097fa:	f000 fe49 	bl	800a490 <rint>
 80097fe:	4622      	mov	r2, r4
 8009800:	462b      	mov	r3, r5
 8009802:	ec51 0b10 	vmov	r0, r1, d0
 8009806:	f7f7 f913 	bl	8000a30 <__aeabi_dcmpeq>
 800980a:	b920      	cbnz	r0, 8009816 <pow+0x222>
 800980c:	4b2e      	ldr	r3, [pc, #184]	; (80098c8 <pow+0x2d4>)
 800980e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009812:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009816:	f998 3000 	ldrsb.w	r3, [r8]
 800981a:	2b02      	cmp	r3, #2
 800981c:	d142      	bne.n	80098a4 <pow+0x2b0>
 800981e:	f7ff fdd3 	bl	80093c8 <__errno>
 8009822:	2322      	movs	r3, #34	; 0x22
 8009824:	e78d      	b.n	8009742 <pow+0x14e>
 8009826:	4b29      	ldr	r3, [pc, #164]	; (80098cc <pow+0x2d8>)
 8009828:	2200      	movs	r2, #0
 800982a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800982e:	4630      	mov	r0, r6
 8009830:	4652      	mov	r2, sl
 8009832:	465b      	mov	r3, fp
 8009834:	4639      	mov	r1, r7
 8009836:	f7f7 f905 	bl	8000a44 <__aeabi_dcmplt>
 800983a:	2800      	cmp	r0, #0
 800983c:	d0eb      	beq.n	8009816 <pow+0x222>
 800983e:	ec45 4b10 	vmov	d0, r4, r5
 8009842:	f000 fe25 	bl	800a490 <rint>
 8009846:	4622      	mov	r2, r4
 8009848:	462b      	mov	r3, r5
 800984a:	ec51 0b10 	vmov	r0, r1, d0
 800984e:	f7f7 f8ef 	bl	8000a30 <__aeabi_dcmpeq>
 8009852:	2800      	cmp	r0, #0
 8009854:	d1df      	bne.n	8009816 <pow+0x222>
 8009856:	2200      	movs	r2, #0
 8009858:	4b18      	ldr	r3, [pc, #96]	; (80098bc <pow+0x2c8>)
 800985a:	e7da      	b.n	8009812 <pow+0x21e>
 800985c:	2200      	movs	r2, #0
 800985e:	2300      	movs	r3, #0
 8009860:	ec51 0b18 	vmov	r0, r1, d8
 8009864:	f7f7 f8e4 	bl	8000a30 <__aeabi_dcmpeq>
 8009868:	2800      	cmp	r0, #0
 800986a:	f43f af3a 	beq.w	80096e2 <pow+0xee>
 800986e:	ec47 6b10 	vmov	d0, r6, r7
 8009872:	f000 fdf8 	bl	800a466 <finite>
 8009876:	2800      	cmp	r0, #0
 8009878:	f43f af33 	beq.w	80096e2 <pow+0xee>
 800987c:	ec45 4b10 	vmov	d0, r4, r5
 8009880:	f000 fdf1 	bl	800a466 <finite>
 8009884:	2800      	cmp	r0, #0
 8009886:	f43f af2c 	beq.w	80096e2 <pow+0xee>
 800988a:	2304      	movs	r3, #4
 800988c:	9302      	str	r3, [sp, #8]
 800988e:	4b09      	ldr	r3, [pc, #36]	; (80098b4 <pow+0x2c0>)
 8009890:	9303      	str	r3, [sp, #12]
 8009892:	2300      	movs	r3, #0
 8009894:	930a      	str	r3, [sp, #40]	; 0x28
 8009896:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800989a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800989e:	ed8d 9b08 	vstr	d9, [sp, #32]
 80098a2:	e7b8      	b.n	8009816 <pow+0x222>
 80098a4:	a802      	add	r0, sp, #8
 80098a6:	f000 fde6 	bl	800a476 <matherr>
 80098aa:	2800      	cmp	r0, #0
 80098ac:	f47f af11 	bne.w	80096d2 <pow+0xde>
 80098b0:	e7b5      	b.n	800981e <pow+0x22a>
 80098b2:	bf00      	nop
 80098b4:	0800a84d 	.word	0x0800a84d
 80098b8:	3ff00000 	.word	0x3ff00000
 80098bc:	fff00000 	.word	0xfff00000
 80098c0:	3fe00000 	.word	0x3fe00000
 80098c4:	47efffff 	.word	0x47efffff
 80098c8:	c7efffff 	.word	0xc7efffff
 80098cc:	7ff00000 	.word	0x7ff00000
 80098d0:	20000078 	.word	0x20000078
 80098d4:	00000000 	.word	0x00000000

080098d8 <__ieee754_pow>:
 80098d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098dc:	b091      	sub	sp, #68	; 0x44
 80098de:	ed8d 1b00 	vstr	d1, [sp]
 80098e2:	e9dd 2900 	ldrd	r2, r9, [sp]
 80098e6:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80098ea:	ea58 0302 	orrs.w	r3, r8, r2
 80098ee:	ec57 6b10 	vmov	r6, r7, d0
 80098f2:	f000 84be 	beq.w	800a272 <__ieee754_pow+0x99a>
 80098f6:	4b7a      	ldr	r3, [pc, #488]	; (8009ae0 <__ieee754_pow+0x208>)
 80098f8:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80098fc:	429c      	cmp	r4, r3
 80098fe:	463d      	mov	r5, r7
 8009900:	ee10 aa10 	vmov	sl, s0
 8009904:	dc09      	bgt.n	800991a <__ieee754_pow+0x42>
 8009906:	d103      	bne.n	8009910 <__ieee754_pow+0x38>
 8009908:	b93e      	cbnz	r6, 800991a <__ieee754_pow+0x42>
 800990a:	45a0      	cmp	r8, r4
 800990c:	dc0d      	bgt.n	800992a <__ieee754_pow+0x52>
 800990e:	e001      	b.n	8009914 <__ieee754_pow+0x3c>
 8009910:	4598      	cmp	r8, r3
 8009912:	dc02      	bgt.n	800991a <__ieee754_pow+0x42>
 8009914:	4598      	cmp	r8, r3
 8009916:	d10e      	bne.n	8009936 <__ieee754_pow+0x5e>
 8009918:	b16a      	cbz	r2, 8009936 <__ieee754_pow+0x5e>
 800991a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800991e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009922:	ea54 030a 	orrs.w	r3, r4, sl
 8009926:	f000 84a4 	beq.w	800a272 <__ieee754_pow+0x99a>
 800992a:	486e      	ldr	r0, [pc, #440]	; (8009ae4 <__ieee754_pow+0x20c>)
 800992c:	b011      	add	sp, #68	; 0x44
 800992e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009932:	f000 bda5 	b.w	800a480 <nan>
 8009936:	2d00      	cmp	r5, #0
 8009938:	da53      	bge.n	80099e2 <__ieee754_pow+0x10a>
 800993a:	4b6b      	ldr	r3, [pc, #428]	; (8009ae8 <__ieee754_pow+0x210>)
 800993c:	4598      	cmp	r8, r3
 800993e:	dc4d      	bgt.n	80099dc <__ieee754_pow+0x104>
 8009940:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009944:	4598      	cmp	r8, r3
 8009946:	dd4c      	ble.n	80099e2 <__ieee754_pow+0x10a>
 8009948:	ea4f 5328 	mov.w	r3, r8, asr #20
 800994c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009950:	2b14      	cmp	r3, #20
 8009952:	dd26      	ble.n	80099a2 <__ieee754_pow+0xca>
 8009954:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009958:	fa22 f103 	lsr.w	r1, r2, r3
 800995c:	fa01 f303 	lsl.w	r3, r1, r3
 8009960:	4293      	cmp	r3, r2
 8009962:	d13e      	bne.n	80099e2 <__ieee754_pow+0x10a>
 8009964:	f001 0101 	and.w	r1, r1, #1
 8009968:	f1c1 0b02 	rsb	fp, r1, #2
 800996c:	2a00      	cmp	r2, #0
 800996e:	d15b      	bne.n	8009a28 <__ieee754_pow+0x150>
 8009970:	4b5b      	ldr	r3, [pc, #364]	; (8009ae0 <__ieee754_pow+0x208>)
 8009972:	4598      	cmp	r8, r3
 8009974:	d124      	bne.n	80099c0 <__ieee754_pow+0xe8>
 8009976:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800997a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800997e:	ea53 030a 	orrs.w	r3, r3, sl
 8009982:	f000 8476 	beq.w	800a272 <__ieee754_pow+0x99a>
 8009986:	4b59      	ldr	r3, [pc, #356]	; (8009aec <__ieee754_pow+0x214>)
 8009988:	429c      	cmp	r4, r3
 800998a:	dd2d      	ble.n	80099e8 <__ieee754_pow+0x110>
 800998c:	f1b9 0f00 	cmp.w	r9, #0
 8009990:	f280 8473 	bge.w	800a27a <__ieee754_pow+0x9a2>
 8009994:	2000      	movs	r0, #0
 8009996:	2100      	movs	r1, #0
 8009998:	ec41 0b10 	vmov	d0, r0, r1
 800999c:	b011      	add	sp, #68	; 0x44
 800999e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a2:	2a00      	cmp	r2, #0
 80099a4:	d13e      	bne.n	8009a24 <__ieee754_pow+0x14c>
 80099a6:	f1c3 0314 	rsb	r3, r3, #20
 80099aa:	fa48 f103 	asr.w	r1, r8, r3
 80099ae:	fa01 f303 	lsl.w	r3, r1, r3
 80099b2:	4543      	cmp	r3, r8
 80099b4:	f040 8469 	bne.w	800a28a <__ieee754_pow+0x9b2>
 80099b8:	f001 0101 	and.w	r1, r1, #1
 80099bc:	f1c1 0b02 	rsb	fp, r1, #2
 80099c0:	4b4b      	ldr	r3, [pc, #300]	; (8009af0 <__ieee754_pow+0x218>)
 80099c2:	4598      	cmp	r8, r3
 80099c4:	d118      	bne.n	80099f8 <__ieee754_pow+0x120>
 80099c6:	f1b9 0f00 	cmp.w	r9, #0
 80099ca:	f280 845a 	bge.w	800a282 <__ieee754_pow+0x9aa>
 80099ce:	4948      	ldr	r1, [pc, #288]	; (8009af0 <__ieee754_pow+0x218>)
 80099d0:	4632      	mov	r2, r6
 80099d2:	463b      	mov	r3, r7
 80099d4:	2000      	movs	r0, #0
 80099d6:	f7f6 feed 	bl	80007b4 <__aeabi_ddiv>
 80099da:	e7dd      	b.n	8009998 <__ieee754_pow+0xc0>
 80099dc:	f04f 0b02 	mov.w	fp, #2
 80099e0:	e7c4      	b.n	800996c <__ieee754_pow+0x94>
 80099e2:	f04f 0b00 	mov.w	fp, #0
 80099e6:	e7c1      	b.n	800996c <__ieee754_pow+0x94>
 80099e8:	f1b9 0f00 	cmp.w	r9, #0
 80099ec:	dad2      	bge.n	8009994 <__ieee754_pow+0xbc>
 80099ee:	e9dd 0300 	ldrd	r0, r3, [sp]
 80099f2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80099f6:	e7cf      	b.n	8009998 <__ieee754_pow+0xc0>
 80099f8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80099fc:	d106      	bne.n	8009a0c <__ieee754_pow+0x134>
 80099fe:	4632      	mov	r2, r6
 8009a00:	463b      	mov	r3, r7
 8009a02:	4610      	mov	r0, r2
 8009a04:	4619      	mov	r1, r3
 8009a06:	f7f6 fdab 	bl	8000560 <__aeabi_dmul>
 8009a0a:	e7c5      	b.n	8009998 <__ieee754_pow+0xc0>
 8009a0c:	4b39      	ldr	r3, [pc, #228]	; (8009af4 <__ieee754_pow+0x21c>)
 8009a0e:	4599      	cmp	r9, r3
 8009a10:	d10a      	bne.n	8009a28 <__ieee754_pow+0x150>
 8009a12:	2d00      	cmp	r5, #0
 8009a14:	db08      	blt.n	8009a28 <__ieee754_pow+0x150>
 8009a16:	ec47 6b10 	vmov	d0, r6, r7
 8009a1a:	b011      	add	sp, #68	; 0x44
 8009a1c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a20:	f000 bc68 	b.w	800a2f4 <__ieee754_sqrt>
 8009a24:	f04f 0b00 	mov.w	fp, #0
 8009a28:	ec47 6b10 	vmov	d0, r6, r7
 8009a2c:	f000 fd12 	bl	800a454 <fabs>
 8009a30:	ec51 0b10 	vmov	r0, r1, d0
 8009a34:	f1ba 0f00 	cmp.w	sl, #0
 8009a38:	d127      	bne.n	8009a8a <__ieee754_pow+0x1b2>
 8009a3a:	b124      	cbz	r4, 8009a46 <__ieee754_pow+0x16e>
 8009a3c:	4b2c      	ldr	r3, [pc, #176]	; (8009af0 <__ieee754_pow+0x218>)
 8009a3e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d121      	bne.n	8009a8a <__ieee754_pow+0x1b2>
 8009a46:	f1b9 0f00 	cmp.w	r9, #0
 8009a4a:	da05      	bge.n	8009a58 <__ieee754_pow+0x180>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	460b      	mov	r3, r1
 8009a50:	2000      	movs	r0, #0
 8009a52:	4927      	ldr	r1, [pc, #156]	; (8009af0 <__ieee754_pow+0x218>)
 8009a54:	f7f6 feae 	bl	80007b4 <__aeabi_ddiv>
 8009a58:	2d00      	cmp	r5, #0
 8009a5a:	da9d      	bge.n	8009998 <__ieee754_pow+0xc0>
 8009a5c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009a60:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009a64:	ea54 030b 	orrs.w	r3, r4, fp
 8009a68:	d108      	bne.n	8009a7c <__ieee754_pow+0x1a4>
 8009a6a:	4602      	mov	r2, r0
 8009a6c:	460b      	mov	r3, r1
 8009a6e:	4610      	mov	r0, r2
 8009a70:	4619      	mov	r1, r3
 8009a72:	f7f6 fbbd 	bl	80001f0 <__aeabi_dsub>
 8009a76:	4602      	mov	r2, r0
 8009a78:	460b      	mov	r3, r1
 8009a7a:	e7ac      	b.n	80099d6 <__ieee754_pow+0xfe>
 8009a7c:	f1bb 0f01 	cmp.w	fp, #1
 8009a80:	d18a      	bne.n	8009998 <__ieee754_pow+0xc0>
 8009a82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a86:	4619      	mov	r1, r3
 8009a88:	e786      	b.n	8009998 <__ieee754_pow+0xc0>
 8009a8a:	0fed      	lsrs	r5, r5, #31
 8009a8c:	1e6b      	subs	r3, r5, #1
 8009a8e:	930d      	str	r3, [sp, #52]	; 0x34
 8009a90:	ea5b 0303 	orrs.w	r3, fp, r3
 8009a94:	d102      	bne.n	8009a9c <__ieee754_pow+0x1c4>
 8009a96:	4632      	mov	r2, r6
 8009a98:	463b      	mov	r3, r7
 8009a9a:	e7e8      	b.n	8009a6e <__ieee754_pow+0x196>
 8009a9c:	4b16      	ldr	r3, [pc, #88]	; (8009af8 <__ieee754_pow+0x220>)
 8009a9e:	4598      	cmp	r8, r3
 8009aa0:	f340 80fe 	ble.w	8009ca0 <__ieee754_pow+0x3c8>
 8009aa4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009aa8:	4598      	cmp	r8, r3
 8009aaa:	dd0a      	ble.n	8009ac2 <__ieee754_pow+0x1ea>
 8009aac:	4b0f      	ldr	r3, [pc, #60]	; (8009aec <__ieee754_pow+0x214>)
 8009aae:	429c      	cmp	r4, r3
 8009ab0:	dc0d      	bgt.n	8009ace <__ieee754_pow+0x1f6>
 8009ab2:	f1b9 0f00 	cmp.w	r9, #0
 8009ab6:	f6bf af6d 	bge.w	8009994 <__ieee754_pow+0xbc>
 8009aba:	a307      	add	r3, pc, #28	; (adr r3, 8009ad8 <__ieee754_pow+0x200>)
 8009abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac0:	e79f      	b.n	8009a02 <__ieee754_pow+0x12a>
 8009ac2:	4b0e      	ldr	r3, [pc, #56]	; (8009afc <__ieee754_pow+0x224>)
 8009ac4:	429c      	cmp	r4, r3
 8009ac6:	ddf4      	ble.n	8009ab2 <__ieee754_pow+0x1da>
 8009ac8:	4b09      	ldr	r3, [pc, #36]	; (8009af0 <__ieee754_pow+0x218>)
 8009aca:	429c      	cmp	r4, r3
 8009acc:	dd18      	ble.n	8009b00 <__ieee754_pow+0x228>
 8009ace:	f1b9 0f00 	cmp.w	r9, #0
 8009ad2:	dcf2      	bgt.n	8009aba <__ieee754_pow+0x1e2>
 8009ad4:	e75e      	b.n	8009994 <__ieee754_pow+0xbc>
 8009ad6:	bf00      	nop
 8009ad8:	8800759c 	.word	0x8800759c
 8009adc:	7e37e43c 	.word	0x7e37e43c
 8009ae0:	7ff00000 	.word	0x7ff00000
 8009ae4:	0800a850 	.word	0x0800a850
 8009ae8:	433fffff 	.word	0x433fffff
 8009aec:	3fefffff 	.word	0x3fefffff
 8009af0:	3ff00000 	.word	0x3ff00000
 8009af4:	3fe00000 	.word	0x3fe00000
 8009af8:	41e00000 	.word	0x41e00000
 8009afc:	3feffffe 	.word	0x3feffffe
 8009b00:	2200      	movs	r2, #0
 8009b02:	4b63      	ldr	r3, [pc, #396]	; (8009c90 <__ieee754_pow+0x3b8>)
 8009b04:	f7f6 fb74 	bl	80001f0 <__aeabi_dsub>
 8009b08:	a355      	add	r3, pc, #340	; (adr r3, 8009c60 <__ieee754_pow+0x388>)
 8009b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0e:	4604      	mov	r4, r0
 8009b10:	460d      	mov	r5, r1
 8009b12:	f7f6 fd25 	bl	8000560 <__aeabi_dmul>
 8009b16:	a354      	add	r3, pc, #336	; (adr r3, 8009c68 <__ieee754_pow+0x390>)
 8009b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b1c:	4606      	mov	r6, r0
 8009b1e:	460f      	mov	r7, r1
 8009b20:	4620      	mov	r0, r4
 8009b22:	4629      	mov	r1, r5
 8009b24:	f7f6 fd1c 	bl	8000560 <__aeabi_dmul>
 8009b28:	2200      	movs	r2, #0
 8009b2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b2e:	4b59      	ldr	r3, [pc, #356]	; (8009c94 <__ieee754_pow+0x3bc>)
 8009b30:	4620      	mov	r0, r4
 8009b32:	4629      	mov	r1, r5
 8009b34:	f7f6 fd14 	bl	8000560 <__aeabi_dmul>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	a14c      	add	r1, pc, #304	; (adr r1, 8009c70 <__ieee754_pow+0x398>)
 8009b3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b42:	f7f6 fb55 	bl	80001f0 <__aeabi_dsub>
 8009b46:	4622      	mov	r2, r4
 8009b48:	462b      	mov	r3, r5
 8009b4a:	f7f6 fd09 	bl	8000560 <__aeabi_dmul>
 8009b4e:	4602      	mov	r2, r0
 8009b50:	460b      	mov	r3, r1
 8009b52:	2000      	movs	r0, #0
 8009b54:	4950      	ldr	r1, [pc, #320]	; (8009c98 <__ieee754_pow+0x3c0>)
 8009b56:	f7f6 fb4b 	bl	80001f0 <__aeabi_dsub>
 8009b5a:	4622      	mov	r2, r4
 8009b5c:	462b      	mov	r3, r5
 8009b5e:	4680      	mov	r8, r0
 8009b60:	4689      	mov	r9, r1
 8009b62:	4620      	mov	r0, r4
 8009b64:	4629      	mov	r1, r5
 8009b66:	f7f6 fcfb 	bl	8000560 <__aeabi_dmul>
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	4640      	mov	r0, r8
 8009b70:	4649      	mov	r1, r9
 8009b72:	f7f6 fcf5 	bl	8000560 <__aeabi_dmul>
 8009b76:	a340      	add	r3, pc, #256	; (adr r3, 8009c78 <__ieee754_pow+0x3a0>)
 8009b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7c:	f7f6 fcf0 	bl	8000560 <__aeabi_dmul>
 8009b80:	4602      	mov	r2, r0
 8009b82:	460b      	mov	r3, r1
 8009b84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b88:	f7f6 fb32 	bl	80001f0 <__aeabi_dsub>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	460b      	mov	r3, r1
 8009b90:	4604      	mov	r4, r0
 8009b92:	460d      	mov	r5, r1
 8009b94:	4630      	mov	r0, r6
 8009b96:	4639      	mov	r1, r7
 8009b98:	f7f6 fb2c 	bl	80001f4 <__adddf3>
 8009b9c:	2000      	movs	r0, #0
 8009b9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ba2:	4632      	mov	r2, r6
 8009ba4:	463b      	mov	r3, r7
 8009ba6:	f7f6 fb23 	bl	80001f0 <__aeabi_dsub>
 8009baa:	4602      	mov	r2, r0
 8009bac:	460b      	mov	r3, r1
 8009bae:	4620      	mov	r0, r4
 8009bb0:	4629      	mov	r1, r5
 8009bb2:	f7f6 fb1d 	bl	80001f0 <__aeabi_dsub>
 8009bb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009bb8:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	460f      	mov	r7, r1
 8009bc2:	f040 81eb 	bne.w	8009f9c <__ieee754_pow+0x6c4>
 8009bc6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8009c80 <__ieee754_pow+0x3a8>
 8009bca:	e9dd 4500 	ldrd	r4, r5, [sp]
 8009bce:	2400      	movs	r4, #0
 8009bd0:	4622      	mov	r2, r4
 8009bd2:	462b      	mov	r3, r5
 8009bd4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bd8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009bdc:	f7f6 fb08 	bl	80001f0 <__aeabi_dsub>
 8009be0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009be4:	f7f6 fcbc 	bl	8000560 <__aeabi_dmul>
 8009be8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bec:	4680      	mov	r8, r0
 8009bee:	4689      	mov	r9, r1
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	4639      	mov	r1, r7
 8009bf4:	f7f6 fcb4 	bl	8000560 <__aeabi_dmul>
 8009bf8:	4602      	mov	r2, r0
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	4640      	mov	r0, r8
 8009bfe:	4649      	mov	r1, r9
 8009c00:	f7f6 faf8 	bl	80001f4 <__adddf3>
 8009c04:	4622      	mov	r2, r4
 8009c06:	462b      	mov	r3, r5
 8009c08:	4680      	mov	r8, r0
 8009c0a:	4689      	mov	r9, r1
 8009c0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c10:	f7f6 fca6 	bl	8000560 <__aeabi_dmul>
 8009c14:	460b      	mov	r3, r1
 8009c16:	4604      	mov	r4, r0
 8009c18:	460d      	mov	r5, r1
 8009c1a:	4602      	mov	r2, r0
 8009c1c:	4649      	mov	r1, r9
 8009c1e:	4640      	mov	r0, r8
 8009c20:	e9cd 4500 	strd	r4, r5, [sp]
 8009c24:	f7f6 fae6 	bl	80001f4 <__adddf3>
 8009c28:	4b1c      	ldr	r3, [pc, #112]	; (8009c9c <__ieee754_pow+0x3c4>)
 8009c2a:	4299      	cmp	r1, r3
 8009c2c:	4606      	mov	r6, r0
 8009c2e:	460f      	mov	r7, r1
 8009c30:	468b      	mov	fp, r1
 8009c32:	f340 82f7 	ble.w	800a224 <__ieee754_pow+0x94c>
 8009c36:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009c3a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009c3e:	4303      	orrs	r3, r0
 8009c40:	f000 81ea 	beq.w	800a018 <__ieee754_pow+0x740>
 8009c44:	a310      	add	r3, pc, #64	; (adr r3, 8009c88 <__ieee754_pow+0x3b0>)
 8009c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c4e:	f7f6 fc87 	bl	8000560 <__aeabi_dmul>
 8009c52:	a30d      	add	r3, pc, #52	; (adr r3, 8009c88 <__ieee754_pow+0x3b0>)
 8009c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c58:	e6d5      	b.n	8009a06 <__ieee754_pow+0x12e>
 8009c5a:	bf00      	nop
 8009c5c:	f3af 8000 	nop.w
 8009c60:	60000000 	.word	0x60000000
 8009c64:	3ff71547 	.word	0x3ff71547
 8009c68:	f85ddf44 	.word	0xf85ddf44
 8009c6c:	3e54ae0b 	.word	0x3e54ae0b
 8009c70:	55555555 	.word	0x55555555
 8009c74:	3fd55555 	.word	0x3fd55555
 8009c78:	652b82fe 	.word	0x652b82fe
 8009c7c:	3ff71547 	.word	0x3ff71547
 8009c80:	00000000 	.word	0x00000000
 8009c84:	bff00000 	.word	0xbff00000
 8009c88:	8800759c 	.word	0x8800759c
 8009c8c:	7e37e43c 	.word	0x7e37e43c
 8009c90:	3ff00000 	.word	0x3ff00000
 8009c94:	3fd00000 	.word	0x3fd00000
 8009c98:	3fe00000 	.word	0x3fe00000
 8009c9c:	408fffff 	.word	0x408fffff
 8009ca0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009ca4:	f04f 0200 	mov.w	r2, #0
 8009ca8:	da05      	bge.n	8009cb6 <__ieee754_pow+0x3de>
 8009caa:	4bd3      	ldr	r3, [pc, #844]	; (8009ff8 <__ieee754_pow+0x720>)
 8009cac:	f7f6 fc58 	bl	8000560 <__aeabi_dmul>
 8009cb0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8009cb4:	460c      	mov	r4, r1
 8009cb6:	1523      	asrs	r3, r4, #20
 8009cb8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009cbc:	4413      	add	r3, r2
 8009cbe:	9309      	str	r3, [sp, #36]	; 0x24
 8009cc0:	4bce      	ldr	r3, [pc, #824]	; (8009ffc <__ieee754_pow+0x724>)
 8009cc2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009cc6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009cca:	429c      	cmp	r4, r3
 8009ccc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009cd0:	dd08      	ble.n	8009ce4 <__ieee754_pow+0x40c>
 8009cd2:	4bcb      	ldr	r3, [pc, #812]	; (800a000 <__ieee754_pow+0x728>)
 8009cd4:	429c      	cmp	r4, r3
 8009cd6:	f340 815e 	ble.w	8009f96 <__ieee754_pow+0x6be>
 8009cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cdc:	3301      	adds	r3, #1
 8009cde:	9309      	str	r3, [sp, #36]	; 0x24
 8009ce0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8009ce4:	f04f 0a00 	mov.w	sl, #0
 8009ce8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009cec:	930c      	str	r3, [sp, #48]	; 0x30
 8009cee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009cf0:	4bc4      	ldr	r3, [pc, #784]	; (800a004 <__ieee754_pow+0x72c>)
 8009cf2:	4413      	add	r3, r2
 8009cf4:	ed93 7b00 	vldr	d7, [r3]
 8009cf8:	4629      	mov	r1, r5
 8009cfa:	ec53 2b17 	vmov	r2, r3, d7
 8009cfe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009d02:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009d06:	f7f6 fa73 	bl	80001f0 <__aeabi_dsub>
 8009d0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009d0e:	4606      	mov	r6, r0
 8009d10:	460f      	mov	r7, r1
 8009d12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d16:	f7f6 fa6d 	bl	80001f4 <__adddf3>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	2000      	movs	r0, #0
 8009d20:	49b9      	ldr	r1, [pc, #740]	; (800a008 <__ieee754_pow+0x730>)
 8009d22:	f7f6 fd47 	bl	80007b4 <__aeabi_ddiv>
 8009d26:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	460b      	mov	r3, r1
 8009d2e:	4630      	mov	r0, r6
 8009d30:	4639      	mov	r1, r7
 8009d32:	f7f6 fc15 	bl	8000560 <__aeabi_dmul>
 8009d36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d3a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009d3e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009d42:	2300      	movs	r3, #0
 8009d44:	9302      	str	r3, [sp, #8]
 8009d46:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009d4a:	106d      	asrs	r5, r5, #1
 8009d4c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009d50:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009d54:	2200      	movs	r2, #0
 8009d56:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009d5a:	4640      	mov	r0, r8
 8009d5c:	4649      	mov	r1, r9
 8009d5e:	4614      	mov	r4, r2
 8009d60:	461d      	mov	r5, r3
 8009d62:	f7f6 fbfd 	bl	8000560 <__aeabi_dmul>
 8009d66:	4602      	mov	r2, r0
 8009d68:	460b      	mov	r3, r1
 8009d6a:	4630      	mov	r0, r6
 8009d6c:	4639      	mov	r1, r7
 8009d6e:	f7f6 fa3f 	bl	80001f0 <__aeabi_dsub>
 8009d72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d76:	4606      	mov	r6, r0
 8009d78:	460f      	mov	r7, r1
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	4629      	mov	r1, r5
 8009d7e:	f7f6 fa37 	bl	80001f0 <__aeabi_dsub>
 8009d82:	4602      	mov	r2, r0
 8009d84:	460b      	mov	r3, r1
 8009d86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009d8a:	f7f6 fa31 	bl	80001f0 <__aeabi_dsub>
 8009d8e:	4642      	mov	r2, r8
 8009d90:	464b      	mov	r3, r9
 8009d92:	f7f6 fbe5 	bl	8000560 <__aeabi_dmul>
 8009d96:	4602      	mov	r2, r0
 8009d98:	460b      	mov	r3, r1
 8009d9a:	4630      	mov	r0, r6
 8009d9c:	4639      	mov	r1, r7
 8009d9e:	f7f6 fa27 	bl	80001f0 <__aeabi_dsub>
 8009da2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009da6:	f7f6 fbdb 	bl	8000560 <__aeabi_dmul>
 8009daa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009db2:	4610      	mov	r0, r2
 8009db4:	4619      	mov	r1, r3
 8009db6:	f7f6 fbd3 	bl	8000560 <__aeabi_dmul>
 8009dba:	a37b      	add	r3, pc, #492	; (adr r3, 8009fa8 <__ieee754_pow+0x6d0>)
 8009dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc0:	4604      	mov	r4, r0
 8009dc2:	460d      	mov	r5, r1
 8009dc4:	f7f6 fbcc 	bl	8000560 <__aeabi_dmul>
 8009dc8:	a379      	add	r3, pc, #484	; (adr r3, 8009fb0 <__ieee754_pow+0x6d8>)
 8009dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dce:	f7f6 fa11 	bl	80001f4 <__adddf3>
 8009dd2:	4622      	mov	r2, r4
 8009dd4:	462b      	mov	r3, r5
 8009dd6:	f7f6 fbc3 	bl	8000560 <__aeabi_dmul>
 8009dda:	a377      	add	r3, pc, #476	; (adr r3, 8009fb8 <__ieee754_pow+0x6e0>)
 8009ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de0:	f7f6 fa08 	bl	80001f4 <__adddf3>
 8009de4:	4622      	mov	r2, r4
 8009de6:	462b      	mov	r3, r5
 8009de8:	f7f6 fbba 	bl	8000560 <__aeabi_dmul>
 8009dec:	a374      	add	r3, pc, #464	; (adr r3, 8009fc0 <__ieee754_pow+0x6e8>)
 8009dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df2:	f7f6 f9ff 	bl	80001f4 <__adddf3>
 8009df6:	4622      	mov	r2, r4
 8009df8:	462b      	mov	r3, r5
 8009dfa:	f7f6 fbb1 	bl	8000560 <__aeabi_dmul>
 8009dfe:	a372      	add	r3, pc, #456	; (adr r3, 8009fc8 <__ieee754_pow+0x6f0>)
 8009e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e04:	f7f6 f9f6 	bl	80001f4 <__adddf3>
 8009e08:	4622      	mov	r2, r4
 8009e0a:	462b      	mov	r3, r5
 8009e0c:	f7f6 fba8 	bl	8000560 <__aeabi_dmul>
 8009e10:	a36f      	add	r3, pc, #444	; (adr r3, 8009fd0 <__ieee754_pow+0x6f8>)
 8009e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e16:	f7f6 f9ed 	bl	80001f4 <__adddf3>
 8009e1a:	4622      	mov	r2, r4
 8009e1c:	4606      	mov	r6, r0
 8009e1e:	460f      	mov	r7, r1
 8009e20:	462b      	mov	r3, r5
 8009e22:	4620      	mov	r0, r4
 8009e24:	4629      	mov	r1, r5
 8009e26:	f7f6 fb9b 	bl	8000560 <__aeabi_dmul>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	460b      	mov	r3, r1
 8009e2e:	4630      	mov	r0, r6
 8009e30:	4639      	mov	r1, r7
 8009e32:	f7f6 fb95 	bl	8000560 <__aeabi_dmul>
 8009e36:	4642      	mov	r2, r8
 8009e38:	4604      	mov	r4, r0
 8009e3a:	460d      	mov	r5, r1
 8009e3c:	464b      	mov	r3, r9
 8009e3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e42:	f7f6 f9d7 	bl	80001f4 <__adddf3>
 8009e46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e4a:	f7f6 fb89 	bl	8000560 <__aeabi_dmul>
 8009e4e:	4622      	mov	r2, r4
 8009e50:	462b      	mov	r3, r5
 8009e52:	f7f6 f9cf 	bl	80001f4 <__adddf3>
 8009e56:	4642      	mov	r2, r8
 8009e58:	4606      	mov	r6, r0
 8009e5a:	460f      	mov	r7, r1
 8009e5c:	464b      	mov	r3, r9
 8009e5e:	4640      	mov	r0, r8
 8009e60:	4649      	mov	r1, r9
 8009e62:	f7f6 fb7d 	bl	8000560 <__aeabi_dmul>
 8009e66:	2200      	movs	r2, #0
 8009e68:	4b68      	ldr	r3, [pc, #416]	; (800a00c <__ieee754_pow+0x734>)
 8009e6a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009e6e:	f7f6 f9c1 	bl	80001f4 <__adddf3>
 8009e72:	4632      	mov	r2, r6
 8009e74:	463b      	mov	r3, r7
 8009e76:	f7f6 f9bd 	bl	80001f4 <__adddf3>
 8009e7a:	9802      	ldr	r0, [sp, #8]
 8009e7c:	460d      	mov	r5, r1
 8009e7e:	4604      	mov	r4, r0
 8009e80:	4602      	mov	r2, r0
 8009e82:	460b      	mov	r3, r1
 8009e84:	4640      	mov	r0, r8
 8009e86:	4649      	mov	r1, r9
 8009e88:	f7f6 fb6a 	bl	8000560 <__aeabi_dmul>
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	4680      	mov	r8, r0
 8009e90:	4689      	mov	r9, r1
 8009e92:	4b5e      	ldr	r3, [pc, #376]	; (800a00c <__ieee754_pow+0x734>)
 8009e94:	4620      	mov	r0, r4
 8009e96:	4629      	mov	r1, r5
 8009e98:	f7f6 f9aa 	bl	80001f0 <__aeabi_dsub>
 8009e9c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009ea0:	f7f6 f9a6 	bl	80001f0 <__aeabi_dsub>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	4630      	mov	r0, r6
 8009eaa:	4639      	mov	r1, r7
 8009eac:	f7f6 f9a0 	bl	80001f0 <__aeabi_dsub>
 8009eb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009eb4:	f7f6 fb54 	bl	8000560 <__aeabi_dmul>
 8009eb8:	4622      	mov	r2, r4
 8009eba:	4606      	mov	r6, r0
 8009ebc:	460f      	mov	r7, r1
 8009ebe:	462b      	mov	r3, r5
 8009ec0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ec4:	f7f6 fb4c 	bl	8000560 <__aeabi_dmul>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	460b      	mov	r3, r1
 8009ecc:	4630      	mov	r0, r6
 8009ece:	4639      	mov	r1, r7
 8009ed0:	f7f6 f990 	bl	80001f4 <__adddf3>
 8009ed4:	4606      	mov	r6, r0
 8009ed6:	460f      	mov	r7, r1
 8009ed8:	4602      	mov	r2, r0
 8009eda:	460b      	mov	r3, r1
 8009edc:	4640      	mov	r0, r8
 8009ede:	4649      	mov	r1, r9
 8009ee0:	f7f6 f988 	bl	80001f4 <__adddf3>
 8009ee4:	9802      	ldr	r0, [sp, #8]
 8009ee6:	a33c      	add	r3, pc, #240	; (adr r3, 8009fd8 <__ieee754_pow+0x700>)
 8009ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eec:	4604      	mov	r4, r0
 8009eee:	460d      	mov	r5, r1
 8009ef0:	f7f6 fb36 	bl	8000560 <__aeabi_dmul>
 8009ef4:	4642      	mov	r2, r8
 8009ef6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009efa:	464b      	mov	r3, r9
 8009efc:	4620      	mov	r0, r4
 8009efe:	4629      	mov	r1, r5
 8009f00:	f7f6 f976 	bl	80001f0 <__aeabi_dsub>
 8009f04:	4602      	mov	r2, r0
 8009f06:	460b      	mov	r3, r1
 8009f08:	4630      	mov	r0, r6
 8009f0a:	4639      	mov	r1, r7
 8009f0c:	f7f6 f970 	bl	80001f0 <__aeabi_dsub>
 8009f10:	a333      	add	r3, pc, #204	; (adr r3, 8009fe0 <__ieee754_pow+0x708>)
 8009f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f16:	f7f6 fb23 	bl	8000560 <__aeabi_dmul>
 8009f1a:	a333      	add	r3, pc, #204	; (adr r3, 8009fe8 <__ieee754_pow+0x710>)
 8009f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f20:	4606      	mov	r6, r0
 8009f22:	460f      	mov	r7, r1
 8009f24:	4620      	mov	r0, r4
 8009f26:	4629      	mov	r1, r5
 8009f28:	f7f6 fb1a 	bl	8000560 <__aeabi_dmul>
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	460b      	mov	r3, r1
 8009f30:	4630      	mov	r0, r6
 8009f32:	4639      	mov	r1, r7
 8009f34:	f7f6 f95e 	bl	80001f4 <__adddf3>
 8009f38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f3a:	4b35      	ldr	r3, [pc, #212]	; (800a010 <__ieee754_pow+0x738>)
 8009f3c:	4413      	add	r3, r2
 8009f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f42:	f7f6 f957 	bl	80001f4 <__adddf3>
 8009f46:	4604      	mov	r4, r0
 8009f48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f4a:	460d      	mov	r5, r1
 8009f4c:	f7f6 fa9e 	bl	800048c <__aeabi_i2d>
 8009f50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f52:	4b30      	ldr	r3, [pc, #192]	; (800a014 <__ieee754_pow+0x73c>)
 8009f54:	4413      	add	r3, r2
 8009f56:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009f5a:	4606      	mov	r6, r0
 8009f5c:	460f      	mov	r7, r1
 8009f5e:	4622      	mov	r2, r4
 8009f60:	462b      	mov	r3, r5
 8009f62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f66:	f7f6 f945 	bl	80001f4 <__adddf3>
 8009f6a:	4642      	mov	r2, r8
 8009f6c:	464b      	mov	r3, r9
 8009f6e:	f7f6 f941 	bl	80001f4 <__adddf3>
 8009f72:	4632      	mov	r2, r6
 8009f74:	463b      	mov	r3, r7
 8009f76:	f7f6 f93d 	bl	80001f4 <__adddf3>
 8009f7a:	9802      	ldr	r0, [sp, #8]
 8009f7c:	4632      	mov	r2, r6
 8009f7e:	463b      	mov	r3, r7
 8009f80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f84:	f7f6 f934 	bl	80001f0 <__aeabi_dsub>
 8009f88:	4642      	mov	r2, r8
 8009f8a:	464b      	mov	r3, r9
 8009f8c:	f7f6 f930 	bl	80001f0 <__aeabi_dsub>
 8009f90:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009f94:	e607      	b.n	8009ba6 <__ieee754_pow+0x2ce>
 8009f96:	f04f 0a01 	mov.w	sl, #1
 8009f9a:	e6a5      	b.n	8009ce8 <__ieee754_pow+0x410>
 8009f9c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8009ff0 <__ieee754_pow+0x718>
 8009fa0:	e613      	b.n	8009bca <__ieee754_pow+0x2f2>
 8009fa2:	bf00      	nop
 8009fa4:	f3af 8000 	nop.w
 8009fa8:	4a454eef 	.word	0x4a454eef
 8009fac:	3fca7e28 	.word	0x3fca7e28
 8009fb0:	93c9db65 	.word	0x93c9db65
 8009fb4:	3fcd864a 	.word	0x3fcd864a
 8009fb8:	a91d4101 	.word	0xa91d4101
 8009fbc:	3fd17460 	.word	0x3fd17460
 8009fc0:	518f264d 	.word	0x518f264d
 8009fc4:	3fd55555 	.word	0x3fd55555
 8009fc8:	db6fabff 	.word	0xdb6fabff
 8009fcc:	3fdb6db6 	.word	0x3fdb6db6
 8009fd0:	33333303 	.word	0x33333303
 8009fd4:	3fe33333 	.word	0x3fe33333
 8009fd8:	e0000000 	.word	0xe0000000
 8009fdc:	3feec709 	.word	0x3feec709
 8009fe0:	dc3a03fd 	.word	0xdc3a03fd
 8009fe4:	3feec709 	.word	0x3feec709
 8009fe8:	145b01f5 	.word	0x145b01f5
 8009fec:	be3e2fe0 	.word	0xbe3e2fe0
 8009ff0:	00000000 	.word	0x00000000
 8009ff4:	3ff00000 	.word	0x3ff00000
 8009ff8:	43400000 	.word	0x43400000
 8009ffc:	0003988e 	.word	0x0003988e
 800a000:	000bb679 	.word	0x000bb679
 800a004:	0800a858 	.word	0x0800a858
 800a008:	3ff00000 	.word	0x3ff00000
 800a00c:	40080000 	.word	0x40080000
 800a010:	0800a878 	.word	0x0800a878
 800a014:	0800a868 	.word	0x0800a868
 800a018:	a3b4      	add	r3, pc, #720	; (adr r3, 800a2ec <__ieee754_pow+0xa14>)
 800a01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01e:	4640      	mov	r0, r8
 800a020:	4649      	mov	r1, r9
 800a022:	f7f6 f8e7 	bl	80001f4 <__adddf3>
 800a026:	4622      	mov	r2, r4
 800a028:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a02c:	462b      	mov	r3, r5
 800a02e:	4630      	mov	r0, r6
 800a030:	4639      	mov	r1, r7
 800a032:	f7f6 f8dd 	bl	80001f0 <__aeabi_dsub>
 800a036:	4602      	mov	r2, r0
 800a038:	460b      	mov	r3, r1
 800a03a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a03e:	f7f6 fd1f 	bl	8000a80 <__aeabi_dcmpgt>
 800a042:	2800      	cmp	r0, #0
 800a044:	f47f adfe 	bne.w	8009c44 <__ieee754_pow+0x36c>
 800a048:	4aa3      	ldr	r2, [pc, #652]	; (800a2d8 <__ieee754_pow+0xa00>)
 800a04a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a04e:	4293      	cmp	r3, r2
 800a050:	f340 810a 	ble.w	800a268 <__ieee754_pow+0x990>
 800a054:	151b      	asrs	r3, r3, #20
 800a056:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a05a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a05e:	fa4a f303 	asr.w	r3, sl, r3
 800a062:	445b      	add	r3, fp
 800a064:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800a068:	4e9c      	ldr	r6, [pc, #624]	; (800a2dc <__ieee754_pow+0xa04>)
 800a06a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a06e:	4116      	asrs	r6, r2
 800a070:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800a074:	2000      	movs	r0, #0
 800a076:	ea23 0106 	bic.w	r1, r3, r6
 800a07a:	f1c2 0214 	rsb	r2, r2, #20
 800a07e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a082:	fa4a fa02 	asr.w	sl, sl, r2
 800a086:	f1bb 0f00 	cmp.w	fp, #0
 800a08a:	4602      	mov	r2, r0
 800a08c:	460b      	mov	r3, r1
 800a08e:	4620      	mov	r0, r4
 800a090:	4629      	mov	r1, r5
 800a092:	bfb8      	it	lt
 800a094:	f1ca 0a00 	rsblt	sl, sl, #0
 800a098:	f7f6 f8aa 	bl	80001f0 <__aeabi_dsub>
 800a09c:	e9cd 0100 	strd	r0, r1, [sp]
 800a0a0:	4642      	mov	r2, r8
 800a0a2:	464b      	mov	r3, r9
 800a0a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0a8:	f7f6 f8a4 	bl	80001f4 <__adddf3>
 800a0ac:	2000      	movs	r0, #0
 800a0ae:	a378      	add	r3, pc, #480	; (adr r3, 800a290 <__ieee754_pow+0x9b8>)
 800a0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b4:	4604      	mov	r4, r0
 800a0b6:	460d      	mov	r5, r1
 800a0b8:	f7f6 fa52 	bl	8000560 <__aeabi_dmul>
 800a0bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0c0:	4606      	mov	r6, r0
 800a0c2:	460f      	mov	r7, r1
 800a0c4:	4620      	mov	r0, r4
 800a0c6:	4629      	mov	r1, r5
 800a0c8:	f7f6 f892 	bl	80001f0 <__aeabi_dsub>
 800a0cc:	4602      	mov	r2, r0
 800a0ce:	460b      	mov	r3, r1
 800a0d0:	4640      	mov	r0, r8
 800a0d2:	4649      	mov	r1, r9
 800a0d4:	f7f6 f88c 	bl	80001f0 <__aeabi_dsub>
 800a0d8:	a36f      	add	r3, pc, #444	; (adr r3, 800a298 <__ieee754_pow+0x9c0>)
 800a0da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0de:	f7f6 fa3f 	bl	8000560 <__aeabi_dmul>
 800a0e2:	a36f      	add	r3, pc, #444	; (adr r3, 800a2a0 <__ieee754_pow+0x9c8>)
 800a0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e8:	4680      	mov	r8, r0
 800a0ea:	4689      	mov	r9, r1
 800a0ec:	4620      	mov	r0, r4
 800a0ee:	4629      	mov	r1, r5
 800a0f0:	f7f6 fa36 	bl	8000560 <__aeabi_dmul>
 800a0f4:	4602      	mov	r2, r0
 800a0f6:	460b      	mov	r3, r1
 800a0f8:	4640      	mov	r0, r8
 800a0fa:	4649      	mov	r1, r9
 800a0fc:	f7f6 f87a 	bl	80001f4 <__adddf3>
 800a100:	4604      	mov	r4, r0
 800a102:	460d      	mov	r5, r1
 800a104:	4602      	mov	r2, r0
 800a106:	460b      	mov	r3, r1
 800a108:	4630      	mov	r0, r6
 800a10a:	4639      	mov	r1, r7
 800a10c:	f7f6 f872 	bl	80001f4 <__adddf3>
 800a110:	4632      	mov	r2, r6
 800a112:	463b      	mov	r3, r7
 800a114:	4680      	mov	r8, r0
 800a116:	4689      	mov	r9, r1
 800a118:	f7f6 f86a 	bl	80001f0 <__aeabi_dsub>
 800a11c:	4602      	mov	r2, r0
 800a11e:	460b      	mov	r3, r1
 800a120:	4620      	mov	r0, r4
 800a122:	4629      	mov	r1, r5
 800a124:	f7f6 f864 	bl	80001f0 <__aeabi_dsub>
 800a128:	4642      	mov	r2, r8
 800a12a:	4606      	mov	r6, r0
 800a12c:	460f      	mov	r7, r1
 800a12e:	464b      	mov	r3, r9
 800a130:	4640      	mov	r0, r8
 800a132:	4649      	mov	r1, r9
 800a134:	f7f6 fa14 	bl	8000560 <__aeabi_dmul>
 800a138:	a35b      	add	r3, pc, #364	; (adr r3, 800a2a8 <__ieee754_pow+0x9d0>)
 800a13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a13e:	4604      	mov	r4, r0
 800a140:	460d      	mov	r5, r1
 800a142:	f7f6 fa0d 	bl	8000560 <__aeabi_dmul>
 800a146:	a35a      	add	r3, pc, #360	; (adr r3, 800a2b0 <__ieee754_pow+0x9d8>)
 800a148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a14c:	f7f6 f850 	bl	80001f0 <__aeabi_dsub>
 800a150:	4622      	mov	r2, r4
 800a152:	462b      	mov	r3, r5
 800a154:	f7f6 fa04 	bl	8000560 <__aeabi_dmul>
 800a158:	a357      	add	r3, pc, #348	; (adr r3, 800a2b8 <__ieee754_pow+0x9e0>)
 800a15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a15e:	f7f6 f849 	bl	80001f4 <__adddf3>
 800a162:	4622      	mov	r2, r4
 800a164:	462b      	mov	r3, r5
 800a166:	f7f6 f9fb 	bl	8000560 <__aeabi_dmul>
 800a16a:	a355      	add	r3, pc, #340	; (adr r3, 800a2c0 <__ieee754_pow+0x9e8>)
 800a16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a170:	f7f6 f83e 	bl	80001f0 <__aeabi_dsub>
 800a174:	4622      	mov	r2, r4
 800a176:	462b      	mov	r3, r5
 800a178:	f7f6 f9f2 	bl	8000560 <__aeabi_dmul>
 800a17c:	a352      	add	r3, pc, #328	; (adr r3, 800a2c8 <__ieee754_pow+0x9f0>)
 800a17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a182:	f7f6 f837 	bl	80001f4 <__adddf3>
 800a186:	4622      	mov	r2, r4
 800a188:	462b      	mov	r3, r5
 800a18a:	f7f6 f9e9 	bl	8000560 <__aeabi_dmul>
 800a18e:	4602      	mov	r2, r0
 800a190:	460b      	mov	r3, r1
 800a192:	4640      	mov	r0, r8
 800a194:	4649      	mov	r1, r9
 800a196:	f7f6 f82b 	bl	80001f0 <__aeabi_dsub>
 800a19a:	4604      	mov	r4, r0
 800a19c:	460d      	mov	r5, r1
 800a19e:	4602      	mov	r2, r0
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	4640      	mov	r0, r8
 800a1a4:	4649      	mov	r1, r9
 800a1a6:	f7f6 f9db 	bl	8000560 <__aeabi_dmul>
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	e9cd 0100 	strd	r0, r1, [sp]
 800a1b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a1b4:	4620      	mov	r0, r4
 800a1b6:	4629      	mov	r1, r5
 800a1b8:	f7f6 f81a 	bl	80001f0 <__aeabi_dsub>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	460b      	mov	r3, r1
 800a1c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1c4:	f7f6 faf6 	bl	80007b4 <__aeabi_ddiv>
 800a1c8:	4632      	mov	r2, r6
 800a1ca:	4604      	mov	r4, r0
 800a1cc:	460d      	mov	r5, r1
 800a1ce:	463b      	mov	r3, r7
 800a1d0:	4640      	mov	r0, r8
 800a1d2:	4649      	mov	r1, r9
 800a1d4:	f7f6 f9c4 	bl	8000560 <__aeabi_dmul>
 800a1d8:	4632      	mov	r2, r6
 800a1da:	463b      	mov	r3, r7
 800a1dc:	f7f6 f80a 	bl	80001f4 <__adddf3>
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	4629      	mov	r1, r5
 800a1e8:	f7f6 f802 	bl	80001f0 <__aeabi_dsub>
 800a1ec:	4642      	mov	r2, r8
 800a1ee:	464b      	mov	r3, r9
 800a1f0:	f7f5 fffe 	bl	80001f0 <__aeabi_dsub>
 800a1f4:	4602      	mov	r2, r0
 800a1f6:	460b      	mov	r3, r1
 800a1f8:	2000      	movs	r0, #0
 800a1fa:	4939      	ldr	r1, [pc, #228]	; (800a2e0 <__ieee754_pow+0xa08>)
 800a1fc:	f7f5 fff8 	bl	80001f0 <__aeabi_dsub>
 800a200:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a204:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a208:	4602      	mov	r2, r0
 800a20a:	460b      	mov	r3, r1
 800a20c:	da2f      	bge.n	800a26e <__ieee754_pow+0x996>
 800a20e:	4650      	mov	r0, sl
 800a210:	ec43 2b10 	vmov	d0, r2, r3
 800a214:	f000 f9c0 	bl	800a598 <scalbn>
 800a218:	ec51 0b10 	vmov	r0, r1, d0
 800a21c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a220:	f7ff bbf1 	b.w	8009a06 <__ieee754_pow+0x12e>
 800a224:	4b2f      	ldr	r3, [pc, #188]	; (800a2e4 <__ieee754_pow+0xa0c>)
 800a226:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a22a:	429e      	cmp	r6, r3
 800a22c:	f77f af0c 	ble.w	800a048 <__ieee754_pow+0x770>
 800a230:	4b2d      	ldr	r3, [pc, #180]	; (800a2e8 <__ieee754_pow+0xa10>)
 800a232:	440b      	add	r3, r1
 800a234:	4303      	orrs	r3, r0
 800a236:	d00b      	beq.n	800a250 <__ieee754_pow+0x978>
 800a238:	a325      	add	r3, pc, #148	; (adr r3, 800a2d0 <__ieee754_pow+0x9f8>)
 800a23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a242:	f7f6 f98d 	bl	8000560 <__aeabi_dmul>
 800a246:	a322      	add	r3, pc, #136	; (adr r3, 800a2d0 <__ieee754_pow+0x9f8>)
 800a248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24c:	f7ff bbdb 	b.w	8009a06 <__ieee754_pow+0x12e>
 800a250:	4622      	mov	r2, r4
 800a252:	462b      	mov	r3, r5
 800a254:	f7f5 ffcc 	bl	80001f0 <__aeabi_dsub>
 800a258:	4642      	mov	r2, r8
 800a25a:	464b      	mov	r3, r9
 800a25c:	f7f6 fc06 	bl	8000a6c <__aeabi_dcmpge>
 800a260:	2800      	cmp	r0, #0
 800a262:	f43f aef1 	beq.w	800a048 <__ieee754_pow+0x770>
 800a266:	e7e7      	b.n	800a238 <__ieee754_pow+0x960>
 800a268:	f04f 0a00 	mov.w	sl, #0
 800a26c:	e718      	b.n	800a0a0 <__ieee754_pow+0x7c8>
 800a26e:	4621      	mov	r1, r4
 800a270:	e7d4      	b.n	800a21c <__ieee754_pow+0x944>
 800a272:	2000      	movs	r0, #0
 800a274:	491a      	ldr	r1, [pc, #104]	; (800a2e0 <__ieee754_pow+0xa08>)
 800a276:	f7ff bb8f 	b.w	8009998 <__ieee754_pow+0xc0>
 800a27a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a27e:	f7ff bb8b 	b.w	8009998 <__ieee754_pow+0xc0>
 800a282:	4630      	mov	r0, r6
 800a284:	4639      	mov	r1, r7
 800a286:	f7ff bb87 	b.w	8009998 <__ieee754_pow+0xc0>
 800a28a:	4693      	mov	fp, r2
 800a28c:	f7ff bb98 	b.w	80099c0 <__ieee754_pow+0xe8>
 800a290:	00000000 	.word	0x00000000
 800a294:	3fe62e43 	.word	0x3fe62e43
 800a298:	fefa39ef 	.word	0xfefa39ef
 800a29c:	3fe62e42 	.word	0x3fe62e42
 800a2a0:	0ca86c39 	.word	0x0ca86c39
 800a2a4:	be205c61 	.word	0xbe205c61
 800a2a8:	72bea4d0 	.word	0x72bea4d0
 800a2ac:	3e663769 	.word	0x3e663769
 800a2b0:	c5d26bf1 	.word	0xc5d26bf1
 800a2b4:	3ebbbd41 	.word	0x3ebbbd41
 800a2b8:	af25de2c 	.word	0xaf25de2c
 800a2bc:	3f11566a 	.word	0x3f11566a
 800a2c0:	16bebd93 	.word	0x16bebd93
 800a2c4:	3f66c16c 	.word	0x3f66c16c
 800a2c8:	5555553e 	.word	0x5555553e
 800a2cc:	3fc55555 	.word	0x3fc55555
 800a2d0:	c2f8f359 	.word	0xc2f8f359
 800a2d4:	01a56e1f 	.word	0x01a56e1f
 800a2d8:	3fe00000 	.word	0x3fe00000
 800a2dc:	000fffff 	.word	0x000fffff
 800a2e0:	3ff00000 	.word	0x3ff00000
 800a2e4:	4090cbff 	.word	0x4090cbff
 800a2e8:	3f6f3400 	.word	0x3f6f3400
 800a2ec:	652b82fe 	.word	0x652b82fe
 800a2f0:	3c971547 	.word	0x3c971547

0800a2f4 <__ieee754_sqrt>:
 800a2f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f8:	4955      	ldr	r1, [pc, #340]	; (800a450 <__ieee754_sqrt+0x15c>)
 800a2fa:	ec55 4b10 	vmov	r4, r5, d0
 800a2fe:	43a9      	bics	r1, r5
 800a300:	462b      	mov	r3, r5
 800a302:	462a      	mov	r2, r5
 800a304:	d112      	bne.n	800a32c <__ieee754_sqrt+0x38>
 800a306:	ee10 2a10 	vmov	r2, s0
 800a30a:	ee10 0a10 	vmov	r0, s0
 800a30e:	4629      	mov	r1, r5
 800a310:	f7f6 f926 	bl	8000560 <__aeabi_dmul>
 800a314:	4602      	mov	r2, r0
 800a316:	460b      	mov	r3, r1
 800a318:	4620      	mov	r0, r4
 800a31a:	4629      	mov	r1, r5
 800a31c:	f7f5 ff6a 	bl	80001f4 <__adddf3>
 800a320:	4604      	mov	r4, r0
 800a322:	460d      	mov	r5, r1
 800a324:	ec45 4b10 	vmov	d0, r4, r5
 800a328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a32c:	2d00      	cmp	r5, #0
 800a32e:	ee10 0a10 	vmov	r0, s0
 800a332:	4621      	mov	r1, r4
 800a334:	dc0f      	bgt.n	800a356 <__ieee754_sqrt+0x62>
 800a336:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a33a:	4330      	orrs	r0, r6
 800a33c:	d0f2      	beq.n	800a324 <__ieee754_sqrt+0x30>
 800a33e:	b155      	cbz	r5, 800a356 <__ieee754_sqrt+0x62>
 800a340:	ee10 2a10 	vmov	r2, s0
 800a344:	4620      	mov	r0, r4
 800a346:	4629      	mov	r1, r5
 800a348:	f7f5 ff52 	bl	80001f0 <__aeabi_dsub>
 800a34c:	4602      	mov	r2, r0
 800a34e:	460b      	mov	r3, r1
 800a350:	f7f6 fa30 	bl	80007b4 <__aeabi_ddiv>
 800a354:	e7e4      	b.n	800a320 <__ieee754_sqrt+0x2c>
 800a356:	151b      	asrs	r3, r3, #20
 800a358:	d073      	beq.n	800a442 <__ieee754_sqrt+0x14e>
 800a35a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a35e:	07dd      	lsls	r5, r3, #31
 800a360:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a364:	bf48      	it	mi
 800a366:	0fc8      	lsrmi	r0, r1, #31
 800a368:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a36c:	bf44      	itt	mi
 800a36e:	0049      	lslmi	r1, r1, #1
 800a370:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800a374:	2500      	movs	r5, #0
 800a376:	1058      	asrs	r0, r3, #1
 800a378:	0fcb      	lsrs	r3, r1, #31
 800a37a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800a37e:	0049      	lsls	r1, r1, #1
 800a380:	2316      	movs	r3, #22
 800a382:	462c      	mov	r4, r5
 800a384:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a388:	19a7      	adds	r7, r4, r6
 800a38a:	4297      	cmp	r7, r2
 800a38c:	bfde      	ittt	le
 800a38e:	19bc      	addle	r4, r7, r6
 800a390:	1bd2      	suble	r2, r2, r7
 800a392:	19ad      	addle	r5, r5, r6
 800a394:	0fcf      	lsrs	r7, r1, #31
 800a396:	3b01      	subs	r3, #1
 800a398:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800a39c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a3a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a3a4:	d1f0      	bne.n	800a388 <__ieee754_sqrt+0x94>
 800a3a6:	f04f 0c20 	mov.w	ip, #32
 800a3aa:	469e      	mov	lr, r3
 800a3ac:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a3b0:	42a2      	cmp	r2, r4
 800a3b2:	eb06 070e 	add.w	r7, r6, lr
 800a3b6:	dc02      	bgt.n	800a3be <__ieee754_sqrt+0xca>
 800a3b8:	d112      	bne.n	800a3e0 <__ieee754_sqrt+0xec>
 800a3ba:	428f      	cmp	r7, r1
 800a3bc:	d810      	bhi.n	800a3e0 <__ieee754_sqrt+0xec>
 800a3be:	2f00      	cmp	r7, #0
 800a3c0:	eb07 0e06 	add.w	lr, r7, r6
 800a3c4:	da42      	bge.n	800a44c <__ieee754_sqrt+0x158>
 800a3c6:	f1be 0f00 	cmp.w	lr, #0
 800a3ca:	db3f      	blt.n	800a44c <__ieee754_sqrt+0x158>
 800a3cc:	f104 0801 	add.w	r8, r4, #1
 800a3d0:	1b12      	subs	r2, r2, r4
 800a3d2:	428f      	cmp	r7, r1
 800a3d4:	bf88      	it	hi
 800a3d6:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800a3da:	1bc9      	subs	r1, r1, r7
 800a3dc:	4433      	add	r3, r6
 800a3de:	4644      	mov	r4, r8
 800a3e0:	0052      	lsls	r2, r2, #1
 800a3e2:	f1bc 0c01 	subs.w	ip, ip, #1
 800a3e6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a3ea:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a3ee:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a3f2:	d1dd      	bne.n	800a3b0 <__ieee754_sqrt+0xbc>
 800a3f4:	430a      	orrs	r2, r1
 800a3f6:	d006      	beq.n	800a406 <__ieee754_sqrt+0x112>
 800a3f8:	1c5c      	adds	r4, r3, #1
 800a3fa:	bf13      	iteet	ne
 800a3fc:	3301      	addne	r3, #1
 800a3fe:	3501      	addeq	r5, #1
 800a400:	4663      	moveq	r3, ip
 800a402:	f023 0301 	bicne.w	r3, r3, #1
 800a406:	106a      	asrs	r2, r5, #1
 800a408:	085b      	lsrs	r3, r3, #1
 800a40a:	07e9      	lsls	r1, r5, #31
 800a40c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a410:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a414:	bf48      	it	mi
 800a416:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a41a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800a41e:	461c      	mov	r4, r3
 800a420:	e780      	b.n	800a324 <__ieee754_sqrt+0x30>
 800a422:	0aca      	lsrs	r2, r1, #11
 800a424:	3815      	subs	r0, #21
 800a426:	0549      	lsls	r1, r1, #21
 800a428:	2a00      	cmp	r2, #0
 800a42a:	d0fa      	beq.n	800a422 <__ieee754_sqrt+0x12e>
 800a42c:	02d6      	lsls	r6, r2, #11
 800a42e:	d50a      	bpl.n	800a446 <__ieee754_sqrt+0x152>
 800a430:	f1c3 0420 	rsb	r4, r3, #32
 800a434:	fa21 f404 	lsr.w	r4, r1, r4
 800a438:	1e5d      	subs	r5, r3, #1
 800a43a:	4099      	lsls	r1, r3
 800a43c:	4322      	orrs	r2, r4
 800a43e:	1b43      	subs	r3, r0, r5
 800a440:	e78b      	b.n	800a35a <__ieee754_sqrt+0x66>
 800a442:	4618      	mov	r0, r3
 800a444:	e7f0      	b.n	800a428 <__ieee754_sqrt+0x134>
 800a446:	0052      	lsls	r2, r2, #1
 800a448:	3301      	adds	r3, #1
 800a44a:	e7ef      	b.n	800a42c <__ieee754_sqrt+0x138>
 800a44c:	46a0      	mov	r8, r4
 800a44e:	e7bf      	b.n	800a3d0 <__ieee754_sqrt+0xdc>
 800a450:	7ff00000 	.word	0x7ff00000

0800a454 <fabs>:
 800a454:	ec51 0b10 	vmov	r0, r1, d0
 800a458:	ee10 2a10 	vmov	r2, s0
 800a45c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a460:	ec43 2b10 	vmov	d0, r2, r3
 800a464:	4770      	bx	lr

0800a466 <finite>:
 800a466:	ee10 3a90 	vmov	r3, s1
 800a46a:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800a46e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a472:	0fc0      	lsrs	r0, r0, #31
 800a474:	4770      	bx	lr

0800a476 <matherr>:
 800a476:	2000      	movs	r0, #0
 800a478:	4770      	bx	lr
 800a47a:	0000      	movs	r0, r0
 800a47c:	0000      	movs	r0, r0
	...

0800a480 <nan>:
 800a480:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a488 <nan+0x8>
 800a484:	4770      	bx	lr
 800a486:	bf00      	nop
 800a488:	00000000 	.word	0x00000000
 800a48c:	7ff80000 	.word	0x7ff80000

0800a490 <rint>:
 800a490:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a492:	ec51 0b10 	vmov	r0, r1, d0
 800a496:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a49a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800a49e:	2e13      	cmp	r6, #19
 800a4a0:	460b      	mov	r3, r1
 800a4a2:	ee10 4a10 	vmov	r4, s0
 800a4a6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800a4aa:	dc56      	bgt.n	800a55a <rint+0xca>
 800a4ac:	2e00      	cmp	r6, #0
 800a4ae:	da2b      	bge.n	800a508 <rint+0x78>
 800a4b0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a4b4:	4302      	orrs	r2, r0
 800a4b6:	d023      	beq.n	800a500 <rint+0x70>
 800a4b8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800a4bc:	4302      	orrs	r2, r0
 800a4be:	4254      	negs	r4, r2
 800a4c0:	4314      	orrs	r4, r2
 800a4c2:	0c4b      	lsrs	r3, r1, #17
 800a4c4:	0b24      	lsrs	r4, r4, #12
 800a4c6:	045b      	lsls	r3, r3, #17
 800a4c8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800a4cc:	ea44 0103 	orr.w	r1, r4, r3
 800a4d0:	460b      	mov	r3, r1
 800a4d2:	492f      	ldr	r1, [pc, #188]	; (800a590 <rint+0x100>)
 800a4d4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800a4d8:	e9d1 6700 	ldrd	r6, r7, [r1]
 800a4dc:	4602      	mov	r2, r0
 800a4de:	4639      	mov	r1, r7
 800a4e0:	4630      	mov	r0, r6
 800a4e2:	f7f5 fe87 	bl	80001f4 <__adddf3>
 800a4e6:	e9cd 0100 	strd	r0, r1, [sp]
 800a4ea:	463b      	mov	r3, r7
 800a4ec:	4632      	mov	r2, r6
 800a4ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a4f2:	f7f5 fe7d 	bl	80001f0 <__aeabi_dsub>
 800a4f6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a4fa:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800a4fe:	4639      	mov	r1, r7
 800a500:	ec41 0b10 	vmov	d0, r0, r1
 800a504:	b003      	add	sp, #12
 800a506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a508:	4a22      	ldr	r2, [pc, #136]	; (800a594 <rint+0x104>)
 800a50a:	4132      	asrs	r2, r6
 800a50c:	ea01 0702 	and.w	r7, r1, r2
 800a510:	4307      	orrs	r7, r0
 800a512:	d0f5      	beq.n	800a500 <rint+0x70>
 800a514:	0852      	lsrs	r2, r2, #1
 800a516:	4011      	ands	r1, r2
 800a518:	430c      	orrs	r4, r1
 800a51a:	d00b      	beq.n	800a534 <rint+0xa4>
 800a51c:	ea23 0202 	bic.w	r2, r3, r2
 800a520:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a524:	2e13      	cmp	r6, #19
 800a526:	fa43 f306 	asr.w	r3, r3, r6
 800a52a:	bf0c      	ite	eq
 800a52c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800a530:	2400      	movne	r4, #0
 800a532:	4313      	orrs	r3, r2
 800a534:	4916      	ldr	r1, [pc, #88]	; (800a590 <rint+0x100>)
 800a536:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800a53a:	4622      	mov	r2, r4
 800a53c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a540:	4620      	mov	r0, r4
 800a542:	4629      	mov	r1, r5
 800a544:	f7f5 fe56 	bl	80001f4 <__adddf3>
 800a548:	e9cd 0100 	strd	r0, r1, [sp]
 800a54c:	4622      	mov	r2, r4
 800a54e:	462b      	mov	r3, r5
 800a550:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a554:	f7f5 fe4c 	bl	80001f0 <__aeabi_dsub>
 800a558:	e7d2      	b.n	800a500 <rint+0x70>
 800a55a:	2e33      	cmp	r6, #51	; 0x33
 800a55c:	dd07      	ble.n	800a56e <rint+0xde>
 800a55e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a562:	d1cd      	bne.n	800a500 <rint+0x70>
 800a564:	ee10 2a10 	vmov	r2, s0
 800a568:	f7f5 fe44 	bl	80001f4 <__adddf3>
 800a56c:	e7c8      	b.n	800a500 <rint+0x70>
 800a56e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800a572:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a576:	40f2      	lsrs	r2, r6
 800a578:	4210      	tst	r0, r2
 800a57a:	d0c1      	beq.n	800a500 <rint+0x70>
 800a57c:	0852      	lsrs	r2, r2, #1
 800a57e:	4210      	tst	r0, r2
 800a580:	bf1f      	itttt	ne
 800a582:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800a586:	ea20 0202 	bicne.w	r2, r0, r2
 800a58a:	4134      	asrne	r4, r6
 800a58c:	4314      	orrne	r4, r2
 800a58e:	e7d1      	b.n	800a534 <rint+0xa4>
 800a590:	0800a888 	.word	0x0800a888
 800a594:	000fffff 	.word	0x000fffff

0800a598 <scalbn>:
 800a598:	b570      	push	{r4, r5, r6, lr}
 800a59a:	ec55 4b10 	vmov	r4, r5, d0
 800a59e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a5a2:	4606      	mov	r6, r0
 800a5a4:	462b      	mov	r3, r5
 800a5a6:	b9aa      	cbnz	r2, 800a5d4 <scalbn+0x3c>
 800a5a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a5ac:	4323      	orrs	r3, r4
 800a5ae:	d03b      	beq.n	800a628 <scalbn+0x90>
 800a5b0:	4b31      	ldr	r3, [pc, #196]	; (800a678 <scalbn+0xe0>)
 800a5b2:	4629      	mov	r1, r5
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	ee10 0a10 	vmov	r0, s0
 800a5ba:	f7f5 ffd1 	bl	8000560 <__aeabi_dmul>
 800a5be:	4b2f      	ldr	r3, [pc, #188]	; (800a67c <scalbn+0xe4>)
 800a5c0:	429e      	cmp	r6, r3
 800a5c2:	4604      	mov	r4, r0
 800a5c4:	460d      	mov	r5, r1
 800a5c6:	da12      	bge.n	800a5ee <scalbn+0x56>
 800a5c8:	a327      	add	r3, pc, #156	; (adr r3, 800a668 <scalbn+0xd0>)
 800a5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ce:	f7f5 ffc7 	bl	8000560 <__aeabi_dmul>
 800a5d2:	e009      	b.n	800a5e8 <scalbn+0x50>
 800a5d4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a5d8:	428a      	cmp	r2, r1
 800a5da:	d10c      	bne.n	800a5f6 <scalbn+0x5e>
 800a5dc:	ee10 2a10 	vmov	r2, s0
 800a5e0:	4620      	mov	r0, r4
 800a5e2:	4629      	mov	r1, r5
 800a5e4:	f7f5 fe06 	bl	80001f4 <__adddf3>
 800a5e8:	4604      	mov	r4, r0
 800a5ea:	460d      	mov	r5, r1
 800a5ec:	e01c      	b.n	800a628 <scalbn+0x90>
 800a5ee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a5f2:	460b      	mov	r3, r1
 800a5f4:	3a36      	subs	r2, #54	; 0x36
 800a5f6:	4432      	add	r2, r6
 800a5f8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a5fc:	428a      	cmp	r2, r1
 800a5fe:	dd0b      	ble.n	800a618 <scalbn+0x80>
 800a600:	ec45 4b11 	vmov	d1, r4, r5
 800a604:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800a670 <scalbn+0xd8>
 800a608:	f000 f83c 	bl	800a684 <copysign>
 800a60c:	a318      	add	r3, pc, #96	; (adr r3, 800a670 <scalbn+0xd8>)
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	ec51 0b10 	vmov	r0, r1, d0
 800a616:	e7da      	b.n	800a5ce <scalbn+0x36>
 800a618:	2a00      	cmp	r2, #0
 800a61a:	dd08      	ble.n	800a62e <scalbn+0x96>
 800a61c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a620:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a624:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a628:	ec45 4b10 	vmov	d0, r4, r5
 800a62c:	bd70      	pop	{r4, r5, r6, pc}
 800a62e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a632:	da0d      	bge.n	800a650 <scalbn+0xb8>
 800a634:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a638:	429e      	cmp	r6, r3
 800a63a:	ec45 4b11 	vmov	d1, r4, r5
 800a63e:	dce1      	bgt.n	800a604 <scalbn+0x6c>
 800a640:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800a668 <scalbn+0xd0>
 800a644:	f000 f81e 	bl	800a684 <copysign>
 800a648:	a307      	add	r3, pc, #28	; (adr r3, 800a668 <scalbn+0xd0>)
 800a64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64e:	e7e0      	b.n	800a612 <scalbn+0x7a>
 800a650:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a654:	3236      	adds	r2, #54	; 0x36
 800a656:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a65a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a65e:	4620      	mov	r0, r4
 800a660:	4629      	mov	r1, r5
 800a662:	2200      	movs	r2, #0
 800a664:	4b06      	ldr	r3, [pc, #24]	; (800a680 <scalbn+0xe8>)
 800a666:	e7b2      	b.n	800a5ce <scalbn+0x36>
 800a668:	c2f8f359 	.word	0xc2f8f359
 800a66c:	01a56e1f 	.word	0x01a56e1f
 800a670:	8800759c 	.word	0x8800759c
 800a674:	7e37e43c 	.word	0x7e37e43c
 800a678:	43500000 	.word	0x43500000
 800a67c:	ffff3cb0 	.word	0xffff3cb0
 800a680:	3c900000 	.word	0x3c900000

0800a684 <copysign>:
 800a684:	ec51 0b10 	vmov	r0, r1, d0
 800a688:	ee11 0a90 	vmov	r0, s3
 800a68c:	ee10 2a10 	vmov	r2, s0
 800a690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800a694:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800a698:	ea41 0300 	orr.w	r3, r1, r0
 800a69c:	ec43 2b10 	vmov	d0, r2, r3
 800a6a0:	4770      	bx	lr
	...

0800a6a4 <_init>:
 800a6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6a6:	bf00      	nop
 800a6a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6aa:	bc08      	pop	{r3}
 800a6ac:	469e      	mov	lr, r3
 800a6ae:	4770      	bx	lr

0800a6b0 <_fini>:
 800a6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6b2:	bf00      	nop
 800a6b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6b6:	bc08      	pop	{r3}
 800a6b8:	469e      	mov	lr, r3
 800a6ba:	4770      	bx	lr
