{
  "design": {
    "design_info": {
      "boundary_crc": "0xB3373FAD157D7D5E",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../EclypseZ7.gen/sources_1/bd/FPGA_SPI",
      "name": "FPGA_SPI",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "VHDL_SPI_MASTER_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "FPGA_SPI_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "bit_out": {
        "direction": "O"
      }
    },
    "components": {
      "VHDL_SPI_MASTER_0": {
        "vlnv": "xilinx.com:module_ref:VHDL_SPI_MASTER:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_VHDL_SPI_MASTER_0_0",
        "xci_path": "ip\\FPGA_SPI_VHDL_SPI_MASTER_0_0\\FPGA_SPI_VHDL_SPI_MASTER_0_0.xci",
        "inst_hier_path": "VHDL_SPI_MASTER_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VHDL_SPI_MASTER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "FPGA_SPI_clk",
                "value_src": "default_prop"
              }
            }
          },
          "bit_out": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "VHDL_SPI_MASTER_0_bit_out": {
        "ports": [
          "VHDL_SPI_MASTER_0/bit_out",
          "bit_out"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "VHDL_SPI_MASTER_0/clk"
        ]
      }
    }
  }
}