```
module edge_detect (
    input wire clk,
    input wire rst_n,
    input wire a,
    output reg rise,
    output reg down
);

reg a_prev; // Register to hold the previous state of the input signal

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        // Asynchronous reset
        rise <= 1'b0;
        down <= 1'b0;
        a_prev <= 1'b0;
    end else begin
        // Edge detection logic
        rise <= (a_prev == 1'b0 && a == 1'b1) ? 1'b1 : 1'b0; // Rising edge detected
        down <= (a_prev == 1'b1 && a == 1'b0) ? 1'b1 : 1'b0; // Falling edge detected
        a_prev <= a; // Update previous state
    end
end

endmodule
```