Classic Timing Analyzer report for DE2Bot
Mon Nov 17 18:54:35 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                  ; To                                                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 7.356 ns                                       ; SONAR_ECHO                                                                                                                                            ; SONAR:inst54|SONAR_RESULT[15][9]                                                                                                    ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 14.684 ns                                      ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                                        ; HEX5[6]                                                                                                                             ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 11.661 ns                                      ; ALIVE                                                                                                                                                 ; LEDG[8]                                                                                                                             ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 2.852 ns                                       ; SW[4]                                                                                                                                                 ; DIG_IN:inst5|B_DI[4]                                                                                                                ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -0.734 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                     ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk1   ; 333          ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; -0.473 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                                                                                                       ; VEL_CONTROL:inst52|MOTOR_PHASE                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 10           ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 10.747 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[5]                                                                                                                                 ; SCOMP:inst8|AC[0][5]                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.867 ns ; 14.73 MHz ( period = 67.901 ns )  ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A       ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                                     ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A       ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                                   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                                 ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -2.495 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 215          ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -1.717 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                                                    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 25           ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.527 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                                             ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                                ;                                                                                                                                                       ;                                                                                                                                     ;                                              ;                                              ; 583          ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.867 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.774 ns                ;
; 63.867 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.774 ns                ;
; 63.867 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.774 ns                ;
; 63.867 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.774 ns                ;
; 63.870 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.771 ns                ;
; 63.870 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.771 ns                ;
; 63.870 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.771 ns                ;
; 63.870 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.771 ns                ;
; 63.873 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.768 ns                ;
; 63.873 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.768 ns                ;
; 63.873 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.768 ns                ;
; 63.873 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.768 ns                ;
; 63.922 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.719 ns                ;
; 63.922 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.719 ns                ;
; 63.922 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.719 ns                ;
; 63.922 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.719 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.643 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.643 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.643 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.643 ns                ;
; 64.002 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.639 ns                ;
; 64.002 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.639 ns                ;
; 64.002 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.639 ns                ;
; 64.002 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.639 ns                ;
; 64.003 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.638 ns                ;
; 64.003 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.638 ns                ;
; 64.003 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.638 ns                ;
; 64.003 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.638 ns                ;
; 64.004 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.637 ns                ;
; 64.004 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.637 ns                ;
; 64.004 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.637 ns                ;
; 64.004 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.637 ns                ;
; 64.146 ns                               ; 266.31 MHz ( period = 3.755 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.545 ns                ;
; 64.163 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.525 ns                ;
; 64.163 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.525 ns                ;
; 64.163 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.525 ns                ;
; 64.163 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.525 ns                ;
; 64.163 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.525 ns                ;
; 64.163 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.525 ns                ;
; 64.163 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.525 ns                ;
; 64.163 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.525 ns                ;
; 64.163 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.525 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.492 ns                ;
; 64.337 ns                               ; 280.58 MHz ( period = 3.564 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.354 ns                ;
; 64.431 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.260 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.210 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.210 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.210 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.210 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.210 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.210 ns                ;
; 64.480 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.210 ns                ;
; 64.572 ns                               ; 300.39 MHz ( period = 3.329 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.116 ns                ;
; 64.573 ns                               ; 300.48 MHz ( period = 3.328 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 3.115 ns                ;
; 64.575 ns                               ; 300.66 MHz ( period = 3.326 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.111 ns                ;
; 64.577 ns                               ; 300.84 MHz ( period = 3.324 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.109 ns                ;
; 64.588 ns                               ; 301.84 MHz ( period = 3.313 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.095 ns                ;
; 64.589 ns                               ; 301.93 MHz ( period = 3.312 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.094 ns                ;
; 64.675 ns                               ; 309.98 MHz ( period = 3.226 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.019 ns                ;
; 64.677 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.017 ns                ;
; 64.682 ns                               ; 310.66 MHz ( period = 3.219 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.012 ns                ;
; 64.734 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.951 ns                ;
; 64.734 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.951 ns                ;
; 64.734 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.951 ns                ;
; 64.734 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.951 ns                ;
; 64.734 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.951 ns                ;
; 64.734 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.951 ns                ;
; 64.734 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.951 ns                ;
; 64.734 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.951 ns                ;
; 64.734 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.951 ns                ;
; 64.753 ns                               ; 317.66 MHz ( period = 3.148 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.934 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.780 ns                               ; 320.41 MHz ( period = 3.121 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.905 ns                ;
; 64.793 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.895 ns                ;
; 64.799 ns                               ; 322.37 MHz ( period = 3.102 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.888 ns                ;
; 64.806 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.888 ns                ;
; 64.806 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.888 ns                ;
; 64.806 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.888 ns                ;
; 64.806 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.888 ns                ;
; 64.806 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.888 ns                ;
; 64.806 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.888 ns                ;
; 64.806 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.888 ns                ;
; 64.808 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.883 ns                ;
; 64.818 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.867 ns                ;
; 64.818 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.867 ns                ;
; 64.818 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.867 ns                ;
; 64.818 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.867 ns                ;
; 64.818 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.867 ns                ;
; 64.818 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.867 ns                ;
; 64.818 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.867 ns                ;
; 64.818 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.867 ns                ;
; 64.818 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.867 ns                ;
; 64.839 ns                               ; 326.58 MHz ( period = 3.062 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.849 ns                ;
; 64.851 ns                               ; 327.87 MHz ( period = 3.050 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.842 ns                ;
; 64.855 ns                               ; 328.30 MHz ( period = 3.046 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.833 ns                ;
; 64.857 ns                               ; 328.52 MHz ( period = 3.044 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.831 ns                ;
; 64.861 ns                               ; 328.95 MHz ( period = 3.040 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.830 ns                ;
; 64.868 ns                               ; 329.71 MHz ( period = 3.033 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.817 ns                ;
; 64.869 ns                               ; 329.82 MHz ( period = 3.032 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.818 ns                ;
; 64.869 ns                               ; 329.82 MHz ( period = 3.032 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.816 ns                ;
; 64.873 ns                               ; 330.25 MHz ( period = 3.028 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.815 ns                ;
; 64.874 ns                               ; 330.36 MHz ( period = 3.027 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 2.819 ns                ;
; 64.919 ns                               ; 335.35 MHz ( period = 2.982 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.769 ns                ;
; 64.924 ns                               ; 335.91 MHz ( period = 2.977 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.763 ns                ;
; 64.926 ns                               ; 336.13 MHz ( period = 2.975 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.761 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.755 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.755 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.755 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.755 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.755 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.755 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.755 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.755 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.755 ns                ;
; 64.937 ns                               ; 337.38 MHz ( period = 2.964 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.747 ns                ;
; 64.938 ns                               ; 337.50 MHz ( period = 2.963 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.746 ns                ;
; 64.941 ns                               ; 337.84 MHz ( period = 2.960 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.745 ns                ;
; 64.975 ns                               ; 341.76 MHz ( period = 2.926 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 2.719 ns                ;
; 64.980 ns                               ; 342.35 MHz ( period = 2.921 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 2.710 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a7~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a6~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a5~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a4~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a3~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a2~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a1~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.987 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_memory_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.632 ns                 ; 2.645 ns                ;
; 64.996 ns                               ; 344.23 MHz ( period = 2.905 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.689 ns                ;
; 64.999 ns                               ; 344.59 MHz ( period = 2.902 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.692 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 2.676 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 2.676 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 2.676 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 2.676 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 2.676 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 2.676 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 2.676 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg5 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 2.677 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 2.677 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 2.677 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 2.677 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 2.677 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 2.677 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 2.676 ns                ;
; 65.000 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_we_reg       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.677 ns                 ; 2.677 ns                ;
; 65.012 ns                               ; 346.14 MHz ( period = 2.889 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.673 ns                ;
; 65.013 ns                               ; 346.26 MHz ( period = 2.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.672 ns                ;
; 65.013 ns                               ; 346.26 MHz ( period = 2.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.672 ns                ;
; 65.013 ns                               ; 346.26 MHz ( period = 2.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.672 ns                ;
; 65.013 ns                               ; 346.26 MHz ( period = 2.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.672 ns                ;
; 65.013 ns                               ; 346.26 MHz ( period = 2.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.672 ns                ;
; 65.013 ns                               ; 346.26 MHz ( period = 2.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.672 ns                ;
; 65.013 ns                               ; 346.26 MHz ( period = 2.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.672 ns                ;
; 65.013 ns                               ; 346.26 MHz ( period = 2.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.672 ns                ;
; 65.013 ns                               ; 346.26 MHz ( period = 2.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.672 ns                ;
; 65.024 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.706 ns                 ; 2.682 ns                ;
; 65.024 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.706 ns                 ; 2.682 ns                ;
; 65.024 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.706 ns                 ; 2.682 ns                ;
; 65.024 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.706 ns                 ; 2.682 ns                ;
; 65.032 ns                               ; 348.55 MHz ( period = 2.869 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.655 ns                ;
; 65.033 ns                               ; 348.68 MHz ( period = 2.868 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 2.657 ns                ;
; 65.040 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.645 ns                ;
; 65.040 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.645 ns                ;
; 65.040 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.645 ns                ;
; 65.040 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.645 ns                ;
; 65.040 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.645 ns                ;
; 65.040 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.645 ns                ;
; 65.040 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.645 ns                ;
; 65.040 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.645 ns                ;
; 65.040 ns                               ; 349.53 MHz ( period = 2.861 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.645 ns                ;
; 65.041 ns                               ; 349.65 MHz ( period = 2.860 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.647 ns                ;
; 65.041 ns                               ; 349.65 MHz ( period = 2.860 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.647 ns                ;
; 65.041 ns                               ; 349.65 MHz ( period = 2.860 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.647 ns                ;
; 65.041 ns                               ; 349.65 MHz ( period = 2.860 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.647 ns                ;
; 65.041 ns                               ; 349.65 MHz ( period = 2.860 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.647 ns                ;
; 65.041 ns                               ; 349.65 MHz ( period = 2.860 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.647 ns                ;
; 65.041 ns                               ; 349.65 MHz ( period = 2.860 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.647 ns                ;
; 65.069 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.622 ns                ;
; 65.069 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.622 ns                ;
; 65.069 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.622 ns                ;
; 65.069 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.622 ns                ;
; 65.069 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.622 ns                ;
; 65.069 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.622 ns                ;
; 65.069 ns                               ; 353.11 MHz ( period = 2.832 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.622 ns                ;
; 65.072 ns                               ; 353.48 MHz ( period = 2.829 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.620 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                        ;                                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 10.747 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; SCOMP:inst8|AC[0][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.368 ns                 ; 6.621 ns                ;
; 10.978 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 9.143 ns                ;
; 11.171 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.950 ns                ;
; 11.186 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.935 ns                ;
; 11.222 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.899 ns                ;
; 11.223 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.898 ns                ;
; 11.241 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.880 ns                ;
; 11.251 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.870 ns                ;
; 11.274 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.847 ns                ;
; 11.327 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.794 ns                ;
; 11.343 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[2][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.363 ns                 ; 6.020 ns                ;
; 11.368 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 8.951 ns                ;
; 11.377 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.744 ns                ;
; 11.378 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 8.941 ns                ;
; 11.379 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.742 ns                ;
; 11.415 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.706 ns                ;
; 11.416 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.705 ns                ;
; 11.434 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.687 ns                ;
; 11.444 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.677 ns                ;
; 11.467 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.654 ns                ;
; 11.520 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.601 ns                ;
; 11.561 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 8.758 ns                ;
; 11.570 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.551 ns                ;
; 11.571 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 8.748 ns                ;
; 11.647 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[3][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.363 ns                 ; 5.716 ns                ;
; 11.649 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[1][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.363 ns                 ; 5.714 ns                ;
; 11.653 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[0][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.339 ns                 ; 5.686 ns                ;
; 11.732 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.389 ns                ;
; 11.750 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.371 ns                ;
; 11.797 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[0][7]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.358 ns                 ; 5.561 ns                ;
; 11.940 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.181 ns                ;
; 11.943 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.178 ns                ;
; 11.976 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.145 ns                ;
; 11.977 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.144 ns                ;
; 11.995 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.126 ns                ;
; 12.005 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.116 ns                ;
; 12.028 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.093 ns                ;
; 12.029 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.092 ns                ;
; 12.041 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.080 ns                ;
; 12.081 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 8.040 ns                ;
; 12.122 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 8.197 ns                ;
; 12.131 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.990 ns                ;
; 12.131 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.990 ns                ;
; 12.132 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 8.187 ns                ;
; 12.193 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 8.126 ns                ;
; 12.211 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[0][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.352 ns                 ; 5.141 ns                ;
; 12.235 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.886 ns                ;
; 12.270 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.851 ns                ;
; 12.275 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.846 ns                ;
; 12.299 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.822 ns                ;
; 12.322 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.799 ns                ;
; 12.385 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[3][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.322 ns                 ; 4.937 ns                ;
; 12.386 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[1][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.322 ns                 ; 4.936 ns                ;
; 12.425 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.696 ns                ;
; 12.427 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 7.892 ns                ;
; 12.443 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.678 ns                ;
; 12.483 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[0][13]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.358 ns                 ; 4.875 ns                ;
; 12.494 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.627 ns                ;
; 12.504 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.617 ns                ;
; 12.541 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; SCOMP:inst8|AC[2][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.334 ns                 ; 4.793 ns                ;
; 12.543 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; SCOMP:inst8|AC[1][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.334 ns                 ; 4.791 ns                ;
; 12.547 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; SCOMP:inst8|AC[3][5]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.363 ns                 ; 4.816 ns                ;
; 12.575 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.546 ns                ;
; 12.638 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.350 ns                 ; 4.712 ns                ;
; 12.651 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.470 ns                ;
; 12.675 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[2][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.349 ns                 ; 4.674 ns                ;
; 12.687 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.434 ns                ;
; 12.688 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.433 ns                ;
; 12.702 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.419 ns                ;
; 12.706 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.415 ns                ;
; 12.714 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[0][4]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.327 ns                 ; 4.613 ns                ;
; 12.716 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.405 ns                ;
; 12.726 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.350 ns                 ; 4.624 ns                ;
; 12.738 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.383 ns                ;
; 12.739 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.382 ns                ;
; 12.739 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.382 ns                ;
; 12.740 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[2][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.334 ns                 ; 4.594 ns                ;
; 12.743 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[1][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.334 ns                 ; 4.591 ns                ;
; 12.752 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[3][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.363 ns                 ; 4.611 ns                ;
; 12.755 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[2][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.363 ns                 ; 4.608 ns                ;
; 12.757 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.364 ns                ;
; 12.767 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.354 ns                ;
; 12.774 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.350 ns                 ; 4.576 ns                ;
; 12.788 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[3][12]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.312 ns                 ; 4.524 ns                ;
; 12.790 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.331 ns                ;
; 12.792 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.329 ns                ;
; 12.792 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[1][12]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.312 ns                 ; 4.520 ns                ;
; 12.800 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[1][13]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.348 ns                 ; 4.548 ns                ;
; 12.803 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[3][13]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.348 ns                 ; 4.545 ns                ;
; 12.828 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.120 ns                 ; 7.292 ns                ;
; 12.833 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 7.486 ns                ;
; 12.842 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.279 ns                ;
; 12.843 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.278 ns                ;
; 12.843 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 7.476 ns                ;
; 12.850 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; SCOMP:inst8|AC[0][15]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.358 ns                 ; 4.508 ns                ;
; 12.884 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 7.435 ns                ;
; 12.893 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.228 ns                ;
; 12.894 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 7.425 ns                ;
; 12.905 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; SCOMP:inst8|AC[0][1]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.338 ns                 ; 4.433 ns                ;
; 12.909 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.212 ns                ;
; 12.921 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.200 ns                ;
; 12.983 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[3][11]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.329 ns                 ; 4.346 ns                ;
; 12.983 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[1][11]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.329 ns                 ; 4.346 ns                ;
; 13.007 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.114 ns                ;
; 13.011 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.110 ns                ;
; 13.019 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.102 ns                ;
; 13.024 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[2][12]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.311 ns                 ; 4.287 ns                ;
; 13.033 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.088 ns                ;
; 13.036 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.120 ns                 ; 7.084 ns                ;
; 13.072 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.120 ns                 ; 7.048 ns                ;
; 13.073 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.120 ns                 ; 7.047 ns                ;
; 13.073 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 7.246 ns                ;
; 13.073 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[0][11]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.355 ns                 ; 4.282 ns                ;
; 13.079 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[0][12]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.328 ns                 ; 4.249 ns                ;
; 13.091 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.120 ns                 ; 7.029 ns                ;
; 13.097 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[0][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.338 ns                 ; 4.241 ns                ;
; 13.101 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.120 ns                 ; 7.019 ns                ;
; 13.109 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.012 ns                ;
; 13.114 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[1][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.312 ns                 ; 4.198 ns                ;
; 13.115 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 7.006 ns                ;
; 13.124 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.120 ns                 ; 6.996 ns                ;
; 13.124 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[0][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.326 ns                 ; 4.202 ns                ;
; 13.150 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.971 ns                ;
; 13.155 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.966 ns                ;
; 13.171 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 7.148 ns                ;
; 13.175 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[1][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.317 ns                 ; 4.142 ns                ;
; 13.177 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.120 ns                 ; 6.943 ns                ;
; 13.179 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.942 ns                ;
; 13.202 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.919 ns                ;
; 13.203 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.918 ns                ;
; 13.203 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[1][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.369 ns                 ; 4.166 ns                ;
; 13.210 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.911 ns                ;
; 13.213 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.908 ns                ;
; 13.215 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.906 ns                ;
; 13.218 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.318 ns                 ; 7.100 ns                ;
; 13.220 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.901 ns                ;
; 13.227 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.120 ns                 ; 6.893 ns                ;
; 13.228 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.318 ns                 ; 7.090 ns                ;
; 13.241 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.880 ns                ;
; 13.244 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg7 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.350 ns                 ; 4.106 ns                ;
; 13.248 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.873 ns                ;
; 13.253 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.868 ns                ;
; 13.266 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.855 ns                ;
; 13.272 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[2][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.328 ns                 ; 4.056 ns                ;
; 13.277 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.844 ns                ;
; 13.277 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.844 ns                ;
; 13.278 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.843 ns                ;
; 13.281 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; SCOMP:inst8|AC[0][14]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.338 ns                 ; 4.057 ns                ;
; 13.282 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[2][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.311 ns                 ; 4.029 ns                ;
; 13.288 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg5 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.350 ns                 ; 4.062 ns                ;
; 13.296 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.825 ns                ;
; 13.300 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.821 ns                ;
; 13.301 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[1][9]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.369 ns                 ; 4.068 ns                ;
; 13.305 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.816 ns                ;
; 13.306 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.815 ns                ;
; 13.307 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.332 ns                 ; 7.025 ns                ;
; 13.307 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.332 ns                 ; 7.025 ns                ;
; 13.307 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.332 ns                 ; 7.025 ns                ;
; 13.307 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 7.012 ns                ;
; 13.308 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.332 ns                 ; 7.024 ns                ;
; 13.308 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.332 ns                 ; 7.024 ns                ;
; 13.308 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.332 ns                 ; 7.024 ns                ;
; 13.329 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.792 ns                ;
; 13.332 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.332 ns                 ; 7.000 ns                ;
; 13.333 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.332 ns                 ; 6.999 ns                ;
; 13.342 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.779 ns                ;
; 13.351 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.349 ns                 ; 3.998 ns                ;
; 13.354 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.767 ns                ;
; 13.360 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[3][2]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.356 ns                 ; 3.996 ns                ;
; 13.373 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[0][8]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.327 ns                 ; 3.954 ns                ;
; 13.381 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[3][10]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.340 ns                 ; 3.959 ns                ;
; 13.382 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.739 ns                ;
; 13.393 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[3][6]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.312 ns                 ; 3.919 ns                ;
; 13.403 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.718 ns                ;
; 13.405 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 6.914 ns                ;
; 13.407 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[3][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.309 ns                 ; 3.902 ns                ;
; 13.411 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.710 ns                ;
; 13.418 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.703 ns                ;
; 13.423 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 6.896 ns                ;
; 13.428 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.693 ns                ;
; 13.432 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.689 ns                ;
; 13.433 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.319 ns                 ; 6.886 ns                ;
; 13.440 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[2][3]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.300 ns                 ; 3.860 ns                ;
; 13.444 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.677 ns                ;
; 13.445 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[3][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.362 ns                 ; 3.917 ns                ;
; 13.445 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[1][0]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.362 ns                 ; 3.917 ns                ;
; 13.447 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.674 ns                ;
; 13.448 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.673 ns                ;
; 13.454 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.667 ns                ;
; 13.455 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.666 ns                ;
; 13.455 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.666 ns                ;
; 13.464 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.657 ns                ;
; 13.465 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.656 ns                ;
; 13.466 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.655 ns                ;
; 13.473 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.648 ns                ;
; 13.476 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.645 ns                ;
; 13.483 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.638 ns                ;
; 13.483 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.638 ns                ;
; 13.484 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[2][11]                                                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.328 ns                 ; 3.844 ns                ;
; 13.493 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.121 ns                 ; 6.628 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.734 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.706 ns               ;
; -0.733 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.705 ns               ;
; -0.731 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.703 ns               ;
; -0.729 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.701 ns               ;
; -0.727 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.699 ns               ;
; -0.727 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.699 ns               ;
; -0.726 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.698 ns               ;
; -0.699 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.668 ns               ;
; -0.699 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.668 ns               ;
; -0.698 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.667 ns               ;
; -0.698 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.667 ns               ;
; -0.691 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.660 ns               ;
; -0.633 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.605 ns               ;
; -0.632 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.604 ns               ;
; -0.630 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.602 ns               ;
; -0.628 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.600 ns               ;
; -0.626 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.598 ns               ;
; -0.626 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.598 ns               ;
; -0.625 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.597 ns               ;
; -0.616 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.588 ns               ;
; -0.615 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.587 ns               ;
; -0.613 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.585 ns               ;
; -0.611 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.583 ns               ;
; -0.609 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.581 ns               ;
; -0.609 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.581 ns               ;
; -0.608 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.580 ns               ;
; -0.598 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.567 ns               ;
; -0.598 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.567 ns               ;
; -0.597 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.566 ns               ;
; -0.597 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.566 ns               ;
; -0.590 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.559 ns               ;
; -0.581 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.550 ns               ;
; -0.581 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.550 ns               ;
; -0.580 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.549 ns               ;
; -0.580 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.549 ns               ;
; -0.573 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.542 ns               ;
; -0.533 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.505 ns               ;
; -0.532 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.504 ns               ;
; -0.530 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.502 ns               ;
; -0.528 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.500 ns               ;
; -0.526 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.498 ns               ;
; -0.526 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.498 ns               ;
; -0.525 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.497 ns               ;
; -0.515 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.475 ns               ;
; -0.498 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.467 ns               ;
; -0.498 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.467 ns               ;
; -0.497 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.466 ns               ;
; -0.497 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.466 ns               ;
; -0.490 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.459 ns               ;
; -0.489 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.449 ns               ;
; -0.484 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.444 ns               ;
; -0.481 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.441 ns               ;
; -0.478 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.438 ns               ;
; -0.452 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.412 ns               ;
; -0.449 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.417 ns               ;
; -0.447 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.407 ns               ;
; -0.444 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.404 ns               ;
; -0.444 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.404 ns               ;
; -0.442 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.402 ns               ;
; -0.441 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.401 ns               ;
; -0.438 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.398 ns               ;
; -0.432 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.392 ns               ;
; -0.431 ns                               ; 24.73 MHz ( period = 40.431 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.780 ns                 ; 40.211 ns               ;
; -0.430 ns                               ; 24.73 MHz ( period = 40.430 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.780 ns                 ; 40.210 ns               ;
; -0.428 ns                               ; 24.74 MHz ( period = 40.428 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.780 ns                 ; 40.208 ns               ;
; -0.426 ns                               ; 24.74 MHz ( period = 40.426 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.780 ns                 ; 40.206 ns               ;
; -0.424 ns                               ; 24.74 MHz ( period = 40.424 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.780 ns                 ; 40.204 ns               ;
; -0.424 ns                               ; 24.74 MHz ( period = 40.424 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.780 ns                 ; 40.204 ns               ;
; -0.424 ns                               ; 24.74 MHz ( period = 40.424 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.800 ns                 ; 40.224 ns               ;
; -0.423 ns                               ; 24.74 MHz ( period = 40.423 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.800 ns                 ; 40.223 ns               ;
; -0.423 ns                               ; 24.74 MHz ( period = 40.423 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.780 ns                 ; 40.203 ns               ;
; -0.423 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.985 ns                 ; 39.408 ns               ;
; -0.422 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.985 ns                 ; 39.407 ns               ;
; -0.421 ns                               ; 24.74 MHz ( period = 40.421 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.800 ns                 ; 40.221 ns               ;
; -0.420 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.985 ns                 ; 39.405 ns               ;
; -0.419 ns                               ; 24.74 MHz ( period = 40.419 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.800 ns                 ; 40.219 ns               ;
; -0.419 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.387 ns               ;
; -0.418 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.985 ns                 ; 39.403 ns               ;
; -0.417 ns                               ; 24.74 MHz ( period = 40.417 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.800 ns                 ; 40.217 ns               ;
; -0.417 ns                               ; 24.74 MHz ( period = 40.417 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.800 ns                 ; 40.217 ns               ;
; -0.416 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.985 ns                 ; 39.401 ns               ;
; -0.416 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.985 ns                 ; 39.401 ns               ;
; -0.416 ns                               ; 24.74 MHz ( period = 40.416 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.800 ns                 ; 40.216 ns               ;
; -0.415 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.985 ns                 ; 39.400 ns               ;
; -0.412 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.384 ns               ;
; -0.411 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.383 ns               ;
; -0.409 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.381 ns               ;
; -0.408 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.368 ns               ;
; -0.407 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.379 ns               ;
; -0.407 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.367 ns               ;
; -0.405 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.377 ns               ;
; -0.405 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.377 ns               ;
; -0.405 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.365 ns               ;
; -0.404 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.376 ns               ;
; -0.404 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.364 ns               ;
; -0.401 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.361 ns               ;
; -0.396 ns                               ; 24.75 MHz ( period = 40.396 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.777 ns                 ; 40.173 ns               ;
; -0.396 ns                               ; 24.75 MHz ( period = 40.396 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.777 ns                 ; 40.173 ns               ;
; -0.395 ns                               ; 24.76 MHz ( period = 40.395 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.777 ns                 ; 40.172 ns               ;
; -0.395 ns                               ; 24.76 MHz ( period = 40.395 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.777 ns                 ; 40.172 ns               ;
; -0.395 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.355 ns               ;
; -0.394 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.366 ns               ;
; -0.393 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.365 ns               ;
; -0.391 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.363 ns               ;
; -0.389 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.361 ns               ;
; -0.389 ns                               ; 24.76 MHz ( period = 40.389 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.797 ns                 ; 40.186 ns               ;
; -0.389 ns                               ; 24.76 MHz ( period = 40.389 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.797 ns                 ; 40.186 ns               ;
; -0.388 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.982 ns                 ; 39.370 ns               ;
; -0.388 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.982 ns                 ; 39.370 ns               ;
; -0.388 ns                               ; 24.76 MHz ( period = 40.388 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[4]     ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.777 ns                 ; 40.165 ns               ;
; -0.388 ns                               ; 24.76 MHz ( period = 40.388 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.797 ns                 ; 40.185 ns               ;
; -0.388 ns                               ; 24.76 MHz ( period = 40.388 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.797 ns                 ; 40.185 ns               ;
; -0.387 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.359 ns               ;
; -0.387 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.359 ns               ;
; -0.387 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.982 ns                 ; 39.369 ns               ;
; -0.387 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.982 ns                 ; 39.369 ns               ;
; -0.387 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.353 ns               ;
; -0.386 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.358 ns               ;
; -0.385 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.351 ns               ;
; -0.382 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.342 ns               ;
; -0.381 ns                               ; 24.76 MHz ( period = 40.381 ns )                    ; VEL_CONTROL:inst52|CMD_VEL[2]     ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.797 ns                 ; 40.178 ns               ;
; -0.380 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.982 ns                 ; 39.362 ns               ;
; -0.377 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.346 ns               ;
; -0.377 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.346 ns               ;
; -0.377 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.337 ns               ;
; -0.377 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.337 ns               ;
; -0.376 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.345 ns               ;
; -0.376 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.345 ns               ;
; -0.375 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.953 ns                 ; 39.328 ns               ;
; -0.374 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.334 ns               ;
; -0.369 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.338 ns               ;
; -0.359 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.328 ns               ;
; -0.359 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.328 ns               ;
; -0.358 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.327 ns               ;
; -0.358 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.327 ns               ;
; -0.351 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.320 ns               ;
; -0.351 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.311 ns               ;
; -0.350 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.316 ns               ;
; -0.348 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.316 ns               ;
; -0.348 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.314 ns               ;
; -0.346 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.306 ns               ;
; -0.345 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.311 ns               ;
; -0.344 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.310 ns               ;
; -0.343 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.303 ns               ;
; -0.341 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.307 ns               ;
; -0.339 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.305 ns               ;
; -0.338 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.953 ns                 ; 39.291 ns               ;
; -0.337 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.297 ns               ;
; -0.335 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.295 ns               ;
; -0.334 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.294 ns               ;
; -0.331 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.299 ns               ;
; -0.331 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.291 ns               ;
; -0.325 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.285 ns               ;
; -0.318 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.286 ns               ;
; -0.312 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.280 ns               ;
; -0.311 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.279 ns               ;
; -0.308 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.276 ns               ;
; -0.308 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.274 ns               ;
; -0.307 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.273 ns               ;
; -0.306 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.274 ns               ;
; -0.306 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.266 ns               ;
; -0.304 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.264 ns               ;
; -0.304 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.270 ns               ;
; -0.303 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.263 ns               ;
; -0.302 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.268 ns               ;
; -0.301 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.269 ns               ;
; -0.300 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.260 ns               ;
; -0.299 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.267 ns               ;
; -0.297 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.265 ns               ;
; -0.295 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.263 ns               ;
; -0.294 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.254 ns               ;
; -0.280 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.246 ns               ;
; -0.279 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.251 ns               ;
; -0.278 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.250 ns               ;
; -0.278 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.244 ns               ;
; -0.276 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.248 ns               ;
; -0.274 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.246 ns               ;
; -0.272 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.244 ns               ;
; -0.272 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.244 ns               ;
; -0.271 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.243 ns               ;
; -0.268 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.953 ns                 ; 39.221 ns               ;
; -0.249 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.215 ns               ;
; -0.248 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.216 ns               ;
; -0.247 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.213 ns               ;
; -0.244 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.213 ns               ;
; -0.244 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.213 ns               ;
; -0.243 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.212 ns               ;
; -0.243 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.212 ns               ;
; -0.238 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.972 ns                 ; 39.210 ns               ;
; -0.238 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.204 ns               ;
; -0.237 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.953 ns                 ; 39.190 ns               ;
; -0.237 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.203 ns               ;
; -0.236 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.969 ns                 ; 39.205 ns               ;
; -0.236 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.196 ns               ;
; -0.234 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.200 ns               ;
; -0.232 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.966 ns                 ; 39.198 ns               ;
; -0.218 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.186 ns               ;
; -0.211 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.179 ns               ;
; -0.210 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.968 ns                 ; 39.178 ns               ;
; -0.210 ns                               ; None                                                ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 38.960 ns                 ; 39.170 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.473 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 6.648 ns                ;
; -0.445 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 6.620 ns                ;
; -0.418 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 6.593 ns                ;
; -0.365 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.179 ns                  ; 6.544 ns                ;
; -0.272 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 6.447 ns                ;
; -0.243 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.179 ns                  ; 6.422 ns                ;
; -0.211 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.179 ns                  ; 6.390 ns                ;
; -0.169 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 6.344 ns                ;
; -0.137 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.179 ns                  ; 6.316 ns                ;
; -0.033 ns                               ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.179 ns                  ; 6.212 ns                ;
; 0.035 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.179 ns                  ; 6.144 ns                ;
; 0.141 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.179 ns                  ; 6.038 ns                ;
; 0.245 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.179 ns                  ; 5.934 ns                ;
; 0.327 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.169 ns                  ; 5.842 ns                ;
; 0.357 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.169 ns                  ; 5.812 ns                ;
; 0.436 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.739 ns                ;
; 0.443 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.732 ns                ;
; 0.450 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.725 ns                ;
; 0.473 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.702 ns                ;
; 0.500 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.675 ns                ;
; 0.526 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.169 ns                  ; 5.643 ns                ;
; 0.594 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.169 ns                  ; 5.575 ns                ;
; 0.626 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.549 ns                ;
; 0.633 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.169 ns                  ; 5.536 ns                ;
; 0.718 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.176 ns                  ; 5.458 ns                ;
; 0.733 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.163 ns                  ; 5.430 ns                ;
; 0.752 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.423 ns                ;
; 0.792 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.179 ns                  ; 5.387 ns                ;
; 0.932 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.178 ns                  ; 5.246 ns                ;
; 0.965 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.177 ns                  ; 5.212 ns                ;
; 0.966 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.209 ns                ;
; 1.032 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.164 ns                  ; 5.132 ns                ;
; 1.080 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.095 ns                ;
; 1.122 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.175 ns                  ; 5.053 ns                ;
; 1.126 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.178 ns                  ; 5.052 ns                ;
; 1.224 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.177 ns                  ; 4.953 ns                ;
; 1.364 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.178 ns                  ; 4.814 ns                ;
; 1.381 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.178 ns                  ; 4.797 ns                ;
; 1.590 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.169 ns                  ; 4.579 ns                ;
; 1.624 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.169 ns                  ; 4.545 ns                ;
; 1.697 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.169 ns                  ; 4.472 ns                ;
; 1.707 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.177 ns                  ; 4.470 ns                ;
; 1.800 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.169 ns                  ; 4.369 ns                ;
; 1.829 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.163 ns                  ; 4.334 ns                ;
; 1.840 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.163 ns                  ; 4.323 ns                ;
; 1.869 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.163 ns                  ; 4.294 ns                ;
; 2.014 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.163 ns                  ; 4.149 ns                ;
; 2.109 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.163 ns                  ; 4.054 ns                ;
; 2.169 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.163 ns                  ; 3.994 ns                ;
; 2.239 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.178 ns                  ; 3.939 ns                ;
; 2.279 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.163 ns                  ; 3.884 ns                ;
; 3.074 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.163 ns                  ; 3.089 ns                ;
; 5.831 ns                                ; 239.87 MHz ( period = 4.169 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 3.956 ns                ;
; 6.475 ns                                ; 283.69 MHz ( period = 3.525 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 3.312 ns                ;
; 6.704 ns                                ; 303.40 MHz ( period = 3.296 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 3.083 ns                ;
; 6.721 ns                                ; 304.97 MHz ( period = 3.279 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 3.066 ns                ;
; 6.737 ns                                ; 306.47 MHz ( period = 3.263 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 3.050 ns                ;
; 6.817 ns                                ; 314.17 MHz ( period = 3.183 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.970 ns                ;
; 6.849 ns                                ; 317.36 MHz ( period = 3.151 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.938 ns                ;
; 6.992 ns                                ; 332.45 MHz ( period = 3.008 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.795 ns                ;
; 7.061 ns                                ; 340.25 MHz ( period = 2.939 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.726 ns                ;
; 7.063 ns                                ; 340.48 MHz ( period = 2.937 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.724 ns                ;
; 7.100 ns                                ; 344.83 MHz ( period = 2.900 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.687 ns                ;
; 7.130 ns                                ; 348.43 MHz ( period = 2.870 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.657 ns                ;
; 7.169 ns                                ; 353.23 MHz ( period = 2.831 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.618 ns                ;
; 7.207 ns                                ; 358.04 MHz ( period = 2.793 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.580 ns                ;
; 7.211 ns                                ; 358.55 MHz ( period = 2.789 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.576 ns                ;
; 7.230 ns                                ; 361.01 MHz ( period = 2.770 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.557 ns                ;
; 7.243 ns                                ; 362.71 MHz ( period = 2.757 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.544 ns                ;
; 7.246 ns                                ; 363.11 MHz ( period = 2.754 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.541 ns                ;
; 7.346 ns                                ; 376.79 MHz ( period = 2.654 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.441 ns                ;
; 7.389 ns                                ; 383.00 MHz ( period = 2.611 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.398 ns                ;
; 7.426 ns                                ; 388.50 MHz ( period = 2.574 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.361 ns                ;
; 7.434 ns                                ; 389.71 MHz ( period = 2.566 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.353 ns                ;
; 7.439 ns                                ; 390.47 MHz ( period = 2.561 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.348 ns                ;
; 7.498 ns                                ; 399.68 MHz ( period = 2.502 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.289 ns                ;
; 7.748 ns                                ; 444.05 MHz ( period = 2.252 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.038 ns                ;
; 7.777 ns                                ; 449.84 MHz ( period = 2.223 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.009 ns                ;
; 7.819 ns                                ; 458.51 MHz ( period = 2.181 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.967 ns                ;
; 7.848 ns                                ; 464.68 MHz ( period = 2.152 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.938 ns                ;
; 7.850 ns                                ; 465.12 MHz ( period = 2.150 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.936 ns                ;
; 7.858 ns                                ; 466.85 MHz ( period = 2.142 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.928 ns                ;
; 7.882 ns                                ; 472.14 MHz ( period = 2.118 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.904 ns                ;
; 7.889 ns                                ; 473.71 MHz ( period = 2.111 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.897 ns                ;
; 7.890 ns                                ; 473.93 MHz ( period = 2.110 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.896 ns                ;
; 7.919 ns                                ; 480.54 MHz ( period = 2.081 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.867 ns                ;
; 7.921 ns                                ; 481.00 MHz ( period = 2.079 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.865 ns                ;
; 7.929 ns                                ; 482.86 MHz ( period = 2.071 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.857 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.960 ns                                ; 490.20 MHz ( period = 2.040 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.826 ns                ;
; 7.960 ns                                ; 490.20 MHz ( period = 2.040 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.826 ns                ;
; 7.961 ns                                ; 490.44 MHz ( period = 2.039 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.825 ns                ;
; 7.989 ns                                ; 497.27 MHz ( period = 2.011 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.797 ns                ;
; 7.990 ns                                ; 497.51 MHz ( period = 2.010 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.796 ns                ;
; 7.992 ns                                ; 498.01 MHz ( period = 2.008 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.794 ns                ;
; 8.000 ns                                ; 500.00 MHz ( period = 2.000 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.786 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.759 ns                ;
; 8.031 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.755 ns                ;
; 8.031 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.755 ns                ;
; 8.032 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.754 ns                ;
; 8.060 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.726 ns                ;
; 8.061 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.725 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.067 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.719 ns                ;
; 8.071 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.715 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.102 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.684 ns                ;
; 8.102 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.684 ns                ;
; 8.103 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.683 ns                ;
; 8.131 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.655 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.138 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.648 ns                ;
; 8.142 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.644 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.173 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.613 ns                ;
; 8.173 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.613 ns                ;
; 8.174 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.612 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.201 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.585 ns                ;
; 8.202 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.584 ns                ;
; 8.209 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.577 ns                ;
; 8.213 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.573 ns                ;
; 8.220 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.566 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.244 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.542 ns                ;
; 8.244 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.542 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.272 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.514 ns                ;
; 8.273 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.513 ns                ;
; 8.280 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.506 ns                ;
; 8.284 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.502 ns                ;
; 8.291 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.495 ns                ;
; 8.293 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.493 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.315 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.471 ns                ;
; 8.315 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.471 ns                ;
; 8.325 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.461 ns                ;
; 8.325 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.461 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.343 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.443 ns                ;
; 8.351 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.435 ns                ;
; 8.362 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.424 ns                ;
; 8.364 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.422 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.382 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.404 ns                ;
; 8.386 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.400 ns                ;
; 8.396 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.390 ns                ;
; 8.396 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.390 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.414 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.372 ns                ;
; 8.422 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.364 ns                ;
; 8.432 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.354 ns                ;
; 8.433 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.353 ns                ;
; 8.435 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.351 ns                ;
; 8.435 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.351 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.470 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.316 ns                ;
; 8.474 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.312 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.485 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.301 ns                ;
; 8.493 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.293 ns                ;
; 8.503 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.283 ns                ;
; 8.504 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.282 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.506 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.280 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.545 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.241 ns                ;
; 8.545 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.241 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.574 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.212 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.955 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.948 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.697 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.427 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.546 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.391 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.985 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.713 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.662 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.533 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.519 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.538 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[2]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.546 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.546 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.568 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.584 ns                 ;
; 0.569 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.571 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.587 ns                 ;
; 0.571 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.587 ns                 ;
; 0.572 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.574 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.590 ns                 ;
; 0.574 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.590 ns                 ;
; 0.578 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.594 ns                 ;
; 0.650 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.653 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.657 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.724 ns                 ;
; 0.658 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.726 ns                 ;
; 0.662 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.667 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.670 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.674 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.674 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.677 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.680 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.685 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.688 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.704 ns                 ;
; 0.700 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.715 ns                 ;
; 0.705 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.720 ns                 ;
; 0.709 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.776 ns                 ;
; 0.711 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.725 ns                 ;
; 0.712 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.726 ns                 ;
; 0.717 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.734 ns                 ;
; 0.719 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.734 ns                 ;
; 0.731 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.746 ns                 ;
; 0.752 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[0]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.770 ns                 ;
; 0.786 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.797 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.803 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.821 ns                 ;
; 0.808 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.825 ns                 ;
; 0.808 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.825 ns                 ;
; 0.811 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.813 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.817 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.821 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.830 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.856 ns                 ;
; 0.843 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.857 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.860 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.862 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.862 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.865 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.874 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.890 ns                 ;
; 0.884 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.900 ns                 ;
; 0.898 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.914 ns                 ;
; 0.922 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.938 ns                 ;
; 0.925 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.941 ns                 ;
; 0.929 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.945 ns                 ;
; 0.935 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.951 ns                 ;
; 0.937 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[6]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 0.956 ns                 ;
; 0.963 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.980 ns                 ;
; 0.965 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.981 ns                 ;
; 0.984 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.994 ns                 ;
; 0.984 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.998 ns                 ;
; 0.990 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.007 ns                 ;
; 0.993 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.008 ns                 ;
; 1.001 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.011 ns                 ;
; 1.001 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.019 ns                 ;
; 1.004 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.021 ns                 ;
; 1.005 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.015 ns                 ;
; 1.006 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.023 ns                 ;
; 1.007 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.017 ns                 ;
; 1.007 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.024 ns                 ;
; 1.019 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.035 ns                 ;
; 1.027 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.045 ns                 ;
; 1.028 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.044 ns                 ;
; 1.035 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.050 ns                 ;
; 1.067 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.084 ns                 ;
; 1.067 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.083 ns                 ;
; 1.068 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.085 ns                 ;
; 1.068 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.084 ns                 ;
; 1.069 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.085 ns                 ;
; 1.072 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.088 ns                 ;
; 1.075 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.091 ns                 ;
; 1.083 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.100 ns                 ;
; 1.092 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.109 ns                 ;
; 1.092 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.108 ns                 ;
; 1.093 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.110 ns                 ;
; 1.093 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.110 ns                 ;
; 1.094 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.111 ns                 ;
; 1.094 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.111 ns                 ;
; 1.095 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[1]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.115 ns                 ;
; 1.095 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.115 ns                 ;
; 1.099 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.115 ns                 ;
; 1.101 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.117 ns                 ;
; 1.119 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.134 ns                 ;
; 1.120 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 1.166 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.146 ns                 ;
; 1.137 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.152 ns                 ;
; 1.144 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.159 ns                 ;
; 1.169 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.049 ns                   ; 1.218 ns                 ;
; 1.171 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.049 ns                   ; 1.220 ns                 ;
; 1.173 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.049 ns                   ; 1.222 ns                 ;
; 1.178 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.193 ns                 ;
; 1.182 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.495 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 0.990 ns                 ;
; -2.484 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.001 ns                 ;
; -2.477 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.008 ns                 ;
; -2.475 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.010 ns                 ;
; -2.452 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.033 ns                 ;
; -2.348 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.840 ns                   ; 2.492 ns                 ;
; -2.218 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.840 ns                   ; 2.622 ns                 ;
; -2.107 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.378 ns                 ;
; -2.101 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.384 ns                 ;
; -2.094 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.391 ns                 ;
; -2.066 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.419 ns                 ;
; -2.036 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.449 ns                 ;
; -2.023 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.462 ns                 ;
; -1.995 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.490 ns                 ;
; -1.979 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 1.503 ns                 ;
; -1.965 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.520 ns                 ;
; -1.952 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.533 ns                 ;
; -1.946 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 1.536 ns                 ;
; -1.924 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.561 ns                 ;
; -1.894 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.591 ns                 ;
; -1.881 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.604 ns                 ;
; -1.872 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 1.610 ns                 ;
; -1.852 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 1.630 ns                 ;
; -1.838 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.407 ns                 ;
; -1.838 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.407 ns                 ;
; -1.838 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.407 ns                 ;
; -1.838 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.407 ns                 ;
; -1.838 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.407 ns                 ;
; -1.810 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 1.675 ns                 ;
; -1.693 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 1.789 ns                 ;
; -1.680 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.565 ns                 ;
; -1.670 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.575 ns                 ;
; -1.670 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.575 ns                 ;
; -1.563 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 1.919 ns                 ;
; -1.552 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.665 ns                   ; 2.113 ns                 ;
; -1.492 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 1.990 ns                 ;
; -1.485 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 1.997 ns                 ;
; -1.464 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.018 ns                 ;
; -1.438 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.044 ns                 ;
; -1.421 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.061 ns                 ;
; -1.414 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.068 ns                 ;
; -1.406 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.839 ns                 ;
; -1.399 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.846 ns                 ;
; -1.391 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.854 ns                 ;
; -1.365 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 2.120 ns                 ;
; -1.350 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.132 ns                 ;
; -1.343 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.139 ns                 ;
; -1.310 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.172 ns                 ;
; -1.275 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 0.970 ns                 ;
; -1.272 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.210 ns                 ;
; -1.239 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.243 ns                 ;
; -1.207 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 1.038 ns                 ;
; -1.203 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                    ; LEDS:inst58|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.340 ns                   ; 3.137 ns                 ;
; -1.201 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.281 ns                 ;
; -1.177 ns                               ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.437 ns                   ; 3.260 ns                 ;
; -1.168 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.314 ns                 ;
; -1.055 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.427 ns                 ;
; -1.051 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.948 ns                   ; 2.897 ns                 ;
; -1.033 ns                               ; DIG_IN:inst5|B_DI[5]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.424 ns                   ; 3.391 ns                 ;
; -1.009 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                               ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.677 ns                   ; 3.668 ns                 ;
; -1.006 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 1.239 ns                 ;
; -0.996 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.245 ns                   ; 1.249 ns                 ;
; -0.984 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.482 ns                   ; 2.498 ns                 ;
; -0.977 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 2.508 ns                 ;
; -0.948 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.367 ns                   ; 3.419 ns                 ;
; -0.906 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.485 ns                   ; 2.579 ns                 ;
; -0.905 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.082 ns                   ; 3.177 ns                 ;
; -0.851 ns                               ; DIG_IN:inst6|B_DI[15]                                                                                                                                   ; LEDS:inst58|BLED[15]                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.339 ns                   ; 3.488 ns                 ;
; -0.819 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.000 ns                   ; 3.181 ns                 ;
; -0.807 ns                               ; DIG_IN:inst5|B_DI[12]                                                                                                                                   ; LEDS:inst58|BLED[12]                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.542 ns                   ; 3.735 ns                 ;
; -0.794 ns                               ; DIG_IN:inst5|B_DI[7]                                                                                                                                    ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.526 ns                   ; 3.732 ns                 ;
; -0.779 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; LEDS:inst58|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.323 ns                   ; 3.544 ns                 ;
; -0.771 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; LEDS:inst58|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.783 ns                   ; 3.012 ns                 ;
; -0.752 ns                               ; DIG_IN:inst6|B_DI[15]                                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.237 ns                   ; 3.485 ns                 ;
; -0.748 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.484 ns                   ; 2.736 ns                 ;
; -0.740 ns                               ; DIG_IN:inst6|B_DI[2]                                                                                                                                    ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.098 ns                   ; 3.358 ns                 ;
; -0.708 ns                               ; DIG_IN:inst5|B_DI[7]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.444 ns                   ; 3.736 ns                 ;
; -0.708 ns                               ; DIG_IN:inst5|B_DI[12]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[12]                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.707 ns                   ; 3.999 ns                 ;
; -0.681 ns                               ; DIG_IN:inst6|B_DI[12]                                                                                                                                   ; LEDS:inst58|BLED[12]                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.555 ns                   ; 3.874 ns                 ;
; -0.676 ns                               ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.720 ns                   ; 4.044 ns                 ;
; -0.631 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; LEDS:inst59|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.679 ns                   ; 3.048 ns                 ;
; -0.620 ns                               ; DIG_IN:inst6|B_DI[1]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.891 ns                   ; 3.271 ns                 ;
; -0.618 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.484 ns                   ; 2.866 ns                 ;
; -0.582 ns                               ; DIG_IN:inst6|B_DI[12]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[12]                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.720 ns                   ; 4.138 ns                 ;
; -0.577 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                               ; LEDS:inst58|BLED[15]                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.484 ns                   ; 3.907 ns                 ;
; -0.570 ns                               ; DIG_IN:inst5|B_DI[2]                                                                                                                                    ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 3.487 ns                 ;
; -0.539 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.599 ns                   ; 3.060 ns                 ;
; -0.532 ns                               ; DIG_IN:inst5|B_DI[5]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.707 ns                   ; 4.175 ns                 ;
; -0.521 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.576 ns                   ; 3.055 ns                 ;
; -0.511 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                    ; LEDS:inst59|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.236 ns                   ; 3.725 ns                 ;
; -0.508 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.960 ns                   ; 4.452 ns                 ;
; -0.505 ns                               ; DIG_IN:inst6|B_DI[1]                                                                                                                                    ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[1]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.103 ns                   ; 3.598 ns                 ;
; -0.497 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; LEDS:inst58|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.783 ns                   ; 3.286 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.301 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.301 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.301 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.301 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.301 ns                 ;
; -0.489 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.301 ns                 ;
; -0.485 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.305 ns                 ;
; -0.485 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.305 ns                 ;
; -0.485 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.305 ns                 ;
; -0.485 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.305 ns                 ;
; -0.485 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.305 ns                 ;
; -0.485 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.305 ns                 ;
; -0.483 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.307 ns                 ;
; -0.483 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.307 ns                 ;
; -0.483 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.307 ns                 ;
; -0.483 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.307 ns                 ;
; -0.483 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.307 ns                 ;
; -0.483 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.307 ns                 ;
; -0.478 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                               ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.382 ns                   ; 3.904 ns                 ;
; -0.462 ns                               ; DIG_IN:inst5|B_DI[13]                                                                                                                                   ; LEDS:inst58|BLED[13]                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.542 ns                   ; 4.080 ns                 ;
; -0.461 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.278 ns                   ; 3.817 ns                 ;
; -0.453 ns                               ; DIG_IN:inst5|B_DI[1]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.850 ns                   ; 3.397 ns                 ;
; -0.447 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.650 ns                   ; 4.203 ns                 ;
; -0.445 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.345 ns                 ;
; -0.445 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.345 ns                 ;
; -0.445 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.345 ns                 ;
; -0.445 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.345 ns                 ;
; -0.445 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.345 ns                 ;
; -0.445 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.345 ns                 ;
; -0.428 ns                               ; DIG_IN:inst5|B_DI[15]                                                                                                                                   ; LEDS:inst58|BLED[15]                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.322 ns                   ; 3.894 ns                 ;
; -0.395 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; SONAR:inst54|ALARM_DIST[5]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.419 ns                   ; 3.024 ns                 ;
; -0.391 ns                               ; DIG_IN:inst6|B_DI[1]                                                                                                                                    ; LEDS:inst59|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.994 ns                   ; 3.603 ns                 ;
; -0.373 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                                                 ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[0]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.602 ns                   ; 4.229 ns                 ;
; -0.370 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.588 ns                   ; 4.218 ns                 ;
; -0.366 ns                               ; DIG_IN:inst5|B_DI[12]                                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.441 ns                   ; 4.075 ns                 ;
; -0.365 ns                               ; DIG_IN:inst5|B_DI[13]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.355 ns                   ; 3.990 ns                 ;
; -0.363 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.469 ns                   ; 4.106 ns                 ;
; -0.355 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.914 ns                   ; 3.559 ns                 ;
; -0.346 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[1]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.490 ns                   ; 4.144 ns                 ;
; -0.338 ns                               ; DIG_IN:inst5|B_DI[1]                                                                                                                                    ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[1]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.062 ns                   ; 3.724 ns                 ;
; -0.336 ns                               ; DIG_IN:inst5|B_DI[13]                                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.439 ns                   ; 4.103 ns                 ;
; -0.332 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.390 ns                   ; 4.058 ns                 ;
; -0.329 ns                               ; DIG_IN:inst5|B_DI[15]                                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.220 ns                   ; 3.891 ns                 ;
; -0.315 ns                               ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.335 ns                   ; 4.020 ns                 ;
; -0.314 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.263 ns                   ; 3.949 ns                 ;
; -0.311 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                       ; LEDS:inst58|BLED[15]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.782 ns                   ; 3.471 ns                 ;
; -0.311 ns                               ; DIG_IN:inst5|B_DI[12]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.329 ns                   ; 4.018 ns                 ;
; -0.302 ns                               ; DIG_IN:inst6|B_DI[1]                                                                                                                                    ; LEDS:inst58|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.082 ns                   ; 3.780 ns                 ;
; -0.300 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.241 ns                   ; 3.941 ns                 ;
; -0.294 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                                                                                                        ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[0]        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.788 ns                   ; 3.494 ns                 ;
; -0.278 ns                               ; DIG_IN:inst6|B_DI[1]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.997 ns                   ; 3.719 ns                 ;
; -0.277 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.387 ns                   ; 4.110 ns                 ;
; -0.272 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; SONAR:inst54|INT_EN[5]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.414 ns                   ; 3.142 ns                 ;
; -0.264 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                ; LEDS:inst58|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.485 ns                   ; 4.221 ns                 ;
; -0.264 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                                                 ; LEDS:inst59|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.493 ns                   ; 4.229 ns                 ;
; -0.256 ns                               ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; LEDS:inst59|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.451 ns                   ; 4.195 ns                 ;
; -0.255 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; DAC_BEEP:inst45|lpm_dff_db1:inst10|lpm_ff:lpm_ff_component|dffs[1]        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.800 ns                   ; 4.545 ns                 ;
; -0.253 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.576 ns                   ; 3.323 ns                 ;
; -0.244 ns                               ; DIG_IN:inst5|B_DI[7]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.358 ns                   ; 4.114 ns                 ;
; -0.242 ns                               ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; LEDS:inst58|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.542 ns                   ; 4.300 ns                 ;
; -0.240 ns                               ; DIG_IN:inst6|B_DI[12]                                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.454 ns                   ; 4.214 ns                 ;
; -0.240 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.550 ns                 ;
; -0.240 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.550 ns                 ;
; -0.240 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.550 ns                 ;
; -0.240 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.550 ns                 ;
; -0.240 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.550 ns                 ;
; -0.240 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.550 ns                 ;
; -0.233 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.557 ns                 ;
; -0.233 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.557 ns                 ;
; -0.233 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.557 ns                 ;
; -0.233 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.557 ns                 ;
; -0.233 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.557 ns                 ;
; -0.233 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.790 ns                   ; 4.557 ns                 ;
; -0.232 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; LEDS:inst59|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.381 ns                   ; 4.149 ns                 ;
; -0.225 ns                               ; DIG_IN:inst6|B_DI[2]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.891 ns                   ; 3.666 ns                 ;
; -0.224 ns                               ; DIG_IN:inst5|B_DI[1]                                                                                                                                    ; LEDS:inst59|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.953 ns                   ; 3.729 ns                 ;
; -0.216 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[9]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.526 ns                   ; 4.310 ns                 ;
; -0.212 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.680 ns                   ; 3.468 ns                 ;
; -0.203 ns                               ; DIG_IN:inst5|B_DI[7]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[7]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.707 ns                   ; 4.504 ns                 ;
; -0.189 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.348 ns                   ; 4.159 ns                 ;
; -0.188 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; SONAR:inst54|SONAR_EN[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.410 ns                   ; 3.222 ns                 ;
; -0.185 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                                                                                                        ; LEDS:inst59|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.679 ns                   ; 3.494 ns                 ;
; -0.185 ns                               ; DIG_IN:inst6|B_DI[12]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.342 ns                   ; 4.157 ns                 ;
; -0.179 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.485 ns                   ; 4.306 ns                 ;
; -0.177 ns                               ; DIG_IN:inst5|B_DI[6]                                                                                                                                    ; LEDS:inst58|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.323 ns                   ; 4.146 ns                 ;
; -0.164 ns                               ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.371 ns                   ; 4.207 ns                 ;
; -0.159 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                                        ; SLCD:inst55|data_in[5]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.713 ns                   ; 3.554 ns                 ;
; -0.146 ns                               ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.348 ns                   ; 4.202 ns                 ;
; -0.143 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; LEDS:inst58|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.469 ns                   ; 4.326 ns                 ;
; -0.141 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                               ; LEDS:inst59|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.691 ns                   ; 4.550 ns                 ;
; -0.140 ns                               ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.441 ns                   ; 4.301 ns                 ;
; -0.135 ns                               ; DIG_IN:inst5|B_DI[1]                                                                                                                                    ; LEDS:inst58|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.041 ns                   ; 3.906 ns                 ;
; -0.132 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.178 ns                   ; 4.046 ns                 ;
; -0.129 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                                                 ; LEDS:inst58|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.597 ns                   ; 4.468 ns                 ;
; -0.122 ns                               ; DIG_IN:inst6|B_DI[5]                                                                                                                                    ; LEDS:inst58|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.555 ns                   ; 4.433 ns                 ;
; -0.119 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.384 ns                   ; 4.265 ns                 ;
; -0.118 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                               ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.779 ns                   ; 4.661 ns                 ;
; -0.116 ns                               ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; LEDS:inst58|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.555 ns                   ; 4.439 ns                 ;
; -0.112 ns                               ; DIG_IN:inst5|B_DI[5]                                                                                                                                    ; LEDS:inst59|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.438 ns                   ; 4.326 ns                 ;
; -0.111 ns                               ; DIG_IN:inst5|B_DI[1]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.956 ns                   ; 3.845 ns                 ;
; -0.101 ns                               ; DIG_IN:inst6|B_DI[15]                                                                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[15]                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.505 ns                   ; 4.404 ns                 ;
; -0.095 ns                               ; DIG_IN:inst6|B_DI[11]                                                                                                                                   ; LEDS:inst58|BLED[11]                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.340 ns                   ; 4.245 ns                 ;
; -0.088 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                               ; LEDS:inst59|BLED[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.691 ns                   ; 4.603 ns                 ;
; -0.087 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; LEDS:inst59|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.219 ns                   ; 4.132 ns                 ;
; -0.082 ns                               ; DIG_IN:inst6|B_DI[7]                                                                                                                                    ; LEDS:inst59|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.994 ns                   ; 3.912 ns                 ;
; -0.079 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; LEDS:inst59|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.679 ns                   ; 3.600 ns                 ;
; -0.068 ns                               ; DIG_IN:inst6|B_DI[6]                                                                                                                                    ; LEDS:inst58|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.340 ns                   ; 4.272 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                              ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.717 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.584 ns                   ; 0.867 ns                 ;
; -1.488 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.584 ns                   ; 1.096 ns                 ;
; -0.444 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.184 ns                   ; 0.740 ns                 ;
; -0.342 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.085 ns                   ; 0.743 ns                 ;
; -0.316 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 0.866 ns                 ;
; -0.312 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 0.870 ns                 ;
; -0.308 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 0.874 ns                 ;
; -0.306 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 0.876 ns                 ;
; -0.302 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 0.880 ns                 ;
; -0.298 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 0.884 ns                 ;
; -0.298 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 0.884 ns                 ;
; -0.297 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 0.885 ns                 ;
; -0.295 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 0.887 ns                 ;
; -0.287 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.960 ns                   ; 0.673 ns                 ;
; -0.247 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.921 ns                   ; 0.674 ns                 ;
; -0.235 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.085 ns                   ; 0.850 ns                 ;
; -0.199 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.085 ns                   ; 0.886 ns                 ;
; -0.197 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.085 ns                   ; 0.888 ns                 ;
; -0.189 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.085 ns                   ; 0.896 ns                 ;
; -0.185 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.085 ns                   ; 0.900 ns                 ;
; -0.184 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.085 ns                   ; 0.901 ns                 ;
; -0.084 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.077 ns                   ; 0.993 ns                 ;
; -0.067 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 1.115 ns                 ;
; -0.057 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.182 ns                   ; 1.125 ns                 ;
; -0.041 ns                               ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[10]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.829 ns                   ; 0.788 ns                 ;
; 0.035 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.186 ns                   ; 1.221 ns                 ;
; 0.050 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.186 ns                   ; 1.236 ns                 ;
; 0.051 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.085 ns                   ; 1.136 ns                 ;
; 0.083 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.wr                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.183 ns                   ; 1.266 ns                 ;
; 0.084 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.186 ns                   ; 1.270 ns                 ;
; 0.121 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.184 ns                   ; 1.305 ns                 ;
; 0.122 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.184 ns                   ; 1.306 ns                 ;
; 0.184 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.start                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.184 ns                   ; 1.368 ns                 ;
; 0.191 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.184 ns                   ; 1.375 ns                 ;
; 0.200 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.829 ns                   ; 1.029 ns                 ;
; 0.200 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.829 ns                   ; 1.029 ns                 ;
; 0.225 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.829 ns                   ; 1.054 ns                 ;
; 0.231 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.829 ns                   ; 1.060 ns                 ;
; 0.253 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.491 ns                 ;
; 0.254 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.181 ns                   ; 1.435 ns                 ;
; 0.299 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.392 ns                 ;
; 0.382 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.620 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                                                             ; SONAR:inst54|LISTEN                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                                                                           ; SONAR:inst54|INIT_INT                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                                                              ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                                                               ; SLCD:inst55|LCD_E                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                                                             ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                                                                         ; SLCD:inst55|state.RESET                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_INT                                                                                                          ; SONAR:inst54|SONAR_INT                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|PING_DONE                                                                                                          ; SONAR:inst54|PING_DONE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TIMER:inst20|COUNT[0]                                                                                                           ; TIMER:inst20|COUNT[0]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.408 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[19]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.664 ns                   ; 1.072 ns                 ;
; 0.414 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.184 ns                   ; 1.598 ns                 ;
; 0.440 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.093 ns                   ; 1.533 ns                 ;
; 0.476 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[20]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.017 ns                   ; 2.493 ns                 ;
; 0.495 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.077 ns                   ; 1.572 ns                 ;
; 0.496 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.start                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.077 ns                   ; 1.573 ns                 ;
; 0.500 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[16]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.829 ns                   ; 1.329 ns                 ;
; 0.512 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|scl_req                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.184 ns                   ; 1.696 ns                 ;
; 0.515 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32Hz                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400KHz                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.517 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.523 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170KHz                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.527 ns                                ; TIMER:inst20|COUNT[15]                                                                                                          ; TIMER:inst20|COUNT[15]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.530 ns                                ; ACC_CLK_GEN:inst60|count_400Khz[4]                                                                                              ; ACC_CLK_GEN:inst60|count_400Khz[4]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CTIMER:inst21|COUNT[15]                                                                                                         ; CTIMER:inst21|COUNT[15]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|PING_TIME[15]                                                                                                      ; SONAR:inst54|PING_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.534 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.412 ns                   ; 0.946 ns                 ;
; 0.536 ns                                ; SLCD:inst55|delay[6]                                                                                                            ; SLCD:inst55|delay[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.541 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.412 ns                   ; 0.953 ns                 ;
; 0.542 ns                                ; SLCD:inst55|count[9]                                                                                                            ; SLCD:inst55|count[9]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.stop                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.557 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[1]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack1                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.557 ns                                ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.558 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.559 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[1]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.564 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.572 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|prev_busy                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.575 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.idle                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.591 ns                 ;
; 0.575 ns                                ; SONAR:inst54|PING_STARTED                                                                                                       ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.591 ns                 ;
; 0.577 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.651 ns                   ; 1.228 ns                 ;
; 0.580 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.596 ns                 ;
; 0.581 ns                                ; SONAR:inst54|PING_STARTED                                                                                                       ; SONAR:inst54|PING_DONE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.597 ns                 ;
; 0.584 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|prev_busy                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.600 ns                 ;
; 0.587 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.idle                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1p                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.603 ns                 ;
; 0.588 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[9]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.829 ns                   ; 1.417 ns                 ;
; 0.590 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.idle                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.606 ns                 ;
; 0.592 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.idle                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.608 ns                 ;
; 0.595 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.077 ns                   ; 1.672 ns                 ;
; 0.602 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[10]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.655 ns                   ; 1.257 ns                 ;
; 0.609 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[7]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.655 ns                   ; 1.264 ns                 ;
; 0.611 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|go                                                                                         ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1p                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.859 ns                   ; 1.470 ns                 ;
; 0.614 ns                                ; SLCD:inst55|state.SWRITE                                                                                                        ; SLCD:inst55|LCD_D[0]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.630 ns                 ;
; 0.614 ns                                ; SLCD:inst55|state.SWRITE                                                                                                        ; SLCD:inst55|state.SWRITE_CLOCK                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.630 ns                 ;
; 0.614 ns                                ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                               ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.651 ns                   ; 1.265 ns                 ;
; 0.617 ns                                ; SLCD:inst55|state.SWRITE                                                                                                        ; SLCD:inst55|LCD_D[5]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.633 ns                 ;
; 0.617 ns                                ; SLCD:inst55|state.SWRITE                                                                                                        ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.633 ns                 ;
; 0.627 ns                                ; SLCD:inst55|state.SWRITE                                                                                                        ; SLCD:inst55|LCD_D[3]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.643 ns                 ;
; 0.633 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.428 ns                   ; 3.061 ns                 ;
; 0.635 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.428 ns                   ; 3.063 ns                 ;
; 0.639 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.428 ns                   ; 3.067 ns                 ;
; 0.640 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.428 ns                   ; 3.068 ns                 ;
; 0.641 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.428 ns                   ; 3.069 ns                 ;
; 0.641 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.428 ns                   ; 3.069 ns                 ;
; 0.642 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.428 ns                   ; 3.070 ns                 ;
; 0.644 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.428 ns                   ; 3.072 ns                 ;
; 0.650 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[8]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.829 ns                   ; 1.479 ns                 ;
; 0.656 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.412 ns                   ; 1.068 ns                 ;
; 0.657 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.412 ns                   ; 1.069 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                                                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|CMD_VEL[13]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[13]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst52|CUM_VEL_ERR[11]                                                                                              ; VEL_CONTROL:inst52|CUM_VEL_ERR[11]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; VEL_CONTROL:inst51|CMD_VEL[29]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[29]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.663 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.665 ns                                ; VEL_CONTROL:inst51|CMD_VEL[22]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[22]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; VEL_CONTROL:inst52|CMD_VEL[27]                                                                                                  ; VEL_CONTROL:inst52|CMD_VEL[27]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; VEL_CONTROL:inst51|CMD_VEL[19]                                                                                                  ; VEL_CONTROL:inst51|CMD_VEL[19]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                 ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.527 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.195 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.196 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.264 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.266 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.282 ns                 ;
; 1.267 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.277 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.285 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.301 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.300 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.316 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.335 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.335 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.337 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.353 ns                 ;
; 1.338 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.348 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.364 ns                 ;
; 1.356 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.374 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.374 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.384 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.388 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.404 ns                 ;
; 1.395 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.412 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.406 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.422 ns                 ;
; 1.408 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.424 ns                 ;
; 1.419 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.435 ns                 ;
; 1.427 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.443 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.445 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.461 ns                 ;
; 1.445 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.461 ns                 ;
; 1.455 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.455 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.477 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.493 ns                 ;
; 1.479 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.495 ns                 ;
; 1.486 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.502 ns                 ;
; 1.487 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.504 ns                 ;
; 1.490 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.506 ns                 ;
; 1.497 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.513 ns                 ;
; 1.498 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.526 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.526 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.550 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.566 ns                 ;
; 1.557 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.573 ns                 ;
; 1.561 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.577 ns                 ;
; 1.568 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.584 ns                 ;
; 1.569 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.585 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.596 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.612 ns                 ;
; 1.597 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.613 ns                 ;
; 1.597 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.613 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.621 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.638 ns                 ;
; 1.628 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.644 ns                 ;
; 1.632 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.639 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.664 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.681 ns                 ;
; 1.667 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.683 ns                 ;
; 1.668 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.684 ns                 ;
; 1.668 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.684 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.699 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.715 ns                 ;
; 1.703 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.719 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.709 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.725 ns                 ;
; 1.710 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.726 ns                 ;
; 1.738 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.754 ns                 ;
; 1.739 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.755 ns                 ;
; 1.739 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.755 ns                 ;
; 1.743 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.759 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.770 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.786 ns                 ;
; 1.778 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.794 ns                 ;
; 1.780 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.796 ns                 ;
; 1.781 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.797 ns                 ;
; 1.809 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.825 ns                 ;
; 1.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.826 ns                 ;
; 1.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.826 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.827 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.844 ns                 ;
; 1.841 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.857 ns                 ;
; 1.849 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.865 ns                 ;
; 1.851 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.867 ns                 ;
; 1.880 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.896 ns                 ;
; 1.881 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.897 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.905 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.904 ns                 ;
; 1.893 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.910 ns                 ;
; 1.909 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.926 ns                 ;
; 1.912 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.928 ns                 ;
; 1.920 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.936 ns                 ;
; 1.922 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.938 ns                 ;
; 1.951 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.967 ns                 ;
; 1.968 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.985 ns                 ;
; 1.993 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.009 ns                 ;
; 1.994 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.011 ns                 ;
; 2.002 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.019 ns                 ;
; 2.022 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.038 ns                 ;
; 2.023 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.040 ns                 ;
; 2.027 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.044 ns                 ;
; 2.035 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.052 ns                 ;
; 2.056 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.073 ns                 ;
; 2.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.206 ns                 ;
; 2.230 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.247 ns                 ;
; 2.268 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.285 ns                 ;
; 2.304 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.321 ns                 ;
; 2.306 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.323 ns                 ;
; 2.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.343 ns                 ;
; 2.344 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.361 ns                 ;
; 2.372 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.389 ns                 ;
; 2.373 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.390 ns                 ;
; 5.892 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.607 ns                  ; 2.285 ns                 ;
; 6.412 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.601 ns                  ; 2.811 ns                 ;
; 6.515 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.601 ns                  ; 2.914 ns                 ;
; 6.660 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.607 ns                  ; 3.053 ns                 ;
; 6.770 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.607 ns                  ; 3.163 ns                 ;
; 6.797 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.607 ns                  ; 3.190 ns                 ;
; 6.815 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.607 ns                  ; 3.208 ns                 ;
; 6.866 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.601 ns                  ; 3.265 ns                 ;
; 6.910 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.607 ns                  ; 3.303 ns                 ;
; 6.995 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.601 ns                  ; 3.394 ns                 ;
; 7.011 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.592 ns                  ; 3.419 ns                 ;
; 7.016 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.607 ns                  ; 3.409 ns                 ;
; 7.119 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.592 ns                  ; 3.527 ns                 ;
; 7.126 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.607 ns                  ; 3.519 ns                 ;
; 7.319 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.606 ns                  ; 3.713 ns                 ;
; 7.406 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.593 ns                  ; 3.813 ns                 ;
; 7.430 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.595 ns                  ; 3.835 ns                 ;
; 7.509 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.595 ns                  ; 3.914 ns                 ;
; 7.527 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.592 ns                  ; 3.935 ns                 ;
; 7.599 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.595 ns                  ; 4.004 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+
; N/A                                     ; None                                                ; 7.356 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.356 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.356 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.317 ns   ; UART_RXD   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.311 ns   ; UART_RXD   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.084 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.073 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.073 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.073 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.055 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.055 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.055 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.055 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.055 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.055 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.055 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.055 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.021 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_INT                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.953 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.953 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.874 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.874 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.874 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.874 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.787 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.731 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.731 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.731 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.731 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.624 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.624 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.624 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.617 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.617 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.617 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.617 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.617 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.617 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.608 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.604 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.573 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.573 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.573 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.566 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.566 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.566 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.562 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.562 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.562 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.501 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.501 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.501 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.409 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.409 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.409 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.409 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.376 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.376 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.376 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.375 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.375 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.375 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.375 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.375 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.365 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.365 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.365 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.365 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.365 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.359 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.359 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.359 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.359 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.359 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.348 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.348 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.348 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.271 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.271 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.271 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.271 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.271 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.259 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.259 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.259 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.259 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.259 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.033 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.013 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.013 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.006 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.006 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.006 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.964 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.964 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.964 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.960 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.960 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.960 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.934 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.920 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.920 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.920 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.920 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.920 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.920 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.920 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.880 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.880 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.875 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.875 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.828 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.828 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.790 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.790 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.790 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.790 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.790 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.680 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.680 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.680 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.680 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.639 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.639 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.639 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.639 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.639 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.526 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.520 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.520 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.520 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.520 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.520 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.520 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.505 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.505 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.505 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.505 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.410 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.410 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.410 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.410 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.410 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.410 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.410 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.405 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.405 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.405 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.405 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.395 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.395 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.395 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.395 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.395 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.395 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.392 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.392 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.392 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.392 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.392 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.384 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.384 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.384 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.190 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.190 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.190 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.189 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.189 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.189 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.189 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.154 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.154 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.154 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.154 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.149 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.149 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.149 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.149 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.149 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.149 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.149 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.123 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.123 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.123 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.123 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.123 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][12]                 ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 14.684 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.544 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.401 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.155 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.952 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.882 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.881 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.868 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.867 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.822 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.741 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.722 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.711 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.711 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.669 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.660 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.644 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.642 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.638 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.610 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.600 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.594 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.582 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.579 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.578 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.571 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.549 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.549 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.537 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.532 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.530 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.520 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.493 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.446 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.445 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.427 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.424 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.408 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.403 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.387 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.366 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.363 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.363 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.362 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.356 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.340 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.339 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.334 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.331 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.328 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.328 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.326 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.325 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.317 ns  ; LEDS:inst58|BLED[0]                            ; LEDR[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.308 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.304 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.298 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.289 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.269 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.269 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.261 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.257 ns  ; LEDS:inst59|BLED[1]                            ; LEDG[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.241 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.239 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.238 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.234 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.229 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.229 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.222 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.197 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.194 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.191 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.183 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.181 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.181 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.175 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.170 ns  ; LEDS:inst58|BLED[4]                            ; LEDR[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.164 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.163 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.162 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.161 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.157 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.150 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.147 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.146 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.145 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.138 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.130 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.129 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.126 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.120 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.117 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.092 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.091 ns  ; LEDS:inst58|BLED[7]                            ; LEDR[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.090 ns  ; LEDS:inst58|BLED[2]                            ; LEDR[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.087 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.084 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.063 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.060 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.058 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.056 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.056 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.054 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.053 ns  ; LEDS:inst59|BLED[2]                            ; LEDG[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.051 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.047 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.040 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.022 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.019 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.018 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.994 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.983 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.981 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.965 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.951 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.950 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.944 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.937 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.931 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.914 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.914 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.912 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.903 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.873 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.872 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.869 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.864 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.860 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.856 ns  ; LEDS:inst59|BLED[7]                            ; LEDG[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.854 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.849 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.845 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.844 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.836 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.823 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.822 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.814 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.814 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.808 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.799 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.771 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.765 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.757 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.750 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.747 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.731 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.731 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.729 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.723 ns  ; LEDS:inst58|BLED[3]                            ; LEDR[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.720 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.718 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.701 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.694 ns  ; LEDS:inst59|BLED[6]                            ; LEDG[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.674 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.672 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.668 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.664 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.659 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.657 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.656 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.653 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.649 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.647 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.647 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.601 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.597 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.579 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.567 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.552 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.542 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.541 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.534 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.519 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.491 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.490 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.486 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.474 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.473 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.465 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.459 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.454 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.447 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.445 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.445 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.436 ns  ; VEL_CONTROL:inst52|STOPPED                     ; NMOTR_L ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.427 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.417 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.405 ns  ; LEDS:inst58|BLED[5]                            ; LEDR[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.405 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.399 ns  ; LEDS:inst58|BLED[6]                            ; LEDR[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.376 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.373 ns  ; VEL_CONTROL:inst51|STOPPED                     ; NMOTR_R ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.372 ns  ; LEDS:inst59|BLED[5]                            ; LEDG[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.370 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.367 ns  ; LEDS:inst59|BLED[0]                            ; LEDG[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.342 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.340 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.337 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.331 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.303 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[4] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To      ;
+-------+-------------------+-----------------+----------+---------+
; N/A   ; None              ; 11.661 ns       ; ALIVE    ; LEDG[8] ;
; N/A   ; None              ; 11.647 ns       ; PWR_FAIL ; LEDG[8] ;
+-------+-------------------+-----------------+----------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 2.852 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.836 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.820 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.782 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.668 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.644 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.627 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.558 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.531 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.462 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.368 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.325 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.215 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.144 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.145 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.209 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.223 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.239 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.247 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.311 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.412 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.511 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.553 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.574 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.616 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.622 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.630 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.632 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.744 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.863 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.072 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.268 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.269 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.269 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.269 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.537 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.538 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.538 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.541 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.766 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.968 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.067 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.390 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.393 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.412 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.413 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.418 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.422 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.445 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.450 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.451 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.456 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.456 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.467 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.469 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.480 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.486 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.492 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.493 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.496 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.499 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.500 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.503 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.557 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.558 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.558 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.560 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.563 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.566 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.567 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.568 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.581 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.582 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.588 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.592 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.592 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.593 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.594 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.598 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.599 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.607 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.609 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.609 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.613 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.616 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.622 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.623 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.626 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.629 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.630 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.634 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.640 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.643 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.644 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.655 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.657 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.732 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.732 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.735 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.740 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.754 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.754 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.756 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.773 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.829 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.844 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.915 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.931 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.931 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.931 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.931 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.931 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.936 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.967 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.986 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.006 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.047 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.078 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.104 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.126 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.148 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.172 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.179 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.198 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.201 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.215 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.233 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.241 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.241 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.241 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.241 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.246 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.268 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.282 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.293 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.342 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.362 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.412 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.461 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.473 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.502 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.502 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.502 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.502 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.502 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.502 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.502 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.618 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.618 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.618 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.645 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.645 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.645 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.645 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.645 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.664 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.664 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.664 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.664 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.664 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.765 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.765 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.876 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.885 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.885 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.885 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.885 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.885 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.885 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.885 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][10]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.885 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][11]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.885 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][15]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.893 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.893 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.893 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][8]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.893 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][9]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.893 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][12]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.893 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][13]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.893 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][14]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.919 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.919 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.919 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.919 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.919 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.919 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.919 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.924 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][3]                                                     ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Nov 17 18:54:29 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 84 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst68~2" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_int" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal8" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "SCOMP:inst8|AC[4][7]~96" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "SCOMP:inst8|Decoder4~0" as buffer
    Info: Detected gated clock "SCOMP:inst8|Decoder2~0" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~2" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~4" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~1" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3~0" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~4" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal18~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24~2" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUTA3" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_INA" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_IN" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUT2" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected gated clock "SCOMP:inst8|WideNor1" as buffer
    Info: Detected gated clock "SCOMP:inst8|Decoder3~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~5" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 63.867 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source memory "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]"
    Info: Fmax is restricted to 235.07 MHz due to tcl and tch limits
    Info: + Largest memory to register requirement is 67.641 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.087 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y17_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source memory is 2.727 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.963 ns) + CELL(0.689 ns) = 2.727 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3'
                Info: Total cell delay = 0.689 ns ( 25.27 % )
                Info: Total interconnect delay = 2.038 ns ( 74.73 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 3.774 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y17; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y17; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|q_b[4]'
        Info: 3: + IC(0.424 ns) + CELL(0.275 ns) = 3.690 ns; Loc. = LCCOMB_X25_Y17_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector2~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.774 ns; Loc. = LCFF_X25_Y17_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]'
        Info: Total cell delay = 3.350 ns ( 88.77 % )
        Info: Total interconnect delay = 0.424 ns ( 11.23 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is 10.747 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[5]" and destination register "SCOMP:inst8|AC[0][5]"
    Info: + Largest register to register requirement is 17.368 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.418 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 0.313 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 538; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 0.313 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 16; REG Node = 'SCOMP:inst8|AC[0][5]'
                Info: Total cell delay = 0.537 ns ( 20.10 % )
                Info: Total interconnect delay = 2.134 ns ( 79.90 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.731 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N25; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.634 ns) + CELL(0.000 ns) = 1.190 ns; Loc. = CLKCTRL_G6; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 2.731 ns; Loc. = LCFF_X37_Y12_N9; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[5]'
                Info: Total cell delay = 1.324 ns ( 26.02 % )
                Info: Total interconnect delay = 3.765 ns ( 73.98 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.621 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y12_N9; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[5]'
        Info: 2: + IC(0.498 ns) + CELL(0.149 ns) = 0.647 ns; Loc. = LCCOMB_X38_Y12_N8; Fanout = 1; COMB Node = 'TIMER:inst20|lpm_bustri:IO_BUS|dout[5]~3'
        Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 1.170 ns; Loc. = LCCOMB_X38_Y12_N28; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[5]~47'
        Info: 4: + IC(0.964 ns) + CELL(0.416 ns) = 2.550 ns; Loc. = LCCOMB_X33_Y15_N18; Fanout = 18; COMB Node = 'I2C_INTERFACE:inst16|inst1[5]~53'
        Info: 5: + IC(1.910 ns) + CELL(0.419 ns) = 4.879 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector31~15'
        Info: 6: + IC(1.238 ns) + CELL(0.420 ns) = 6.537 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector31~16'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 6.621 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 16; REG Node = 'SCOMP:inst8|AC[0][5]'
        Info: Total cell delay = 1.763 ns ( 26.63 % )
        Info: Total interconnect delay = 4.858 ns ( 73.37 % )
Info: Slack time is -734 ps for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst52|IO_DATA_INT[0]" and destination register "VEL_CONTROL:inst52|MOTOR_CMD[16]"
    Info: + Largest register to register requirement is 38.972 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.814 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 3.911 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 0.545 ns; Loc. = LCFF_X44_Y21_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.806 ns) + CELL(0.000 ns) = 2.351 ns; Loc. = CLKCTRL_G5; Fanout = 306; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 3.911 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[16]'
                Info: Total cell delay = 1.324 ns ( 21.12 % )
                Info: Total interconnect delay = 4.945 ns ( 78.88 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 4.725 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 538; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 0.533 ns; Loc. = LCFF_X30_Y11_N25; Fanout = 3; REG Node = 'SCOMP:inst8|STATE.EX_OUT2'
                Info: 4: + IC(0.335 ns) + CELL(0.438 ns) = 1.306 ns; Loc. = LCCOMB_X30_Y11_N6; Fanout = 23; COMB Node = 'SCOMP:inst8|WideNor1'
                Info: 5: + IC(0.764 ns) + CELL(0.150 ns) = 2.220 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 7; COMB Node = 'VEL_CONTROL:inst51|LATCH~0'
                Info: 6: + IC(0.937 ns) + CELL(0.275 ns) = 3.432 ns; Loc. = LCCOMB_X34_Y15_N30; Fanout = 12; COMB Node = 'VEL_CONTROL:inst52|LATCH'
                Info: 7: + IC(0.756 ns) + CELL(0.537 ns) = 4.725 ns; Loc. = LCFF_X34_Y17_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[0]'
                Info: Total cell delay = 2.187 ns ( 30.88 % )
                Info: Total interconnect delay = 4.896 ns ( 69.12 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 39.706 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N21; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[0]'
        Info: 2: + IC(0.509 ns) + CELL(0.414 ns) = 0.923 ns; Loc. = LCCOMB_X35_Y17_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.994 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.065 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.136 ns; Loc. = LCCOMB_X35_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.207 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.278 ns; Loc. = LCCOMB_X35_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~11'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.437 ns; Loc. = LCCOMB_X35_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LCCOMB_X35_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~19'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 2.060 ns; Loc. = LCCOMB_X35_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~20'
        Info: 13: + IC(0.965 ns) + CELL(0.420 ns) = 3.445 ns; Loc. = LCCOMB_X34_Y16_N10; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan0~1'
        Info: 14: + IC(0.250 ns) + CELL(0.149 ns) = 3.844 ns; Loc. = LCCOMB_X34_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan0~3'
        Info: 15: + IC(0.253 ns) + CELL(0.420 ns) = 4.517 ns; Loc. = LCCOMB_X34_Y16_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan0~9'
        Info: 16: + IC(0.272 ns) + CELL(0.438 ns) = 5.227 ns; Loc. = LCCOMB_X34_Y16_N18; Fanout = 49; COMB Node = 'VEL_CONTROL:inst52|LessThan0~10'
        Info: 17: + IC(1.044 ns) + CELL(0.414 ns) = 6.685 ns; Loc. = LCCOMB_X37_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~4'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.756 ns; Loc. = LCCOMB_X37_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~6'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 6.827 ns; Loc. = LCCOMB_X37_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~8'
        Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 6.986 ns; Loc. = LCCOMB_X37_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~10'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.057 ns; Loc. = LCCOMB_X37_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~12'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.128 ns; Loc. = LCCOMB_X37_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~14'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 7.199 ns; Loc. = LCCOMB_X37_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~16'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 7.270 ns; Loc. = LCCOMB_X37_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~18'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 7.341 ns; Loc. = LCCOMB_X37_Y17_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~20'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 7.412 ns; Loc. = LCCOMB_X37_Y17_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~22'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 7.483 ns; Loc. = LCCOMB_X37_Y17_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~24'
        Info: 28: + IC(0.000 ns) + CELL(0.146 ns) = 7.629 ns; Loc. = LCCOMB_X37_Y17_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~26'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 7.700 ns; Loc. = LCCOMB_X37_Y16_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~28'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 7.771 ns; Loc. = LCCOMB_X37_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~30'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 7.842 ns; Loc. = LCCOMB_X37_Y16_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~32'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 7.913 ns; Loc. = LCCOMB_X37_Y16_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~34'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 7.984 ns; Loc. = LCCOMB_X37_Y16_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~36'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 8.055 ns; Loc. = LCCOMB_X37_Y16_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~38'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 8.126 ns; Loc. = LCCOMB_X37_Y16_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~40'
        Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 8.536 ns; Loc. = LCCOMB_X37_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~41'
        Info: 37: + IC(0.416 ns) + CELL(0.420 ns) = 9.372 ns; Loc. = LCCOMB_X36_Y16_N18; Fanout = 20; COMB Node = 'VEL_CONTROL:inst52|CMD_VEL[26]~24'
        Info: 38: + IC(1.003 ns) + CELL(0.393 ns) = 10.768 ns; Loc. = LCCOMB_X37_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~53'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 10.839 ns; Loc. = LCCOMB_X37_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~55'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 10.910 ns; Loc. = LCCOMB_X37_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~57'
        Info: 41: + IC(0.000 ns) + CELL(0.410 ns) = 11.320 ns; Loc. = LCCOMB_X37_Y19_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~58'
        Info: 42: + IC(0.780 ns) + CELL(0.410 ns) = 12.510 ns; Loc. = LCCOMB_X36_Y21_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~6'
        Info: 43: + IC(0.256 ns) + CELL(0.275 ns) = 13.041 ns; Loc. = LCCOMB_X36_Y21_N26; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~9'
        Info: 44: + IC(0.289 ns) + CELL(0.419 ns) = 13.749 ns; Loc. = LCCOMB_X36_Y21_N22; Fanout = 32; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~12'
        Info: 45: + IC(0.749 ns) + CELL(0.414 ns) = 14.912 ns; Loc. = LCCOMB_X37_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~1'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 14.983 ns; Loc. = LCCOMB_X37_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~3'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 15.054 ns; Loc. = LCCOMB_X37_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~5'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 15.125 ns; Loc. = LCCOMB_X37_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~7'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 15.196 ns; Loc. = LCCOMB_X37_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~9'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 15.267 ns; Loc. = LCCOMB_X37_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~11'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 15.338 ns; Loc. = LCCOMB_X37_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~13'
        Info: 52: + IC(0.000 ns) + CELL(0.159 ns) = 15.497 ns; Loc. = LCCOMB_X37_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~15'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 15.568 ns; Loc. = LCCOMB_X37_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~17'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 15.639 ns; Loc. = LCCOMB_X37_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~19'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 15.710 ns; Loc. = LCCOMB_X37_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~21'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 15.781 ns; Loc. = LCCOMB_X37_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~23'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 15.852 ns; Loc. = LCCOMB_X37_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~25'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 15.923 ns; Loc. = LCCOMB_X37_Y23_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~27'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 15.994 ns; Loc. = LCCOMB_X37_Y23_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~29'
        Info: 60: + IC(0.000 ns) + CELL(0.146 ns) = 16.140 ns; Loc. = LCCOMB_X37_Y23_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~31'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 16.211 ns; Loc. = LCCOMB_X37_Y22_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~33'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 16.282 ns; Loc. = LCCOMB_X37_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~35'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 16.353 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~37'
        Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 16.424 ns; Loc. = LCCOMB_X37_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~39'
        Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 16.495 ns; Loc. = LCCOMB_X37_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~41'
        Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 16.566 ns; Loc. = LCCOMB_X37_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~43'
        Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 16.637 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~45'
        Info: 68: + IC(0.000 ns) + CELL(0.159 ns) = 16.796 ns; Loc. = LCCOMB_X37_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~47'
        Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 16.867 ns; Loc. = LCCOMB_X37_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~49'
        Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 16.938 ns; Loc. = LCCOMB_X37_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~51'
        Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 17.009 ns; Loc. = LCCOMB_X37_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~53'
        Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 17.080 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~55'
        Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 17.151 ns; Loc. = LCCOMB_X37_Y22_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~57'
        Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 17.222 ns; Loc. = LCCOMB_X37_Y22_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~59'
        Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 17.293 ns; Loc. = LCCOMB_X37_Y22_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Add7~61'
        Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 17.703 ns; Loc. = LCCOMB_X37_Y22_N30; Fanout = 5; COMB Node = 'VEL_CONTROL:inst52|Add7~62'
        Info: 77: + IC(0.791 ns) + CELL(0.414 ns) = 18.908 ns; Loc. = LCCOMB_X38_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~1'
        Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 18.979 ns; Loc. = LCCOMB_X38_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~3'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 19.050 ns; Loc. = LCCOMB_X38_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~5'
        Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 19.121 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~7'
        Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 19.192 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~9'
        Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 19.263 ns; Loc. = LCCOMB_X38_Y24_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~11'
        Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 19.334 ns; Loc. = LCCOMB_X38_Y24_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~13'
        Info: 84: + IC(0.000 ns) + CELL(0.146 ns) = 19.480 ns; Loc. = LCCOMB_X38_Y24_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~15'
        Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 19.551 ns; Loc. = LCCOMB_X38_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~17'
        Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 19.622 ns; Loc. = LCCOMB_X38_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~19'
        Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 19.693 ns; Loc. = LCCOMB_X38_Y23_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~21'
        Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 19.764 ns; Loc. = LCCOMB_X38_Y23_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~23'
        Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 19.835 ns; Loc. = LCCOMB_X38_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~25'
        Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 19.906 ns; Loc. = LCCOMB_X38_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~27'
        Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 19.977 ns; Loc. = LCCOMB_X38_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~29'
        Info: 92: + IC(0.000 ns) + CELL(0.159 ns) = 20.136 ns; Loc. = LCCOMB_X38_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~31'
        Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 20.207 ns; Loc. = LCCOMB_X38_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~33'
        Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 20.278 ns; Loc. = LCCOMB_X38_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~35'
        Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 20.349 ns; Loc. = LCCOMB_X38_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~37'
        Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 20.420 ns; Loc. = LCCOMB_X38_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~39'
        Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 20.491 ns; Loc. = LCCOMB_X38_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~41'
        Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 20.562 ns; Loc. = LCCOMB_X38_Y23_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~43'
        Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 20.633 ns; Loc. = LCCOMB_X38_Y23_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~45'
        Info: 100: + IC(0.000 ns) + CELL(0.146 ns) = 20.779 ns; Loc. = LCCOMB_X38_Y23_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~47'
        Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 20.850 ns; Loc. = LCCOMB_X38_Y22_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~49'
        Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 20.921 ns; Loc. = LCCOMB_X38_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~51'
        Info: 103: + IC(0.000 ns) + CELL(0.410 ns) = 21.331 ns; Loc. = LCCOMB_X38_Y22_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Add6~52'
        Info: 104: + IC(0.432 ns) + CELL(0.150 ns) = 21.913 ns; Loc. = LCCOMB_X38_Y22_N22; Fanout = 13; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR[25]~6'
        Info: 105: + IC(0.736 ns) + CELL(2.663 ns) = 25.312 ns; Loc. = DSPMULT_X39_Y20_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|mac_mult3~DATAOUT9'
        Info: 106: + IC(0.000 ns) + CELL(0.224 ns) = 25.536 ns; Loc. = DSPOUT_X39_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|mac_out4~DATAOUT9'
        Info: 107: + IC(1.093 ns) + CELL(0.485 ns) = 27.114 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~7'
        Info: 108: + IC(0.000 ns) + CELL(0.410 ns) = 27.524 ns; Loc. = LCCOMB_X31_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~8'
        Info: 109: + IC(0.451 ns) + CELL(0.414 ns) = 28.389 ns; Loc. = LCCOMB_X30_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~21'
        Info: 110: + IC(0.000 ns) + CELL(0.410 ns) = 28.799 ns; Loc. = LCCOMB_X30_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~22'
        Info: 111: + IC(0.949 ns) + CELL(0.242 ns) = 29.990 ns; Loc. = LCCOMB_X29_Y21_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~3'
        Info: 112: + IC(0.266 ns) + CELL(0.149 ns) = 30.405 ns; Loc. = LCCOMB_X29_Y21_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~6'
        Info: 113: + IC(0.239 ns) + CELL(0.149 ns) = 30.793 ns; Loc. = LCCOMB_X29_Y21_N22; Fanout = 28; COMB Node = 'VEL_CONTROL:inst52|LessThan4~12'
        Info: 114: + IC(0.318 ns) + CELL(0.150 ns) = 31.261 ns; Loc. = LCCOMB_X29_Y21_N14; Fanout = 19; COMB Node = 'VEL_CONTROL:inst52|I_WARN_INT~0'
        Info: 115: + IC(0.274 ns) + CELL(0.275 ns) = 31.810 ns; Loc. = LCCOMB_X29_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|INT_CTRL~20'
        Info: 116: + IC(0.915 ns) + CELL(0.485 ns) = 33.210 ns; Loc. = LCCOMB_X24_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~13'
        Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 33.281 ns; Loc. = LCCOMB_X24_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~15'
        Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 33.352 ns; Loc. = LCCOMB_X24_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~17'
        Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 33.423 ns; Loc. = LCCOMB_X24_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~19'
        Info: 120: + IC(0.000 ns) + CELL(0.410 ns) = 33.833 ns; Loc. = LCCOMB_X24_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~20'
        Info: 121: + IC(0.666 ns) + CELL(0.393 ns) = 34.892 ns; Loc. = LCCOMB_X23_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~19'
        Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 34.963 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~21'
        Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 35.034 ns; Loc. = LCCOMB_X23_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~23'
        Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 35.105 ns; Loc. = LCCOMB_X23_Y21_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~25'
        Info: 125: + IC(0.000 ns) + CELL(0.146 ns) = 35.251 ns; Loc. = LCCOMB_X23_Y21_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~27'
        Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 35.322 ns; Loc. = LCCOMB_X23_Y20_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~29'
        Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 35.393 ns; Loc. = LCCOMB_X23_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~31'
        Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 35.464 ns; Loc. = LCCOMB_X23_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~33'
        Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 35.535 ns; Loc. = LCCOMB_X23_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~35'
        Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 35.606 ns; Loc. = LCCOMB_X23_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~37'
        Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 35.677 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~39'
        Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 35.748 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~41'
        Info: 133: + IC(0.000 ns) + CELL(0.159 ns) = 35.907 ns; Loc. = LCCOMB_X23_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~43'
        Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 35.978 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~45'
        Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 36.049 ns; Loc. = LCCOMB_X23_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~47'
        Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 36.120 ns; Loc. = LCCOMB_X23_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~49'
        Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 36.191 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~51'
        Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 36.262 ns; Loc. = LCCOMB_X23_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~53'
        Info: 139: + IC(0.000 ns) + CELL(0.410 ns) = 36.672 ns; Loc. = LCCOMB_X23_Y20_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add12~54'
        Info: 140: + IC(0.487 ns) + CELL(0.410 ns) = 37.569 ns; Loc. = LCCOMB_X22_Y20_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[4]~25'
        Info: 141: + IC(0.257 ns) + CELL(0.275 ns) = 38.101 ns; Loc. = LCCOMB_X22_Y20_N24; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[4]~26'
        Info: 142: + IC(0.289 ns) + CELL(0.275 ns) = 38.665 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[4]~27'
        Info: 143: + IC(0.807 ns) + CELL(0.150 ns) = 39.622 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[16]~8'
        Info: 144: + IC(0.000 ns) + CELL(0.084 ns) = 39.706 ns; Loc. = LCFF_X22_Y19_N5; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[16]'
        Info: Total cell delay = 23.950 ns ( 60.32 % )
        Info: Total interconnect delay = 15.756 ns ( 39.68 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 333 path(s). See Report window for details.
Info: Slack time is -473 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|MOTOR_CMD[9]" and destination register "VEL_CONTROL:inst52|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.175 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.611 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.300 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 0.300 ns; Loc. = LCFF_X43_Y17_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.121 ns ( 79.80 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.911 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 0.545 ns; Loc. = LCFF_X44_Y21_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.806 ns) + CELL(0.000 ns) = 2.351 ns; Loc. = CLKCTRL_G5; Fanout = 306; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 3.911 ns; Loc. = LCFF_X22_Y19_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[9]'
                Info: Total cell delay = 1.324 ns ( 21.12 % )
                Info: Total interconnect delay = 4.945 ns ( 78.88 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.648 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y19_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[9]'
        Info: 2: + IC(0.329 ns) + CELL(0.438 ns) = 0.767 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|WideOr0~2'
        Info: 3: + IC(1.491 ns) + CELL(0.438 ns) = 2.696 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|WideOr0~3'
        Info: 4: + IC(0.243 ns) + CELL(0.393 ns) = 3.332 ns; Loc. = LCCOMB_X42_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add13~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.403 ns; Loc. = LCCOMB_X42_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add13~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.474 ns; Loc. = LCCOMB_X42_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add13~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.545 ns; Loc. = LCCOMB_X42_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add13~7'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 3.704 ns; Loc. = LCCOMB_X42_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add13~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.775 ns; Loc. = LCCOMB_X42_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add13~11'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.185 ns; Loc. = LCCOMB_X42_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add13~12'
        Info: 11: + IC(0.455 ns) + CELL(0.485 ns) = 5.125 ns; Loc. = LCCOMB_X43_Y17_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~11'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.196 ns; Loc. = LCCOMB_X43_Y17_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.267 ns; Loc. = LCCOMB_X43_Y17_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.338 ns; Loc. = LCCOMB_X43_Y17_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.409 ns; Loc. = LCCOMB_X43_Y17_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.480 ns; Loc. = LCCOMB_X43_Y17_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21'
        Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.890 ns; Loc. = LCCOMB_X43_Y17_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22'
        Info: 18: + IC(0.254 ns) + CELL(0.420 ns) = 6.564 ns; Loc. = LCCOMB_X43_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 6.648 ns; Loc. = LCFF_X43_Y17_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_PHASE'
        Info: Total cell delay = 3.876 ns ( 58.30 % )
        Info: Total interconnect delay = 2.772 ns ( 41.70 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2' along 10 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]" and destination memory "DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 2.001 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N3; Fanout = 4; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]'
            Info: 2: + IC(1.859 ns) + CELL(0.142 ns) = 2.001 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3'
            Info: Total cell delay = 0.142 ns ( 7.10 % )
            Info: Total interconnect delay = 1.859 ns ( 92.90 % )
        Info: - Smallest clock skew is 0.932 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.315 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.794 ns) + CELL(0.661 ns) = 3.315 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3'
                Info: Total cell delay = 1.521 ns ( 45.88 % )
                Info: Total interconnect delay = 1.794 ns ( 54.12 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.383 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.986 ns) + CELL(0.537 ns) = 2.383 ns; Loc. = LCFF_X2_Y35_N3; Fanout = 4; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]'
                Info: Total cell delay = 1.397 ns ( 58.62 % )
                Info: Total interconnect delay = 0.986 ns ( 41.38 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]" and destination register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.666 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N25; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]'
            Info: 2: + IC(0.324 ns) + CELL(0.438 ns) = 0.762 ns; Loc. = LCCOMB_X1_Y34_N10; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~17'
            Info: 3: + IC(0.671 ns) + CELL(0.149 ns) = 1.582 ns; Loc. = LCCOMB_X1_Y35_N6; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.666 ns; Loc. = LCFF_X1_Y35_N7; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14]'
            Info: Total cell delay = 0.671 ns ( 40.28 % )
            Info: Total interconnect delay = 0.995 ns ( 59.72 % )
        Info: - Smallest clock skew is -0.022 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.368 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.961 ns) + CELL(0.537 ns) = 2.368 ns; Loc. = LCFF_X1_Y35_N7; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14]'
                Info: Total cell delay = 1.407 ns ( 59.42 % )
                Info: Total interconnect delay = 0.961 ns ( 40.58 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.390 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.983 ns) + CELL(0.537 ns) = 2.390 ns; Loc. = LCFF_X1_Y34_N25; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]'
                Info: Total cell delay = 1.407 ns ( 58.87 % )
                Info: Total interconnect delay = 0.983 ns ( 41.13 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.495 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]"
    Info: + Shortest register to register delay is 0.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y14_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]'
        Info: 2: + IC(0.470 ns) + CELL(0.436 ns) = 0.906 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]~8'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.990 ns; Loc. = LCFF_X29_Y14_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 0.520 ns ( 52.53 % )
        Info: Total interconnect delay = 0.470 ns ( 47.47 % )
    Info: - Smallest register to register requirement is 3.485 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.469 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.128 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 538; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.905 ns; Loc. = LCFF_X30_Y13_N25; Fanout = 148; REG Node = 'SCOMP:inst8|IR[1]'
                Info: 4: + IC(1.617 ns) + CELL(0.150 ns) = 4.672 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 19; COMB Node = 'SONAR:inst54|Equal13~4'
                Info: 5: + IC(0.271 ns) + CELL(0.413 ns) = 5.356 ns; Loc. = LCCOMB_X29_Y14_N30; Fanout = 17; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 6: + IC(0.235 ns) + CELL(0.537 ns) = 6.128 ns; Loc. = LCFF_X29_Y14_N21; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]'
                Info: Total cell delay = 1.887 ns ( 30.79 % )
                Info: Total interconnect delay = 4.241 ns ( 69.21 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.659 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 538; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X28_Y14_N31; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 215 path(s). See Report window for details.
Info: Minimum slack time is -1.717 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" and destination register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7"
    Info: + Shortest register to register delay is 0.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y19_N11; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
        Info: 2: + IC(0.501 ns) + CELL(0.366 ns) = 0.867 ns; Loc. = LCFF_X61_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
        Info: Total cell delay = 0.366 ns ( 42.21 % )
        Info: Total interconnect delay = 0.501 ns ( 57.79 % )
    Info: - Smallest register to register requirement is 2.584 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.568 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.709 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N9; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.690 ns) + CELL(0.787 ns) = 4.391 ns; Loc. = LCFF_X62_Y19_N21; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1'
                Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 5.468 ns; Loc. = LCFF_X62_Y19_N31; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5'
                Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 5.791 ns; Loc. = LCCOMB_X62_Y19_N30; Fanout = 3; COMB Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2'
                Info: 7: + IC(0.381 ns) + CELL(0.537 ns) = 6.709 ns; Loc. = LCFF_X61_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
                Info: Total cell delay = 3.221 ns ( 48.01 % )
                Info: Total interconnect delay = 3.488 ns ( 51.99 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 4.141 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N9; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.690 ns) + CELL(0.537 ns) = 4.141 ns; Loc. = LCFF_X62_Y19_N11; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
                Info: Total cell delay = 1.324 ns ( 31.97 % )
                Info: Total interconnect delay = 2.817 ns ( 68.03 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 25 path(s). See Report window for details.
Info: Minimum slack time is 527 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y17_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X44_Y17_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X44_Y17_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 43.09 % )
        Info: Total interconnect delay = 0.309 ns ( 56.91 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X44_Y17_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.21 % )
                Info: Total interconnect delay = 2.120 ns ( 79.79 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X44_Y17_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.21 % )
                Info: Total interconnect delay = 2.120 ns ( 79.79 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "SONAR:inst54|SONAR_RESULT[15][6]" (data pin = "SONAR_ECHO", clock pin = "CLOCK_50") is 7.356 ns
    Info: + Longest pin to register delay is 11.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V24; Fanout = 3; PIN Node = 'SONAR_ECHO'
        Info: 2: + IC(5.713 ns) + CELL(0.150 ns) = 6.705 ns; Loc. = LCCOMB_X21_Y13_N18; Fanout = 8; COMB Node = 'SONAR:inst54|SONAR_RESULT[2][5]~2'
        Info: 3: + IC(1.296 ns) + CELL(0.416 ns) = 8.417 ns; Loc. = LCCOMB_X24_Y14_N2; Fanout = 17; COMB Node = 'SONAR:inst54|SONAR_RESULT[7][2]~32'
        Info: 4: + IC(1.209 ns) + CELL(0.150 ns) = 9.776 ns; Loc. = LCCOMB_X17_Y15_N6; Fanout = 16; COMB Node = 'SONAR:inst54|SONAR_RESULT[15][3]~37'
        Info: 5: + IC(1.236 ns) + CELL(0.660 ns) = 11.672 ns; Loc. = LCFF_X23_Y14_N21; Fanout = 1; REG Node = 'SONAR:inst54|SONAR_RESULT[15][6]'
        Info: Total cell delay = 2.218 ns ( 19.00 % )
        Info: Total interconnect delay = 9.454 ns ( 81.00 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.638 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 2.893 ns; Loc. = LCFF_X23_Y12_N25; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_170KHz'
        Info: 4: + IC(2.191 ns) + CELL(0.000 ns) = 5.084 ns; Loc. = CLKCTRL_G9; Fanout = 311; COMB Node = 'ACC_CLK_GEN:inst60|clock_170KHz~clkctrl'
        Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 6.638 ns; Loc. = LCFF_X23_Y14_N21; Fanout = 1; REG Node = 'SONAR:inst54|SONAR_RESULT[15][6]'
        Info: Total cell delay = 1.324 ns ( 19.95 % )
        Info: Total interconnect delay = 5.314 ns ( 80.05 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX5[6]" through register "QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]" is 14.684 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 9.058 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 538; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X30_Y11_N25; Fanout = 3; REG Node = 'SCOMP:inst8|STATE.EX_OUT2'
        Info: 4: + IC(0.335 ns) + CELL(0.438 ns) = 3.664 ns; Loc. = LCCOMB_X30_Y11_N6; Fanout = 23; COMB Node = 'SCOMP:inst8|WideNor1'
        Info: 5: + IC(0.790 ns) + CELL(0.408 ns) = 4.862 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 6: + IC(0.682 ns) + CELL(0.389 ns) = 5.933 ns; Loc. = LCCOMB_X31_Y13_N14; Fanout = 4; COMB Node = 'inst68~2'
        Info: 7: + IC(0.701 ns) + CELL(0.416 ns) = 7.050 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 16; COMB Node = 'inst73'
        Info: 8: + IC(1.471 ns) + CELL(0.537 ns) = 9.058 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]'
        Info: Total cell delay = 2.975 ns ( 32.84 % )
        Info: Total interconnect delay = 6.083 ns ( 67.16 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.734 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]'
        Info: 2: + IC(1.104 ns) + CELL(0.420 ns) = 1.524 ns; Loc. = LCCOMB_X35_Y15_N4; Fanout = 1; COMB Node = 'QUAD_HEX:inst56|HEX_DISP:inst22|Mux0~0'
        Info: 3: + IC(3.550 ns) + CELL(2.660 ns) = 7.734 ns; Loc. = PIN_R3; Fanout = 0; PIN Node = 'HEX5[6]'
        Info: Total cell delay = 3.080 ns ( 39.82 % )
        Info: Total interconnect delay = 4.654 ns ( 60.18 % )
Info: Longest tpd from source pin "ALIVE" to destination pin "LEDG[8]" is 11.661 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M22; Fanout = 2; PIN Node = 'ALIVE'
    Info: 2: + IC(4.786 ns) + CELL(0.150 ns) = 5.768 ns; Loc. = LCCOMB_X64_Y21_N16; Fanout = 1; COMB Node = 'inst40'
    Info: 3: + IC(3.107 ns) + CELL(2.786 ns) = 11.661 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG[8]'
    Info: Total cell delay = 3.768 ns ( 32.31 % )
    Info: Total interconnect delay = 7.893 ns ( 67.69 % )
Info: th for register "DIG_IN:inst5|B_DI[4]" (data pin = "SW[4]", clock pin = "CLOCK_50") is 2.852 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 7.418 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 538; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X30_Y11_N25; Fanout = 3; REG Node = 'SCOMP:inst8|STATE.EX_OUT2'
        Info: 4: + IC(0.335 ns) + CELL(0.438 ns) = 3.664 ns; Loc. = LCCOMB_X30_Y11_N6; Fanout = 23; COMB Node = 'SCOMP:inst8|WideNor1'
        Info: 5: + IC(0.790 ns) + CELL(0.408 ns) = 4.862 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 6: + IC(0.755 ns) + CELL(0.150 ns) = 5.767 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 11; COMB Node = 'IO_DECODER:inst24|Equal2~1'
        Info: 7: + IC(0.446 ns) + CELL(0.416 ns) = 6.629 ns; Loc. = LCCOMB_X31_Y14_N30; Fanout = 33; COMB Node = 'inst77'
        Info: 8: + IC(0.252 ns) + CELL(0.537 ns) = 7.418 ns; Loc. = LCFF_X31_Y14_N5; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[4]'
        Info: Total cell delay = 2.736 ns ( 36.88 % )
        Info: Total interconnect delay = 4.682 ns ( 63.12 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'SW[4]'
        Info: 2: + IC(1.109 ns) + CELL(0.366 ns) = 2.474 ns; Loc. = LCFF_X31_Y14_N5; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[4]'
        Info: Total cell delay = 1.365 ns ( 55.17 % )
        Info: Total interconnect delay = 1.109 ns ( 44.83 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 220 megabytes
    Info: Processing ended: Mon Nov 17 18:54:37 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


