/*
 * Copyright (c) 2023, kleines Filmr√∂llchen <filmroellchen@serenityos.org>
 *
 * SPDX-License-Identifier: BSD-2-Clause
 */

#include "Instruction.h"
#include "A.h"
#include "C.h"
#include "Encoding.h"
#include "FD.h"
#include "IM.h"
#include "Priviledged.h"
#include "Zicsr.h"
#include <AK/Assertions.h>
#include <AK/NonnullOwnPtr.h>
#include <AK/StdLibExtras.h>
#include <AK/String.h>
#include <AK/StringUtils.h>
#include <AK/TypeCasts.h>
#include <LibDisassembly/InstructionStream.h>

namespace Disassembly::RISCV64 {

MemoryAccessMode MemoryAccessMode::from_funct3(u8 funct3)
{
    auto width = static_cast<DataWidth>(funct3 & 0b11);
    bool is_signed = (funct3 & 0b100) == 0;
    return { width, is_signed ? Signedness::Signed : Signedness::Unsigned };
}

static NonnullOwnPtr<InstructionImpl> parse_full_impl(MajorOpcode opcode, u32 instruction)
{
    switch (opcode) {
    case MajorOpcode::JAL:
        return parse_jal(instruction);
    case MajorOpcode::AUIPC:
        return parse_auipc(instruction);
    case MajorOpcode::LUI:
        return parse_lui(instruction);
    case MajorOpcode::JALR:
        return parse_jalr(instruction);
    case MajorOpcode::OP_IMM:
        return parse_op_imm(instruction);
    case MajorOpcode::OP:
        return parse_op(instruction);
    case MajorOpcode::LOAD:
        return parse_load(instruction);
    case MajorOpcode::STORE:
        return parse_store(instruction);
    case MajorOpcode::BRANCH:
        return parse_branch(instruction);
    case MajorOpcode::OP_IMM_32:
        return parse_op_imm_32(instruction);
    case MajorOpcode::OP_32:
        return parse_op_32(instruction);
    case MajorOpcode::LOAD_FP:
        return parse_load_fp(instruction);
    case MajorOpcode::STORE_FP:
        return parse_store_fp(instruction);
    case MajorOpcode::OP_FP:
        return parse_op_fp(instruction);
    case MajorOpcode::SYSTEM:
        return parse_system(instruction);
    case MajorOpcode::MADD:
    case MajorOpcode::MSUB:
    case MajorOpcode::NMSUB:
    case MajorOpcode::NMADD:
        return parse_fma(instruction);
    case MajorOpcode::MISC_MEM:
        return parse_misc_mem(instruction);
    case MajorOpcode::AMO:
        return parse_amo(instruction);

    case MajorOpcode::custom_0:
    case MajorOpcode::custom_1:
    case MajorOpcode::reserved_0:
    case MajorOpcode::reserved_1:
    case MajorOpcode::reserved_2:
    case MajorOpcode::custom_2_rv128:
    case MajorOpcode::custom_3_rv128:
        return make<UnknownInstruction>();
    }
    VERIFY_NOT_REACHED();
}

static NonnullOwnPtr<InstructionImpl> parse_compressed_impl(CompressedOpcode opcode, u16 instruction)
{
    // Note that for the multi-purpose opcodes, we only concern ourselves with the RV64C variant.
    switch (opcode) {
    case CompressedOpcode::LWSP:
        return parse_c_lwsp(instruction);
    case CompressedOpcode::FLWSP_LDSP:
        return parse_c_ldsp(instruction);
    case CompressedOpcode::ADDI4SPN:
        return parse_c_addi4spn(instruction);
    case CompressedOpcode::LUI_ADDI16SP:
        return parse_c_lui_or_addi16sp(instruction);
    case CompressedOpcode::ADDI:
        return parse_c_addi(instruction);
    case CompressedOpcode::SWSP:
        return parse_c_swsp(instruction);
    case CompressedOpcode::FSWSP_SDSP:
        return parse_c_sdsp(instruction);
    case CompressedOpcode::MISC_ALU:
        return parse_c_alu(instruction);
    case CompressedOpcode::LI:
        return parse_c_li(instruction);
    case CompressedOpcode::J:
        return parse_c_j(instruction);
    case CompressedOpcode::JALR_MV_ADD:
        return parse_c_jalr_mv_add(instruction);
    case CompressedOpcode::FLW_LD:
        return parse_c_ld(instruction);
    case CompressedOpcode::BNEZ:
        return parse_c_bnez(instruction);
    case CompressedOpcode::BEQZ:
        return parse_c_beqz(instruction);
    case CompressedOpcode::SLLI:
        return parse_c_slli(instruction);
    case CompressedOpcode::LW:
        return parse_c_lw(instruction);
    case CompressedOpcode::SW:
        return parse_c_sw(instruction);
    case CompressedOpcode::FSDSP_SQSP:
        return parse_c_fsdsp(instruction);
    case CompressedOpcode::FLDSP_LQSP:
        return parse_c_fldsp(instruction);
    case CompressedOpcode::FLD_LQ:
        return parse_c_fld(instruction);
    case CompressedOpcode::FSD_SQ:
        return parse_c_fsd(instruction);
    case CompressedOpcode::FSW_SD:
        return parse_c_sd(instruction);
    case CompressedOpcode::JAL_ADDIW:
        return parse_c_addiw(instruction);
    case CompressedOpcode::reserved:
        return make<UnknownInstruction>();
        break;
    }
    VERIFY_NOT_REACHED();
}

NonnullOwnPtr<Instruction> Instruction::parse_full(u32 instruction)
{
    auto opcode = static_cast<MajorOpcode>(instruction & 0b11111'11);
    auto instruction_data = parse_full_impl(opcode, instruction);
    return adopt_own(*new (nothrow) Instruction(move(instruction_data), instruction));
}

NonnullOwnPtr<Instruction> Instruction::parse_compressed(u16 instruction)
{
    auto opcode = extract_compressed_opcode(instruction);
    auto instruction_data = parse_compressed_impl(opcode, instruction);
    return adopt_own(*new (nothrow) Instruction(move(instruction_data), instruction, CompressedTag {}));
}

NonnullOwnPtr<Instruction> Instruction::from_stream(InstructionStream& stream)
{
    u16 first_halfword = AK::convert_between_host_and_little_endian(stream.read16());
    if (is_compressed_instruction(first_halfword))
        return Instruction::parse_compressed(first_halfword);

    u16 second_halfword = AK::convert_between_host_and_little_endian(stream.read16());
    return Instruction::parse_full(first_halfword | (second_halfword << 16));
}

ByteString Instruction::to_byte_string(u32 origin, Optional<SymbolProvider const&> symbol_provider) const
{
    return m_data->to_string(m_display_style, origin, symbol_provider).to_byte_string();
}

ByteString Instruction::mnemonic() const
{
    return m_data->mnemonic().to_byte_string();
}

template<typename InstructionType>
bool simple_instruction_equals(InstructionType const& self, InstructionImpl const& instruction)
{
    if (is<InstructionType>(instruction))
        return self == static_cast<InstructionType const&>(instruction);
    return false;
}

#define MAKE_INSTRUCTION_EQUALS(InstructionType) \
    bool InstructionType::instruction_equals(InstructionImpl const& instruction) const { return simple_instruction_equals<InstructionType>(*this, instruction); }

#define ENUMERATE_INSTRUCTION_IMPLS(M)   \
    M(UnknownInstruction)                \
    M(JumpAndLink)                       \
    M(JumpAndLinkRegister)               \
    M(LoadUpperImmediate)                \
    M(AddUpperImmediateToProgramCounter) \
    M(ArithmeticImmediateInstruction)    \
    M(ArithmeticInstruction)             \
    M(MemoryLoad)                        \
    M(MemoryStore)                       \
    M(Branch)                            \
    M(FloatArithmeticInstruction)        \
    M(FloatSquareRoot)                   \
    M(FloatFusedMultiplyAdd)             \
    M(ConvertFloatAndInteger)            \
    M(ConvertFloatToInteger)             \
    M(ConvertIntegerToFloat)             \
    M(ConvertFloat)                      \
    M(MoveFloatToInteger)                \
    M(MoveIntegerToFloat)                \
    M(FloatCompare)                      \
    M(FloatClassify)                     \
    M(FloatMemoryInstruction)            \
    M(FloatMemoryLoad)                   \
    M(FloatMemoryStore)                  \
    M(EnvironmentCall)                   \
    M(EnvironmentBreak)                  \
    M(MachineModeTrapReturn)             \
    M(SupervisorModeTrapReturn)          \
    M(WaitForInterrupt)                  \
    M(CSRInstruction)                    \
    M(CSRRegisterInstruction)            \
    M(CSRImmediateInstruction)           \
    M(Fence)                             \
    M(InstructionFetchFence)             \
    M(AtomicMemoryOperation)             \
    M(LoadReserveStoreConditional)

ENUMERATE_INSTRUCTION_IMPLS(MAKE_INSTRUCTION_EQUALS)

}
