;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/27/2022 20:28:01
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x02810000  	641
0x0008	0x02510000  	593
0x000C	0x02510000  	593
0x0010	0x02510000  	593
0x0014	0x02510000  	593
0x0018	0x02510000  	593
0x001C	0x02510000  	593
0x0020	0x02510000  	593
0x0024	0x02510000  	593
0x0028	0x02510000  	593
0x002C	0x02510000  	593
0x0030	0x02510000  	593
0x0034	0x02510000  	593
0x0038	0x02510000  	593
0x003C	0x02510000  	593
0x0040	0x02510000  	593
0x0044	0x02510000  	593
0x0048	0x02510000  	593
0x004C	0x02510000  	593
0x0050	0x02510000  	593
0x0054	0x02510000  	593
0x0058	0x02510000  	593
0x005C	0x02510000  	593
0x0060	0x02510000  	593
0x0064	0x02510000  	593
0x0068	0x02510000  	593
0x006C	0x02510000  	593
0x0070	0x02510000  	593
0x0074	0x02510000  	593
0x0078	0x02510000  	593
0x007C	0x02510000  	593
0x0080	0x02510000  	593
0x0084	0x02510000  	593
0x0088	0x02510000  	593
0x008C	0x02510000  	593
0x0090	0x02510000  	593
0x0094	0x02510000  	593
0x0098	0x02510000  	593
0x009C	0x02510000  	593
0x00A0	0x02510000  	593
0x00A4	0x02510000  	593
0x00A8	0x02510000  	593
0x00AC	0x02510000  	593
0x00B0	0x02510000  	593
0x00B4	0x02510000  	593
0x00B8	0x02510000  	593
0x00BC	0x02510000  	593
0x00C0	0x02510000  	593
0x00C4	0x02510000  	593
0x00C8	0x02510000  	593
0x00CC	0x02510000  	593
0x00D0	0x02510000  	593
0x00D4	0x02510000  	593
0x00D8	0x02510000  	593
0x00DC	0x02510000  	593
0x00E0	0x02510000  	593
0x00E4	0x02510000  	593
0x00E8	0x02510000  	593
0x00EC	0x02510000  	593
0x00F0	0x02510000  	593
0x00F4	0x02510000  	593
0x00F8	0x02510000  	593
0x00FC	0x02510000  	593
0x0100	0x02510000  	593
0x0104	0x02510000  	593
0x0108	0x02510000  	593
0x010C	0x02510000  	593
0x0110	0x02510000  	593
0x0114	0x02510000  	593
0x0118	0x02510000  	593
0x011C	0x02510000  	593
0x0120	0x02510000  	593
0x0124	0x02510000  	593
0x0128	0x02510000  	593
0x012C	0x02510000  	593
0x0130	0x02510000  	593
0x0134	0x02510000  	593
0x0138	0x02510000  	593
0x013C	0x02510000  	593
0x0140	0x02510000  	593
0x0144	0x02510000  	593
0x0148	0x02510000  	593
0x014C	0x02510000  	593
0x0150	0x02510000  	593
0x0154	0x02510000  	593
0x0158	0x02510000  	593
0x015C	0x02510000  	593
0x0160	0x02510000  	593
0x0164	0x02510000  	593
0x0168	0x02510000  	593
0x016C	0x02510000  	593
0x0170	0x02510000  	593
0x0174	0x02510000  	593
0x0178	0x02510000  	593
0x017C	0x02510000  	593
0x0180	0x02510000  	593
0x0184	0x02510000  	593
; end of ____SysVT
_main:
;main.c, 21 :: 		void main() {
0x0280	0xB081    SUB	SP, SP, #4
0x0282	0xF000F8C9  BL	1048
0x0286	0xF7FFFFCD  BL	548
0x028A	0xF000FA75  BL	1912
0x028E	0xF7FFFFE3  BL	600
;main.c, 30 :: 		GPIOA_ODR = 0;
0x0292	0x2100    MOVS	R1, #0
0x0294	0x4858    LDR	R0, [PC, #352]
0x0296	0x6001    STR	R1, [R0, #0]
;main.c, 31 :: 		GPIOB_ODR = 0;
0x0298	0x2100    MOVS	R1, #0
0x029A	0x4858    LDR	R0, [PC, #352]
0x029C	0x6001    STR	R1, [R0, #0]
;main.c, 32 :: 		GPIOC_ODR = 0;
0x029E	0x2100    MOVS	R1, #0
0x02A0	0x4857    LDR	R0, [PC, #348]
0x02A2	0x6001    STR	R1, [R0, #0]
;main.c, 33 :: 		GPIOD_ODR = 0;
0x02A4	0x2100    MOVS	R1, #0
0x02A6	0x4857    LDR	R0, [PC, #348]
0x02A8	0x6001    STR	R1, [R0, #0]
;main.c, 34 :: 		GPIOE_ODR = 0;
0x02AA	0x2100    MOVS	R1, #0
0x02AC	0x4856    LDR	R0, [PC, #344]
0x02AE	0x6001    STR	R1, [R0, #0]
;main.c, 35 :: 		GPIOF_ODR = 0;
0x02B0	0x2100    MOVS	R1, #0
0x02B2	0x4856    LDR	R0, [PC, #344]
0x02B4	0x6001    STR	R1, [R0, #0]
;main.c, 36 :: 		GPIOG_ODR = 0;
0x02B6	0x2100    MOVS	R1, #0
0x02B8	0x4855    LDR	R0, [PC, #340]
0x02BA	0x6001    STR	R1, [R0, #0]
;main.c, 38 :: 		counter = 0;
0x02BC	0x2100    MOVS	R1, #0
0x02BE	0xB209    SXTH	R1, R1
0x02C0	0x4854    LDR	R0, [PC, #336]
0x02C2	0x8001    STRH	R1, [R0, #0]
;main.c, 39 :: 		while(1) {
L_main0:
;main.c, 41 :: 		for (counter = 0; counter < 8; counter++) {
0x02C4	0x2100    MOVS	R1, #0
0x02C6	0xB209    SXTH	R1, R1
0x02C8	0x4852    LDR	R0, [PC, #328]
0x02CA	0x8001    STRH	R1, [R0, #0]
L_main2:
0x02CC	0x4851    LDR	R0, [PC, #324]
0x02CE	0xF9B00000  LDRSH	R0, [R0, #0]
0x02D2	0x2808    CMP	R0, #8
0x02D4	0xDA42    BGE	L_main3
;main.c, 42 :: 		GPIOA_ODR |= 0x8080 >> counter;
0x02D6	0x484F    LDR	R0, [PC, #316]
0x02D8	0xF9B01000  LDRSH	R1, [R0, #0]
0x02DC	0xF2480080  MOVW	R0, #32896
0x02E0	0xFA20F201  LSR	R2, R0, R1
0x02E4	0xB292    UXTH	R2, R2
0x02E6	0x4844    LDR	R0, [PC, #272]
0x02E8	0x6800    LDR	R0, [R0, #0]
0x02EA	0xEA400102  ORR	R1, R0, R2, LSL #0
0x02EE	0x4842    LDR	R0, [PC, #264]
0x02F0	0x6001    STR	R1, [R0, #0]
;main.c, 43 :: 		GPIOB_ODR |= 0x8080 >> counter;
0x02F2	0x4842    LDR	R0, [PC, #264]
0x02F4	0x6800    LDR	R0, [R0, #0]
0x02F6	0xEA400102  ORR	R1, R0, R2, LSL #0
0x02FA	0x4840    LDR	R0, [PC, #256]
0x02FC	0x6001    STR	R1, [R0, #0]
;main.c, 44 :: 		GPIOC_ODR |= 0x8080 >> counter;
0x02FE	0x4840    LDR	R0, [PC, #256]
0x0300	0x6800    LDR	R0, [R0, #0]
0x0302	0xEA400102  ORR	R1, R0, R2, LSL #0
0x0306	0x483E    LDR	R0, [PC, #248]
0x0308	0x6001    STR	R1, [R0, #0]
;main.c, 45 :: 		GPIOD_ODR |= 0x8080 >> counter;
0x030A	0x483E    LDR	R0, [PC, #248]
0x030C	0x6800    LDR	R0, [R0, #0]
0x030E	0xEA400102  ORR	R1, R0, R2, LSL #0
0x0312	0x483C    LDR	R0, [PC, #240]
0x0314	0x6001    STR	R1, [R0, #0]
;main.c, 46 :: 		GPIOE_ODR |= 0x8080 >> counter;
0x0316	0x483C    LDR	R0, [PC, #240]
0x0318	0x6800    LDR	R0, [R0, #0]
0x031A	0xEA400102  ORR	R1, R0, R2, LSL #0
0x031E	0x483A    LDR	R0, [PC, #232]
0x0320	0x6001    STR	R1, [R0, #0]
;main.c, 47 :: 		GPIOF_ODR |= 0x8080 >> counter;
0x0322	0x483A    LDR	R0, [PC, #232]
0x0324	0x6800    LDR	R0, [R0, #0]
0x0326	0xEA400102  ORR	R1, R0, R2, LSL #0
0x032A	0x4838    LDR	R0, [PC, #224]
0x032C	0x6001    STR	R1, [R0, #0]
;main.c, 48 :: 		GPIOG_ODR |= 0x8080 >> counter;
0x032E	0x4838    LDR	R0, [PC, #224]
0x0330	0x6800    LDR	R0, [R0, #0]
0x0332	0xEA400102  ORR	R1, R0, R2, LSL #0
0x0336	0x4836    LDR	R0, [PC, #216]
0x0338	0x6001    STR	R1, [R0, #0]
;main.c, 49 :: 		Delay_ms(100);
0x033A	0xF24727FE  MOVW	R7, #29438
0x033E	0xF2C00755  MOVT	R7, #85
L_main5:
0x0342	0x1E7F    SUBS	R7, R7, #1
0x0344	0xD1FD    BNE	L_main5
0x0346	0xBF00    NOP
0x0348	0xBF00    NOP
0x034A	0xBF00    NOP
0x034C	0xBF00    NOP
0x034E	0xBF00    NOP
;main.c, 41 :: 		for (counter = 0; counter < 8; counter++) {
0x0350	0x4930    LDR	R1, [PC, #192]
0x0352	0xF9B10000  LDRSH	R0, [R1, #0]
0x0356	0x1C40    ADDS	R0, R0, #1
0x0358	0x8008    STRH	R0, [R1, #0]
;main.c, 50 :: 		}
0x035A	0xE7B7    B	L_main2
L_main3:
;main.c, 52 :: 		for (counter = 0; counter < 8; counter++) {
0x035C	0x2100    MOVS	R1, #0
0x035E	0xB209    SXTH	R1, R1
0x0360	0x482C    LDR	R0, [PC, #176]
0x0362	0x8001    STRH	R1, [R0, #0]
L_main7:
0x0364	0x482B    LDR	R0, [PC, #172]
0x0366	0xF9B00000  LDRSH	R0, [R0, #0]
0x036A	0x2808    CMP	R0, #8
0x036C	0xDA42    BGE	L_main8
;main.c, 53 :: 		GPIOA_ODR |= 0x8080 >> counter;
0x036E	0x4829    LDR	R0, [PC, #164]
0x0370	0xF9B01000  LDRSH	R1, [R0, #0]
0x0374	0xF2480080  MOVW	R0, #32896
0x0378	0xFA20F201  LSR	R2, R0, R1
0x037C	0xB292    UXTH	R2, R2
0x037E	0x481E    LDR	R0, [PC, #120]
0x0380	0x6800    LDR	R0, [R0, #0]
0x0382	0xEA400102  ORR	R1, R0, R2, LSL #0
0x0386	0x481C    LDR	R0, [PC, #112]
0x0388	0x6001    STR	R1, [R0, #0]
;main.c, 54 :: 		GPIOB_ODR |= 0x8080 >> counter;
0x038A	0x481C    LDR	R0, [PC, #112]
0x038C	0x6800    LDR	R0, [R0, #0]
0x038E	0xEA400102  ORR	R1, R0, R2, LSL #0
0x0392	0x481A    LDR	R0, [PC, #104]
0x0394	0x6001    STR	R1, [R0, #0]
;main.c, 55 :: 		GPIOC_ODR |= 0x8080 >> counter;
0x0396	0x481A    LDR	R0, [PC, #104]
0x0398	0x6800    LDR	R0, [R0, #0]
0x039A	0xEA400102  ORR	R1, R0, R2, LSL #0
0x039E	0x4818    LDR	R0, [PC, #96]
0x03A0	0x6001    STR	R1, [R0, #0]
;main.c, 56 :: 		GPIOD_ODR |= 0x8080 >> counter;
0x03A2	0x4818    LDR	R0, [PC, #96]
0x03A4	0x6800    LDR	R0, [R0, #0]
0x03A6	0xEA400102  ORR	R1, R0, R2, LSL #0
0x03AA	0x4816    LDR	R0, [PC, #88]
0x03AC	0x6001    STR	R1, [R0, #0]
;main.c, 57 :: 		GPIOE_ODR |= 0x8080 >> counter;
0x03AE	0x4816    LDR	R0, [PC, #88]
0x03B0	0x6800    LDR	R0, [R0, #0]
0x03B2	0xEA400102  ORR	R1, R0, R2, LSL #0
0x03B6	0x4814    LDR	R0, [PC, #80]
0x03B8	0x6001    STR	R1, [R0, #0]
;main.c, 58 :: 		GPIOF_ODR |= 0x8080 >> counter;
0x03BA	0x4814    LDR	R0, [PC, #80]
0x03BC	0x6800    LDR	R0, [R0, #0]
0x03BE	0xEA400102  ORR	R1, R0, R2, LSL #0
0x03C2	0x4812    LDR	R0, [PC, #72]
0x03C4	0x6001    STR	R1, [R0, #0]
;main.c, 59 :: 		GPIOG_ODR |= 0x8080 >> counter;
0x03C6	0x4812    LDR	R0, [PC, #72]
0x03C8	0x6800    LDR	R0, [R0, #0]
0x03CA	0xEA400102  ORR	R1, R0, R2, LSL #0
0x03CE	0x4810    LDR	R0, [PC, #64]
0x03D0	0x6001    STR	R1, [R0, #0]
;main.c, 60 :: 		Delay_ms(100);
0x03D2	0xF24727FE  MOVW	R7, #29438
0x03D6	0xF2C00755  MOVT	R7, #85
L_main10:
0x03DA	0x1E7F    SUBS	R7, R7, #1
0x03DC	0xD1FD    BNE	L_main10
0x03DE	0xBF00    NOP
0x03E0	0xBF00    NOP
0x03E2	0xBF00    NOP
0x03E4	0xBF00    NOP
0x03E6	0xBF00    NOP
;main.c, 52 :: 		for (counter = 0; counter < 8; counter++) {
0x03E8	0x490A    LDR	R1, [PC, #40]
0x03EA	0xF9B10000  LDRSH	R0, [R1, #0]
0x03EE	0x1C40    ADDS	R0, R0, #1
0x03F0	0x8008    STRH	R0, [R1, #0]
;main.c, 61 :: 		}
0x03F2	0xE7B7    B	L_main7
L_main8:
;main.c, 62 :: 		}
0x03F4	0xE766    B	L_main0
;main.c, 63 :: 		}
L_end_main:
L__main_end_loop:
0x03F6	0xE7FE    B	L__main_end_loop
0x03F8	0x00144002  	GPIOA_ODR+0
0x03FC	0x04144002  	GPIOB_ODR+0
0x0400	0x08144002  	GPIOC_ODR+0
0x0404	0x0C144002  	GPIOD_ODR+0
0x0408	0x10144002  	GPIOE_ODR+0
0x040C	0x14144002  	GPIOF_ODR+0
0x0410	0x18144002  	GPIOG_ODR+0
0x0414	0x00002000  	_counter+0
; end of _main
___FillZeros:
;__Lib_System_4XX.c, 67 :: 		void __FillZeros(){
0x01E8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 69 :: 		MOV.W R9, #0
0x01EA	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 70 :: 		MOV.W R12, #0
0x01EE	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 71 :: 		CMP.W   SP, R10
0x01F2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 72 :: 		BGT  L_loopFZs
0x01F6	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 73 :: 		CMP.W   SP, R11
0x01F8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 74 :: 		BLT  L_loopFZs
0x01FC	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 75 :: 		MOV R12, R10
0x01FE	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 76 :: 		MOV R10, SP
0x0200	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 77 :: 		L_loopFZs:
L_loopFZs:
;__Lib_System_4XX.c, 78 :: 		STR.W       R9, [R11], #4
0x0202	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 79 :: 		CMP.W        R11, R10
0x0206	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 80 :: 		BNE L_loopFZs
0x020A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 81 :: 		CMP.W   R12, R10
0x020C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 82 :: 		BLE   L_norep
0x0210	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 83 :: 		MOV   R10, R12
0x0212	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 84 :: 		LDR   R11, [R9]
0x0214	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 85 :: 		ADD   R11, R11,#4
0x0218	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 86 :: 		B  L_loopFZs
0x021C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 87 :: 		L_norep:
L_norep:
;__Lib_System_4XX.c, 89 :: 		}
L_end___FillZeros:
0x021E	0xB001    ADD	SP, SP, #4
0x0220	0x4770    BX	LR
; end of ___FillZeros
___CC2DW:
;__Lib_System_4XX.c, 25 :: 		void __CC2DW() {
0x0188	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 27 :: 		L_loopDW:
L_loopDW:
;__Lib_System_4XX.c, 28 :: 		LDRB.W       R9, [R12], #1
0x018A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 29 :: 		STRB.W       R9, [R11], #1
0x018E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 30 :: 		CMP.W        R11, R10
0x0192	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 31 :: 		BNE L_loopDW
0x0196	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 33 :: 		}
L_end___CC2DW:
0x0198	0xB001    ADD	SP, SP, #4
0x019A	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 229 :: 		static void InitialSetUpRCCRCC2(){
0x0418	0xB082    SUB	SP, SP, #8
0x041A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 232 :: 		ulRCC_CR        = 12345678;
0x041E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 233 :: 		ulRCC_PLLCFGR   = 12345679;
0x0420	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 234 :: 		ulRCC_CFGR      = 12345680;
0x0422	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 235 :: 		ulVOLTAGE_RANGE = 12345681;
0x0424	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 236 :: 		Fosc_kHz        = 12345677;
0x0426	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 238 :: 		if (ulVOLTAGE_RANGE == VR_2700_3600){
0x0428	0x2803    CMP	R0, #3
0x042A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC28
;__Lib_System_4XX.c, 239 :: 		if (Fosc_kHz > 150000)
0x042E	0x4893    LDR	R0, [PC, #588]
0x0430	0x4281    CMP	R1, R0
0x0432	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC29
;__Lib_System_4XX.c, 240 :: 		FLASH_ACR |= 5;
0x0434	0x4892    LDR	R0, [PC, #584]
0x0436	0x6800    LDR	R0, [R0, #0]
0x0438	0xF0400105  ORR	R1, R0, #5
0x043C	0x4890    LDR	R0, [PC, #576]
0x043E	0x6001    STR	R1, [R0, #0]
0x0440	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC210
L___Lib_System_4XX_InitialSetUpRCCRCC29:
;__Lib_System_4XX.c, 241 :: 		else  if (Fosc_kHz > 120000)
0x0442	0x4890    LDR	R0, [PC, #576]
0x0444	0x4281    CMP	R1, R0
0x0446	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC211
;__Lib_System_4XX.c, 242 :: 		FLASH_ACR |= 4;
0x0448	0x488D    LDR	R0, [PC, #564]
0x044A	0x6800    LDR	R0, [R0, #0]
0x044C	0xF0400104  ORR	R1, R0, #4
0x0450	0x488B    LDR	R0, [PC, #556]
0x0452	0x6001    STR	R1, [R0, #0]
0x0454	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC212
L___Lib_System_4XX_InitialSetUpRCCRCC211:
;__Lib_System_4XX.c, 243 :: 		else if (Fosc_kHz > 90000)
0x0456	0x488C    LDR	R0, [PC, #560]
0x0458	0x4281    CMP	R1, R0
0x045A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC213
;__Lib_System_4XX.c, 244 :: 		FLASH_ACR |= 3;
0x045C	0x4888    LDR	R0, [PC, #544]
0x045E	0x6800    LDR	R0, [R0, #0]
0x0460	0xF0400103  ORR	R1, R0, #3
0x0464	0x4886    LDR	R0, [PC, #536]
0x0466	0x6001    STR	R1, [R0, #0]
0x0468	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC214
L___Lib_System_4XX_InitialSetUpRCCRCC213:
;__Lib_System_4XX.c, 245 :: 		else  if (Fosc_kHz > 60000)
0x046A	0xF64E2060  MOVW	R0, #60000
0x046E	0x4281    CMP	R1, R0
0x0470	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC215
;__Lib_System_4XX.c, 246 :: 		FLASH_ACR |= 2;
0x0472	0x4883    LDR	R0, [PC, #524]
0x0474	0x6800    LDR	R0, [R0, #0]
0x0476	0xF0400102  ORR	R1, R0, #2
0x047A	0x4881    LDR	R0, [PC, #516]
0x047C	0x6001    STR	R1, [R0, #0]
0x047E	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC216
L___Lib_System_4XX_InitialSetUpRCCRCC215:
;__Lib_System_4XX.c, 247 :: 		else  if (Fosc_kHz > 30000)
0x0480	0xF2475030  MOVW	R0, #30000
0x0484	0x4281    CMP	R1, R0
0x0486	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC217
;__Lib_System_4XX.c, 248 :: 		FLASH_ACR |= 1;
0x0488	0x487D    LDR	R0, [PC, #500]
0x048A	0x6800    LDR	R0, [R0, #0]
0x048C	0xF0400101  ORR	R1, R0, #1
0x0490	0x487B    LDR	R0, [PC, #492]
0x0492	0x6001    STR	R1, [R0, #0]
0x0494	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC218
L___Lib_System_4XX_InitialSetUpRCCRCC217:
;__Lib_System_4XX.c, 250 :: 		FLASH_ACR &= ~7ul;
0x0496	0x487A    LDR	R0, [PC, #488]
0x0498	0x6801    LDR	R1, [R0, #0]
0x049A	0xF06F0007  MVN	R0, #7
0x049E	0x4001    ANDS	R1, R0
0x04A0	0x4877    LDR	R0, [PC, #476]
0x04A2	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC218:
L___Lib_System_4XX_InitialSetUpRCCRCC216:
L___Lib_System_4XX_InitialSetUpRCCRCC214:
L___Lib_System_4XX_InitialSetUpRCCRCC212:
L___Lib_System_4XX_InitialSetUpRCCRCC210:
;__Lib_System_4XX.c, 251 :: 		}
0x04A4	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC219
L___Lib_System_4XX_InitialSetUpRCCRCC28:
;__Lib_System_4XX.c, 252 :: 		else if (ulVOLTAGE_RANGE == VR_2400_2700){
0x04A6	0x2802    CMP	R0, #2
0x04A8	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC220
;__Lib_System_4XX.c, 253 :: 		if (Fosc_kHz > 144000)
0x04AC	0x4877    LDR	R0, [PC, #476]
0x04AE	0x4281    CMP	R1, R0
0x04B0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC221
;__Lib_System_4XX.c, 254 :: 		FLASH_ACR |= 6;
0x04B2	0x4873    LDR	R0, [PC, #460]
0x04B4	0x6800    LDR	R0, [R0, #0]
0x04B6	0xF0400106  ORR	R1, R0, #6
0x04BA	0x4871    LDR	R0, [PC, #452]
0x04BC	0x6001    STR	R1, [R0, #0]
0x04BE	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC222
L___Lib_System_4XX_InitialSetUpRCCRCC221:
;__Lib_System_4XX.c, 255 :: 		else  if (Fosc_kHz > 120000)
0x04C0	0x4870    LDR	R0, [PC, #448]
0x04C2	0x4281    CMP	R1, R0
0x04C4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC223
;__Lib_System_4XX.c, 256 :: 		FLASH_ACR |= 5;
0x04C6	0x486E    LDR	R0, [PC, #440]
0x04C8	0x6800    LDR	R0, [R0, #0]
0x04CA	0xF0400105  ORR	R1, R0, #5
0x04CE	0x486C    LDR	R0, [PC, #432]
0x04D0	0x6001    STR	R1, [R0, #0]
0x04D2	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC224
L___Lib_System_4XX_InitialSetUpRCCRCC223:
;__Lib_System_4XX.c, 257 :: 		else  if (Fosc_kHz > 96000)
0x04D4	0x486E    LDR	R0, [PC, #440]
0x04D6	0x4281    CMP	R1, R0
0x04D8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC225
;__Lib_System_4XX.c, 258 :: 		FLASH_ACR |= 4;
0x04DA	0x4869    LDR	R0, [PC, #420]
0x04DC	0x6800    LDR	R0, [R0, #0]
0x04DE	0xF0400104  ORR	R1, R0, #4
0x04E2	0x4867    LDR	R0, [PC, #412]
0x04E4	0x6001    STR	R1, [R0, #0]
0x04E6	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC226
L___Lib_System_4XX_InitialSetUpRCCRCC225:
;__Lib_System_4XX.c, 259 :: 		else  if (Fosc_kHz > 72000)
0x04E8	0x486A    LDR	R0, [PC, #424]
0x04EA	0x4281    CMP	R1, R0
0x04EC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC227
;__Lib_System_4XX.c, 260 :: 		FLASH_ACR |= 3;
0x04EE	0x4864    LDR	R0, [PC, #400]
0x04F0	0x6800    LDR	R0, [R0, #0]
0x04F2	0xF0400103  ORR	R1, R0, #3
0x04F6	0x4862    LDR	R0, [PC, #392]
0x04F8	0x6001    STR	R1, [R0, #0]
0x04FA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC228
L___Lib_System_4XX_InitialSetUpRCCRCC227:
;__Lib_System_4XX.c, 261 :: 		else  if (Fosc_kHz > 48000)
0x04FC	0xF64B3080  MOVW	R0, #48000
0x0500	0x4281    CMP	R1, R0
0x0502	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC229
;__Lib_System_4XX.c, 262 :: 		FLASH_ACR |= 2;
0x0504	0x485E    LDR	R0, [PC, #376]
0x0506	0x6800    LDR	R0, [R0, #0]
0x0508	0xF0400102  ORR	R1, R0, #2
0x050C	0x485C    LDR	R0, [PC, #368]
0x050E	0x6001    STR	R1, [R0, #0]
0x0510	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC230
L___Lib_System_4XX_InitialSetUpRCCRCC229:
;__Lib_System_4XX.c, 263 :: 		else  if (Fosc_kHz > 24000)
0x0512	0xF64550C0  MOVW	R0, #24000
0x0516	0x4281    CMP	R1, R0
0x0518	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC231
;__Lib_System_4XX.c, 264 :: 		FLASH_ACR |= 1;
0x051A	0x4859    LDR	R0, [PC, #356]
0x051C	0x6800    LDR	R0, [R0, #0]
0x051E	0xF0400101  ORR	R1, R0, #1
0x0522	0x4857    LDR	R0, [PC, #348]
0x0524	0x6001    STR	R1, [R0, #0]
0x0526	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC232
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 266 :: 		FLASH_ACR &= ~7ul;
0x0528	0x4855    LDR	R0, [PC, #340]
0x052A	0x6801    LDR	R1, [R0, #0]
0x052C	0xF06F0007  MVN	R0, #7
0x0530	0x4001    ANDS	R1, R0
0x0532	0x4853    LDR	R0, [PC, #332]
0x0534	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC232:
L___Lib_System_4XX_InitialSetUpRCCRCC230:
L___Lib_System_4XX_InitialSetUpRCCRCC228:
L___Lib_System_4XX_InitialSetUpRCCRCC226:
L___Lib_System_4XX_InitialSetUpRCCRCC224:
L___Lib_System_4XX_InitialSetUpRCCRCC222:
;__Lib_System_4XX.c, 267 :: 		}
0x0536	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC220:
;__Lib_System_4XX.c, 268 :: 		else if (ulVOLTAGE_RANGE == VR_2100_2400){
0x0538	0x2801    CMP	R0, #1
0x053A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
;__Lib_System_4XX.c, 269 :: 		if (Fosc_kHz > 120000)
0x053E	0x4851    LDR	R0, [PC, #324]
0x0540	0x4281    CMP	R1, R0
0x0542	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
;__Lib_System_4XX.c, 270 :: 		FLASH_ACR |= 7;
0x0544	0x484E    LDR	R0, [PC, #312]
0x0546	0x6800    LDR	R0, [R0, #0]
0x0548	0xF0400107  ORR	R1, R0, #7
0x054C	0x484C    LDR	R0, [PC, #304]
0x054E	0x6001    STR	R1, [R0, #0]
0x0550	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 271 :: 		else  if (Fosc_kHz > 108000)
0x0552	0x4851    LDR	R0, [PC, #324]
0x0554	0x4281    CMP	R1, R0
0x0556	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
;__Lib_System_4XX.c, 272 :: 		FLASH_ACR |= 6;
0x0558	0x4849    LDR	R0, [PC, #292]
0x055A	0x6800    LDR	R0, [R0, #0]
0x055C	0xF0400106  ORR	R1, R0, #6
0x0560	0x4847    LDR	R0, [PC, #284]
0x0562	0x6001    STR	R1, [R0, #0]
0x0564	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 273 :: 		else  if (Fosc_kHz > 90000)
0x0566	0x4848    LDR	R0, [PC, #288]
0x0568	0x4281    CMP	R1, R0
0x056A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
;__Lib_System_4XX.c, 274 :: 		FLASH_ACR |= 5;
0x056C	0x4844    LDR	R0, [PC, #272]
0x056E	0x6800    LDR	R0, [R0, #0]
0x0570	0xF0400105  ORR	R1, R0, #5
0x0574	0x4842    LDR	R0, [PC, #264]
0x0576	0x6001    STR	R1, [R0, #0]
0x0578	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 275 :: 		else  if (Fosc_kHz > 72000)
0x057A	0x4846    LDR	R0, [PC, #280]
0x057C	0x4281    CMP	R1, R0
0x057E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
;__Lib_System_4XX.c, 276 :: 		FLASH_ACR |= 4;
0x0580	0x483F    LDR	R0, [PC, #252]
0x0582	0x6800    LDR	R0, [R0, #0]
0x0584	0xF0400104  ORR	R1, R0, #4
0x0588	0x483D    LDR	R0, [PC, #244]
0x058A	0x6001    STR	R1, [R0, #0]
0x058C	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 277 :: 		else  if (Fosc_kHz > 54000)
0x058E	0xF24D20F0  MOVW	R0, #54000
0x0592	0x4281    CMP	R1, R0
0x0594	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
;__Lib_System_4XX.c, 278 :: 		FLASH_ACR |= 3;
0x0596	0x483A    LDR	R0, [PC, #232]
0x0598	0x6800    LDR	R0, [R0, #0]
0x059A	0xF0400103  ORR	R1, R0, #3
0x059E	0x4838    LDR	R0, [PC, #224]
0x05A0	0x6001    STR	R1, [R0, #0]
0x05A2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 279 :: 		else  if (Fosc_kHz > 36000)
0x05A4	0xF64840A0  MOVW	R0, #36000
0x05A8	0x4281    CMP	R1, R0
0x05AA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC245
;__Lib_System_4XX.c, 280 :: 		FLASH_ACR |= 2;
0x05AC	0x4834    LDR	R0, [PC, #208]
0x05AE	0x6800    LDR	R0, [R0, #0]
0x05B0	0xF0400102  ORR	R1, R0, #2
0x05B4	0x4832    LDR	R0, [PC, #200]
0x05B6	0x6001    STR	R1, [R0, #0]
0x05B8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC246
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 281 :: 		else  if (Fosc_kHz > 18000)
0x05BA	0xF2446050  MOVW	R0, #18000
0x05BE	0x4281    CMP	R1, R0
0x05C0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
;__Lib_System_4XX.c, 282 :: 		FLASH_ACR |= 1;
0x05C2	0x482F    LDR	R0, [PC, #188]
0x05C4	0x6800    LDR	R0, [R0, #0]
0x05C6	0xF0400101  ORR	R1, R0, #1
0x05CA	0x482D    LDR	R0, [PC, #180]
0x05CC	0x6001    STR	R1, [R0, #0]
0x05CE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 284 :: 		FLASH_ACR &= ~7ul;
0x05D0	0x482B    LDR	R0, [PC, #172]
0x05D2	0x6801    LDR	R1, [R0, #0]
0x05D4	0xF06F0007  MVN	R0, #7
0x05D8	0x4001    ANDS	R1, R0
0x05DA	0x4829    LDR	R0, [PC, #164]
0x05DC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC248:
L___Lib_System_4XX_InitialSetUpRCCRCC246:
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 285 :: 		}
0x05DE	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 286 :: 		else if (ulVOLTAGE_RANGE == VR_1800_2100){
0x05E0	0x2800    CMP	R0, #0
0x05E2	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC250
;__Lib_System_4XX.c, 287 :: 		if (Fosc_kHz > 112000)
0x05E6	0x482D    LDR	R0, [PC, #180]
0x05E8	0x4281    CMP	R1, R0
0x05EA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
;__Lib_System_4XX.c, 288 :: 		FLASH_ACR |= 7;
0x05EC	0x4824    LDR	R0, [PC, #144]
0x05EE	0x6800    LDR	R0, [R0, #0]
0x05F0	0xF0400107  ORR	R1, R0, #7
0x05F4	0x4822    LDR	R0, [PC, #136]
0x05F6	0x6001    STR	R1, [R0, #0]
0x05F8	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 289 :: 		else  if (Fosc_kHz > 96000)
0x05FA	0x4825    LDR	R0, [PC, #148]
0x05FC	0x4281    CMP	R1, R0
0x05FE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
;__Lib_System_4XX.c, 290 :: 		FLASH_ACR |= 6;
0x0600	0x481F    LDR	R0, [PC, #124]
0x0602	0x6800    LDR	R0, [R0, #0]
0x0604	0xF0400106  ORR	R1, R0, #6
0x0608	0x481D    LDR	R0, [PC, #116]
0x060A	0x6001    STR	R1, [R0, #0]
0x060C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 291 :: 		else  if (Fosc_kHz > 80000)
0x060E	0x4824    LDR	R0, [PC, #144]
0x0610	0x4281    CMP	R1, R0
0x0612	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
;__Lib_System_4XX.c, 292 :: 		FLASH_ACR |= 5;
0x0614	0x481A    LDR	R0, [PC, #104]
0x0616	0x6800    LDR	R0, [R0, #0]
0x0618	0xF0400105  ORR	R1, R0, #5
0x061C	0x4818    LDR	R0, [PC, #96]
0x061E	0x6001    STR	R1, [R0, #0]
0x0620	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 293 :: 		else  if (Fosc_kHz > 64000)
0x0622	0xF5B14F7A  CMP	R1, #64000
0x0626	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
;__Lib_System_4XX.c, 294 :: 		FLASH_ACR |= 4;
0x0628	0x4815    LDR	R0, [PC, #84]
0x062A	0x6800    LDR	R0, [R0, #0]
0x062C	0xF0400104  ORR	R1, R0, #4
0x0630	0x4813    LDR	R0, [PC, #76]
0x0632	0x6001    STR	R1, [R0, #0]
0x0634	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 295 :: 		else  if (Fosc_kHz > 48000)
0x0636	0xF64B3080  MOVW	R0, #48000
0x063A	0x4281    CMP	R1, R0
0x063C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC259
;__Lib_System_4XX.c, 296 :: 		FLASH_ACR |= 3;
0x063E	0x4810    LDR	R0, [PC, #64]
0x0640	0x6800    LDR	R0, [R0, #0]
0x0642	0xF0400103  ORR	R1, R0, #3
0x0646	0x480E    LDR	R0, [PC, #56]
0x0648	0x6001    STR	R1, [R0, #0]
0x064A	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC260
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 297 :: 		else  if (Fosc_kHz > 32000)
0x064C	0xF5B14FFA  CMP	R1, #32000
0x0650	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
;__Lib_System_4XX.c, 298 :: 		FLASH_ACR |= 2;
0x0652	0x480B    LDR	R0, [PC, #44]
0x0654	0x6800    LDR	R0, [R0, #0]
0x0656	0xF0400102  ORR	R1, R0, #2
0x065A	0x4809    LDR	R0, [PC, #36]
0x065C	0x6001    STR	R1, [R0, #0]
0x065E	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 299 :: 		else  if (Fosc_kHz > 16000)
0x0660	0xF5B15F7A  CMP	R1, #16000
0x0664	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
0x0666	0xE01D    B	#58
0x0668	0x00810100  	#16777345
0x066C	0x54100900  	#151016464
0x0670	0x94020060  	#6329346
0x0674	0x00030000  	#3
0x0678	0x90400002  	#168000
0x067C	0x49F00002  	#150000
0x0680	0x3C004002  	FLASH_ACR+0
0x0684	0xD4C00001  	#120000
0x0688	0x5F900001  	#90000
0x068C	0x32800002  	#144000
0x0690	0x77000001  	#96000
0x0694	0x19400001  	#72000
0x0698	0xA5E00001  	#108000
0x069C	0xB5800001  	#112000
0x06A0	0x38800001  	#80000
;__Lib_System_4XX.c, 300 :: 		FLASH_ACR |= 1;
0x06A4	0x482D    LDR	R0, [PC, #180]
0x06A6	0x6800    LDR	R0, [R0, #0]
0x06A8	0xF0400101  ORR	R1, R0, #1
0x06AC	0x482B    LDR	R0, [PC, #172]
0x06AE	0x6001    STR	R1, [R0, #0]
0x06B0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 302 :: 		FLASH_ACR &= ~7ul;
0x06B2	0x482A    LDR	R0, [PC, #168]
0x06B4	0x6801    LDR	R1, [R0, #0]
0x06B6	0xF06F0007  MVN	R0, #7
0x06BA	0x4001    ANDS	R1, R0
0x06BC	0x4827    LDR	R0, [PC, #156]
0x06BE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
L___Lib_System_4XX_InitialSetUpRCCRCC260:
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 303 :: 		}
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
L___Lib_System_4XX_InitialSetUpRCCRCC219:
;__Lib_System_4XX.c, 305 :: 		FLASH_ACR.PRFTEN = 1;           // Prefetch enable
0x06C0	0x2101    MOVS	R1, #1
0x06C2	0xB249    SXTB	R1, R1
0x06C4	0x4826    LDR	R0, [PC, #152]
0x06C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 306 :: 		FLASH_ACR.ICEN = 1;             // Instruction cache enable
0x06C8	0x4826    LDR	R0, [PC, #152]
0x06CA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 308 :: 		SystemClockSetDefault();
0x06CC	0xF7FFFD66  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 310 :: 		RCC_PLLCFGR  = ulRCC_PLLCFGR;                       /* set clock configuration register */
0x06D0	0x4825    LDR	R0, [PC, #148]
0x06D2	0x6003    STR	R3, [R0, #0]
;__Lib_System_4XX.c, 311 :: 		RCC_CFGR = ulRCC_CFGR;                      /* set clock configuration register 2 */
0x06D4	0x4825    LDR	R0, [PC, #148]
0x06D6	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 312 :: 		RCC_CR = ulRCC_CR & 0x000FFFFF;               /* do not start PLLs yet */
0x06D8	0x4825    LDR	R0, [PC, #148]
0x06DA	0xEA020100  AND	R1, R2, R0, LSL #0
0x06DE	0x4825    LDR	R0, [PC, #148]
0x06E0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 314 :: 		if (ulRCC_CR & (1ul << HSION)) {                 /* if HSI enabled*/
0x06E2	0xF0020001  AND	R0, R2, #1
0x06E6	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC276
0x06E8	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 315 :: 		while ((RCC_CR & (1ul << HSIRDY)) == 0)
L___Lib_System_4XX_InitialSetUpRCCRCC266:
0x06EA	0x4822    LDR	R0, [PC, #136]
0x06EC	0x6800    LDR	R0, [R0, #0]
0x06EE	0xF0000002  AND	R0, R0, #2
0x06F2	0x2800    CMP	R0, #0
0x06F4	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC267
;__Lib_System_4XX.c, 316 :: 		;       /* Wait for HSIRDY = 1 (HSI is ready)*/
0x06F6	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 317 :: 		}
0x06F8	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 314 :: 		if (ulRCC_CR & (1ul << HSION)) {                 /* if HSI enabled*/
0x06FA	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 317 :: 		}
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 319 :: 		if (ulRCC_CR & (1ul << HSEON)) {                 /* if HSE enabled*/
0x06FC	0xF4023080  AND	R0, R2, #65536
0x0700	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC277
;__Lib_System_4XX.c, 320 :: 		while ((RCC_CR & (1ul << HSERDY)) == 0)
L___Lib_System_4XX_InitialSetUpRCCRCC269:
0x0702	0x481C    LDR	R0, [PC, #112]
0x0704	0x6800    LDR	R0, [R0, #0]
0x0706	0xF4003000  AND	R0, R0, #131072
0x070A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC270
;__Lib_System_4XX.c, 321 :: 		;          /* Wait for HSERDY = 1 (HSE is ready)*/
0x070C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 322 :: 		}
0x070E	0x9201    STR	R2, [SP, #4]
0x0710	0x460A    MOV	R2, R1
0x0712	0x9901    LDR	R1, [SP, #4]
0x0714	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 319 :: 		if (ulRCC_CR & (1ul << HSEON)) {                 /* if HSE enabled*/
0x0716	0x9101    STR	R1, [SP, #4]
0x0718	0x4611    MOV	R1, R2
0x071A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 322 :: 		}
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 324 :: 		if (ulRCC_CR & (1ul << PLLON)) {                /* if PLL1 enabled*/
0x071C	0xF0017080  AND	R0, R1, #16777216
0x0720	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC278
;__Lib_System_4XX.c, 325 :: 		RCC_CR |= (1ul << PLLON);                              /* PLL3 On */
0x0722	0x4814    LDR	R0, [PC, #80]
0x0724	0x6800    LDR	R0, [R0, #0]
0x0726	0xF0407180  ORR	R1, R0, #16777216
0x072A	0x4812    LDR	R0, [PC, #72]
0x072C	0x6001    STR	R1, [R0, #0]
0x072E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 326 :: 		while ((RCC_CR & (1ul << PLLRDY)) == 0)
L___Lib_System_4XX_InitialSetUpRCCRCC272:
0x0730	0x4810    LDR	R0, [PC, #64]
0x0732	0x6800    LDR	R0, [R0, #0]
0x0734	0xF0007000  AND	R0, R0, #33554432
0x0738	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC273
;__Lib_System_4XX.c, 327 :: 		;         /* Wait for PLL1RDY = 1 (PLL is ready)*/
0x073A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 328 :: 		}
0x073C	0x460A    MOV	R2, R1
0x073E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 324 :: 		if (ulRCC_CR & (1ul << PLLON)) {                /* if PLL1 enabled*/
;__Lib_System_4XX.c, 328 :: 		}
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 331 :: 		while ((RCC_CFGR & RCC_CFGR_SWS) != ((ulRCC_CFGR<<2) & RCC_CFGR_SWS))
L___Lib_System_4XX_InitialSetUpRCCRCC274:
0x0740	0x480A    LDR	R0, [PC, #40]
0x0742	0x6800    LDR	R0, [R0, #0]
0x0744	0xF000010C  AND	R1, R0, #12
0x0748	0x0090    LSLS	R0, R2, #2
0x074A	0xF000000C  AND	R0, R0, #12
0x074E	0x4281    CMP	R1, R0
0x0750	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC275
;__Lib_System_4XX.c, 332 :: 		;
0x0752	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 334 :: 		}
L_end_InitialSetUpRCCRCC2:
0x0754	0xF8DDE000  LDR	LR, [SP, #0]
0x0758	0xB002    ADD	SP, SP, #8
0x075A	0x4770    BX	LR
0x075C	0x3C004002  	FLASH_ACR+0
0x0760	0x80204247  	FLASH_ACR+0
0x0764	0x80244247  	FLASH_ACR+0
0x0768	0x38044002  	RCC_PLLCFGR+0
0x076C	0x38084002  	RCC_CFGR+0
0x0770	0xFFFF000F  	#1048575
0x0774	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 208 :: 		static void SystemClockSetDefault(void)
0x019C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 211 :: 		RCC_CR |= (unsigned long)0x00000001;
0x019E	0x480D    LDR	R0, [PC, #52]
0x01A0	0x6800    LDR	R0, [R0, #0]
0x01A2	0xF0400101  ORR	R1, R0, #1
0x01A6	0x480B    LDR	R0, [PC, #44]
0x01A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 214 :: 		RCC_CFGR = 0x00000000;
0x01AA	0x2100    MOVS	R1, #0
0x01AC	0x480A    LDR	R0, [PC, #40]
0x01AE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 217 :: 		RCC_CR &= (unsigned long)0xFEF6FFFF;
0x01B0	0x4808    LDR	R0, [PC, #32]
0x01B2	0x6801    LDR	R1, [R0, #0]
0x01B4	0x4809    LDR	R0, [PC, #36]
0x01B6	0x4001    ANDS	R1, R0
0x01B8	0x4806    LDR	R0, [PC, #24]
0x01BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 220 :: 		RCC_PLLCFGR = 0x24003010;
0x01BC	0x4908    LDR	R1, [PC, #32]
0x01BE	0x4809    LDR	R0, [PC, #36]
0x01C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 223 :: 		RCC_CR &= (unsigned long)0xFFFBFFFF;
0x01C2	0x4804    LDR	R0, [PC, #16]
0x01C4	0x6801    LDR	R1, [R0, #0]
0x01C6	0xF46F2080  MVN	R0, #262144
0x01CA	0x4001    ANDS	R1, R0
0x01CC	0x4801    LDR	R0, [PC, #4]
0x01CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 227 :: 		}
L_end_SystemClockSetDefault:
0x01D0	0xB001    ADD	SP, SP, #4
0x01D2	0x4770    BX	LR
0x01D4	0x38004002  	RCC_CR+0
0x01D8	0x38084002  	RCC_CFGR+0
0x01DC	0xFFFFFEF6  	#-17367041
0x01E0	0x30102400  	#603992080
0x01E4	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 146 :: 		static void InitialSetUpFosc(){
0x0258	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 147 :: 		__System_CLOCK_IN_KHZ = 12345677;
0x025A	0x4904    LDR	R1, [PC, #16]
0x025C	0x4804    LDR	R0, [PC, #16]
0x025E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 148 :: 		_VOLTAGE_RANGE = 12345676;
0x0260	0x4904    LDR	R1, [PC, #16]
0x0262	0x4805    LDR	R0, [PC, #20]
0x0264	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 149 :: 		}
L_end_InitialSetUpFosc:
0x0266	0xB001    ADD	SP, SP, #4
0x0268	0x4770    BX	LR
0x026A	0xBF00    NOP
0x026C	0x90400002  	#168000
0x0270	0x00042000  	___System_CLOCK_IN_KHZ+0
0x0274	0x00030000  	#3
0x0278	0x00082000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 91 :: 		void __GenExcept() {
0x0250	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 92 :: 		while(1) ;
L___GenExcept4:
0x0252	0xE7FE    B	L___GenExcept4
;__Lib_System_4XX.c, 93 :: 		}
L_end___GenExcept:
0x0254	0xB001    ADD	SP, SP, #4
0x0256	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 124 :: 		void __EnableFPU(){
0x0224	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 127 :: 		MOVW     R0, #0xED88
0x0226	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 128 :: 		MOVT     R0, #0xE000
0x022A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 130 :: 		LDR     R1, [R0]
0x022E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 132 :: 		ORR     R1, R1, #0xF00000
0x0230	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 134 :: 		STR     R1, [R0]
0x0234	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 136 :: 		asm nop
0x0236	0xBF00    NOP
;__Lib_System_4XX.c, 137 :: 		asm nop
0x0238	0xBF00    NOP
;__Lib_System_4XX.c, 138 :: 		asm nop
0x023A	0xBF00    NOP
;__Lib_System_4XX.c, 139 :: 		asm nop
0x023C	0xBF00    NOP
;__Lib_System_4XX.c, 141 :: 		asm vmrs R0, FPSCR
0x023E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 142 :: 		R0 = R0 | (0b11ul << 22); // SWRELARM-665
0x0242	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 143 :: 		asm vmsr FPSCR, R0
0x0246	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 144 :: 		}
L_end___EnableFPU:
0x024A	0xB001    ADD	SP, SP, #4
0x024C	0x4770    BX	LR
; end of ___EnableFPU
0x0778	0xB500    PUSH	(R14)
0x077A	0xF8DFB010  LDR	R11, [PC, #16]
0x077E	0xF8DFA010  LDR	R10, [PC, #16]
0x0782	0xF7FFFD31  BL	488
0x0786	0xBD00    POP	(R15)
0x0788	0x4770    BX	LR
0x078A	0xBF00    NOP
0x078C	0x00002000  	#536870912
0x0790	0x000C2000  	#536870924
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [20]    ___CC2DW
0x019C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x01E8      [58]    ___FillZeros
0x0224      [42]    ___EnableFPU
0x0250       [8]    ___GenExcept
0x0258      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0280     [408]    _main
0x0418     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_ldexp_num
0x0000       [4]    FARG_fabs_num
0x0000       [4]    FARG_floor_num
0x0000       [4]    FARG_frexp_num
0x0000       [4]    FARG_ceil_num
0x0000       [4]    FARG_modf_num
0x0000       [4]    FARG_log_num
0x0000       [4]    FARG_log10_num
0x0000       [4]    FARG_exp_pow
0x0000       [4]    FARG_sinh_num
0x0000       [4]    FARG_pow_num
0x0000       [4]    FARG_cosh_num
0x0000       [4]    FARG_cmath_eval_poly_num
0x0000       [4]    FARG_tanh_num
0x0000       [4]    FARG_acos_num
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_asin_num
0x0000       [4]    FARG_sqrt_num
0x0000       [4]    FARG_atan_num
0x0000       [4]    FARG_sin_num
0x0000       [4]    FARG_tan_num
0x0000       [4]    FARG_cos_num
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_pow
0x20000000       [2]    _counter
0x20000004       [4]    ___System_CLOCK_IN_KHZ
0x20000008       [4]    __VOLTAGE_RANGE
