library verilog;
use verilog.vl_types.all;
entity ipsl_hmic_h_ddrphy_training_ctrl_v1_1 is
    port(
        clk             : in     vl_logic;
        rstn            : in     vl_logic;
        ddrphy_in_rst   : in     vl_logic;
        ddrphy_rst_req  : in     vl_logic;
        ddrphy_rst_ack  : out    vl_logic;
        srb_dqs_rst_training: out    vl_logic
    );
end ipsl_hmic_h_ddrphy_training_ctrl_v1_1;
