[dumpfile] "/home/kimura/workspace/ProjectFolder/Efinix/Titanium/MemoryTest/Ti180_FMB_R1W1_k256m32_230125/la0_waveform.vcd"
[dumpfile_mtime] "日  2月 05 09:47:02 2023"
[dumpfile_size] 666254
[savefile] "/home/kimura/workspace/ProjectFolder/Efinix/Titanium/MemoryTest/Ti180_FMB_R1W1_k256m32_230125/la0_waveform.gtkw"
[timestart] 0
[size] 1000 600
[pos] -1 -1
*0.000000 c 1024 3072 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[signals_width] 126
[sst_expanded] 1
@22
top.\ddr_reset_sequencer/r_ddr_init_done
top.\memory_checker_0/axi4_read_sequence/axi4_adrs_generator/rBank[2:0]
top.\memory_checker_0/axi4_read_sequence/axi4_adrs_generator/rCol[9:0]
top.\memory_checker_0/axi4_read_sequence/axi4_adrs_generator/rRow[13:0]
top.\memory_checker_0/axi4_read_sequence/q_arready
top.\memory_checker_0/axi4_read_sequence/q_rrast
top.\memory_checker_0/axi4_read_sequence/q_rresp[1:0]
top.\memory_checker_0/axi4_read_sequence/q_rvalid
top.\memory_checker_0/axi4_read_sequence/rRSpeedMeas[7:0]
top.\memory_checker_0/axi4_read_sequence/r_arvalid
top.\memory_checker_0/axi4_read_sequence/r_rdata[0][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[10][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[11][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[12][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[13][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[14][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[15][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[1][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[2][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[3][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[4][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[5][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[6][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[7][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[8][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rdata[9][31:0]
top.\memory_checker_0/axi4_read_sequence/r_rready
top.\memory_checker_0/axi4_read_sequence/r_rstart
top.\memory_checker_0/axi4_read_sequence/r_rvalid
top.\memory_checker_0/axi4_write_sequence/axi4_adrs_generator/rBank[2:0]
top.\memory_checker_0/axi4_write_sequence/axi4_adrs_generator/rCol[9:0]
top.\memory_checker_0/axi4_write_sequence/axi4_adrs_generator/rRow[13:0]
top.\memory_checker_0/axi4_write_sequence/qBurstMaxCke
top.\memory_checker_0/axi4_write_sequence/q_awready
top.\memory_checker_0/axi4_write_sequence/q_bresp[1:0]
top.\memory_checker_0/axi4_write_sequence/q_bvalid
top.\memory_checker_0/axi4_write_sequence/q_wready
top.\memory_checker_0/axi4_write_sequence/rABuffAdrs[2:0]
top.\memory_checker_0/axi4_write_sequence/rABuff[0][7:0]
top.\memory_checker_0/axi4_write_sequence/rABuff[1][7:0]
top.\memory_checker_0/axi4_write_sequence/rABuff[2][7:0]
top.\memory_checker_0/axi4_write_sequence/rABuff[3][7:0]
top.\memory_checker_0/axi4_write_sequence/rABuff[4][7:0]
top.\memory_checker_0/axi4_write_sequence/rABuff[5][7:0]
top.\memory_checker_0/axi4_write_sequence/rABuff[6][7:0]
top.\memory_checker_0/axi4_write_sequence/rABuff[7][7:0]
top.\memory_checker_0/axi4_write_sequence/rBurstCnt[3:0]
top.\memory_checker_0/axi4_write_sequence/rTotalAverage[10:0]
top.\memory_checker_0/axi4_write_sequence/rWSpeedMeas[7:0]
top.\memory_checker_0/axi4_write_sequence/r_awvalid
top.\memory_checker_0/axi4_write_sequence/r_bready
top.\memory_checker_0/axi4_write_sequence/r_wdata[0][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[10][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[11][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[12][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[13][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[14][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[15][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[1][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[2][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[3][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[4][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[5][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[6][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[7][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[8][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdata[9][31:0]
top.\memory_checker_0/axi4_write_sequence/r_wdone
top.\memory_checker_0/axi4_write_sequence/r_wlast
top.\memory_checker_0/axi4_write_sequence/r_wstart
top.\memory_checker_0/axi4_write_sequence/r_wvalid
top.\memory_checker_0/iRST
top.\memory_checker_0/axi4_write_sequence/qTotalAverage[7:0]
