{
    "name":
    "ChibiOS",
    "version":
    "21",
    "build":
    {
        "includeDir":
        ".",
        "flags":
        [
            "-Iinclude",
            "-Wl,--defsym=__process_stack_size__=0x400",
            "-Wl,--defsym=__main_stack_size__=0x200",
            "-DCRT0_EXTRA_CORES_NUMBER=1",
            "-I./cfg",
            "-I./ChibiOS-Contrib/os/hal/ports/RP/LLD/ADCv1",
            "-I./ChibiOS-Contrib/os/hal/ports/RP/LLD/I2Cv1",
            "-I./ChibiOS-Contrib/os/hal/ports/RP/LLD/PWMv1",
            "-I./ChibiOS-Contrib/os/hal/ports/RP/LLD/USBDv1",
            "-I./ChibiOS/os/common/ext/ARM/CMSIS/Core/Include",
            "-I./ChibiOS/os/common/ext/RP/RP2040",
            "-I./ChibiOS/os/common/portability/GCC",
            "-I./ChibiOS/os/common/ports/ARM-common",
            "-I./ChibiOS/os/common/ports/ARMv6-M-RP2",
            "-I./ChibiOS/os/common/startup/ARMCMx/compilers/GCC",
            "-I./ChibiOS/os/common/startup/ARMCMx/devices/RP2040",
            "-I./ChibiOS/os/hal/boards/RP_PICO_RP2040",
            "-I./ChibiOS/os/hal/include",
            "-I./ChibiOS/os/hal/lib/streams",
            "-I./ChibiOS/os/hal/osal/rt-nil",
            "-I./ChibiOS/os/hal/ports/common/ARMCMx",
            "-I./ChibiOS/os/hal/ports/RP/LLD/DMAv1",
            "-I./ChibiOS/os/hal/ports/RP/LLD/GPIOv1",
            "-I./ChibiOS/os/hal/ports/RP/LLD/RTCv1",
            "-I./ChibiOS/os/hal/ports/RP/LLD/SPIv1",
            "-I./ChibiOS/os/hal/ports/RP/LLD/TIMERv1",
            "-I./ChibiOS/os/hal/ports/RP/LLD/UARTv1",
            "-I./ChibiOS/os/hal/ports/RP/LLD/WDGv1",
            "-I./ChibiOS/os/hal/ports/RP/RP2040",
            "-I./ChibiOS/os/license",
            "-I./ChibiOS/os/oslib/include",
            "-I./ChibiOS/os/rt/include",
            "-I./ChibiOS//os/various/pico_bindings/dumb/include",
            "-I./ChibiOS/os/various/shell",
            "-I./pico-sdk/src/boards/include",
            "-I./pico-sdk/src/common/pico_base/include",
            "-I./pico-sdk/src/rp2040/hardware_regs/include",
            "-I./pico-sdk/src/rp2040/hardware_structs/include",
            "-I./pico-sdk/src/rp2_common/boot_stage2/asminclude",
            "-I./pico-sdk/src/rp2_common/hardware_base/include",
            "-I./pico-sdk/src/rp2_common/hardware_clocks/include",
            "-I./pico-sdk/src/rp2_common/hardware_gpio/include",
            "-I./pico-sdk/src/rp2_common/hardware_irq/include",
            "-I./pico-sdk/src/rp2_common/hardware_pll/include",
            "-I./pico-sdk/src/rp2_common/hardware_resets/include",
            "-I./pico-sdk/src/rp2_common/hardware_watchdog/include",
            "-I./pico-sdk/src/rp2_common/hardware_xosc/include",
            "-I./pico-sdk/src/rp2_common/pico_platform/include",
        ],
        "srcDir":
        ".",
        "srcFilter"
        :
        "+<./build/obj/boot_stage2_checksummed.S>
+<./ChibiOS-Contrib/os/hal/ports/RP/LLD/ADCv1/hal_adc_lld.c>
+<./ChibiOS-Contrib/os/hal/ports/RP/LLD/I2Cv1/hal_i2c_lld.c>
+<./ChibiOS-Contrib/os/hal/ports/RP/LLD/PWMv1/hal_pwm_lld.c>
+<./ChibiOS-Contrib/os/hal/ports/RP/LLD/USBDv1/hal_usb_lld.c>
+<./ChibiOS/os/common/ports/ARMv6-M-RP2/chcore.c>
+<./ChibiOS/os/common/ports/ARMv6-M-RP2/compilers/GCC/chcoreasm.S>
+<./ChibiOS/os/common/startup/ARMCMx/compilers/GCC/crt0_v6m.S>
+<./ChibiOS/os/common/startup/ARMCMx/compilers/GCC/crt1.c>
+<./ChibiOS/os/common/startup/ARMCMx/compilers/GCC/vectors.S>
+<./ChibiOS/os/hal/boards/RP_PICO_RP2040/board.c>
+<./ChibiOS/os/hal/lib/streams/bufstreams.c>
+<./ChibiOS/os/hal/lib/streams/chprintf.c>
+<./ChibiOS/os/hal/lib/streams/chscanf.c>
+<./ChibiOS/os/hal/lib/streams/memstreams.c>
+<./ChibiOS/os/hal/lib/streams/nullstreams.c>
+<./ChibiOS/os/hal/osal/rt-nil/osal.c>
+<./ChibiOS/os/hal/ports/common/ARMCMx/nvic.c>
+<./ChibiOS/os/hal/ports/RP/LLD/DMAv1/rp_dma.c>
+<./ChibiOS/os/hal/ports/RP/LLD/GPIOv1/hal_pal_lld.c>
+<./ChibiOS/os/hal/ports/RP/LLD/SPIv1/hal_spi_lld.c>
+<./ChibiOS/os/hal/ports/RP/LLD/TIMERv1/hal_st_lld.c>
+<./ChibiOS/os/hal/ports/RP/LLD/UARTv1/hal_sio_lld.c>
+<./ChibiOS/os/hal/ports/RP/RP2040/hal_lld.c>
+<./ChibiOS/os/hal/ports/RP/RP2040/rp_isr.c>
+<./ChibiOS/os/hal/src/hal_adc.c>
+<./ChibiOS/os/hal/src/hal_buffers.c>
+<./ChibiOS/os/hal/src/hal.c>
+<./ChibiOS/os/hal/src/hal_can.c>
+<./ChibiOS/os/hal/src/hal_flash.c>
+<./ChibiOS/os/hal/src/hal_i2c.c>
+<./ChibiOS/os/hal/src/hal_mmcsd.c>
+<./ChibiOS/os/hal/src/hal_pal.c>
+<./ChibiOS/os/hal/src/hal_pwm.c>
+<./ChibiOS/os/hal/src/hal_queues.c>
+<./ChibiOS/os/hal/src/hal_serial_usb.c>
+<./ChibiOS/os/hal/src/hal_sio.c>
+<./ChibiOS/os/hal/src/hal_st.c>
+<./ChibiOS/os/hal/src/hal_usb.c>
+<./ChibiOS/os/oslib/src/chdelegates.c>
+<./ChibiOS/os/oslib/src/chfactory.c>
+<./ChibiOS/os/oslib/src/chmboxes.c>
+<./ChibiOS/os/oslib/src/chmemchecks.c>
+<./ChibiOS/os/oslib/src/chmemcore.c>
+<./ChibiOS/os/oslib/src/chmemheaps.c>
+<./ChibiOS/os/oslib/src/chmempools.c>
+<./ChibiOS/os/oslib/src/chobjcaches.c>
+<./ChibiOS/os/oslib/src/chpipes.c>
+<./ChibiOS/os/rt/src/chcond.c>
+<./ChibiOS/os/rt/src/chdebug.c>
+<./ChibiOS/os/rt/src/chdynamic.c>
+<./ChibiOS/os/rt/src/chevents.c>
+<./ChibiOS/os/rt/src/chinstances.c>
+<./ChibiOS/os/rt/src/chmsg.c>
+<./ChibiOS/os/rt/src/chmtx.c>
+<./ChibiOS/os/rt/src/chregistry.c>
+<./ChibiOS/os/rt/src/chrfcu.c>
+<./ChibiOS/os/rt/src/chschd.c>
+<./ChibiOS/os/rt/src/chsem.c>
+<./ChibiOS/os/rt/src/chsys.c>
+<./ChibiOS/os/rt/src/chthreads.c>
+<./ChibiOS/os/rt/src/chtm.c>
+<./ChibiOS/os/rt/src/chtrace.c>
+<./ChibiOS/os/rt/src/chvt.c>
+<./ChibiOS/os/various/shell/shell.c>
+<./ChibiOS/os/various/shell/shell_cmd.c>
+<./pico-sdk/src/rp2_common/boot_stage2/boot2_w25q080.S>
+<./pico-sdk/src/rp2_common/hardware_clocks/clocks.c>
+<./pico-sdk/src/rp2_common/hardware_pll/pll.c>
+<./pico-sdk/src/rp2_common/hardware_watchdog/watchdog.c>
+<./pico-sdk/src/rp2_common/hardware_xosc/xosc.c>",
    }
}
