{
	"design__instance__displacement__total": 4.6,
	"design__instance__displacement__mean": 0.002,
	"design__instance__displacement__max": 2.3,
	"route__wirelength__estimated": 30123,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 112,
	"design__die__area": 120000,
	"design__core__area": 107841,
	"design__instance__count": 1110,
	"design__instance__area": 27403.3,
	"design__instance__count__stdcell": 1105,
	"design__instance__area__stdcell": 1899.32,
	"design__instance__count__macros": 5,
	"design__instance__area__macros": 25504,
	"design__instance__utilization": 0.254109,
	"design__instance__utilization__stdcell": 0.0230677,
	"design__instance__count__class:macro": 5,
	"design__instance__count__class:fill_cell": 508,
	"design__instance__count__class:tap_cell": 966,
	"design__instance__count__class:antenna_cell": 25,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 110,
	"design__instance__count__class:clock_inverter": 1,
	"design__io": 112,
	"design__die__area": 120000,
	"design__core__area": 107841,
	"design__instance__count": 1110,
	"design__instance__area": 27403.3,
	"design__instance__count__stdcell": 1105,
	"design__instance__area__stdcell": 1899.32,
	"design__instance__count__macros": 5,
	"design__instance__area__macros": 25504,
	"design__instance__utilization": 0.254109,
	"design__instance__utilization__stdcell": 0.0230677,
	"flow__warnings__count": 5,
	"flow__errors__count": 0
}