# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB_6_hw.srcs/sources_1/ip/fp_add/sim/fp_add.vhd" \
"../../../../LAB_6_hw.srcs/sources_1/ip/fp_add1p/sim/fp_add1p.vhd" \
"../../../../LAB_6_hw.srcs/sources_1/ip/fp_rec/sim/fp_rec.vhd" \
"../../../../LAB_6_hw.srcs/sources_1/ip/fp_log/sim/fp_log.vhd" \
"../../../../LAB_6_hw.srcs/sources_1/ip/fp_sqrt/sim/fp_sqrt.vhd" \

# Do not sort compile order
nosort
