#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun 10 19:37:47 2019
# Process ID: 7711
# Current directory: /home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/design_1_cpu_vga_dbg_0_0_synth_1
# Command line: vivado -log design_1_cpu_vga_dbg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cpu_vga_dbg_0_0.tcl
# Log file: /home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/design_1_cpu_vga_dbg_0_0_synth_1/design_1_cpu_vga_dbg_0_0.vds
# Journal file: /home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/design_1_cpu_vga_dbg_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_cpu_vga_dbg_0_0.tcl -notrace
Command: synth_design -top design_1_cpu_vga_dbg_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7744 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.492 ; gain = 82.996 ; free physical = 1604 ; free virtual = 12145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_cpu_vga_dbg_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/ip/design_1_cpu_vga_dbg_0_0/synth/design_1_cpu_vga_dbg_0_0.vhd:80]
INFO: [Synth 8-3491] module 'cpu_vga_dbg' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/imports/arqs_processador/cpu_vga_dbg.vhd:16' bound to instance 'U0' of component 'cpu_vga_dbg' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/ip/design_1_cpu_vga_dbg_0_0/synth/design_1_cpu_vga_dbg_0_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'cpu_vga_dbg' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/imports/arqs_processador/cpu_vga_dbg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'cpu_vga_dbg' (1#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/imports/arqs_processador/cpu_vga_dbg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_cpu_vga_dbg_0_0' (2#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/ip/design_1_cpu_vga_dbg_0_0/synth/design_1_cpu_vga_dbg_0_0.vhd:80]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1303.023 ; gain = 124.527 ; free physical = 1574 ; free virtual = 12115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1303.023 ; gain = 124.527 ; free physical = 1574 ; free virtual = 12115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1311.027 ; gain = 132.531 ; free physical = 1574 ; free virtual = 12115
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5545] ROM "term_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_wr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1335.051 ; gain = 156.555 ; free physical = 1549 ; free virtual = 12091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  67 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  67 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_vga_dbg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  67 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  67 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/term_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/s_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_cpu_vga_dbg_0_0 has port dout[7] driven by constant 0
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[31]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[30]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[29]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[28]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[27]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[26]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[25]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[24]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[23]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[22]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[21]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[20]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[19]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[18]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[17]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[16]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[15]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[14]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[13]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
INFO: [Synth 8-3332] Sequential element (U0/term_pos_reg_rep[12]) is unused and will be removed from module design_1_cpu_vga_dbg_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1243 ; free virtual = 11768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------------+---------------+----------------+
|Module Name              | RTL Object       | Depth x Width | Implemented As | 
+-------------------------+------------------+---------------+----------------+
|cpu_vga_dbg              | header_msg[1]    | 4096x7        | LUT            | 
|design_1_cpu_vga_dbg_0_0 | U0/header_msg[1] | 4096x7        | LUT            | 
+-------------------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1241 ; free virtual = 11766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1238 ; free virtual = 11763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1231 ; free virtual = 11756
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1231 ; free virtual = 11756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1231 ; free virtual = 11756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1231 ; free virtual = 11756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1231 ; free virtual = 11756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1231 ; free virtual = 11756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     3|
|3     |LUT2   |    71|
|4     |LUT3   |    10|
|5     |LUT4   |    25|
|6     |LUT5   |    64|
|7     |LUT6   |   242|
|8     |MUXF7  |    29|
|9     |MUXF8  |     4|
|10    |FDCE   |    45|
|11    |FDRE   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   511|
|2     |  U0     |cpu_vga_dbg |   511|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1231 ; free virtual = 11756
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1474.449 ; gain = 295.953 ; free physical = 1232 ; free virtual = 11757
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1474.457 ; gain = 295.953 ; free physical = 1232 ; free virtual = 11757
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.461 ; gain = 392.332 ; free physical = 1191 ; free virtual = 11716
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/design_1_cpu_vga_dbg_0_0_synth_1/design_1_cpu_vga_dbg_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2009.629 ; gain = 452.168 ; free physical = 1207 ; free virtual = 11792
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/design_1_cpu_vga_dbg_0_0_synth_1/design_1_cpu_vga_dbg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cpu_vga_dbg_0_0_utilization_synth.rpt -pb design_1_cpu_vga_dbg_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2009.629 ; gain = 0.000 ; free physical = 1174 ; free virtual = 11760
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 19:39:09 2019...
