Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Jacob/Desktop/Thesis/spi/SPI/spi_master_isim_beh.exe -prj C:/Users/Jacob/Desktop/Thesis/spi/SPI/spi_master_beh.prj work.spi_master 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jacob/Desktop/Thesis/spi/SPI/../../../../Downloads/spi_master.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94116 KB
Fuse CPU Usage: 530 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture logic of entity spi_master
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
