rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728650344
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00110001', 0, '// LD SP,0xabcd')
('11001101', 0, 0)
('10101011', 0, 0)
('00000001', 0, '// LD BC,0x1122')
('00100010', 0, 0)
('00010001', 0, 0)
('00010001', 0, '// LD DE,0x00ff')
('11111111', 0, 0)
('00000000', 0, 0)
('11000101', 0, '// PUSH BC')
('11010101', 0, '// PUSH DE')
('11110001', 0, '// POP AF')
('00001000', 0, '// EX AF,AF')
('11110001', 0, '// POP AF')
('00001000', 'A=00000000,F=11111111', '// EX AF,AF')
('00001000', 'A=00010001,F=00100010', '// EX AF,AF')
('ffffffff', 0, 0)
----------------------------------------

// LD SP,0xabcd
00110001
11001101
11001101
10101011
10101011
// LD BC,0x1122
00000001
00100010
00100010
00010001
00010001
// LD DE,0x00ff
00010001
11111111
11111111
00000000
00000000
// PUSH BC
11000101


// PUSH DE
11010101


// POP AF
11110001
11111111
11111111
00000000
00000000
// EX AF,AF
00001000
// POP AF
11110001
00100010
00100010
00010001
00010001
// EX AF,AF
00001000
✅ Test( A=00000000 ) is passed.
✅ Test( F=11111111 ) is passed.
// EX AF,AF
00001000
✅ Test( A=00010001 ) is passed.
✅ Test( F=00100010 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000010000    DEC:16
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN 00010001    DEC:17
regF    :    BIN 00100010    DEC:34
regB    :    BIN 00010001    DEC:17
regC    :    BIN 00100010    DEC:34
regD    :    BIN 00000000    DEC:0
regE    :    BIN 11111111    DEC:255
regH    :    BIN xxxxxxxx
regL    :    BIN xxxxxxxx
regPC   :    BIN 0000000000010000    DEC:16
regSP   :    BIN 1010101111001101    DEC:43981
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00001010    DEC:10
regDt   :    BIN xxxxxxxx
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 00010001    DEC:17
regOP   :    BIN 00001000    DEC:8
regOPo  :    BIN 00001000    DEC:8
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000000001000    DEC:8

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
(1010101111001100) 00010001
(1010101111001011) 00100010
(1010101111001010) 00000000
(1010101111001001) 11111111
----------------------------------------


266000.00ns INFO     cocotb.regression                  tb_instruction passed
266000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      266000.00           0.04    6672516.94  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                266000.00           0.04    6538352.57  **
                                                        *****************************************************************************************
                                                        
