
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202407090834]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.43 (git sha1 ead4718e5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module predecoder.
Found 0 SCCs in module Queue1_fetch_packet.
Found 0 SCCs in module Queue1_FTQ_entry.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \predecoder..
Finding unused cells or wires in module \Queue1_fetch_packet..
Finding unused cells or wires in module \Queue1_FTQ_entry..

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Queue1_FTQ_entry..
Finding unused cells or wires in module \Queue1_fetch_packet..
Finding unused cells or wires in module \predecoder..
Removed 3 unused cells and 3 unused wires.
<suppressed ~6 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module Queue1_FTQ_entry...
Checking module Queue1_fetch_packet...
Checking module predecoder...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Queue1_FTQ_entry.
Optimizing module Queue1_fetch_packet.
Optimizing module predecoder.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Queue1_FTQ_entry'.
Finding identical cells in module `\Queue1_fetch_packet'.
Finding identical cells in module `\predecoder'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Queue1_FTQ_entry..
Finding unused cells or wires in module \Queue1_fetch_packet..
Finding unused cells or wires in module \predecoder..

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Queue1_FTQ_entry..
Finding unused cells or wires in module \Queue1_fetch_packet..
Finding unused cells or wires in module \predecoder..

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: 8494fad9f7, CPU: user 0.04s system 0.01s, MEM: 27.68 MB peak
Yosys 0.43 (git sha1 ead4718e5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 39% 4x opt_clean (0 sec), 14% 1x check (0 sec), ...
