[2025-09-17 08:56:33] START suite=qualcomm_srv trace=srv731_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv731_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2626149 heartbeat IPC: 3.808 cumulative IPC: 3.808 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5054758 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5054758 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5054759 heartbeat IPC: 4.118 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14269496 heartbeat IPC: 1.085 cumulative IPC: 1.085 (Simulation time: 00 hr 02 min 22 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv731_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000006 cycles: 23266999 heartbeat IPC: 1.111 cumulative IPC: 1.098 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32144895 heartbeat IPC: 1.126 cumulative IPC: 1.107 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 41035149 heartbeat IPC: 1.125 cumulative IPC: 1.112 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 50069660 heartbeat IPC: 1.107 cumulative IPC: 1.111 (Simulation time: 00 hr 06 min 57 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv731_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000014 cycles: 58992237 heartbeat IPC: 1.121 cumulative IPC: 1.112 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 67849299 heartbeat IPC: 1.129 cumulative IPC: 1.115 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 76724847 heartbeat IPC: 1.127 cumulative IPC: 1.116 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 85741060 heartbeat IPC: 1.109 cumulative IPC: 1.115 (Simulation time: 00 hr 11 min 30 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv731_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 89604889 cumulative IPC: 1.116 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 89604889 cumulative IPC: 1.116 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv731_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.116 instructions: 100000002 cycles: 89604889
CPU 0 Branch Prediction Accuracy: 92.49% MPKI: 13.52 Average ROB Occupancy at Mispredict: 28.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1453
BRANCH_INDIRECT: 0.3603
BRANCH_CONDITIONAL: 11.55
BRANCH_DIRECT_CALL: 0.512
BRANCH_INDIRECT_CALL: 0.5137
BRANCH_RETURN: 0.4367


====Backend Stall Breakdown====
ROB_STALL: 70540
LQ_STALL: 0
SQ_STALL: 238184


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 43.687023
REPLAY_LOAD: 33.40929
NON_REPLAY_LOAD: 4.712864

== Total ==
ADDR_TRANS: 5723
REPLAY_LOAD: 15101
NON_REPLAY_LOAD: 49716

== Counts ==
ADDR_TRANS: 131
REPLAY_LOAD: 452
NON_REPLAY_LOAD: 10549

cpu0->cpu0_STLB TOTAL        ACCESS:    2031511 HIT:    2018978 MISS:      12533 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2031511 HIT:    2018978 MISS:      12533 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 74.06 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9633507 HIT:    8227646 MISS:    1405861 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7872026 HIT:    6636510 MISS:    1235516 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     593036 HIT:     452260 MISS:     140776 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147106 HIT:    1129322 MISS:      17784 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21339 HIT:       9554 MISS:      11785 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.46 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15661947 HIT:    8229365 MISS:    7432582 MSHR_MERGE:    1784414
cpu0->cpu0_L1I LOAD         ACCESS:   15661947 HIT:    8229365 MISS:    7432582 MSHR_MERGE:    1784414
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.71 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29647700 HIT:   25128391 MISS:    4519309 MSHR_MERGE:    1681068
cpu0->cpu0_L1D LOAD         ACCESS:   16529008 HIT:   13812264 MISS:    2716744 MSHR_MERGE:     492880
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13093234 HIT:   11312122 MISS:    1781112 MSHR_MERGE:    1188074
cpu0->cpu0_L1D TRANSLATION  ACCESS:      25458 HIT:       4005 MISS:      21453 MSHR_MERGE:        114
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12777716 HIT:   10706459 MISS:    2071257 MSHR_MERGE:    1037035
cpu0->cpu0_ITLB LOAD         ACCESS:   12777716 HIT:   10706459 MISS:    2071257 MSHR_MERGE:    1037035
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.339 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28210026 HIT:   26861620 MISS:    1348406 MSHR_MERGE:     351117
cpu0->cpu0_DTLB LOAD         ACCESS:   28210026 HIT:   26861620 MISS:    1348406 MSHR_MERGE:     351117
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.562 cycles
cpu0->LLC TOTAL        ACCESS:    1627150 HIT:    1614728 MISS:      12422 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1235514 HIT:    1227376 MISS:       8138 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     140776 HIT:     138190 MISS:       2586 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     239075 HIT:     239041 MISS:         34 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11785 HIT:      10121 MISS:       1664 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.48 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        554
  ROW_BUFFER_MISS:      11834
  AVG DBUS CONGESTED CYCLE: 3.18
Channel 0 WQ ROW_BUFFER_HIT:         43
  ROW_BUFFER_MISS:        969
  FULL:          0
Channel 0 REFRESHES ISSUED:       7467

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       494965       526269       117486         1163
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           56         1429         1432          135
  STLB miss resolved @ L2C                0         1706         1953         1700           85
  STLB miss resolved @ LLC                0          393         1403         4210          506
  STLB miss resolved @ MEM                0            0          465         1260          560

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             178777        42843      1330225       197287           98
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1198          261           27
  STLB miss resolved @ L2C                0          912         5627         1487            2
  STLB miss resolved @ LLC                0          234         3326         2006           31
  STLB miss resolved @ MEM                0            0           42          101           90
[2025-09-17 09:09:14] END   suite=qualcomm_srv trace=srv731_ap (rc=0)
