
*** Running vivado
    with args -log reception.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source reception.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl'
ESIEE Paris custom init
(/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/scripts/Vivado_init.tcl)
(others ESIEE custom config in : ~/.Xilinx/Vivado/2022.1/vivado.ini)
 * Checking LANG, result should be en_US.UTF-8 : result=en_US.UTF-8
 * Raising 'multi-driven net on pin' (critical warning) severity to error
source reception.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-6859}  -new_severity {ERROR} '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2579.094 ; gain = 0.023 ; free physical = 8855 ; free virtual = 20346
Command: link_design -top reception -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.301 ; gain = 0.000 ; free physical = 8521 ; free virtual = 20012
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission/impl/basys3_reception.xdc]
Finished Parsing XDC File [/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission/impl/basys3_reception.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.328 ; gain = 0.000 ; free physical = 8393 ; free virtual = 19884
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2635.328 ; gain = 56.234 ; free physical = 8393 ; free virtual = 19884
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2699.359 ; gain = 64.031 ; free physical = 8385 ; free virtual = 19876

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 127772edc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.328 ; gain = 2.969 ; free physical = 7908 ; free virtual = 19399

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 127772edc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2953.438 ; gain = 0.000 ; free physical = 7734 ; free virtual = 19225
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 127772edc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2953.438 ; gain = 0.000 ; free physical = 7734 ; free virtual = 19225
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16dd4eabc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2953.438 ; gain = 0.000 ; free physical = 7734 ; free virtual = 19225
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16dd4eabc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2985.453 ; gain = 32.016 ; free physical = 7734 ; free virtual = 19225
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16dd4eabc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2985.453 ; gain = 32.016 ; free physical = 7734 ; free virtual = 19225
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16dd4eabc

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2985.453 ; gain = 32.016 ; free physical = 7734 ; free virtual = 19225
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.453 ; gain = 0.000 ; free physical = 7734 ; free virtual = 19225
Ending Logic Optimization Task | Checksum: e16a9bd6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2985.453 ; gain = 32.016 ; free physical = 7734 ; free virtual = 19225

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e16a9bd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2985.453 ; gain = 0.000 ; free physical = 7733 ; free virtual = 19224

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e16a9bd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.453 ; gain = 0.000 ; free physical = 7733 ; free virtual = 19224

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.453 ; gain = 0.000 ; free physical = 7733 ; free virtual = 19224
Ending Netlist Obfuscation Task | Checksum: e16a9bd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2985.453 ; gain = 0.000 ; free physical = 7733 ; free virtual = 19224
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2985.453 ; gain = 350.125 ; free physical = 7733 ; free virtual = 19224
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3009.465 ; gain = 16.008 ; free physical = 7725 ; free virtual = 19216
INFO: [Common 17-1381] The checkpoint '/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission/impl/tp_bluetooth_reception/tp_bluetooth_reception.runs/impl_1/reception_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file reception_drc_opted.rpt -pb reception_drc_opted.pb -rpx reception_drc_opted.rpx
Command: report_drc -file reception_drc_opted.rpt -pb reception_drc_opted.pb -rpx reception_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/opt/eda/tools/amd/vitis-2022.1/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission/impl/tp_bluetooth_reception/tp_bluetooth_reception.runs/impl_1/reception_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7656 ; free virtual = 19147
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bfcf12f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7656 ; free virtual = 19147
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7656 ; free virtual = 19147

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dd01a098

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7687 ; free virtual = 19178

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e92897f4

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7702 ; free virtual = 19193

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e92897f4

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7702 ; free virtual = 19193
Phase 1 Placer Initialization | Checksum: e92897f4

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7702 ; free virtual = 19193

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 146b27029

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7696 ; free virtual = 19187

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 147fff3b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7698 ; free virtual = 19190

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 147fff3b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7699 ; free virtual = 19190

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7680 ; free virtual = 19171

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e9a35193

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7681 ; free virtual = 19172
Phase 2.4 Global Placement Core | Checksum: 20c90a03c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7681 ; free virtual = 19172
Phase 2 Global Placement | Checksum: 20c90a03c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7681 ; free virtual = 19172

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b43991d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7681 ; free virtual = 19172

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cff878bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7680 ; free virtual = 19171

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f37b7729

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7680 ; free virtual = 19171

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 188264260

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7680 ; free virtual = 19171

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: efe7ffc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7677 ; free virtual = 19168

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a348ff01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7677 ; free virtual = 19168

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ec954448

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7677 ; free virtual = 19168
Phase 3 Detail Placement | Checksum: 1ec954448

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7677 ; free virtual = 19168

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 226018a1f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.809 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1598c6c3b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7656 ; free virtual = 19147
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1aa6a7f5d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7656 ; free virtual = 19147
Phase 4.1.1.1 BUFG Insertion | Checksum: 226018a1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7656 ; free virtual = 19147

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.809. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26b8257a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7656 ; free virtual = 19147

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7656 ; free virtual = 19147
Phase 4.1 Post Commit Optimization | Checksum: 26b8257a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7658 ; free virtual = 19149

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26b8257a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7658 ; free virtual = 19149

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26b8257a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7658 ; free virtual = 19149
Phase 4.3 Placer Reporting | Checksum: 26b8257a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7658 ; free virtual = 19149

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7658 ; free virtual = 19149

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7658 ; free virtual = 19149
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 226c982e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7658 ; free virtual = 19149
Ending Placer Task | Checksum: 1441621c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7658 ; free virtual = 19149
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7671 ; free virtual = 19162
INFO: [Common 17-1381] The checkpoint '/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission/impl/tp_bluetooth_reception/tp_bluetooth_reception.runs/impl_1/reception_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file reception_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7664 ; free virtual = 19155
INFO: [runtcl-4] Executing : report_utilization -file reception_utilization_placed.rpt -pb reception_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file reception_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7670 ; free virtual = 19161
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3092.105 ; gain = 0.000 ; free physical = 7638 ; free virtual = 19129
INFO: [Common 17-1381] The checkpoint '/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission/impl/tp_bluetooth_reception/tp_bluetooth_reception.runs/impl_1/reception_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ee10a6c2 ConstDB: 0 ShapeSum: 56057aff RouteDB: 0
Post Restoration Checksum: NetGraph: da95bb53 NumContArr: 11d7d297 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ec6d8dea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3122.984 ; gain = 30.879 ; free physical = 7521 ; free virtual = 19012

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ec6d8dea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3143.980 ; gain = 51.875 ; free physical = 7487 ; free virtual = 18978

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ec6d8dea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3143.980 ; gain = 51.875 ; free physical = 7487 ; free virtual = 18978
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b3de2199

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.980 ; gain = 60.875 ; free physical = 7479 ; free virtual = 18970
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.872  | TNS=0.000  | WHS=-0.092 | THS=-1.835 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 84
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 84
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20b59dd1c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7479 ; free virtual = 18970

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20b59dd1c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7479 ; free virtual = 18970
Phase 3 Initial Routing | Checksum: 1bff59627

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.790  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bdb48bf2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971
Phase 4 Rip-up And Reroute | Checksum: 1bdb48bf2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cc9db6a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.883  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1cc9db6a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cc9db6a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971
Phase 5 Delay and Skew Optimization | Checksum: 1cc9db6a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f20ec341

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.883  | TNS=0.000  | WHS=0.164  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f2408ba0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971
Phase 6 Post Hold Fix | Checksum: 1f2408ba0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0491908 %
  Global Horizontal Routing Utilization  = 0.0234253 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17759b2ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7480 ; free virtual = 18971

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17759b2ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3157.980 ; gain = 65.875 ; free physical = 7477 ; free virtual = 18968

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 144271fb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3173.988 ; gain = 81.883 ; free physical = 7477 ; free virtual = 18968

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.883  | TNS=0.000  | WHS=0.164  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 144271fb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3173.988 ; gain = 81.883 ; free physical = 7477 ; free virtual = 18968
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3173.988 ; gain = 81.883 ; free physical = 7512 ; free virtual = 19003

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3173.988 ; gain = 81.883 ; free physical = 7512 ; free virtual = 19003
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3173.988 ; gain = 0.000 ; free physical = 7509 ; free virtual = 19001
INFO: [Common 17-1381] The checkpoint '/user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission/impl/tp_bluetooth_reception/tp_bluetooth_reception.runs/impl_1/reception_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file reception_drc_routed.rpt -pb reception_drc_routed.pb -rpx reception_drc_routed.rpx
Command: report_drc -file reception_drc_routed.rpt -pb reception_drc_routed.pb -rpx reception_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission/impl/tp_bluetooth_reception/tp_bluetooth_reception.runs/impl_1/reception_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file reception_methodology_drc_routed.rpt -pb reception_methodology_drc_routed.pb -rpx reception_methodology_drc_routed.rpx
Command: report_methodology -file reception_methodology_drc_routed.rpt -pb reception_methodology_drc_routed.pb -rpx reception_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /user/didouha/E4/P1/SEI_4101A/TP_BLUETOOTH/emission/impl/tp_bluetooth_reception/tp_bluetooth_reception.runs/impl_1/reception_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file reception_power_routed.rpt -pb reception_power_summary_routed.pb -rpx reception_power_routed.rpx
Command: report_power -file reception_power_routed.rpt -pb reception_power_summary_routed.pb -rpx reception_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file reception_route_status.rpt -pb reception_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file reception_timing_summary_routed.rpt -pb reception_timing_summary_routed.pb -rpx reception_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file reception_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file reception_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file reception_bus_skew_routed.rpt -pb reception_bus_skew_routed.pb -rpx reception_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force reception.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./reception.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3510.055 ; gain = 237.301 ; free physical = 7448 ; free virtual = 18939
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 14:04:12 2023...
