// Seed: 2375654301
module module_0 (
    output uwire id_0,
    input tri id_1,
    output tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    output tri0 id_5,
    output wand id_6
);
  assign id_5 = id_3;
  assign id_5 = (-1);
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd85,
    parameter id_6 = 32'd91
) (
    input supply0 id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire _id_3,
    input tri0 id_4
);
  parameter id_6 = 1, id_7 = id_2;
  assign id_1 = id_3 ? -1 : 1 & id_3 ? {1, -1 & id_4} : -1;
  logic [1 : id_3] id_8;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_4,
      id_1,
      id_1
  );
  logic [id_6 : id_6] id_9;
  wire id_10;
endmodule
