xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "C:/Work/COMET/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -uc planAhead.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf PreTrigger.ucf -ucf planAhead.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -uc planAhead.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -uc planAhead.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -uc planAhead.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -uc planAhead.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc PreTrigger.ucf -uc planAhead.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf PreTrigger.ucf -ucf planAhead.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc Pre.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf Pre.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main_cs.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main_cs.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main_cs.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main_cs.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Pre.ucf -uc planAhead.ucf -uc PreTrigger.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf -ucf planAhead.ucf -ucf PreTrigger.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
xst -intstyle ise -ifn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.xst" -ofn "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc planAhead.ucf -uc PreTrigger.ucf -uc Pre.ucf -p xc4vlx60-ff1148-10 Main.ngc Main.ngd  
map -intstyle ise -p xc4vlx60-ff1148-10 -global_opt off -cm area -ir off -pr off -c 100 -o Main_map.ncd Main.ngd Main.pcf 
par -w -intstyle ise -ol high -t 1 Main_map.ncd Main.ncd Main.pcf 
trce -intstyle ise -v 3 -s 10 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf -ucf PreTrigger.ucf -ucf Pre.ucf 
bitgen -intstyle ise -f Main.ut Main.ncd 
