DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "RG1"
duLibraryName "idx_fpga_lib"
duName "RateGen"
elements [
]
mwi 0
uid 2237,0
)
(Instance
name "ChOpDec1"
duLibraryName "idx_fpga_lib"
duName "ChOpDec"
elements [
]
mwi 0
uid 2497,0
)
(Instance
name "CtState1"
duLibraryName "idx_fpga_lib"
duName "CtState"
elements [
]
mwi 0
uid 2549,0
)
(Instance
name "U_0"
duLibraryName "idx_fpga_lib"
duName "StepClkGen"
elements [
]
mwi 0
uid 2609,0
)
(Instance
name "U_1"
duLibraryName "idx_fpga_lib"
duName "PosCtr"
elements [
]
mwi 0
uid 2707,0
)
(Instance
name "Limits0"
duLibraryName "idx_fpga_lib"
duName "Limits"
elements [
]
mwi 0
uid 2727,0
)
(Instance
name "IO0"
duLibraryName "idx_fpga_lib"
duName "IO"
elements [
]
mwi 0
uid 3142,0
)
(Instance
name "Zero0"
duLibraryName "idx_fpga_lib"
duName "Zero"
elements [
]
mwi 0
uid 3527,0
)
(Instance
name "SED"
duLibraryName "idx_fpga_lib"
duName "StepEnDef"
elements [
]
mwi 0
uid 3617,0
)
(Instance
name "U_2"
duLibraryName "idx_fpga_lib"
duName "DriveCtr"
elements [
]
mwi 0
uid 4866,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2009.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\channel\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\channel\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\channel"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\channel"
)
(vvPair
variable "date"
value "01/22/2010"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "channel"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "channel"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\channel\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\channel\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.5d\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:49:13"
)
(vvPair
variable "unit"
value "channel"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 308,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "71000,5625,72500,6375"
)
(Line
uid 12,0
sl 0
ro 270
xt "72500,6000,73000,6000"
pts [
"72500,6000"
"73000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "67700,5500,71000,6500"
st "ChanSel"
ju 2
blo "71000,6300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "ChanSel"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,34000,3800"
st "ChanSel  : std_ulogic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "66000,40625,67500,41375"
)
(Line
uid 26,0
sl 0
ro 270
xt "67500,41000,68000,41000"
pts [
"67500,41000"
"68000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "60700,40500,65000,41500"
st "CMDENBL"
ju 2
blo "65000,41300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "CMDENBL"
t "std_ulogic"
o 1
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2200,34000,3000"
st "CMDENBL  : std_ulogic"
)
)
*5 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "76000,10625,77500,11375"
)
(Line
uid 82,0
sl 0
ro 270
xt "77500,11000,78000,11000"
pts [
"77500,11000"
"78000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "73000,10500,75000,11500"
st "F8M"
ju 2
blo "75000,11300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 91,0
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,34000,5400"
st "F8M      : std_ulogic"
)
)
*7 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "71000,3625,72500,4375"
)
(Line
uid 152,0
sl 0
ro 270
xt "72500,4000,73000,4000"
pts [
"72500,4000"
"73000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "arial,8,0"
)
xt "67600,3500,70000,4500"
st "OpCd"
ju 2
blo "70000,4300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 161,0
decl (Decl
n "OpCd"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 9
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,44000,9400"
st "OpCd     : std_ulogic_vector(2 DOWNTO 0)"
)
)
*9 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "87000,6625,88500,7375"
)
(Line
uid 166,0
sl 0
ro 270
xt "88500,7000,89000,7000"
pts [
"88500,7000"
"89000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84700,6500,87000,7500"
st "RdEn"
ju 2
blo "87000,7300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 175,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 10
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,34000,10200"
st "RdEn     : std_ulogic"
)
)
*11 (PortIoIn
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "64000,16625,65500,17375"
)
(Line
uid 208,0
sl 0
ro 270
xt "65500,17000,66000,17000"
pts [
"65500,17000"
"66000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "arial,8,0"
)
xt "60700,16500,63000,17500"
st "WrEn"
ju 2
blo "63000,17300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 217,0
decl (Decl
n "WrEn"
t "std_ulogic"
o 11
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,34000,11000"
st "WrEn     : std_ulogic"
)
)
*13 (Grouping
uid 265,0
optionalChildren [
*14 (CommentText
uid 267,0
shape (Rectangle
uid 268,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,50000,40000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 269,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,50000,31800,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 270,0
shape (Rectangle
uid 271,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,46000,44000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 272,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,46000,43200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 273,0
shape (Rectangle
uid 274,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,48000,40000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 275,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,48000,29400,49000"
st "
Indexer Channel
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 276,0
shape (Rectangle
uid 277,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,48000,23000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 278,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,48000,21300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 279,0
shape (Rectangle
uid 280,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,47000,60000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 281,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,47200,49400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 282,0
shape (Rectangle
uid 283,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,46000,60000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 284,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,46000,47400,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 285,0
shape (Rectangle
uid 286,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,46000,40000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 287,0
va (VaSet
fg "32768,0,0"
)
xt "26000,46000,33000,48000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 288,0
shape (Rectangle
uid 289,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,49000,23000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 290,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,49000,21300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 291,0
shape (Rectangle
uid 292,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "19000,50000,23000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 293,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "19200,50000,21900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 294,0
shape (Rectangle
uid 295,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,49000,40000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 296,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "23200,49000,33300,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 266,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "19000,46000,60000,51000"
)
oxt "14000,66000,55000,71000"
)
*24 (PortIoOut
uid 383,0
shape (CompositeShape
uid 384,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 385,0
sl 0
ro 270
xt "86500,37625,88000,38375"
)
(Line
uid 386,0
sl 0
ro 270
xt "86000,38000,86500,38000"
pts [
"86000,38000"
"86500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 387,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 388,0
va (VaSet
font "arial,8,0"
)
xt "89000,37500,90500,38500"
st "Dir"
blo "89000,38300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 395,0
decl (Decl
n "Dir"
t "std_ulogic"
o 14
suid 17,0
)
declText (MLText
uid 396,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,34000,13400"
st "Dir      : std_ulogic"
)
)
*26 (PortIoInOut
uid 397,0
shape (CompositeShape
uid 398,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 399,0
sl 0
ro 180
xt "63000,1625,64500,2375"
)
(Line
uid 400,0
sl 0
ro 180
xt "64500,2000,65000,2000"
pts [
"65000,2000"
"64500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 401,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
va (VaSet
font "arial,8,0"
)
xt "61000,1500,63000,2500"
st "Data"
ju 2
blo "63000,2300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 409,0
lang 10
decl (Decl
n "Data"
t "std_logic_vector"
b "( 15 DOWNTO 0 )"
o 17
suid 18,0
)
declText (MLText
uid 410,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,45000,15800"
st "Data     : std_logic_vector( 15 DOWNTO 0 )"
)
)
*28 (PortIoIn
uid 411,0
shape (CompositeShape
uid 412,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 413,0
sl 0
ro 270
xt "66000,43625,67500,44375"
)
(Line
uid 414,0
sl 0
ro 270
xt "67500,44000,68000,44000"
pts [
"67500,44000"
"68000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 415,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
font "arial,8,0"
)
xt "63000,43500,65000,44500"
st "KillA"
ju 2
blo "65000,44300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 423,0
decl (Decl
n "KillA"
t "std_ulogic"
o 5
suid 19,0
)
declText (MLText
uid 424,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,34000,6200"
st "KillA    : std_ulogic"
)
)
*30 (PortIoIn
uid 425,0
shape (CompositeShape
uid 426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 427,0
sl 0
ro 270
xt "66000,42625,67500,43375"
)
(Line
uid 428,0
sl 0
ro 270
xt "67500,43000,68000,43000"
pts [
"67500,43000"
"68000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 429,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 430,0
va (VaSet
font "arial,8,0"
)
xt "63000,42500,65000,43500"
st "KillB"
ju 2
blo "65000,43300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 437,0
decl (Decl
n "KillB"
t "std_ulogic"
o 6
suid 20,0
)
declText (MLText
uid 438,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,34000,7000"
st "KillB    : std_ulogic"
)
)
*32 (PortIoIn
uid 439,0
shape (CompositeShape
uid 440,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 441,0
sl 0
ro 270
xt "66000,45625,67500,46375"
)
(Line
uid 442,0
sl 0
ro 270
xt "67500,46000,68000,46000"
pts [
"67500,46000"
"68000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 443,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 444,0
va (VaSet
font "arial,8,0"
)
xt "63200,45500,65000,46500"
st "LimI"
ju 2
blo "65000,46300"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 451,0
decl (Decl
n "LimI"
t "std_ulogic"
o 7
suid 21,0
)
declText (MLText
uid 452,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,34000,7800"
st "LimI     : std_ulogic"
)
)
*34 (PortIoIn
uid 453,0
shape (CompositeShape
uid 454,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 455,0
sl 0
ro 270
xt "66000,44625,67500,45375"
)
(Line
uid 456,0
sl 0
ro 270
xt "67500,45000,68000,45000"
pts [
"67500,45000"
"68000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 457,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 458,0
va (VaSet
font "arial,8,0"
)
xt "62800,44500,65000,45500"
st "LimO"
ju 2
blo "65000,45300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 465,0
decl (Decl
n "LimO"
t "std_ulogic"
o 8
suid 22,0
)
declText (MLText
uid 466,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,34000,8600"
st "LimO     : std_ulogic"
)
)
*36 (PortIoOut
uid 467,0
shape (CompositeShape
uid 468,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 469,0
sl 0
ro 270
xt "86500,38625,88000,39375"
)
(Line
uid 470,0
sl 0
ro 270
xt "86000,39000,86500,39000"
pts [
"86000,39000"
"86500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 471,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 472,0
va (VaSet
font "arial,8,0"
)
xt "89000,38500,90800,39500"
st "Run"
blo "89000,39300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 479,0
decl (Decl
n "Run"
t "std_ulogic"
o 15
suid 23,0
)
declText (MLText
uid 480,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,34000,14200"
st "Run      : std_ulogic"
)
)
*38 (PortIoOut
uid 481,0
shape (CompositeShape
uid 482,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 483,0
sl 0
ro 270
xt "86500,39625,88000,40375"
)
(Line
uid 484,0
sl 0
ro 270
xt "86000,40000,86500,40000"
pts [
"86000,40000"
"86500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 485,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 486,0
va (VaSet
font "arial,8,0"
)
xt "89000,39500,90900,40500"
st "Step"
blo "89000,40300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 493,0
decl (Decl
n "Step"
t "std_ulogic"
o 16
suid 24,0
)
declText (MLText
uid 494,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,34000,15000"
st "Step     : std_ulogic"
)
)
*40 (PortIoIn
uid 495,0
shape (CompositeShape
uid 496,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 497,0
sl 0
ro 270
xt "66000,41625,67500,42375"
)
(Line
uid 498,0
sl 0
ro 270
xt "67500,42000,68000,42000"
pts [
"67500,42000"
"68000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 499,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 500,0
va (VaSet
font "arial,8,0"
)
xt "63500,41500,65000,42500"
st "ZR"
ju 2
blo "65000,42300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 507,0
decl (Decl
n "ZR"
t "std_ulogic"
o 12
suid 25,0
)
declText (MLText
uid 508,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,34000,11800"
st "ZR       : std_ulogic"
)
)
*42 (Net
uid 1545,0
decl (Decl
n "rclk"
t "std_ulogic"
o 34
suid 33,0
)
declText (MLText
uid 1546,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29600,37500,30400"
st "SIGNAL rclk     : std_ulogic"
)
)
*43 (SaComponent
uid 2237,0
optionalChildren [
*44 (CptPort
uid 2217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,17625,72000,18375"
)
tg (CPTG
uid 2219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2220,0
va (VaSet
font "arial,8,0"
)
xt "73000,17500,75600,18500"
st "CfgEn"
blo "73000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "CfgEn"
t "std_ulogic"
o 1
suid 54,0
)
)
)
*45 (CptPort
uid 2225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,18625,72000,19375"
)
tg (CPTG
uid 2227,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2228,0
va (VaSet
font "arial,8,0"
)
xt "73000,18500,75700,19500"
st "ratesel"
blo "73000,19300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "ratesel"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 56,0
)
)
)
*46 (CptPort
uid 2229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,21625,83750,22375"
)
tg (CPTG
uid 2231,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2232,0
va (VaSet
font "arial,8,0"
)
xt "80400,21500,82000,22500"
st "rclk"
ju 2
blo "82000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rclk"
t "std_ulogic"
o 4
suid 57,0
)
)
)
*47 (CptPort
uid 2233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,16625,72000,17375"
)
tg (CPTG
uid 2235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2236,0
va (VaSet
font "arial,8,0"
)
xt "73000,16500,75300,17500"
st "WrEn"
blo "73000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_ulogic"
o 3
suid 58,0
)
)
)
*48 (CptPort
uid 2304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,20625,72000,21375"
)
tg (CPTG
uid 2306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2307,0
va (VaSet
font "arial,8,0"
)
xt "73000,20500,75000,21500"
st "F4M"
blo "73000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "F4M"
t "std_ulogic"
o 2
)
)
)
*49 (CptPort
uid 3876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,19625,72000,20375"
)
tg (CPTG
uid 3878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3879,0
va (VaSet
font "arial,8,0"
)
xt "73000,19500,74300,20500"
st "rst"
blo "73000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 2238,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,16000,83000,23000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 2239,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 2240,0
va (VaSet
font "arial,8,1"
)
xt "76350,17000,81650,18000"
st "idx_fpga_lib"
blo "76350,17800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 2241,0
va (VaSet
font "arial,8,1"
)
xt "76350,18000,79950,19000"
st "RateGen"
blo "76350,18800"
tm "CptNameMgr"
)
*52 (Text
uid 2242,0
va (VaSet
font "arial,8,1"
)
xt "76350,19000,78350,20000"
st "RG1"
blo "76350,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2243,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2244,0
text (MLText
uid 2245,0
va (VaSet
font "Courier New,8,0"
)
xt "52000,17000,52000,17000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2246,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,21250,73750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*53 (Net
uid 2308,0
decl (Decl
n "F4M"
t "std_ulogic"
o 3
suid 41,0
)
declText (MLText
uid 2309,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,34000,4600"
st "F4M      : std_ulogic"
)
)
*54 (PortIoIn
uid 2314,0
shape (CompositeShape
uid 2315,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2316,0
sl 0
ro 270
xt "64000,20625,65500,21375"
)
(Line
uid 2317,0
sl 0
ro 270
xt "65500,21000,66000,21000"
pts [
"65500,21000"
"66000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2318,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2319,0
va (VaSet
font "arial,8,0"
)
xt "61000,20500,63000,21500"
st "F4M"
ju 2
blo "63000,21300"
tm "WireNameMgr"
)
)
)
*55 (Blk
uid 2497,0
shape (Rectangle
uid 2498,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,3000,82000,8000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2499,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 2500,0
va (VaSet
font "arial,8,1"
)
xt "75350,3500,80650,4500"
st "idx_fpga_lib"
blo "75350,4300"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 2501,0
va (VaSet
font "arial,8,1"
)
xt "75350,4500,79350,5500"
st "ChOpDec"
blo "75350,5300"
tm "BlkNameMgr"
)
*58 (Text
uid 2502,0
va (VaSet
font "arial,8,1"
)
xt "75350,5500,79750,6500"
st "ChOpDec1"
blo "75350,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2503,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2504,0
text (MLText
uid 2505,0
va (VaSet
font "Courier New,8,0"
)
xt "75350,16500,75350,16500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2506,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,6250,75750,7750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*59 (Net
uid 2517,0
decl (Decl
n "CfgEn"
t "std_ulogic"
o 19
suid 44,0
)
declText (MLText
uid 2518,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17600,37500,18400"
st "SIGNAL CfgEn    : std_ulogic"
)
)
*60 (Net
uid 2529,0
decl (Decl
n "CtEn"
t "std_ulogic"
o 21
suid 46,0
)
declText (MLText
uid 2530,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19200,37500,20000"
st "SIGNAL CtEn     : std_ulogic"
)
)
*61 (Net
uid 2541,0
decl (Decl
n "PosEn"
t "std_ulogic"
o 27
suid 48,0
)
declText (MLText
uid 2542,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24000,37500,24800"
st "SIGNAL PosEn    : std_ulogic"
)
)
*62 (Blk
uid 2549,0
shape (Rectangle
uid 2550,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "92000,4000,100000,14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2551,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 2552,0
va (VaSet
font "arial,8,1"
)
xt "93350,6500,98650,7500"
st "idx_fpga_lib"
blo "93350,7300"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 2553,0
va (VaSet
font "arial,8,1"
)
xt "93350,7500,96550,8500"
st "CtState"
blo "93350,8300"
tm "BlkNameMgr"
)
*65 (Text
uid 2554,0
va (VaSet
font "arial,8,1"
)
xt "93350,8500,96950,9500"
st "CtState1"
blo "93350,9300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2555,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2556,0
text (MLText
uid 2557,0
va (VaSet
font "Courier New,8,0"
)
xt "93350,17500,93350,17500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2558,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "92250,12250,93750,13750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
)
*66 (Net
uid 2577,0
decl (Decl
n "StepClk"
t "std_ulogic"
o 30
suid 50,0
)
declText (MLText
uid 2578,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26400,37500,27200"
st "SIGNAL StepClk  : std_ulogic"
)
)
*67 (Net
uid 2589,0
decl (Decl
n "Ld"
t "std_ulogic"
o 24
suid 52,0
)
declText (MLText
uid 2590,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21600,37500,22400"
st "SIGNAL Ld       : std_ulogic"
)
)
*68 (Net
uid 2601,0
decl (Decl
n "ClkEn"
t "std_ulogic"
o 20
suid 54,0
)
declText (MLText
uid 2602,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18400,37500,19200"
st "SIGNAL ClkEn    : std_ulogic"
)
)
*69 (Blk
uid 2609,0
shape (Rectangle
uid 2610,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,18000,98000,26000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2611,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 2612,0
va (VaSet
font "arial,8,1"
)
xt "91350,18500,96650,19500"
st "idx_fpga_lib"
blo "91350,19300"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 2613,0
va (VaSet
font "arial,8,1"
)
xt "91350,19500,96550,20500"
st "StepClkGen"
blo "91350,20300"
tm "BlkNameMgr"
)
*72 (Text
uid 2614,0
va (VaSet
font "arial,8,1"
)
xt "91350,20500,93150,21500"
st "U_0"
blo "91350,21300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2615,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2616,0
text (MLText
uid 2617,0
va (VaSet
font "Courier New,8,0"
)
xt "91350,28500,91350,28500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2618,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,24250,91750,25750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*73 (Net
uid 2629,0
decl (Decl
n "StepEn"
t "std_ulogic"
o 31
suid 56,0
)
declText (MLText
uid 2630,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27200,37500,28000"
st "SIGNAL StepEn   : std_ulogic"
)
)
*74 (Net
uid 2659,0
decl (Decl
n "Running"
t "std_ulogic"
o 29
suid 59,0
)
declText (MLText
uid 2660,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25600,37500,26400"
st "SIGNAL Running  : std_ulogic"
)
)
*75 (Net
uid 2687,0
decl (Decl
n "rst"
t "std_ulogic"
o 13
suid 61,0
)
declText (MLText
uid 2688,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,34000,12600"
st "rst      : std_ulogic"
)
)
*76 (PortIoIn
uid 2689,0
shape (CompositeShape
uid 2690,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2691,0
sl 0
ro 270
xt "63000,11625,64500,12375"
)
(Line
uid 2692,0
sl 0
ro 270
xt "64500,12000,65000,12000"
pts [
"64500,12000"
"65000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2693,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2694,0
va (VaSet
font "arial,8,0"
)
xt "60700,11500,62000,12500"
st "rst"
ju 2
blo "62000,12300"
tm "WireNameMgr"
)
)
)
*77 (Blk
uid 2707,0
shape (Rectangle
uid 2708,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "116000,4000,123000,14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2709,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 2710,0
va (VaSet
font "arial,8,1"
)
xt "117350,7500,122650,8500"
st "idx_fpga_lib"
blo "117350,8300"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 2711,0
va (VaSet
font "arial,8,1"
)
xt "117350,8500,120350,9500"
st "PosCtr"
blo "117350,9300"
tm "BlkNameMgr"
)
*80 (Text
uid 2712,0
va (VaSet
font "arial,8,1"
)
xt "117350,9500,119150,10500"
st "U_1"
blo "117350,10300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2713,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2714,0
text (MLText
uid 2715,0
va (VaSet
font "Courier New,8,0"
)
xt "117350,17500,117350,17500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2716,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "116250,12250,117750,13750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"RdEn"
"PosEn"
"F8M"
"rst"
"Data"
"Ld"
"ClkEn"
"DirOut"
"ResetPos"
]
)
*81 (Blk
uid 2727,0
shape (Rectangle
uid 2728,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "98000,34000,106000,40000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2729,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 2730,0
va (VaSet
font "arial,8,1"
)
xt "99350,34500,104650,35500"
st "idx_fpga_lib"
blo "99350,35300"
tm "BdLibraryNameMgr"
)
*83 (Text
uid 2731,0
va (VaSet
font "arial,8,1"
)
xt "99350,35500,102050,36500"
st "Limits"
blo "99350,36300"
tm "BlkNameMgr"
)
*84 (Text
uid 2732,0
va (VaSet
font "arial,8,1"
)
xt "99350,36500,102450,37500"
st "Limits0"
blo "99350,37300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2733,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2734,0
text (MLText
uid 2735,0
va (VaSet
font "Courier New,8,0"
)
xt "99350,47500,99350,47500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2736,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "98250,38250,99750,39750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*85 (Net
uid 2905,0
lang 10
decl (Decl
n "DirOut"
t "std_ulogic"
o 22
suid 77,0
)
declText (MLText
uid 2906,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20000,37500,20800"
st "SIGNAL DirOut   : std_ulogic"
)
)
*86 (Blk
uid 3142,0
shape (Rectangle
uid 3143,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "73000,32000,81000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3144,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 3145,0
va (VaSet
font "arial,8,1"
)
xt "74350,35500,79650,36500"
st "idx_fpga_lib"
blo "74350,36300"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 3146,0
va (VaSet
font "arial,8,1"
)
xt "74350,36500,75550,37500"
st "IO"
blo "74350,37300"
tm "BlkNameMgr"
)
*89 (Text
uid 3147,0
va (VaSet
font "arial,8,1"
)
xt "74350,37500,75950,38500"
st "IO0"
blo "74350,38300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3148,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3149,0
text (MLText
uid 3150,0
va (VaSet
font "Courier New,8,0"
)
xt "74350,45500,74350,45500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3151,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,46250,74750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*90 (Net
uid 3232,0
decl (Decl
n "InLimit"
t "std_ulogic"
o 23
suid 88,0
)
declText (MLText
uid 3233,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20800,37500,21600"
st "SIGNAL InLimit  : std_ulogic"
)
)
*91 (Net
uid 3234,0
decl (Decl
n "OutLimit"
t "std_ulogic"
o 26
suid 89,0
)
declText (MLText
uid 3235,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23200,37500,24000"
st "SIGNAL OutLimit : std_ulogic"
)
)
*92 (Net
uid 3236,0
decl (Decl
n "ZeroRef"
t "std_logic"
o 33
suid 90,0
)
declText (MLText
uid 3237,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28800,37000,29600"
st "SIGNAL ZeroRef  : std_logic"
)
)
*93 (Net
uid 3521,0
decl (Decl
n "Limit"
t "std_ulogic"
o 25
suid 95,0
)
declText (MLText
uid 3522,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22400,37500,23200"
st "SIGNAL Limit    : std_ulogic"
)
)
*94 (Net
uid 3525,0
decl (Decl
n "ArmZero"
t "std_ulogic"
o 18
suid 97,0
)
declText (MLText
uid 3526,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16800,37500,17600"
st "SIGNAL ArmZero  : std_ulogic"
)
)
*95 (Blk
uid 3527,0
shape (Rectangle
uid 3528,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "98000,42000,106000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3529,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 3530,0
va (VaSet
font "arial,8,1"
)
xt "99350,42500,104650,43500"
st "idx_fpga_lib"
blo "99350,43300"
tm "BdLibraryNameMgr"
)
*97 (Text
uid 3531,0
va (VaSet
font "arial,8,1"
)
xt "99350,43500,101450,44500"
st "Zero"
blo "99350,44300"
tm "BlkNameMgr"
)
*98 (Text
uid 3532,0
va (VaSet
font "arial,8,1"
)
xt "99350,44500,101850,45500"
st "Zero0"
blo "99350,45300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3533,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3534,0
text (MLText
uid 3535,0
va (VaSet
font "Courier New,8,0"
)
xt "99350,55500,99350,55500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3536,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "98250,46250,99750,47750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*99 (Net
uid 3555,0
decl (Decl
n "ResetPos"
t "std_ulogic"
o 28
suid 99,0
)
declText (MLText
uid 3556,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24800,37500,25600"
st "SIGNAL ResetPos : std_ulogic"
)
)
*100 (Net
uid 3613,0
lang 10
decl (Decl
n "ZeroCt"
t "std_ulogic"
o 32
suid 103,0
)
declText (MLText
uid 3614,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28000,37500,28800"
st "SIGNAL ZeroCt   : std_ulogic"
)
)
*101 (Blk
uid 3617,0
shape (Rectangle
uid 3618,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "75000,24000,83000,29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3619,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 3620,0
va (VaSet
font "arial,8,1"
)
xt "76350,24500,81650,25500"
st "idx_fpga_lib"
blo "76350,25300"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 3621,0
va (VaSet
font "arial,8,1"
)
xt "76350,25500,80750,26500"
st "StepEnDef"
blo "76350,26300"
tm "BlkNameMgr"
)
*104 (Text
uid 3622,0
va (VaSet
font "arial,8,1"
)
xt "76350,26500,78350,27500"
st "SED"
blo "76350,27300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3623,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3624,0
text (MLText
uid 3625,0
va (VaSet
font "Courier New,8,0"
)
xt "76350,34500,76350,34500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3626,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "75250,27250,76750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*105 (SaComponent
uid 4866,0
optionalChildren [
*106 (CptPort
uid 4830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,19625,116000,20375"
)
tg (CPTG
uid 4832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4833,0
va (VaSet
font "arial,8,0"
)
xt "117000,19500,119400,20500"
st "ClkEn"
blo "117000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "ClkEn"
t "std_ulogic"
o 5
suid 113,0
)
)
)
*107 (CptPort
uid 4834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,20625,116000,21375"
)
tg (CPTG
uid 4836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4837,0
va (VaSet
font "arial,8,0"
)
xt "117000,20500,119100,21500"
st "CtEn"
blo "117000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "CtEn"
t "std_ulogic"
o 1
suid 114,0
)
)
)
*108 (CptPort
uid 4838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,16625,116000,17375"
)
tg (CPTG
uid 4840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4841,0
va (VaSet
font "arial,8,0"
)
xt "117000,16500,119000,17500"
st "Data"
blo "117000,17300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "Data"
t "std_logic_vector"
b "( 15 DOWNTO 0 )"
o 6
suid 115,0
)
)
)
*109 (CptPort
uid 4842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,17625,126750,18375"
)
tg (CPTG
uid 4844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4845,0
va (VaSet
font "arial,8,0"
)
xt "122300,17500,125000,18500"
st "DirOut"
ju 2
blo "125000,18300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "DirOut"
t "std_ulogic"
o 3
suid 116,0
)
)
)
*110 (CptPort
uid 4846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,21625,116000,22375"
)
tg (CPTG
uid 4848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4849,0
va (VaSet
font "arial,8,0"
)
xt "117000,21500,120300,22500"
st "DirOutIn"
blo "117000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "DirOutIn"
t "std_ulogic"
o 2
suid 117,0
)
)
)
*111 (CptPort
uid 4850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,23625,116000,24375"
)
tg (CPTG
uid 4852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4853,0
va (VaSet
font "arial,8,0"
)
xt "117000,23500,119000,24500"
st "F8M"
blo "117000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 8
suid 118,0
)
)
)
*112 (CptPort
uid 4854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,18625,116000,19375"
)
tg (CPTG
uid 4856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4857,0
va (VaSet
font "arial,8,0"
)
xt "117000,18500,118200,19500"
st "Ld"
blo "117000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "Ld"
t "std_ulogic"
o 4
suid 119,0
)
)
)
*113 (CptPort
uid 4858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,24625,116000,25375"
)
tg (CPTG
uid 4860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4861,0
va (VaSet
font "arial,8,0"
)
xt "117000,24500,118300,25500"
st "rst"
blo "117000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
suid 120,0
)
)
)
*114 (CptPort
uid 4862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,25625,126750,26375"
)
tg (CPTG
uid 4864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4865,0
va (VaSet
font "arial,8,0"
)
xt "122200,25500,125000,26500"
st "ZeroCt"
ju 2
blo "125000,26300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "ZeroCt"
t "std_ulogic"
o 9
suid 121,0
)
)
)
]
shape (Rectangle
uid 4867,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "116000,16000,126000,27000"
)
oxt "15000,6000,23000,17000"
ttg (MlTextGroup
uid 4868,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 4869,0
va (VaSet
font "arial,8,1"
)
xt "120350,20500,125650,21500"
st "idx_fpga_lib"
blo "120350,21300"
tm "BdLibraryNameMgr"
)
*116 (Text
uid 4870,0
va (VaSet
font "arial,8,1"
)
xt "120350,21500,123950,22500"
st "DriveCtr"
blo "120350,22300"
tm "CptNameMgr"
)
*117 (Text
uid 4871,0
va (VaSet
font "arial,8,1"
)
xt "120350,22500,122150,23500"
st "U_2"
blo "120350,23300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4872,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4873,0
text (MLText
uid 4874,0
va (VaSet
font "Courier New,8,0"
)
xt "96000,17500,96000,17500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4875,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "116250,25250,117750,26750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*118 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "73000,6000,74000,6000"
pts [
"73000,6000"
"74000,6000"
]
)
start &1
end &55
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "75000,9000,78300,10000"
st "ChanSel"
blo "75000,9800"
tm "WireNameMgr"
)
)
on &2
)
*119 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "68000,41000,73000,41000"
pts [
"68000,41000"
"73000,41000"
]
)
start &3
end &86
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,40000,74300,41000"
st "CMDENBL"
blo "70000,40800"
tm "WireNameMgr"
)
)
on &4
)
*120 (Wire
uid 85,0
optionalChildren [
*121 (BdJunction
uid 2637,0
ps "OnConnectorStrategy"
shape (Circle
uid 2638,0
va (VaSet
vasetType 1
)
xt "84600,10600,85400,11400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "78000,11000,92000,11000"
pts [
"78000,11000"
"92000,11000"
]
)
start &5
end &62
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "80000,10000,82000,11000"
st "F8M"
blo "80000,10800"
tm "WireNameMgr"
)
)
on &6
)
*122 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73000,4000,74000,4000"
pts [
"73000,4000"
"74000,4000"
]
)
start &7
end &55
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "75000,5000,77400,6000"
st "OpCd"
blo "75000,5800"
tm "WireNameMgr"
)
)
on &8
)
*123 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "89000,7000,92000,7000"
pts [
"89000,7000"
"92000,7000"
]
)
start &9
end &62
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
font "arial,8,0"
)
xt "89000,6000,91300,7000"
st "RdEn"
blo "89000,6800"
tm "WireNameMgr"
)
)
on &10
)
*124 (Wire
uid 211,0
optionalChildren [
*125 (BdJunction
uid 2565,0
ps "OnConnectorStrategy"
shape (Circle
uid 2566,0
va (VaSet
vasetType 1
)
xt "68663,16600,69463,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "66000,17000,71250,17000"
pts [
"66000,17000"
"71250,17000"
]
)
start &11
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "68000,16000,70300,17000"
st "WrEn"
blo "68000,16800"
tm "WireNameMgr"
)
)
on &12
)
*126 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "81000,38000,86000,38000"
pts [
"81000,38000"
"86000,38000"
]
)
start &86
end &24
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "83000,37000,84500,38000"
st "Dir"
blo "83000,37800"
tm "WireNameMgr"
)
)
on &25
)
*127 (Wire
uid 417,0
shape (OrthoPolyLine
uid 418,0
va (VaSet
vasetType 3
)
xt "68000,44000,73000,44000"
pts [
"68000,44000"
"73000,44000"
]
)
start &28
end &86
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 422,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,43000,72000,44000"
st "KillA"
blo "70000,43800"
tm "WireNameMgr"
)
)
on &29
)
*128 (Wire
uid 431,0
shape (OrthoPolyLine
uid 432,0
va (VaSet
vasetType 3
)
xt "68000,43000,73000,43000"
pts [
"68000,43000"
"73000,43000"
]
)
start &30
end &86
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,42000,72000,43000"
st "KillB"
blo "70000,42800"
tm "WireNameMgr"
)
)
on &31
)
*129 (Wire
uid 445,0
shape (OrthoPolyLine
uid 446,0
va (VaSet
vasetType 3
)
xt "68000,46000,73000,46000"
pts [
"68000,46000"
"73000,46000"
]
)
start &32
end &86
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 450,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,45000,71800,46000"
st "LimI"
blo "70000,45800"
tm "WireNameMgr"
)
)
on &33
)
*130 (Wire
uid 459,0
shape (OrthoPolyLine
uid 460,0
va (VaSet
vasetType 3
)
xt "68000,45000,73000,45000"
pts [
"68000,45000"
"73000,45000"
]
)
start &34
end &86
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,44000,72200,45000"
st "LimO"
blo "70000,44800"
tm "WireNameMgr"
)
)
on &35
)
*131 (Wire
uid 473,0
shape (OrthoPolyLine
uid 474,0
va (VaSet
vasetType 3
)
xt "81000,39000,86000,39000"
pts [
"81000,39000"
"86000,39000"
]
)
start &86
end &36
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 478,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "83000,38000,84800,39000"
st "Run"
blo "83000,38800"
tm "WireNameMgr"
)
)
on &37
)
*132 (Wire
uid 487,0
shape (OrthoPolyLine
uid 488,0
va (VaSet
vasetType 3
)
xt "81000,40000,86000,40000"
pts [
"81000,40000"
"86000,40000"
]
)
start &86
end &38
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 492,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "83000,39000,84900,40000"
st "Step"
blo "83000,39800"
tm "WireNameMgr"
)
)
on &39
)
*133 (Wire
uid 501,0
shape (OrthoPolyLine
uid 502,0
va (VaSet
vasetType 3
)
xt "68000,42000,73000,42000"
pts [
"68000,42000"
"73000,42000"
]
)
start &40
end &86
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 506,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,41000,71500,42000"
st "ZR"
blo "70000,41800"
tm "WireNameMgr"
)
)
on &41
)
*134 (Wire
uid 1537,0
shape (OrthoPolyLine
uid 1538,0
va (VaSet
vasetType 3
)
xt "83750,22000,90000,22000"
pts [
"83750,22000"
"90000,22000"
]
)
start &46
end &69
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1544,0
va (VaSet
font "arial,8,0"
)
xt "87000,21000,88600,22000"
st "rclk"
blo "87000,21800"
tm "WireNameMgr"
)
)
on &42
)
*135 (Wire
uid 2310,0
shape (OrthoPolyLine
uid 2311,0
va (VaSet
vasetType 3
)
xt "66000,21000,71250,21000"
pts [
"66000,21000"
"71250,21000"
]
)
start &54
end &48
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2313,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "68000,20000,70000,21000"
st "F4M"
blo "68000,20800"
tm "WireNameMgr"
)
)
on &53
)
*136 (Wire
uid 2434,0
optionalChildren [
*137 (BdJunction
uid 3288,0
ps "OnConnectorStrategy"
shape (Circle
uid 3289,0
va (VaSet
vasetType 1
)
xt "106600,2600,107400,3400"
radius 400
)
)
*138 (BdJunction
uid 4559,0
ps "OnConnectorStrategy"
shape (Circle
uid 4560,0
va (VaSet
vasetType 1
)
xt "65600,1600,66400,2400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2435,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65000,2000,116000,5000"
pts [
"65000,2000"
"107000,2000"
"107000,5000"
"116000,5000"
]
)
start &26
end &77
sat 32
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2439,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67000,1000,69000,2000"
st "Data"
blo "67000,1800"
tm "WireNameMgr"
)
)
on &27
)
*139 (Wire
uid 2509,0
shape (OrthoPolyLine
uid 2510,0
va (VaSet
vasetType 3
)
xt "68000,7000,85000,18000"
pts [
"82000,7000"
"85000,7000"
"85000,9000"
"68000,9000"
"68000,18000"
"71250,18000"
]
)
start &55
end &44
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2516,0
va (VaSet
font "arial,8,0"
)
xt "83000,6000,85600,7000"
st "CfgEn"
blo "83000,6800"
tm "WireNameMgr"
)
)
on &59
)
*140 (Wire
uid 2521,0
shape (OrthoPolyLine
uid 2522,0
va (VaSet
vasetType 3
)
xt "82000,5000,92000,5000"
pts [
"82000,5000"
"92000,5000"
]
)
start &55
end &62
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2528,0
va (VaSet
font "arial,8,0"
)
xt "83000,4000,85100,5000"
st "CtEn"
blo "83000,4800"
tm "WireNameMgr"
)
)
on &60
)
*141 (Wire
uid 2533,0
shape (OrthoPolyLine
uid 2534,0
va (VaSet
vasetType 3
)
xt "82000,6000,92000,6000"
pts [
"82000,6000"
"92000,6000"
]
)
start &55
end &62
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2540,0
va (VaSet
font "arial,8,0"
)
xt "83000,5000,85600,6000"
st "PosEn"
blo "83000,5800"
tm "WireNameMgr"
)
)
on &61
)
*142 (Wire
uid 2559,0
shape (OrthoPolyLine
uid 2560,0
va (VaSet
vasetType 3
)
xt "69063,10000,92000,17000"
pts [
"69063,17000"
"69063,10000"
"92000,10000"
]
)
start &125
end &62
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2564,0
va (VaSet
font "arial,8,0"
)
xt "89000,9000,91300,10000"
st "WrEn"
blo "89000,9800"
tm "WireNameMgr"
)
)
on &12
)
*143 (Wire
uid 2569,0
shape (OrthoPolyLine
uid 2570,0
va (VaSet
vasetType 3
)
xt "89000,13000,102000,20000"
pts [
"98000,20000"
"102000,20000"
"102000,15000"
"89000,15000"
"89000,13000"
"92000,13000"
]
)
start &69
end &62
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2576,0
va (VaSet
font "arial,8,0"
)
xt "99000,19000,102000,20000"
st "StepClk"
blo "99000,19800"
tm "WireNameMgr"
)
)
on &66
)
*144 (Wire
uid 2581,0
optionalChildren [
*145 (BdJunction
uid 3272,0
ps "OnConnectorStrategy"
shape (Circle
uid 3273,0
va (VaSet
vasetType 1
)
xt "105600,5600,106400,6400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2582,0
va (VaSet
vasetType 3
)
xt "100000,6000,116000,6000"
pts [
"100000,6000"
"116000,6000"
]
)
start &62
end &77
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2588,0
va (VaSet
font "arial,8,0"
)
xt "101000,5000,102200,6000"
st "Ld"
blo "101000,5800"
tm "WireNameMgr"
)
)
on &67
)
*146 (Wire
uid 2593,0
optionalChildren [
*147 (BdJunction
uid 3278,0
ps "OnConnectorStrategy"
shape (Circle
uid 3279,0
va (VaSet
vasetType 1
)
xt "104600,6600,105400,7400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2594,0
va (VaSet
vasetType 3
)
xt "100000,7000,116000,7000"
pts [
"100000,7000"
"116000,7000"
]
)
start &62
end &77
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2600,0
va (VaSet
font "arial,8,0"
)
xt "101000,6000,103400,7000"
st "ClkEn"
blo "101000,6800"
tm "WireNameMgr"
)
)
on &68
)
*148 (Wire
uid 2621,0
shape (OrthoPolyLine
uid 2622,0
va (VaSet
vasetType 3
)
xt "83000,25000,90000,25000"
pts [
"83000,25000"
"90000,25000"
]
)
start &101
end &69
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2628,0
va (VaSet
font "arial,8,0"
)
xt "86000,24000,88800,25000"
st "StepEn"
blo "86000,24800"
tm "WireNameMgr"
)
)
on &73
)
*149 (Wire
uid 2631,0
optionalChildren [
*150 (BdJunction
uid 4597,0
ps "OnConnectorStrategy"
shape (Circle
uid 4598,0
va (VaSet
vasetType 1
)
xt "84600,18600,85400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2632,0
va (VaSet
vasetType 3
)
xt "85000,11000,90000,19000"
pts [
"85000,11000"
"85000,19000"
"90000,19000"
]
)
start &121
end &69
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2636,0
va (VaSet
font "arial,8,0"
)
xt "87000,18000,89000,19000"
st "F8M"
blo "87000,18800"
tm "WireNameMgr"
)
)
on &6
)
*151 (Wire
uid 2651,0
shape (OrthoPolyLine
uid 2652,0
va (VaSet
vasetType 3
)
xt "98000,22000,102000,22000"
pts [
"98000,22000"
"102000,22000"
]
)
start &69
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2658,0
va (VaSet
font "arial,8,0"
)
xt "99000,21000,102300,22000"
st "Running"
blo "99000,21800"
tm "WireNameMgr"
)
)
on &74
)
*152 (Wire
uid 2679,0
optionalChildren [
*153 (BdJunction
uid 2705,0
ps "OnConnectorStrategy"
shape (Circle
uid 2706,0
va (VaSet
vasetType 1
)
xt "83600,11600,84400,12400"
radius 400
)
)
*154 (BdJunction
uid 4573,0
ps "OnConnectorStrategy"
shape (Circle
uid 4574,0
va (VaSet
vasetType 1
)
xt "66600,11600,67400,12400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2680,0
va (VaSet
vasetType 3
)
xt "65000,12000,92000,12000"
pts [
"65000,12000"
"92000,12000"
]
)
start &76
end &62
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2686,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67000,11000,68300,12000"
st "rst"
blo "67000,11800"
tm "WireNameMgr"
)
)
on &75
)
*155 (Wire
uid 2697,0
shape (OrthoPolyLine
uid 2698,0
va (VaSet
vasetType 3
)
xt "84000,12000,90000,20000"
pts [
"84000,12000"
"84000,20000"
"90000,20000"
]
)
start &153
end &69
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2704,0
va (VaSet
font "arial,8,0"
)
xt "87000,19000,88300,20000"
st "rst"
blo "87000,19800"
tm "WireNameMgr"
)
)
on &75
)
*156 (Wire
uid 2759,0
shape (OrthoPolyLine
uid 2760,0
va (VaSet
vasetType 3
)
xt "108000,10000,116000,10000"
pts [
"108000,10000"
"116000,10000"
]
)
end &77
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2766,0
va (VaSet
font "arial,8,0"
)
xt "109000,9000,111600,10000"
st "PosEn"
blo "109000,9800"
tm "WireNameMgr"
)
)
on &61
)
*157 (Wire
uid 2769,0
optionalChildren [
*158 (BdJunction
uid 3304,0
ps "OnConnectorStrategy"
shape (Circle
uid 3305,0
va (VaSet
vasetType 1
)
xt "111600,10600,112400,11400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2770,0
va (VaSet
vasetType 3
)
xt "108000,11000,116000,11000"
pts [
"108000,11000"
"116000,11000"
]
)
end &77
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2776,0
va (VaSet
font "arial,8,0"
)
xt "109000,10000,111000,11000"
st "F8M"
blo "109000,10800"
tm "WireNameMgr"
)
)
on &6
)
*159 (Wire
uid 2779,0
optionalChildren [
*160 (BdJunction
uid 3296,0
ps "OnConnectorStrategy"
shape (Circle
uid 3297,0
va (VaSet
vasetType 1
)
xt "110600,11600,111400,12400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2780,0
va (VaSet
vasetType 3
)
xt "108000,12000,116000,12000"
pts [
"108000,12000"
"116000,12000"
]
)
end &77
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2786,0
va (VaSet
font "arial,8,0"
)
xt "109000,11000,110300,12000"
st "rst"
blo "109000,11800"
tm "WireNameMgr"
)
)
on &75
)
*161 (Wire
uid 2789,0
shape (OrthoPolyLine
uid 2790,0
va (VaSet
vasetType 3
)
xt "108000,9000,116000,9000"
pts [
"108000,9000"
"116000,9000"
]
)
end &77
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2796,0
va (VaSet
font "arial,8,0"
)
xt "109000,8000,111300,9000"
st "RdEn"
blo "109000,8800"
tm "WireNameMgr"
)
)
on &10
)
*162 (Wire
uid 2809,0
shape (OrthoPolyLine
uid 2810,0
va (VaSet
vasetType 3
)
xt "108000,8000,116000,8000"
pts [
"108000,8000"
"116000,8000"
]
)
end &77
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2816,0
va (VaSet
font "arial,8,0"
)
xt "109000,7000,112700,8000"
st "ResetPos"
blo "109000,7800"
tm "WireNameMgr"
)
)
on &99
)
*163 (Wire
uid 2941,0
shape (OrthoPolyLine
uid 2942,0
va (VaSet
vasetType 3
)
xt "110000,21000,115250,21000"
pts [
"110000,21000"
"115250,21000"
]
)
end &107
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2948,0
va (VaSet
font "arial,8,0"
)
xt "113000,20000,115100,21000"
st "CtEn"
blo "113000,20800"
tm "WireNameMgr"
)
)
on &60
)
*164 (Wire
uid 2965,0
shape (OrthoPolyLine
uid 2966,0
va (VaSet
vasetType 3
)
xt "113000,13000,127000,18000"
pts [
"126750,18000"
"127000,18000"
"127000,15000"
"113000,15000"
"113000,13000"
"116000,13000"
]
)
start &109
end &77
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2972,0
va (VaSet
font "arial,8,0"
)
xt "127000,17000,129700,18000"
st "DirOut"
blo "127000,17800"
tm "WireNameMgr"
)
)
on &85
)
*165 (Wire
uid 2973,0
shape (OrthoPolyLine
uid 2974,0
va (VaSet
vasetType 3
)
xt "126750,26000,129000,26000"
pts [
"126750,26000"
"129000,26000"
]
)
start &114
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2980,0
va (VaSet
font "arial,8,0"
)
xt "126000,26000,128800,27000"
st "ZeroCt"
blo "126000,26800"
tm "WireNameMgr"
)
)
on &100
)
*166 (Wire
uid 3164,0
shape (OrthoPolyLine
uid 3165,0
va (VaSet
vasetType 3
)
xt "66000,37000,73000,37000"
pts [
"66000,37000"
"73000,37000"
]
)
end &86
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3171,0
va (VaSet
font "arial,8,0"
)
xt "67000,36000,69000,37000"
st "F8M"
blo "67000,36800"
tm "WireNameMgr"
)
)
on &6
)
*167 (Wire
uid 3174,0
shape (OrthoPolyLine
uid 3175,0
va (VaSet
vasetType 3
)
xt "66000,34000,73000,34000"
pts [
"66000,34000"
"73000,34000"
]
)
end &86
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3181,0
va (VaSet
font "arial,8,0"
)
xt "67000,33000,69300,34000"
st "RdEn"
blo "67000,33800"
tm "WireNameMgr"
)
)
on &10
)
*168 (Wire
uid 3184,0
shape (OrthoPolyLine
uid 3185,0
va (VaSet
vasetType 3
)
xt "66000,35000,73000,35000"
pts [
"66000,35000"
"73000,35000"
]
)
end &86
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3191,0
va (VaSet
font "arial,8,0"
)
xt "67000,34000,69300,35000"
st "WrEn"
blo "67000,34800"
tm "WireNameMgr"
)
)
on &12
)
*169 (Wire
uid 3194,0
shape (OrthoPolyLine
uid 3195,0
va (VaSet
vasetType 3
)
xt "66000,36000,73000,36000"
pts [
"66000,36000"
"73000,36000"
]
)
end &86
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3201,0
va (VaSet
font "arial,8,0"
)
xt "67000,35000,69600,36000"
st "CfgEn"
blo "67000,35800"
tm "WireNameMgr"
)
)
on &59
)
*170 (Wire
uid 3204,0
shape (OrthoPolyLine
uid 3205,0
va (VaSet
vasetType 3
)
xt "81000,36000,98000,36000"
pts [
"81000,36000"
"98000,36000"
]
)
start &86
end &81
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3211,0
va (VaSet
font "arial,8,0"
)
xt "83000,35000,85600,36000"
st "InLimit"
blo "83000,35800"
tm "WireNameMgr"
)
)
on &90
)
*171 (Wire
uid 3214,0
shape (OrthoPolyLine
uid 3215,0
va (VaSet
vasetType 3
)
xt "81000,37000,98000,37000"
pts [
"81000,37000"
"98000,37000"
]
)
start &86
end &81
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3221,0
va (VaSet
font "arial,8,0"
)
xt "83000,36000,86200,37000"
st "OutLimit"
blo "83000,36800"
tm "WireNameMgr"
)
)
on &91
)
*172 (Wire
uid 3224,0
shape (OrthoPolyLine
uid 3225,0
va (VaSet
vasetType 3
)
xt "81000,47000,98000,47000"
pts [
"81000,47000"
"98000,47000"
]
)
start &86
end &95
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3231,0
va (VaSet
font "arial,8,0"
)
xt "82000,46000,85200,47000"
st "ZeroRef"
blo "82000,46800"
tm "WireNameMgr"
)
)
on &92
)
*173 (Wire
uid 3240,0
optionalChildren [
*174 (BdJunction
uid 3499,0
ps "OnConnectorStrategy"
shape (Circle
uid 3500,0
va (VaSet
vasetType 1
)
xt "70600,37600,71400,38400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3241,0
va (VaSet
vasetType 3
)
xt "66000,38000,73000,38000"
pts [
"66000,38000"
"73000,38000"
]
)
end &86
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3247,0
va (VaSet
font "arial,8,0"
)
xt "67000,37000,69700,38000"
st "DirOut"
blo "67000,37800"
tm "WireNameMgr"
)
)
on &85
)
*175 (Wire
uid 3250,0
shape (OrthoPolyLine
uid 3251,0
va (VaSet
vasetType 3
)
xt "66000,39000,73000,39000"
pts [
"66000,39000"
"73000,39000"
]
)
end &86
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3257,0
va (VaSet
font "arial,8,0"
)
xt "67000,38000,70300,39000"
st "Running"
blo "67000,38800"
tm "WireNameMgr"
)
)
on &74
)
*176 (Wire
uid 3266,0
shape (OrthoPolyLine
uid 3267,0
va (VaSet
vasetType 3
)
xt "106000,6000,115250,19000"
pts [
"106000,6000"
"106000,19000"
"115250,19000"
]
)
start &145
end &112
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3271,0
va (VaSet
font "arial,8,0"
)
xt "113000,18000,114200,19000"
st "Ld"
blo "113000,18800"
tm "WireNameMgr"
)
)
on &67
)
*177 (Wire
uid 3274,0
shape (OrthoPolyLine
uid 3275,0
va (VaSet
vasetType 3
)
xt "105000,7000,115250,20000"
pts [
"105000,7000"
"105000,20000"
"115250,20000"
]
)
start &147
end &106
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3277,0
va (VaSet
font "arial,8,0"
)
xt "112000,19000,114400,20000"
st "ClkEn"
blo "112000,19800"
tm "WireNameMgr"
)
)
on &68
)
*178 (Wire
uid 3282,0
shape (OrthoPolyLine
uid 3283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,3000,115250,17000"
pts [
"107000,3000"
"107000,17000"
"115250,17000"
]
)
start &137
end &108
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3287,0
va (VaSet
font "arial,8,0"
)
xt "108000,16000,110000,17000"
st "Data"
blo "108000,16800"
tm "WireNameMgr"
)
)
on &27
)
*179 (Wire
uid 3290,0
shape (OrthoPolyLine
uid 3291,0
va (VaSet
vasetType 3
)
xt "111000,12000,115250,25000"
pts [
"111000,12000"
"111000,25000"
"115250,25000"
]
)
start &160
end &113
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3295,0
va (VaSet
font "arial,8,0"
)
xt "113000,24000,114300,25000"
st "rst"
blo "113000,24800"
tm "WireNameMgr"
)
)
on &75
)
*180 (Wire
uid 3298,0
shape (OrthoPolyLine
uid 3299,0
va (VaSet
vasetType 3
)
xt "112000,11000,115250,24000"
pts [
"112000,11000"
"112000,24000"
"115250,24000"
]
)
start &158
end &111
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3303,0
va (VaSet
font "arial,8,0"
)
xt "112000,23000,114000,24000"
st "F8M"
blo "112000,23800"
tm "WireNameMgr"
)
)
on &6
)
*181 (Wire
uid 3306,0
shape (OrthoPolyLine
uid 3307,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,19000,71250,19000"
pts [
"67000,19000"
"71250,19000"
]
)
start *182 (Ripper
uid 3310,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"66000,18000"
"67000,19000"
]
uid 3311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,18000,67000,19000"
)
)
end &45
sat 32
eat 32
sty 1
sl "(11 DOWNTO 8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3309,0
va (VaSet
font "arial,8,0"
)
xt "67000,18000,71400,19000"
st "Data(11:8)"
blo "67000,18800"
tm "WireNameMgr"
)
)
on &27
)
*183 (Wire
uid 3493,0
optionalChildren [
*184 (BdJunction
uid 3543,0
ps "OnConnectorStrategy"
shape (Circle
uid 3544,0
va (VaSet
vasetType 1
)
xt "91600,34600,92400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3494,0
va (VaSet
vasetType 3
)
xt "71000,31000,98000,38000"
pts [
"71000,38000"
"71000,31000"
"92000,31000"
"92000,35000"
"98000,35000"
]
)
start &174
end &81
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3498,0
va (VaSet
font "arial,8,0"
)
xt "94000,34000,96700,35000"
st "DirOut"
blo "94000,34800"
tm "WireNameMgr"
)
)
on &85
)
*185 (Wire
uid 3503,0
shape (OrthoPolyLine
uid 3504,0
va (VaSet
vasetType 3
)
xt "106000,36000,110000,36000"
pts [
"106000,36000"
"110000,36000"
]
)
start &81
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 3509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3510,0
va (VaSet
font "arial,8,0"
)
xt "108000,35000,110000,36000"
st "Limit"
blo "108000,35800"
tm "WireNameMgr"
)
)
on &93
)
*186 (Wire
uid 3513,0
shape (OrthoPolyLine
uid 3514,0
va (VaSet
vasetType 3
)
xt "95000,39000,109000,43000"
pts [
"106000,39000"
"109000,39000"
"109000,41000"
"95000,41000"
"95000,43000"
"98000,43000"
]
)
start &81
end &95
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3520,0
va (VaSet
font "arial,8,0"
)
xt "95000,40000,98400,41000"
st "ArmZero"
blo "95000,40800"
tm "WireNameMgr"
)
)
on &94
)
*187 (Wire
uid 3537,0
shape (OrthoPolyLine
uid 3538,0
va (VaSet
vasetType 3
)
xt "92000,35000,98000,46000"
pts [
"92000,35000"
"92000,46000"
"98000,46000"
]
)
start &184
end &95
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3542,0
va (VaSet
font "arial,8,0"
)
xt "94000,45000,96700,46000"
st "DirOut"
blo "94000,45800"
tm "WireNameMgr"
)
)
on &85
)
*188 (Wire
uid 3547,0
shape (OrthoPolyLine
uid 3548,0
va (VaSet
vasetType 3
)
xt "106000,44000,111000,44000"
pts [
"106000,44000"
"111000,44000"
]
)
start &95
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 3553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3554,0
va (VaSet
font "arial,8,0"
)
xt "107000,43000,110700,44000"
st "ResetPos"
blo "107000,43800"
tm "WireNameMgr"
)
)
on &99
)
*189 (Wire
uid 3629,0
shape (OrthoPolyLine
uid 3630,0
va (VaSet
vasetType 3
)
xt "69000,25000,75000,25000"
pts [
"69000,25000"
"75000,25000"
]
)
end &101
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3636,0
va (VaSet
font "arial,8,0"
)
xt "70000,24000,74300,25000"
st "CMDENBL"
blo "70000,24800"
tm "WireNameMgr"
)
)
on &4
)
*190 (Wire
uid 3639,0
shape (OrthoPolyLine
uid 3640,0
va (VaSet
vasetType 3
)
xt "69000,26000,75000,26000"
pts [
"69000,26000"
"75000,26000"
]
)
end &101
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3646,0
va (VaSet
font "arial,8,0"
)
xt "70000,25000,72800,26000"
st "ZeroCt"
blo "70000,25800"
tm "WireNameMgr"
)
)
on &100
)
*191 (Wire
uid 3649,0
shape (OrthoPolyLine
uid 3650,0
va (VaSet
vasetType 3
)
xt "69000,27000,75000,27000"
pts [
"69000,27000"
"75000,27000"
]
)
end &101
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3656,0
va (VaSet
font "arial,8,0"
)
xt "70000,26000,72000,27000"
st "Limit"
blo "70000,26800"
tm "WireNameMgr"
)
)
on &93
)
*192 (Wire
uid 4553,0
optionalChildren [
&182
]
shape (OrthoPolyLine
uid 4554,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,2000,73000,33000"
pts [
"66000,2000"
"66000,33000"
"73000,33000"
]
)
start &138
end &86
sat 32
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4558,0
va (VaSet
font "arial,8,0"
)
xt "67000,32000,69000,33000"
st "Data"
blo "67000,32800"
tm "WireNameMgr"
)
)
on &27
)
*193 (Wire
uid 4569,0
optionalChildren [
*194 (BdJunction
uid 4581,0
ps "OnConnectorStrategy"
shape (Circle
uid 4582,0
va (VaSet
vasetType 1
)
xt "66600,19600,67400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4570,0
va (VaSet
vasetType 3
)
xt "67000,12000,71250,20000"
pts [
"67000,12000"
"67000,20000"
"71250,20000"
]
)
start &154
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4572,0
va (VaSet
font "arial,8,0"
)
xt "69250,19000,70550,20000"
st "rst"
blo "69250,19800"
tm "WireNameMgr"
)
)
on &75
)
*195 (Wire
uid 4575,0
optionalChildren [
*196 (BdJunction
uid 4589,0
ps "OnConnectorStrategy"
shape (Circle
uid 4590,0
va (VaSet
vasetType 1
)
xt "92600,38600,93400,39400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4576,0
va (VaSet
vasetType 3
)
xt "67000,20000,98000,45000"
pts [
"67000,20000"
"67000,30000"
"93000,30000"
"93000,45000"
"98000,45000"
]
)
start &194
end &95
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4580,0
va (VaSet
font "arial,8,0"
)
xt "95000,44000,96300,45000"
st "rst"
blo "95000,44800"
tm "WireNameMgr"
)
)
on &75
)
*197 (Wire
uid 4583,0
shape (OrthoPolyLine
uid 4584,0
va (VaSet
vasetType 3
)
xt "93000,39000,98000,39000"
pts [
"93000,39000"
"98000,39000"
]
)
start &196
end &81
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4588,0
va (VaSet
font "arial,8,0"
)
xt "95000,38000,96300,39000"
st "rst"
blo "95000,38800"
tm "WireNameMgr"
)
)
on &75
)
*198 (Wire
uid 4591,0
optionalChildren [
*199 (BdJunction
uid 4605,0
ps "OnConnectorStrategy"
shape (Circle
uid 4606,0
va (VaSet
vasetType 1
)
xt "93600,37600,94400,38400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4592,0
va (VaSet
vasetType 3
)
xt "85000,19000,98000,38000"
pts [
"85000,19000"
"85000,29000"
"94000,29000"
"94000,38000"
"98000,38000"
]
)
start &150
end &81
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4596,0
va (VaSet
font "arial,8,0"
)
xt "95000,37000,97000,38000"
st "F8M"
blo "95000,37800"
tm "WireNameMgr"
)
)
on &6
)
*200 (Wire
uid 4599,0
shape (OrthoPolyLine
uid 4600,0
va (VaSet
vasetType 3
)
xt "94000,38000,98000,44000"
pts [
"94000,38000"
"94000,44000"
"98000,44000"
]
)
start &199
end &95
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4604,0
va (VaSet
font "arial,8,0"
)
xt "95000,43000,97000,44000"
st "F8M"
blo "95000,43800"
tm "WireNameMgr"
)
)
on &6
)
*201 (Wire
uid 4609,0
shape (OrthoPolyLine
uid 4610,0
va (VaSet
vasetType 3
)
xt "66000,40000,73000,40000"
pts [
"66000,40000"
"73000,40000"
]
)
end &86
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 4615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4616,0
va (VaSet
font "arial,8,0"
)
xt "67000,39000,70000,40000"
st "StepClk"
blo "67000,39800"
tm "WireNameMgr"
)
)
on &66
)
*202 (Wire
uid 4878,0
optionalChildren [
*203 (Ripper
uid 4890,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"106000,24000"
"107000,23000"
]
uid 4891,0
va (VaSet
vasetType 3
)
xt "106000,23000,107000,24000"
)
)
]
shape (OrthoPolyLine
uid 4879,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,24000,108000,24000"
pts [
"103000,24000"
"108000,24000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4885,0
va (VaSet
font "arial,8,0"
)
xt "103000,24000,108000,25000"
st "OpCd : (2:0)"
blo "103000,24800"
tm "WireNameMgr"
)
)
on &8
)
*204 (Wire
uid 4886,0
shape (OrthoPolyLine
uid 4887,0
va (VaSet
vasetType 3
)
xt "107000,22000,115250,23000"
pts [
"115250,22000"
"107000,22000"
"107000,23000"
]
)
start &110
end &203
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4889,0
va (VaSet
font "arial,8,0"
)
xt "111250,17000,114650,18000"
st "OpCd(1)"
blo "111250,17800"
tm "WireNameMgr"
)
)
on &8
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *205 (PackageList
uid 297,0
stg "VerticalLayoutStrategy"
textVec [
*206 (Text
uid 298,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*207 (MLText
uid 299,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 300,0
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
uid 301,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*209 (Text
uid 302,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*210 (MLText
uid 303,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*211 (Text
uid 304,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*212 (MLText
uid 305,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*213 (Text
uid 306,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*214 (MLText
uid 307,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,22,1281,1024"
viewArea "53200,-8600,134897,54925"
cachedDiagramExtent "0,0,129700,51000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\proteus\\Ansel,winspool,"
fileName "ANSEL"
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1013
paperHeight 783
windowsPaperWidth 1013
windowsPaperHeight 783
paperType "LETTER"
windowsPaperName "LETTER"
windowsPaperType 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
showPageNumbers 1
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-8000,0"
lastUid 5689,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*216 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*217 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*219 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*220 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*222 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*223 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*225 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*226 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*227 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*228 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*229 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*231 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*232 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*233 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*235 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,200,25400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1200,22700,2200"
st "Ports:"
blo "20000,2000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,200,23800,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,200,20000,200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,15800,27100,16800"
st "Diagram Signals:"
blo "20000,16600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,200,24700,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,200,20000,200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 109,0
usingSuid 1
emptyRow *236 (LEmptyRow
)
uid 310,0
optionalChildren [
*237 (RefLabelRowHdr
)
*238 (TitleRowHdr
)
*239 (FilterRowHdr
)
*240 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*241 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*242 (GroupColHdr
tm "GroupColHdrMgr"
)
*243 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*244 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*245 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*246 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*247 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*248 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*249 (LeafLogPort
port (LogicalPort
decl (Decl
n "CMDENBL"
t "std_ulogic"
o 1
suid 2,0
)
)
uid 233,0
)
*250 (LeafLogPort
port (LogicalPort
decl (Decl
n "ChanSel"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 235,0
)
*251 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 6,0
)
)
uid 239,0
)
*252 (LeafLogPort
port (LogicalPort
decl (Decl
n "OpCd"
t "std_ulogic_vector"
b "(2 DOWNTO 0)"
o 9
suid 11,0
)
)
uid 249,0
)
*253 (LeafLogPort
port (LogicalPort
decl (Decl
n "RdEn"
t "std_ulogic"
o 10
suid 12,0
)
)
uid 251,0
)
*254 (LeafLogPort
port (LogicalPort
decl (Decl
n "WrEn"
t "std_ulogic"
o 11
suid 15,0
)
)
uid 253,0
)
*255 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Dir"
t "std_ulogic"
o 14
suid 17,0
)
)
uid 366,0
)
*256 (LeafLogPort
port (LogicalPort
lang 10
m 2
decl (Decl
n "Data"
t "std_logic_vector"
b "( 15 DOWNTO 0 )"
o 17
suid 18,0
)
)
uid 368,0
)
*257 (LeafLogPort
port (LogicalPort
decl (Decl
n "KillA"
t "std_ulogic"
o 5
suid 19,0
)
)
uid 370,0
)
*258 (LeafLogPort
port (LogicalPort
decl (Decl
n "KillB"
t "std_ulogic"
o 6
suid 20,0
)
)
uid 372,0
)
*259 (LeafLogPort
port (LogicalPort
decl (Decl
n "LimI"
t "std_ulogic"
o 7
suid 21,0
)
)
uid 374,0
)
*260 (LeafLogPort
port (LogicalPort
decl (Decl
n "LimO"
t "std_ulogic"
o 8
suid 22,0
)
)
uid 376,0
)
*261 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Run"
t "std_ulogic"
o 15
suid 23,0
)
)
uid 378,0
)
*262 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Step"
t "std_ulogic"
o 16
suid 24,0
)
)
uid 380,0
)
*263 (LeafLogPort
port (LogicalPort
decl (Decl
n "ZR"
t "std_ulogic"
o 12
suid 25,0
)
)
uid 382,0
)
*264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rclk"
t "std_ulogic"
o 34
suid 33,0
)
)
uid 1577,0
)
*265 (LeafLogPort
port (LogicalPort
decl (Decl
n "F4M"
t "std_ulogic"
o 3
suid 41,0
)
)
uid 2320,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CfgEn"
t "std_ulogic"
o 19
suid 44,0
)
)
uid 2543,0
)
*267 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CtEn"
t "std_ulogic"
o 21
suid 46,0
)
)
uid 2545,0
)
*268 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PosEn"
t "std_ulogic"
o 27
suid 48,0
)
)
uid 2547,0
)
*269 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "StepClk"
t "std_ulogic"
o 30
suid 50,0
)
)
uid 2603,0
)
*270 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Ld"
t "std_ulogic"
o 24
suid 52,0
)
)
uid 2605,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ClkEn"
t "std_ulogic"
o 20
suid 54,0
)
)
uid 2607,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "StepEn"
t "std_ulogic"
o 31
suid 56,0
)
)
uid 2673,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Running"
t "std_ulogic"
o 29
suid 59,0
)
)
uid 2675,0
)
*274 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 13
suid 61,0
)
)
uid 2695,0
)
*275 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "DirOut"
t "std_ulogic"
o 22
suid 77,0
)
)
uid 2907,0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "InLimit"
t "std_ulogic"
o 23
suid 88,0
)
)
uid 3312,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OutLimit"
t "std_ulogic"
o 26
suid 89,0
)
)
uid 3314,0
)
*278 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZeroRef"
t "std_logic"
o 33
suid 90,0
)
)
uid 3316,0
)
*279 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Limit"
t "std_ulogic"
o 25
suid 95,0
)
)
uid 3575,0
)
*280 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ArmZero"
t "std_ulogic"
o 18
suid 97,0
)
)
uid 3577,0
)
*281 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ResetPos"
t "std_ulogic"
o 28
suid 99,0
)
)
uid 3579,0
)
*282 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "ZeroCt"
t "std_ulogic"
o 32
suid 103,0
)
)
uid 3615,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 323,0
optionalChildren [
*283 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *284 (MRCItem
litem &236
pos 34
dimension 20
)
uid 325,0
optionalChildren [
*285 (MRCItem
litem &237
pos 0
dimension 20
uid 326,0
)
*286 (MRCItem
litem &238
pos 1
dimension 23
uid 327,0
)
*287 (MRCItem
litem &239
pos 2
hidden 1
dimension 20
uid 328,0
)
*288 (MRCItem
litem &249
pos 0
dimension 20
uid 234,0
)
*289 (MRCItem
litem &250
pos 1
dimension 20
uid 236,0
)
*290 (MRCItem
litem &251
pos 3
dimension 20
uid 240,0
)
*291 (MRCItem
litem &252
pos 8
dimension 20
uid 250,0
)
*292 (MRCItem
litem &253
pos 9
dimension 20
uid 252,0
)
*293 (MRCItem
litem &254
pos 11
dimension 20
uid 254,0
)
*294 (MRCItem
litem &255
pos 14
dimension 20
uid 365,0
)
*295 (MRCItem
litem &256
pos 13
dimension 20
uid 367,0
)
*296 (MRCItem
litem &257
pos 4
dimension 20
uid 369,0
)
*297 (MRCItem
litem &258
pos 5
dimension 20
uid 371,0
)
*298 (MRCItem
litem &259
pos 6
dimension 20
uid 373,0
)
*299 (MRCItem
litem &260
pos 7
dimension 20
uid 375,0
)
*300 (MRCItem
litem &261
pos 16
dimension 20
uid 377,0
)
*301 (MRCItem
litem &262
pos 15
dimension 20
uid 379,0
)
*302 (MRCItem
litem &263
pos 12
dimension 20
uid 381,0
)
*303 (MRCItem
litem &264
pos 19
dimension 20
uid 1578,0
)
*304 (MRCItem
litem &265
pos 2
dimension 20
uid 2321,0
)
*305 (MRCItem
litem &266
pos 18
dimension 20
uid 2544,0
)
*306 (MRCItem
litem &267
pos 21
dimension 20
uid 2546,0
)
*307 (MRCItem
litem &268
pos 31
dimension 20
uid 2548,0
)
*308 (MRCItem
litem &269
pos 28
dimension 20
uid 2604,0
)
*309 (MRCItem
litem &270
pos 26
dimension 20
uid 2606,0
)
*310 (MRCItem
litem &271
pos 20
dimension 20
uid 2608,0
)
*311 (MRCItem
litem &272
pos 27
dimension 20
uid 2674,0
)
*312 (MRCItem
litem &273
pos 32
dimension 20
uid 2676,0
)
*313 (MRCItem
litem &274
pos 10
dimension 20
uid 2696,0
)
*314 (MRCItem
litem &275
pos 22
dimension 20
uid 2908,0
)
*315 (MRCItem
litem &276
pos 25
dimension 20
uid 3313,0
)
*316 (MRCItem
litem &277
pos 30
dimension 20
uid 3315,0
)
*317 (MRCItem
litem &278
pos 23
dimension 20
uid 3317,0
)
*318 (MRCItem
litem &279
pos 29
dimension 20
uid 3576,0
)
*319 (MRCItem
litem &280
pos 17
dimension 20
uid 3578,0
)
*320 (MRCItem
litem &281
pos 33
dimension 20
uid 3580,0
)
*321 (MRCItem
litem &282
pos 24
dimension 20
uid 3616,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 329,0
optionalChildren [
*322 (MRCItem
litem &240
pos 0
dimension 20
uid 330,0
)
*323 (MRCItem
litem &242
pos 1
dimension 50
uid 331,0
)
*324 (MRCItem
litem &243
pos 2
dimension 54
sortAscending 0
uid 332,0
)
*325 (MRCItem
litem &244
pos 3
dimension 47
uid 333,0
)
*326 (MRCItem
litem &245
pos 4
dimension 100
uid 334,0
)
*327 (MRCItem
litem &246
pos 5
dimension 100
uid 335,0
)
*328 (MRCItem
litem &247
pos 6
dimension 87
uid 336,0
)
*329 (MRCItem
litem &248
pos 7
dimension 80
uid 337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 324,0
vaOverrides [
]
)
]
)
uid 309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *330 (LEmptyRow
)
uid 339,0
optionalChildren [
*331 (RefLabelRowHdr
)
*332 (TitleRowHdr
)
*333 (FilterRowHdr
)
*334 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*335 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*336 (GroupColHdr
tm "GroupColHdrMgr"
)
*337 (NameColHdr
tm "GenericNameColHdrMgr"
)
*338 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*339 (InitColHdr
tm "GenericValueColHdrMgr"
)
*340 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*341 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 351,0
optionalChildren [
*342 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *343 (MRCItem
litem &330
pos 0
dimension 20
)
uid 353,0
optionalChildren [
*344 (MRCItem
litem &331
pos 0
dimension 20
uid 354,0
)
*345 (MRCItem
litem &332
pos 1
dimension 23
uid 355,0
)
*346 (MRCItem
litem &333
pos 2
hidden 1
dimension 20
uid 356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 357,0
optionalChildren [
*347 (MRCItem
litem &334
pos 0
dimension 20
uid 358,0
)
*348 (MRCItem
litem &336
pos 1
dimension 50
uid 359,0
)
*349 (MRCItem
litem &337
pos 2
dimension 100
uid 360,0
)
*350 (MRCItem
litem &338
pos 3
dimension 100
uid 361,0
)
*351 (MRCItem
litem &339
pos 4
dimension 50
uid 362,0
)
*352 (MRCItem
litem &340
pos 5
dimension 50
uid 363,0
)
*353 (MRCItem
litem &341
pos 6
dimension 80
uid 364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 352,0
vaOverrides [
]
)
]
)
uid 338,0
type 1
)
activeModelName "BlockDiag"
)
