(DELAYFILE
 (SDFVERSION "2.1")
 (DESIGN "spi_test")
 (DATE "Thu Feb 04 12:03:03 2016")
 (VENDOR "ACTEL")
 (PROGRAM "Microsemi Libero Software, Release v11.6 Copyright (C) 1989-2015 Microsemi Corp. ")
 (VERSION "11.6.0.34")
 (DIVIDER /)
 (VOLTAGE 1.58:1.50:1.43)
 (PROCESS "best:nom:worst")
 (TEMPERATURE 0:25:70)
 (TIMESCALE 100ps)

//Data source: Silicon verified

 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_19)
 (DELAY
  (ABSOLUTE
     (PORT A (8.70:10.78:11.66) (8.30:10.29:11.13))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.73:9.59:10.37) (7.27:9.01:9.75))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (11.94:14.80:16.01) (11.13:13.80:14.93))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE spi_master_0\/state_q_RNO_2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.55:3.17:3.43) (2.70:3.35:3.62))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (3.75:4.71:5.27) (4.01:5.03:5.62))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNIO87A\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.54:3.83) (2.71:3.36:3.63))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (8.19:10.15:10.98) (7.70:9.55:10.33))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.77:3.44:3.72) (2.93:3.63:3.92))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.49:3.08:3.33) (2.40:2.98:3.22))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.26:4.04:4.37) (3.03:3.76:4.07))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNIB9ND\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.77:9.64:10.42) (7.39:9.16:9.91))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (8.69:10.77:11.65) (8.40:10.42:11.26))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.39:7.92:8.57) (6.50:8.06:8.72))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.47:15.46:16.72) (13.02:16.15:17.46))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE test_constants_spi_0\/da_n4)
 (DELAY
  (ABSOLUTE
     (PORT A (5.09:6.32:6.83) (4.87:6.04:6.53))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (6.28:7.79:8.42) (6.18:7.66:8.29))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.71:3.36:3.63) (2.55:3.16:3.41))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_36)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.34:3.61) (2.53:3.13:3.39))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (10.28:12.74:13.78) (9.44:11.70:12.66))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (13.39:16.60:17.95) (12.78:15.84:17.13))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_33)
 (DELAY
  (ABSOLUTE
     (PORT A (6.91:8.57:9.27) (6.31:7.83:8.47))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.98:9.89:10.70) (7.36:9.12:9.86))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.32:4.11:4.45) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.46:8.01:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.02:26.06:28.19) (22.16:27.48:29.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_23)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/data_q_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.35:11.59:12.54) (9.90:12.27:13.27))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.20:13.89:15.02) (10.54:13.07:14.14))
     (PORT CLK (6.44:7.99:8.64) (6.56:8.13:8.79))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.02:19.86:21.48) (16.78:20.80:22.50))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_44)
 (DELAY
  (ABSOLUTE
     (PORT A (6.36:7.88:8.52) (6.12:7.58:8.20))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNISC7A\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.71:4.60:4.97) (3.42:4.24:4.58))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (9.50:11.78:12.74) (8.97:11.13:12.03))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE spi_master_0\/state_q_RNO_3\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:8.12:8.78) (7.15:8.86:9.59))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (9.60:11.90:12.87) (10.39:12.89:13.94))
     (IOPATH B Y (3.75:4.71:5.27) (4.01:5.03:5.62))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1B")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.22:6.47:7.00) (4.78:5.92:6.40))
     (IOPATH A Y (2.98:3.74:4.18) (3.19:4.01:4.48))
     (PORT B (8.24:10.21:11.04) (7.64:9.47:10.24))
     (IOPATH B Y (2.88:3.62:4.04) (3.78:4.75:5.31))
     (PORT C (2.67:3.31:3.58) (2.83:3.50:3.79))
     (IOPATH C Y (4.48:5.63:6.29) (4.87:6.11:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.36:7.89:8.53) (6.48:8.03:8.69))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.44:31.54:34.12) (27.42:33.99:36.76))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_32)
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (6.49:8.04:8.70) (6.00:7.44:8.05))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (4.73:5.87:6.34) (4.42:5.48:5.93))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.59:8.17:8.84) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (7.73:9.59:10.37) (8.03:9.96:10.77))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_37)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_40)
 (DELAY
  (ABSOLUTE
     (PORT A (8.75:10.84:11.73) (8.44:10.47:11.32))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.84:3.52:3.80) (2.69:3.33:3.61))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.59:8.17:8.84) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (7.73:9.59:10.37) (8.03:9.96:10.77))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/data_q\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.30:2.85:3.08) (2.37:2.94:3.18))
     (PORT CLK (6.38:7.91:8.55) (6.51:8.07:8.73))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (13.00:16.12:17.43) (12.05:14.94:16.16))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.28:2.82:3.05) (2.35:2.92:3.15))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (3.95:4.89:5.29) (3.63:4.50:4.87))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE test_constants_spi_0\/da_n5)
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.34:3.61) (2.53:3.14:3.39))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (4.80:5.95:6.43) (4.51:5.59:6.04))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (5.90:7.32:7.91) (5.44:6.74:7.29))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (8.72:10.81:11.69) (8.24:10.21:11.04))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (4.94:6.12:6.62) (5.32:6.59:7.13))
     (IOPATH B Y (4.34:6.00:6.71) (4.78:7.97:8.91))
     (PORT C (5.34:6.62:7.16) (4.93:6.11:6.61))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNI87FR\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.74:9.60:10.38) (7.20:8.93:9.66))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (8.84:10.96:11.85) (8.45:10.47:11.33))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (6.71:8.32:9.00) (6.18:7.66:8.28))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (21.48:26.63:28.80) (23.14:28.69:31.03))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (10.22:12.67:13.71) (11.01:13.65:14.77))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (10.92:13.54:14.64) (10.35:12.83:13.88))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_35)
 (DELAY
  (ABSOLUTE
     (PORT A (16.03:19.87:21.49) (15.32:18.99:20.54))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (10.91:13.53:14.63) (10.40:12.90:13.95))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (3.17:3.93:4.25) (2.95:3.66:3.96))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNI54FR\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.51:6.84:7.39) (5.04:6.25:6.76))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (6.87:8.51:9.21) (6.60:8.18:8.84))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_38)
 (DELAY
  (ABSOLUTE
     (PORT A (3.36:4.16:4.50) (3.12:3.87:4.19))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE test_constants_spi_0\/da\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.29:7.80:8.43) (6.42:7.96:8.61))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.31:11.54:12.49) (9.85:12.21:13.20))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE spi_master_0\/ctr_q_RNIBS9K\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.55:3.17:3.43) (2.70:3.35:3.62))
     (IOPATH A Y (2.45:3.08:3.44) (2.58:3.24:3.63))
     (PORT B (3.11:3.85:4.17) (3.34:4.14:4.47))
     (IOPATH B Y (4.01:5.03:5.62) (3.75:4.71:5.27))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.33:11.57:12.52) (8.73:10.82:11.70))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (7.24:8.98:9.71) (6.79:8.41:9.10))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (8.53:10.57:11.43) (8.20:10.16:10.99))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_40)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_26)
 (DELAY
  (ABSOLUTE
     (PORT A (7.93:9.83:10.63) (7.31:9.06:9.80))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (2.80:3.47:3.75) (2.65:3.29:3.56))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (3.22:4.00:4.32) (2.98:3.70:4.00))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_26)
 (DELAY
  (ABSOLUTE
     (PORT A (9.79:12.14:13.13) (9.43:11.69:12.64))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (4.88:6.06:6.55) (4.62:5.72:6.19))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.39:2.97:3.21) (2.33:2.89:3.12))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNIN27H\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.96:4.28) (2.98:3.70:4.00))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/data_q_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (10.94:13.57:14.67) (11.46:14.21:15.36))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/sck_q_RNISE6G\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.38:9.14:9.89) (8.10:10.04:10.86))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (3.84:4.76:5.15) (4.25:5.26:5.69))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE spi_master_0\/ctr_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT E (3.17:3.93:4.25) (2.95:3.66:3.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (SETUP (posedge E) (posedge CLK) (2.76:3.47:3.87))
     (SETUP (negedge E) (posedge CLK) (3.86:4.85:5.42))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_21)
 (DELAY
  (ABSOLUTE
     (PORT A (2.73:3.38:3.66) (2.56:3.18:3.44))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE spi_master_0\/un1_sck_q_2_1_SUM1)
 (DELAY
  (ABSOLUTE
     (PORT A (3.84:4.76:5.15) (4.25:5.26:5.69))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (3.66:4.53:4.90) (3.91:4.85:5.25))
     (IOPATH B Y (4.06:5.72:6.40) (4.76:7.87:8.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.59:8.17:8.84) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (19.30:23.92:25.87) (20.90:25.91:28.02))
     (IOPATH PRE Q (3.39:4.26:4.76) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge PRE) (2.98:3.43:3.43))
     (RECOVERY (negedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE BUSY_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE test_constants_spi_0\/da\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.01:3.25) (2.34:2.90:3.14))
     (PORT CLK (6.28:7.79:8.43) (6.40:7.93:8.58))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.31:27.66:29.91) (24.40:30.25:32.72))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE spi_master_0\/sck_q_RNI8ILG\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.23:6.49:7.02) (5.73:7.10:7.68))
     (IOPATH A Y (2.28:2.87:3.21) (3.10:3.89:4.35))
     (PORT B (3.22:3.99:4.31) (3.44:4.27:4.62))
     (IOPATH B Y (4.07:5.11:5.72) (4.54:5.70:6.37))
     (PORT C (3.94:4.88:5.28) (4.34:5.38:5.81))
     (IOPATH C Y (4.07:5.11:5.72) (4.23:5.31:5.93))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE spi_master_0\/state_q_RNIRHEV\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:3.83:4.14) (3.31:4.10:4.44))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
     (PORT B (3.61:4.48:4.85) (3.91:4.85:5.24))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.59:8.17:8.84) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (7.73:9.59:10.37) (8.03:9.96:10.77))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (9.62:11.93:12.90) (9.11:11.29:12.21))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (13.08:16.21:17.53) (12.00:14.88:16.09))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.81:10.93:11.82) (9.14:11.34:12.26))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE test_constants_spi_0\/da\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.28:7.78:8.42) (6.39:7.92:8.57))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.47:16.70:18.06) (14.22:17.63:19.07))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_24)
 (DELAY
  (ABSOLUTE
     (PORT A (14.49:17.96:19.42) (13.89:17.22:18.62))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.38:10.39:11.24) (7.69:9.53:10.31))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.92:11.06:11.97) (9.62:11.93:12.90))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "PLL_SDF")
 (INSTANCE CLK_26MHZ_0\/Core/pll_sdf_0)
 (DELAY
  (ABSOLUTE
     (PORT CLKA (13.53:16.78:18.14) (13.96:17.31:18.72))
  )
 )
 )
 (CELL
 (CELLTYPE "PLL_DLY_SDF")
 (INSTANCE CLK_26MHZ_0\/Core/pll_dly_sdf_0)
 (DELAY
  (ABSOLUTE
     (IOPATH GLAIN GLA (16.35:21.12:22.18) (16.35:21.12:22.18))
     (IOPATH GLBIN GLB (16.35:21.12:22.18) (16.35:21.12:22.18))
     (IOPATH GLCIN GLC (16.35:21.12:22.18) (16.35:21.12:22.18))
     (IOPATH LOCKIN LOCK (15.46:19.97:20.97) (15.46:19.97:20.97))
     (IOPATH YBIN YB (12.26:15.84:16.63) (12.26:15.84:16.63))
     (IOPATH YCIN YC (12.26:15.84:16.63) (12.26:15.84:16.63))
     (IOPATH VCOIN PLLOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH EXTFBIN EXTFBOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE spi_master_0\/ctr_q\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT E (3.17:3.93:4.25) (2.95:3.66:3.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (SETUP (posedge E) (posedge CLK) (2.76:3.47:3.87))
     (SETUP (negedge E) (posedge CLK) (3.86:4.85:5.42))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_41)
 (DELAY
  (ABSOLUTE
     (PORT A (3.18:3.95:4.27) (2.95:3.66:3.96))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_17)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_39)
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:3.32:3.59) (2.53:3.13:3.39))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (12.39:15.37:16.62) (11.35:14.07:15.22))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (12.97:16.08:17.39) (13.76:17.06:18.45))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE spi_master_0\/sck_q_RNI9JLG\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:4.47:4.84) (3.90:4.84:5.23))
     (IOPATH A Y (4.77:5.99:6.69) (4.33:5.43:6.07))
     (PORT B (3.61:4.48:4.85) (3.91:4.85:5.24))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (3.84:4.76:5.15) (4.25:5.26:5.69))
     (IOPATH C Y (3.33:4.19:4.68) (2.95:3.70:4.14))
  )
 )
 )
 (CELL
 (CELLTYPE "BUFF")
 (INSTANCE RESET_pad_RNIN4HC_0)
 (DELAY
  (ABSOLUTE
     (PORT A (12.96:16.06:17.37) (13.58:16.84:18.21))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.44:27.82:30.09) (23.76:29.46:31.86))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNI5DBA\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.01:18.60:20.12) (14.19:17.59:19.03))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (13.92:17.26:18.67) (13.18:16.34:17.68))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE spi_master_0\/sck_q_RNIFNQT1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.92:6.40) (5.13:6.36:6.88))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (9.90:12.28:13.28) (9.41:11.66:12.61))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH C Y (4.16:5.23:5.84) (4.02:5.05:5.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.95:4.89:5.29) (3.63:4.50:4.87))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_42)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.54) (3.12:3.87:4.19))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.83:3.50:3.79) (2.68:3.32:3.59))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNIUCUN\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH A Y (4.77:5.99:6.69) (4.34:5.45:6.09))
     (PORT B (3.80:4.71:5.10) (3.48:4.32:4.67))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (8.09:10.03:10.85) (7.67:9.52:10.29))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_43)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE test_constants_spi_0\/da\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.01:3.25) (2.34:2.90:3.14))
     (PORT CLK (6.28:7.78:8.42) (6.41:7.94:8.59))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (9.20:11.41:12.34) (9.84:12.20:13.19))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.46:8.01:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (14.42:17.88:19.34) (15.06:18.67:20.19))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE test_constants_spi_0\/da_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.37:4.17:4.51) (3.12:3.87:4.18))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_35)
 (DELAY
  (ABSOLUTE
     (PORT A (7.99:9.90:10.71) (7.60:9.42:10.19))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (9.52:11.80:12.76) (8.89:11.03:11.93))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (3.36:4.16:4.50) (3.12:3.87:4.19))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/state_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.26) (2.35:2.91:3.15))
     (PORT CLK (6.50:8.06:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE spi_master_0\/ctr_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT E (3.18:3.95:4.27) (2.95:3.66:3.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (SETUP (posedge E) (posedge CLK) (2.76:3.47:3.87))
     (SETUP (negedge E) (posedge CLK) (3.86:4.85:5.42))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (19.22:23.83:25.77) (17.74:22.00:23.79))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (7.10:8.81:9.52) (6.75:8.37:9.05))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (6.58:8.16:8.82) (6.07:7.52:8.13))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_24)
 (DELAY
  (ABSOLUTE
     (PORT A (9.62:11.92:12.90) (8.79:10.89:11.78))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (9.74:12.07:13.06) (9.34:11.58:12.52))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.66:3.30:3.57) (2.83:3.50:3.79))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE test_constants_spi_0\/da_c2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.34:4.15:4.48) (3.11:3.85:4.17))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.44:4.27:4.62) (3.25:4.03:4.36))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.83:3.51:3.79) (2.65:3.29:3.56))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNIRDCE1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.15:12.58:13.61) (9.42:11.68:12.63))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (7.43:9.22:9.97) (6.98:8.66:9.37))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (5.30:6.57:7.11) (5.08:6.30:6.82))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (6.27:7.78:8.41) (6.48:8.03:8.69))
     (IOPATH B Y (4.34:6.00:6.71) (4.78:7.97:8.91))
     (PORT C (2.75:3.41:3.68) (2.60:3.23:3.49))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_36)
 (DELAY
  (ABSOLUTE
     (PORT A (4.46:5.53:5.98) (4.19:5.19:5.62))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (6.95:8.62:9.32) (6.39:7.92:8.57))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_31)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:4.19:4.53) (3.12:3.87:4.19))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.34:4.15:4.48) (3.11:3.85:4.17))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (11.85:14.70:15.90) (11.05:13.70:14.82))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_38)
 (DELAY
  (ABSOLUTE
     (PORT A (3.17:3.93:4.25) (2.95:3.66:3.96))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE spi_master_0\/state_q_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.43:6.73:7.28) (5.82:7.21:7.80))
     (IOPATH A Y (4.77:5.99:6.69) (4.34:5.45:6.09))
     (PORT B (2.34:2.90:3.14) (2.26:2.80:3.03))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (13.81:17.13:18.52) (14.66:18.18:19.66))
     (IOPATH C Y (3.96:4.98:5.56) (3.85:4.84:5.41))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_29)
 (DELAY
  (ABSOLUTE
     (PORT A (11.09:13.75:14.87) (10.39:12.88:13.94))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.45:9.24:9.99) (6.88:8.53:9.22))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (10.79:13.37:14.46) (9.83:12.19:13.18))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_3\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.87:13.47:14.57) (10.23:12.68:13.71))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.76:3.43:3.70) (2.88:3.58:3.87))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (12.50:15.50:16.76) (13.60:16.86:18.23))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/data_q_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (8.67:10.74:11.62) (9.13:11.32:12.24))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (7.42:9.20:9.95) (7.82:9.70:10.49))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (8.05:9.98:10.79) (7.59:9.41:10.18))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.63:9.46:10.23) (7.07:8.76:9.48))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.59:8.17:8.84) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.54:27.94:30.22) (24.56:30.45:32.93))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNI54FR\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (2.74:3.40:3.67) (2.61:3.24:3.50))
     (IOPATH B Y (2.58:3.24:3.63) (2.45:3.08:3.44))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE spi_master_0\/state_q_RNIIMVB1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.31:9.06:9.80) (7.97:9.88:10.69))
     (IOPATH A Y (2.31:2.90:3.24) (3.22:4.05:4.52))
     (PORT B (19.93:24.71:26.73) (21.47:26.62:28.79))
     (IOPATH B Y (3.75:4.71:5.27) (4.13:5.18:5.80))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_46)
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.17:2.70:2.92))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.35:2.92:3.15) (2.28:2.82:3.05))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.01:3.25) (2.34:2.90:3.14))
     (PORT CLK (6.39:7.92:8.57) (6.50:8.06:8.72))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.79:15.85:17.14) (13.41:16.62:17.98))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.61:3.90) (3.04:3.77:4.08))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.26:4.04:4.37) (3.03:3.76:4.07))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNI5PAM\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.58) (2.84:3.52:3.80))
     (IOPATH A Y (4.77:5.99:6.69) (4.34:5.45:6.09))
     (PORT B (3.20:3.96:4.28) (2.98:3.70:4.00))
     (IOPATH B Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT C (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH C Y (4.55:5.71:6.38) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.49:3.78) (2.95:3.66:3.96))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (7.62:9.45:10.22) (7.01:8.70:9.41))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNI0PSM1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (11.22:13.91:15.04) (10.56:13.09:14.16))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.52:8.08:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.21:33.73:36.48) (28.86:35.78:38.70))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE test_constants_spi_0\/da_n3)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.14) (2.26:2.80:3.03))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE test_constants_spi_0\/da\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.24:7.74:8.37) (6.38:7.91:8.56))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (10.92:13.54:14.65) (11.51:14.27:15.43))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/data_q_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (7.95:9.85:10.66) (8.35:10.35:11.20))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE spi_master_0\/sck_q_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.85:4.77:5.16) (4.23:5.24:5.67))
     (IOPATH A Y (3.41:4.28:4.79) (2.96:3.71:4.15))
     (PORT B (3.66:4.53:4.90) (3.91:4.85:5.25))
     (IOPATH B Y (4.13:5.18:5.80) (3.75:4.71:5.27))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/data_q\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.31:2.87:3.10))
     (PORT CLK (6.42:7.96:8.61) (6.53:8.10:8.76))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_4)
 (DELAY
  (ABSOLUTE
     (PORT A (8.58:10.64:11.50) (9.01:11.17:12.09))
     (IOPATH A Y (3.41:4.28:4.79) (2.96:3.71:4.15))
  )
 )
 )
 (CELL
 (CELLTYPE "BUFF")
 (INSTANCE RESET_pad_RNIN4HC)
 (DELAY
  (ABSOLUTE
     (PORT A (17.50:21.70:23.47) (18.56:23.01:24.89))
     (IOPATH A Y (2.96:3.71:4.15) (3.41:4.28:4.79))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_42)
 (DELAY
  (ABSOLUTE
     (PORT A (11.77:14.59:15.78) (11.04:13.68:14.80))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (14.66:18.17:19.66) (13.73:17.02:18.41))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (6.74:8.36:9.04) (6.36:7.88:8.52))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_44)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:8.51:9.20) (6.56:8.13:8.79))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (8.30:10.29:11.12) (7.88:9.77:10.57))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE spi_master_0\/ctr_q_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:3.84:4.15) (3.34:4.14:4.47))
     (IOPATH A Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT B (2.67:3.31:3.58) (2.82:3.49:3.78))
     (IOPATH B Y (4.05:5.71:6.38) (3.76:4.91:5.49))
     (PORT C (6.28:7.79:8.42) (6.82:8.45:9.14))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE test_constants_spi_0\/da_n7)
 (DELAY
  (ABSOLUTE
     (PORT A (9.99:12.38:13.39) (9.54:11.82:12.79))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (18.86:23.39:25.29) (20.41:25.31:27.37))
     (IOPATH B Y (4.34:6.00:6.71) (4.78:7.97:8.91))
     (PORT C (2.41:2.99:3.24) (2.33:2.89:3.13))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.59:8.17:8.84) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (25.64:31.79:34.38) (27.09:33.59:36.33))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.48:11.76:12.71) (8.85:10.98:11.87))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (3.55:4.40:4.76) (3.30:4.10:4.43))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (11.17:13.84:14.97) (10.49:13.01:14.07))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (6.23:7.72:8.35) (5.82:7.22:7.80))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.52:8.08:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.10:41.03:44.38) (35.64:44.19:47.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_3\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.79:13.38:14.47) (10.32:12.79:13.84))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.87:3.56:3.85) (3.03:3.76:4.06))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (3.54:4.39:4.75) (3.84:4.76:5.14))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_37)
 (DELAY
  (ABSOLUTE
     (PORT A (10.31:12.79:13.83) (9.88:12.25:13.24))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (2.54:3.15:3.40) (2.44:3.02:3.27))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/sck_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.50:8.06:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (8.12:10.07:10.89) (7.58:9.40:10.17))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.27:4.05:4.39) (3.08:3.82:4.13))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (3.72:4.61:4.99) (3.42:4.24:4.58))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_28)
 (DELAY
  (ABSOLUTE
     (PORT A (2.32:2.88:3.11) (2.26:2.80:3.03))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/mosi_q_RNO_1)
 (DELAY
  (ABSOLUTE
     (PORT A (5.21:6.46:6.99) (5.58:6.92:7.48))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (4.85:6.01:6.50) (5.27:6.53:7.07))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/data_q\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.38:7.91:8.56) (6.50:8.06:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "XA1C")
 (INSTANCE spi_master_0\/ctr_q_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH A Y (4.06:5.67:6.34) (5.10:6.57:7.34))
     (PORT B (2.67:3.31:3.58) (2.82:3.49:3.78))
     (IOPATH B Y (4.05:5.72:6.40) (3.76:4.91:5.49))
     (PORT C (3.85:4.77:5.16) (4.24:5.25:5.68))
     (IOPATH C Y (3.34:4.20:4.70) (2.89:3.63:4.06))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNIBJBA\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.50:5.58:6.04) (4.24:5.25:5.68))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (6.55:8.12:8.78) (6.33:7.85:8.49))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.54:8.11:8.77) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (35.72:44.29:47.90) (38.22:47.38:51.24))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.24:11.45:12.38) (8.62:10.68:11.56))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (5.79:7.18:7.76) (5.50:6.82:7.37))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_45)
 (DELAY
  (ABSOLUTE
     (PORT A (11.00:13.64:14.75) (10.50:13.01:14.07))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (10.99:13.63:14.74) (10.29:12.76:13.80))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.77:3.44:3.72) (2.92:3.62:3.92))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (9.25:11.47:12.40) (8.42:10.44:11.29))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/data_q\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.34:2.90:3.14) (2.45:3.03:3.28))
     (PORT CLK (6.34:7.87:8.51) (6.46:8.01:8.66))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE CLK_48MHZ_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.27:0.35:0.39) (0.25:0.32:0.36))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (9.15:11.34:12.27) (8.79:10.90:11.79))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.80:10.91:11.80) (8.25:10.23:11.07))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.73:3.39:3.67) (2.87:3.55:3.84))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.01:3.25) (2.34:2.90:3.14))
     (PORT CLK (6.43:7.97:8.62) (6.55:8.12:8.78))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (6.54:8.11:8.77) (6.69:8.29:8.97))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (7.55:9.36:10.12) (8.23:10.21:11.04))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (7.62:9.45:10.22) (7.23:8.96:9.69))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.81:9.68:10.47) (7.40:9.17:9.92))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.54:8.11:8.77) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (6.61:8.20:8.87) (6.80:8.43:9.11))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_3\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.12:10.07:10.89) (7.76:9.62:10.40))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.78:3.45:3.73) (2.95:3.66:3.96))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (6.20:7.68:8.31) (6.80:8.43:9.11))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE CLK_48MHZ_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (5.47:7.15:8.68) (3.85:4.98:5.91))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (20.00:20.00:20.00))
     (WIDTH (negedge PAD) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNIBE332\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (4.27:5.29:5.73) (3.98:4.93:5.34))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/mosi_q)
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.29:7.80:8.44) (6.43:7.97:8.62))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/state_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.79:5.94:6.43) (4.47:5.55:6.00))
     (PORT CLK (6.34:7.86:8.50) (6.45:8.00:8.65))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/mosi_q_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:3.02:3.27) (2.54:3.15:3.40))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (7.79:9.66:10.45) (8.14:10.09:10.91))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (2.13:2.64:2.86) (2.23:2.76:2.99))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE CLK_SCK_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE spi_master_0\/state_q_RNIQ8LS1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.07:8.77:9.48) (7.53:9.34:10.10))
     (IOPATH A Y (3.30:4.14:4.63) (2.95:3.70:4.14))
     (PORT B (5.05:6.26:6.77) (5.26:6.53:7.06))
     (IOPATH B Y (4.23:5.31:5.93) (4.04:5.07:5.67))
     (PORT C (3.99:4.95:5.35) (4.32:5.36:5.80))
     (IOPATH C Y (4.88:6.13:6.85) (4.48:5.63:6.29))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_30)
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:3.99:4.31) (2.99:3.71:4.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (5.56:6.89:7.46) (5.19:6.44:6.96))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (4.42:5.47:5.92) (4.13:5.12:5.53))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_27)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.14) (2.26:2.80:3.03))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (9.06:11.24:12.15) (8.57:10.62:11.49))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (8.91:11.04:11.94) (8.30:10.29:11.13))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_43)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.33:4.12:4.46) (3.11:3.85:4.17))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE test_constants_spi_0\/da_n1)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:4.10:4.44) (3.09:3.83:4.14))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.41:4.22:4.57) (3.21:3.98:4.30))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_19)
 (DELAY
  (ABSOLUTE
     (PORT A (3.23:4.00:4.33) (2.99:3.71:4.01))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.54:3.15:3.40) (2.44:3.02:3.27))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (6.03:7.48:8.09) (5.67:7.03:7.60))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.73:8.34:9.02) (6.25:7.75:8.38))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (3.42:4.24:4.58) (3.19:3.95:4.27))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE test_constants_spi_0\/st_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/data_q\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.24:2.77:3.00) (2.33:2.89:3.13))
     (PORT CLK (6.38:7.91:8.56) (6.50:8.06:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.17) (2.45:3.03:3.28))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.42:3.01:3.25) (2.34:2.90:3.14))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (3.24:4.01:4.34) (3.00:3.72:4.02))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.30:2.85:3.08))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (7.19:8.91:9.63) (6.92:8.59:9.29))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/sck_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.73:5.86:6.34) (4.34:5.38:5.82))
     (PORT CLK (6.50:8.06:8.72) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.77:3.44:3.72) (2.92:3.62:3.92))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (2.30:2.85:3.08) (2.37:2.94:3.18))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (9.01:11.17:12.08) (8.61:10.67:11.54))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.11:15.01:16.24) (11.33:14.05:15.20))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (3.55:4.40:4.76) (3.30:4.10:4.43))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE test_constants_spi_0\/da_n2)
 (DELAY
  (ABSOLUTE
     (PORT A (4.62:5.73:6.20) (4.36:5.40:5.84))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (3.43:4.26:4.60) (3.21:3.98:4.30))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.72:3.37:3.64) (2.55:3.16:3.41))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (10.12:12.55:13.57) (10.63:13.18:14.25))
     (IOPATH A Y (3.10:3.89:4.35) (2.28:2.87:3.21))
     (PORT B (3.53:4.38:4.74) (3.29:4.08:4.41))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.70:9.55:10.33) (7.24:8.97:9.71))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/data_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.30:2.85:3.08) (2.37:2.94:3.18))
     (PORT CLK (6.46:8.01:8.66) (6.57:8.15:8.81))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_3\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.08:8.78:9.50) (6.81:8.44:9.13))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.68:3.32:3.59) (2.82:3.50:3.79))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (11.42:14.16:15.32) (12.44:15.42:16.68))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/data_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.91:3.15) (2.43:3.02:3.26))
     (PORT CLK (6.38:7.91:8.56) (6.50:8.06:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_29)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:7.09:7.67) (5.37:6.66:7.20))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.05:3.78:4.09) (2.86:3.55:3.84))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.63) (2.55:3.16:3.41))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (11.44:14.19:15.34) (10.87:13.48:14.58))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (12.54:15.55:16.82) (11.82:14.66:15.85))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_3\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.22:12.68:13.71) (9.83:12.18:13.18))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (4.31:5.35:5.79) (4.51:5.59:6.04))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (3.54:4.39:4.75) (3.84:4.76:5.14))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (3.41:4.23:4.57) (3.17:3.92:4.24))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE MOSI_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (12.56:15.57:16.84) (13.16:16.31:17.64))
     (IOPATH D DOUT (3.81:4.78:5.35) (3.70:4.64:5.19))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE test_constants_spi_0\/da_c4)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:6.25:6.76) (4.80:5.95:6.43))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (6.29:7.80:8.44) (6.19:7.68:8.30))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.81:3.48:3.76) (2.65:3.29:3.56))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE test_constants_spi_0\/st)
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.27:7.78:8.41) (6.40:7.93:8.58))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (16.50:20.46:22.13) (17.21:21.34:23.08))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.43:7.97:8.62) (6.55:8.12:8.78))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.31:27.66:29.92) (23.77:29.47:31.87))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_32)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.33:4.12:4.46) (3.11:3.85:4.17))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.43:7.97:8.62) (6.55:8.12:8.78))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (12.61:15.64:16.91) (13.09:16.23:17.55))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_30)
 (DELAY
  (ABSOLUTE
     (PORT A (9.50:11.78:12.73) (9.13:11.32:12.24))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.33:2.89:3.13) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE test_constants_spi_0\/da_n6)
 (DELAY
  (ABSOLUTE
     (PORT A (11.83:14.67:15.86) (12.92:16.02:17.33))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.24:2.77:3.00))
     (PORT CLK (6.43:7.97:8.62) (6.55:8.12:8.78))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.19:16.36:17.69) (13.89:17.22:18.63))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.35:2.92:3.15) (2.28:2.82:3.05))
     (PORT CLK (6.57:8.15:8.81) (6.65:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (6.63:8.22:8.89) (6.81:8.44:9.13))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNIHFUM1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.24:8.98:9.71) (6.64:8.23:8.90))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (10.27:12.74:13.77) (9.58:11.88:12.85))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.31:2.87:3.10))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.37:2.94:3.18) (2.30:2.85:3.08))
     (PORT CLK (6.36:7.88:8.53) (6.48:8.03:8.68))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.88:24.64:26.65) (21.16:26.23:28.37))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.35:7.87:8.51) (6.47:8.02:8.67))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (24.55:30.44:32.92) (26.13:32.40:35.04))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE MOSI_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (8.30:10.87:13.20) (11.22:14.50:17.24))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (8.30:20.03:23.82) (10.90:22.99:27.33))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE spi_master_0\/state_q_RNO_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.87:8.51:9.21) (6.32:7.84:8.48))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.23:5.31:5.93) (4.04:5.07:5.67))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.88:6.13:6.85) (4.48:5.63:6.29))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/clk_out_RNIH497)
 (DELAY
  (ABSOLUTE
     (PORT A (13.16:16.31:17.64) (13.68:16.96:18.34))
     (IOPATH A Y (4.74:5.96:6.66) (4.87:6.11:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.59:8.17:8.84) (6.68:8.29:8.96))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (22.54:27.94:30.22) (24.56:30.45:32.93))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE CLK_SCK_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (20.21:25.06:27.10) (21.01:26.05:28.17))
     (IOPATH D DOUT (3.81:4.78:5.35) (3.70:4.64:5.19))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/data_q_3\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.93:8.59:9.29) (6.78:8.40:9.09))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (9.57:11.87:12.84) (10.23:12.68:13.72))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.61:3.90) (3.04:3.77:4.08))
     (IOPATH A Y (4.23:5.31:5.93) (3.93:4.93:5.52))
     (PORT B (4.54:5.63:6.08) (4.38:5.43:5.87))
     (IOPATH B Y (3.72:4.67:5.22) (3.63:4.56:5.10))
     (PORT S (10.08:12.50:13.52) (9.34:11.58:12.52))
     (IOPATH S Y (2.32:3.83:4.28) (2.36:3.16:3.53))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE spi_master_0\/state_q_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.32:2.88:3.11))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.54:5.70:6.37) (4.07:5.11:5.72))
     (PORT C (11.50:14.26:15.42) (11.95:14.81:16.02))
     (IOPATH C Y (4.22:5.29:5.92) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/state_q_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH A Y (3.75:4.71:5.27) (4.01:5.03:5.62))
     (PORT B (11.14:13.81:14.94) (12.12:15.03:16.26))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/mosi_q_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (12.02:14.90:16.12) (12.64:15.67:16.95))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE spi_master_0\/ctr_q_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.70:4.00) (3.20:3.97:4.30))
     (IOPATH A Y (3.41:4.28:4.79) (2.96:3.71:4.15))
     (PORT B (4.00:4.96:5.36) (4.38:5.43:5.88))
     (IOPATH B Y (4.13:5.18:5.80) (3.75:4.71:5.27))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE test_constants_spi_0\/da_c5)
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.58) (2.53:3.13:3.39))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE RESET_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.27:0.35:0.39) (0.25:0.32:0.36))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (8.49:10.53:11.39) (8.09:10.03:10.84))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.32:2.87:3.11) (2.39:2.97:3.21))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (15.77:19.55:21.14) (14.55:18.04:19.51))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/data_q_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (12.18:15.10:16.33) (12.90:15.99:17.30))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE spi_master_0\/sck_q_RNIR9U\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.84:4.76:5.15) (4.25:5.26:5.69))
     (IOPATH A Y (2.58:3.24:3.63) (2.45:3.08:3.44))
     (PORT B (3.66:4.53:4.90) (3.91:4.85:5.25))
     (IOPATH B Y (3.75:4.71:5.27) (4.01:5.03:5.62))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (8.67:10.74:11.62) (8.14:10.10:10.92))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.90:8.56:9.25) (6.39:7.92:8.57))
     (PORT CLK (6.39:7.92:8.57) (6.50:8.06:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (6.38:7.91:8.56) (6.50:8.06:8.71))
     (IOPATH PRE Q (3.39:4.26:4.76) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge PRE) (2.98:3.43:3.43))
     (RECOVERY (negedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE spi_master_0\/sck_q_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.31:6.58:7.12) (5.59:6.93:7.49))
     (IOPATH A Y (4.77:5.99:6.69) (4.33:5.43:6.07))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.85:4.77:5.16) (4.24:5.25:5.68))
     (IOPATH C Y (3.33:4.19:4.68) (2.95:3.70:4.14))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/data_q_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (13.23:16.41:17.74) (14.03:17.39:18.81))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1")
 (INSTANCE spi_master_0\/data_q\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.40:2.98:3.22) (2.49:3.08:3.33))
     (PORT CLK (6.46:8.01:8.66) (6.57:8.15:8.81))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.64:4.57:5.11))
     (SETUP (negedge D) (posedge CLK) (3.42:4.30:4.80))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (10.78:13.36:14.45) (11.15:13.82:14.95))
     (IOPATH A Y (3.11:4.19:4.68) (2.89:4.17:4.66))
     (PORT B (3.53:4.38:4.74) (3.29:4.08:4.41))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE test_constants_spi_0\/da\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.23:7.73:8.36) (6.37:7.90:8.54))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (13.60:16.86:18.23) (14.10:17.49:18.91))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.52:8.08:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (33.08:41.01:44.36) (35.44:43.94:47.52))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (12.99:16.10:17.42) (12.04:14.92:16.14))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.85:10.97:11.87) (8.39:10.40:11.24))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.84:4.77:5.15) (3.54:4.39:4.75))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNI42ND\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:4.30:4.65) (3.16:3.92:4.23))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (9.47:11.74:12.70) (8.90:11.03:11.93))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/data_q_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.03:3.28) (2.36:2.93:3.17))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (17.54:21.75:23.52) (18.72:23.21:25.11))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (9.76:12.11:13.09) (9.26:11.48:12.41))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (2.81:3.48:3.76) (2.65:3.29:3.56))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (12.49:15.49:16.75) (11.76:14.58:15.77))
     (IOPATH C Y (2.18:3.89:4.35) (2.53:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.74:2.96) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (11.85:14.69:15.89) (11.05:13.70:14.81))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_39)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:8.50:9.19) (6.47:8.02:8.67))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (7.32:9.07:9.81) (6.89:8.54:9.24))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.24:2.77:3.00) (2.33:2.89:3.13))
     (IOPATH C Y (4.77:5.99:6.69) (4.33:5.43:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/clk_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (3.42:4.24:4.58) (3.19:3.95:4.27))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (7.29:9.04:9.78) (6.75:8.37:9.05))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.36:2.92:3.16) (2.45:3.04:3.29))
     (IOPATH C Y (3.09:4.19:4.68) (2.89:4.17:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_31)
 (DELAY
  (ABSOLUTE
     (PORT A (11.43:14.17:15.32) (10.64:13.19:14.27))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (12.00:14.88:16.10) (11.18:13.86:14.99))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.57:9.39:10.16) (7.25:8.99:9.72))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.57:8.15:8.81) (6.65:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (6.64:8.23:8.90) (6.81:8.44:9.13))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_17)
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.17:2.70:2.92))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.69:3.34:3.61))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_23)
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.79:3.02) (2.15:2.67:2.89))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (3.09:3.84:4.15) (2.91:3.61:3.90))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE test_constants_spi_0\/da\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.01:3.25) (2.34:2.90:3.14))
     (PORT CLK (6.28:7.78:8.42) (6.41:7.94:8.59))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (19.74:24.48:26.47) (21.52:26.69:28.86))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_3\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.06:11.23:12.14) (8.62:10.69:11.56))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.87:3.56:3.85) (3.03:3.76:4.06))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (8.11:10.05:10.87) (8.90:11.04:11.94))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_45)
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.54) (3.12:3.87:4.19))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.26:2.80:3.03) (2.33:2.89:3.13))
     (IOPATH B Y (4.55:5.71:6.38) (4.07:5.11:5.72))
     (PORT C (3.32:4.11:4.45) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNI1LGO1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.31:2.87:3.10) (2.24:2.77:3.00))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/clk_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.33:2.89:3.13) (2.26:2.80:3.03))
     (PORT CLK (6.57:8.15:8.81) (6.65:8.25:8.92))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (21.51:26.66:28.84) (23.17:28.72:31.06))
     (IOPATH PRE Q (3.39:4.26:4.76) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge PRE) (2.98:3.43:3.43))
     (RECOVERY (negedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE RESET_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (5.47:7.15:8.68) (3.85:4.98:5.91))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (20.00:20.00:20.00))
     (WIDTH (negedge PAD) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.52:8.08:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (32.23:39.96:43.21) (34.66:42.98:46.48))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.24:11.45:12.38) (8.62:10.68:11.56))
     (IOPATH A Y (5.93:7.44:8.32) (4.04:5.07:5.67))
     (PORT B (3.55:4.40:4.76) (3.30:4.10:4.43))
     (IOPATH B Y (5.78:7.26:8.12) (3.85:4.84:5.41))
     (PORT C (4.54:5.63:6.09) (4.24:5.25:5.68))
     (IOPATH C Y (2.53:3.17:3.55) (2.57:3.23:3.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.32:7.83:8.47) (6.43:7.97:8.62))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (6.38:7.91:8.56) (6.50:8.06:8.71))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/clk_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (11.80:14.63:15.83) (11.13:13.79:14.92))
     (IOPATH A Y (4.20:7.53:8.41) (3.87:4.99:5.58))
     (PORT B (19.28:23.91:25.86) (17.89:22.18:23.99))
     (IOPATH B Y (4.30:7.73:8.65) (4.07:5.32:5.95))
     (PORT C (2.13:2.64:2.86) (2.21:2.74:2.96))
     (IOPATH C Y (3.09:4.19:4.68) (2.89:4.17:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_46)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.52:8.08:8.74) (6.61:8.19:8.86))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (27.80:34.47:37.28) (29.55:36.64:39.62))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.54:8.11:8.77) (6.64:8.23:8.90))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (7.73:9.59:10.37) (8.04:9.97:10.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (7.22:8.95:9.68) (6.65:8.24:8.91))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (10.18:12.62:13.65) (9.50:11.78:12.74))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_27)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.61) (2.55:3.16:3.41))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (8.68:10.76:11.64) (8.21:10.18:11.00))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.34:4.15:4.48) (3.10:3.84:4.15))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_33)
 (DELAY
  (ABSOLUTE
     (PORT A (8.25:10.23:11.06) (7.52:9.33:10.09))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (9.41:11.67:12.62) (8.92:11.06:11.96))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNIU3PS2\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.81:3.04) (2.19:2.72:2.94))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (2.39:2.97:3.21) (2.32:2.87:3.11))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (2.37:2.94:3.18) (2.30:2.85:3.08))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/clk_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.39:7.92:8.57) (6.50:8.06:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT PRE (6.39:7.93:8.57) (6.55:8.13:8.79))
     (IOPATH PRE Q (3.39:4.26:4.76) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge PRE) (2.98:3.43:3.43))
     (RECOVERY (negedge PRE) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge PRE) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_41)
 (DELAY
  (ABSOLUTE
     (PORT A (3.36:4.16:4.50) (3.12:3.87:4.19))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.39:4.20:4.55) (3.17:3.93:4.25))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (6.95:8.62:9.32) (6.39:7.92:8.57))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (8.01:9.94:10.75) (7.45:9.24:9.99))
     (IOPATH A Y (3.33:4.19:4.68) (2.95:3.70:4.14))
     (PORT B (3.85:4.78:5.17) (3.55:4.41:4.77))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (3.94:4.88:5.28) (3.61:4.48:4.84))
     (IOPATH C Y (4.23:5.31:5.93) (4.07:5.11:5.72))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE test_constants_spi_0\/da\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.31:2.87:3.10) (2.24:2.77:3.00))
     (PORT CLK (6.23:7.73:8.36) (6.37:7.90:8.54))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (7.10:8.81:9.52) (7.30:9.05:9.79))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C1")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.33:9.09:9.83) (6.87:8.52:9.21))
     (PORT CLK (6.39:7.92:8.57) (6.50:8.06:8.71))
     (IOPATH CLK Q (3.69:4.63:5.18) (4.68:5.88:6.57))
     (PORT CLR (6.38:7.91:8.56) (6.49:8.04:8.70))
     (IOPATH CLR Q () (3.39:4.26:4.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.42:4.30:4.80))
     (SETUP (negedge D) (posedge CLK) (3.64:4.57:5.11))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (5.55:6.38:6.38))
     (WIDTH (negedge CLK) (5.55:6.38:6.38))
     (WIDTH (posedge CLR) (2.98:3.43:3.43))
     (RECOVERY (negedge CLR) (posedge CLK) (1.89:2.37:2.65))
     (HOLD (negedge CLR) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE spi_master_0\/data_q_3\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.97:17.32:18.74) (13.22:16.39:17.73))
     (IOPATH A Y (3.61:4.53:5.07) (3.67:4.62:5.16))
     (PORT B (2.76:3.43:3.70) (2.88:3.58:3.87))
     (IOPATH B Y (4.30:5.41:6.04) (3.93:4.93:5.52))
     (PORT S (8.03:9.96:10.77) (8.71:10.80:11.68))
     (IOPATH S Y (3.05:4.05:4.52) (2.97:4.14:4.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/counter_RNI5DBA\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.15:13.83:14.96) (10.60:13.14:14.21))
     (IOPATH A Y (3.22:4.05:4.52) (2.31:2.90:3.24))
     (PORT B (6.59:8.17:8.83) (6.46:8.00:8.66))
     (IOPATH B Y (4.10:5.16:5.76) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/clk_out_RNIODC3)
 (DELAY
  (ABSOLUTE
     (PORT A (7.91:9.81:10.61) (8.37:10.38:11.22))
     (IOPATH A Y (4.74:5.96:6.66) (4.87:6.11:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE spi_master_0\/state_q_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.96:17.30:18.71) (13.25:16.43:17.77))
     (IOPATH A Y (3.05:3.83:4.28) (2.31:2.90:3.24))
     (PORT B (3.22:3.99:4.31) (3.44:4.27:4.62))
     (IOPATH B Y (3.60:4.52:5.05) (3.80:4.77:5.33))
     (PORT C (11.21:13.89:15.02) (12.20:15.13:16.36))
     (IOPATH C Y (4.88:6.13:6.85) (4.48:5.63:6.29))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/un5_counter_I_28)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.76:2.99) (2.13:2.64:2.86))
     (IOPATH A Y (2.18:3.89:4.35) (2.52:3.26:3.64))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (4.22:7.47:8.35) (3.83:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE clock_div_1MHZ_1KHZ_0\/un5_counter_I_21)
 (DELAY
  (ABSOLUTE
     (PORT A (13.36:16.56:17.91) (12.56:15.57:16.84))
     (IOPATH A Y (3.10:3.89:4.35) (3.27:4.10:4.59))
     (PORT B (2.85:3.53:3.82) (2.70:3.34:3.62))
     (IOPATH B Y (3.28:4.12:4.60) (3.98:5.00:5.59))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE BUSY_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (11.17:13.85:14.98) (11.59:14.38:15.55))
     (IOPATH D DOUT (3.81:4.78:5.35) (3.70:4.64:5.19))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE spi_master_0\/data_q_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH A Y (3.28:4.12:4.60) (3.98:5.00:5.59))
     (PORT B (13.09:16.23:17.56) (13.97:17.32:18.74))
     (IOPATH B Y (3.10:3.89:4.35) (3.27:4.10:4.59))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE clock_div_26MHZ_1MHZ_0\/counter_RNI16I01\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.52:3.12:3.37) (2.42:3.00:3.24))
     (IOPATH A Y (4.23:5.31:5.93) (4.07:5.11:5.72))
     (PORT B (2.33:2.89:3.13) (2.26:2.80:3.03))
     (IOPATH B Y (3.96:4.98:5.56) (3.85:4.84:5.41))
     (PORT C (7.50:9.30:10.06) (7.04:8.73:9.44))
     (IOPATH C Y (3.10:3.89:4.35) (2.28:2.87:3.21))
  )
 )
 )
)
