Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 11 19:36:33 2024
| Host         : stavros running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgacontroller_timing_summary_routed.rpt -pb vgacontroller_timing_summary_routed.pb -rpx vgacontroller_timing_summary_routed.rpx -warn_on_violation
| Design       : vgacontroller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.013        0.000                      0                  147        0.175        0.000                      0                  147        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.013        0.000                      0                  147        0.175        0.000                      0                  147        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 hsync/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 1.374ns (29.663%)  route 3.258ns (70.337%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.632     5.234    hsync/CLK
    SLICE_X10Y100        FDCE                                         r  hsync/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDCE (Prop_fdce_C_Q)         0.518     5.752 r  hsync/counter_reg[3]/Q
                         net (fo=2, routed)           1.240     6.993    hsync/counter_reg_n_0_[3]
    SLICE_X10Y100        LUT4 (Prop_lut4_I0_O)        0.146     7.139 f  hsync/FSM_sequential_current_state[1]_i_5/O
                         net (fo=3, routed)           0.804     7.943    hsync/FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X10Y101        LUT5 (Prop_lut5_I1_O)        0.354     8.297 r  hsync/FSM_sequential_current_state[1]_i_3/O
                         net (fo=2, routed)           0.806     9.103    hsync/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I1_O)        0.356     9.459 r  hsync/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.407     9.866    hsync/next_state[1]
    SLICE_X11Y102        FDCE                                         r  hsync/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.934    hsync/CLK
    SLICE_X11Y102        FDCE                                         r  hsync/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.275    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)       -0.295    14.879    hsync/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 vsync/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.162ns (28.135%)  route 2.968ns (71.865%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.709     5.311    vsync/CLK
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  vsync/counter_reg[9]/Q
                         net (fo=6, routed)           1.185     6.916    vsync/counter_reg_n_0_[9]
    SLICE_X5Y102         LUT3 (Prop_lut3_I2_O)        0.293     7.209 f  vsync/FSM_sequential_current_state[0]_i_6/O
                         net (fo=2, routed)           0.813     8.021    vsync/FSM_sequential_current_state[0]_i_6_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I2_O)        0.326     8.347 r  vsync/FSM_sequential_current_state[0]_i_2__0/O
                         net (fo=1, routed)           0.970     9.317    vsync/FSM_sequential_current_state[0]_i_2__0_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     9.441 r  vsync/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.441    vsync/next_state[0]
    SLICE_X6Y101         FDCE                                         r  vsync/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.588    15.010    vsync/CLK
    SLICE_X6Y101         FDCE                                         r  vsync/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)        0.077    15.328    vsync/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 vsync/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 2.029ns (51.066%)  route 1.944ns (48.934%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.709     5.311    vsync/CLK
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  vsync/counter_reg[9]/Q
                         net (fo=6, routed)           0.946     6.676    vsync/counter_reg_n_0_[9]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.507 r  vsync/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.507    vsync/counter0_carry__1_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  vsync/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.621    vsync/counter0_carry__2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 r  vsync/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.999     8.954    vsync/counter0_carry__3_n_6
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.331     9.285 r  vsync/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.285    vsync/counter[18]
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.588    15.010    vsync/CLK
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[18]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.075    15.326    vsync/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 vsync/second_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/second_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.828ns (21.545%)  route 3.015ns (78.455%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.631     5.233    vsync/CLK
    SLICE_X9Y100         FDCE                                         r  vsync/second_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  vsync/second_counter_reg[13]/Q
                         net (fo=2, routed)           1.160     6.850    vsync/second_counter_reg_n_0_[13]
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.124     6.974 f  vsync/Vpixel[6]_i_5/O
                         net (fo=1, routed)           0.606     7.580    vsync/Vpixel[6]_i_5_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.704 f  vsync/Vpixel[6]_i_3/O
                         net (fo=14, routed)          1.249     8.952    vsync/Vpixel[6]_i_3_n_0
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  vsync/second_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.076    vsync/second_counter[3]
    SLICE_X9Y99          FDCE                                         r  vsync/second_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.525    14.948    vsync/CLK
    SLICE_X9Y99          FDCE                                         r  vsync/second_counter_reg[3]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y99          FDCE (Setup_fdce_C_D)        0.031    15.123    vsync/second_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 vsync/second_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/second_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.858ns (22.153%)  route 3.015ns (77.847%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.631     5.233    vsync/CLK
    SLICE_X9Y100         FDCE                                         r  vsync/second_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  vsync/second_counter_reg[13]/Q
                         net (fo=2, routed)           1.160     6.850    vsync/second_counter_reg_n_0_[13]
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.124     6.974 f  vsync/Vpixel[6]_i_5/O
                         net (fo=1, routed)           0.606     7.580    vsync/Vpixel[6]_i_5_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.704 f  vsync/Vpixel[6]_i_3/O
                         net (fo=14, routed)          1.249     8.952    vsync/Vpixel[6]_i_3_n_0
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.154     9.106 r  vsync/second_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.106    vsync/second_counter[7]
    SLICE_X9Y99          FDCE                                         r  vsync/second_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.525    14.948    vsync/CLK
    SLICE_X9Y99          FDCE                                         r  vsync/second_counter_reg[7]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y99          FDCE (Setup_fdce_C_D)        0.075    15.167    vsync/second_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 vsync/second_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/Vpixel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.966ns (26.657%)  route 2.658ns (73.343%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.647     5.250    vsync/CLK
    SLICE_X9Y99          FDCE                                         r  vsync/second_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.419     5.669 r  vsync/second_counter_reg[2]/Q
                         net (fo=2, routed)           1.013     6.681    vsync/second_counter_reg_n_0_[2]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.299     6.980 r  vsync/Vpixel[6]_i_5/O
                         net (fo=1, routed)           0.606     7.586    vsync/Vpixel[6]_i_5_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.710 r  vsync/Vpixel[6]_i_3/O
                         net (fo=14, routed)          0.542     8.253    vsync/Vpixel[6]_i_3_n_0
    SLICE_X7Y101         LUT3 (Prop_lut3_I0_O)        0.124     8.377 r  vsync/Vpixel[6]_i_1/O
                         net (fo=7, routed)           0.497     8.874    vsync/Vpixel[6]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  vsync/Vpixel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.590    15.012    vsync/CLK
    SLICE_X3Y102         FDCE                                         r  vsync/Vpixel_reg[0]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Setup_fdce_C_CE)      -0.205    14.952    vsync/Vpixel_reg[0]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 vsync/second_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/Vpixel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.966ns (26.657%)  route 2.658ns (73.343%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.647     5.250    vsync/CLK
    SLICE_X9Y99          FDCE                                         r  vsync/second_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.419     5.669 r  vsync/second_counter_reg[2]/Q
                         net (fo=2, routed)           1.013     6.681    vsync/second_counter_reg_n_0_[2]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.299     6.980 r  vsync/Vpixel[6]_i_5/O
                         net (fo=1, routed)           0.606     7.586    vsync/Vpixel[6]_i_5_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.710 r  vsync/Vpixel[6]_i_3/O
                         net (fo=14, routed)          0.542     8.253    vsync/Vpixel[6]_i_3_n_0
    SLICE_X7Y101         LUT3 (Prop_lut3_I0_O)        0.124     8.377 r  vsync/Vpixel[6]_i_1/O
                         net (fo=7, routed)           0.497     8.874    vsync/Vpixel[6]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  vsync/Vpixel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.590    15.012    vsync/CLK
    SLICE_X3Y102         FDCE                                         r  vsync/Vpixel_reg[1]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Setup_fdce_C_CE)      -0.205    14.952    vsync/Vpixel_reg[1]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 vsync/second_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/Vpixel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.966ns (26.657%)  route 2.658ns (73.343%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.647     5.250    vsync/CLK
    SLICE_X9Y99          FDCE                                         r  vsync/second_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.419     5.669 r  vsync/second_counter_reg[2]/Q
                         net (fo=2, routed)           1.013     6.681    vsync/second_counter_reg_n_0_[2]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.299     6.980 r  vsync/Vpixel[6]_i_5/O
                         net (fo=1, routed)           0.606     7.586    vsync/Vpixel[6]_i_5_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.710 r  vsync/Vpixel[6]_i_3/O
                         net (fo=14, routed)          0.542     8.253    vsync/Vpixel[6]_i_3_n_0
    SLICE_X7Y101         LUT3 (Prop_lut3_I0_O)        0.124     8.377 r  vsync/Vpixel[6]_i_1/O
                         net (fo=7, routed)           0.497     8.874    vsync/Vpixel[6]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  vsync/Vpixel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.590    15.012    vsync/CLK
    SLICE_X3Y102         FDCE                                         r  vsync/Vpixel_reg[2]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Setup_fdce_C_CE)      -0.205    14.952    vsync/Vpixel_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 vsync/second_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/Vpixel_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.966ns (26.657%)  route 2.658ns (73.343%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.647     5.250    vsync/CLK
    SLICE_X9Y99          FDCE                                         r  vsync/second_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.419     5.669 r  vsync/second_counter_reg[2]/Q
                         net (fo=2, routed)           1.013     6.681    vsync/second_counter_reg_n_0_[2]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.299     6.980 r  vsync/Vpixel[6]_i_5/O
                         net (fo=1, routed)           0.606     7.586    vsync/Vpixel[6]_i_5_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.710 r  vsync/Vpixel[6]_i_3/O
                         net (fo=14, routed)          0.542     8.253    vsync/Vpixel[6]_i_3_n_0
    SLICE_X7Y101         LUT3 (Prop_lut3_I0_O)        0.124     8.377 r  vsync/Vpixel[6]_i_1/O
                         net (fo=7, routed)           0.497     8.874    vsync/Vpixel[6]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  vsync/Vpixel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.590    15.012    vsync/CLK
    SLICE_X3Y102         FDCE                                         r  vsync/Vpixel_reg[3]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Setup_fdce_C_CE)      -0.205    14.952    vsync/Vpixel_reg[3]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 vsync/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.963ns (25.533%)  route 2.809ns (74.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.725     5.328    vsync/CLK
    SLICE_X5Y99          FDCE                                         r  vsync/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.419     5.747 f  vsync/counter_reg[3]/Q
                         net (fo=2, routed)           0.684     6.431    vsync/counter_reg_n_0_[3]
    SLICE_X5Y99          LUT4 (Prop_lut4_I3_O)        0.296     6.727 f  vsync/FSM_sequential_current_state[1]_i_6__0/O
                         net (fo=3, routed)           0.956     7.683    vsync/FSM_sequential_current_state[1]_i_6__0_n_0
    SLICE_X5Y100         LUT5 (Prop_lut5_I3_O)        0.124     7.807 f  vsync/FSM_sequential_current_state[1]_i_3__0/O
                         net (fo=22, routed)          1.168     8.975    vsync/FSM_sequential_current_state[1]_i_3__0_n_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I3_O)        0.124     9.099 r  vsync/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.099    vsync/counter[13]
    SLICE_X5Y103         FDCE                                         r  vsync/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.587    15.009    vsync/CLK
    SLICE_X5Y103         FDCE                                         r  vsync/counter_reg[13]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X5Y103         FDCE (Setup_fdce_C_D)        0.029    15.183    vsync/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  6.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vsync/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.224ns (40.983%)  route 0.323ns (59.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    vsync/CLK
    SLICE_X5Y99          FDCE                                         r  vsync/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vsync/counter_reg[8]/Q
                         net (fo=27, routed)          0.323     1.974    vsync/counter_reg_n_0_[8]
    SLICE_X5Y101         LUT4 (Prop_lut4_I1_O)        0.096     2.070 r  vsync/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.070    vsync/counter[16]
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.868     2.034    vsync/CLK
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.107     1.895    vsync/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vsync/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.225ns (41.091%)  route 0.323ns (58.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    vsync/CLK
    SLICE_X5Y99          FDCE                                         r  vsync/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vsync/counter_reg[8]/Q
                         net (fo=27, routed)          0.323     1.974    vsync/counter_reg_n_0_[8]
    SLICE_X5Y101         LUT4 (Prop_lut4_I1_O)        0.097     2.071 r  vsync/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.071    vsync/counter[18]
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.868     2.034    vsync/CLK
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.107     1.895    vsync/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vsync/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.230ns (41.722%)  route 0.321ns (58.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    vsync/CLK
    SLICE_X5Y99          FDCE                                         r  vsync/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vsync/counter_reg[8]/Q
                         net (fo=27, routed)          0.321     1.973    vsync/counter_reg_n_0_[8]
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.102     2.075 r  vsync/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.075    vsync/counter[9]
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.868     2.034    vsync/CLK
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.107     1.895    vsync/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vsync/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.232ns (41.933%)  route 0.321ns (58.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    vsync/CLK
    SLICE_X5Y99          FDCE                                         r  vsync/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vsync/counter_reg[8]/Q
                         net (fo=27, routed)          0.321     1.973    vsync/counter_reg_n_0_[8]
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.104     2.077 r  vsync/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.077    vsync/counter[19]
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.868     2.034    vsync/CLK
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.107     1.895    vsync/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vsync/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.296%)  route 0.321ns (58.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    vsync/CLK
    SLICE_X5Y99          FDCE                                         r  vsync/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vsync/counter_reg[8]/Q
                         net (fo=27, routed)          0.321     1.973    vsync/counter_reg_n_0_[8]
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.098     2.071 r  vsync/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.071    vsync/counter[12]
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.868     2.034    vsync/CLK
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.092     1.880    vsync/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vsync/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.296%)  route 0.321ns (58.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    vsync/CLK
    SLICE_X5Y99          FDCE                                         r  vsync/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vsync/counter_reg[8]/Q
                         net (fo=27, routed)          0.321     1.973    vsync/counter_reg_n_0_[8]
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.098     2.071 r  vsync/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.071    vsync/counter[14]
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.868     2.034    vsync/CLK
    SLICE_X5Y102         FDCE                                         r  vsync/counter_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.092     1.880    vsync/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vsync/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.226ns (41.198%)  route 0.323ns (58.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    vsync/CLK
    SLICE_X5Y99          FDCE                                         r  vsync/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vsync/counter_reg[8]/Q
                         net (fo=27, routed)          0.323     1.974    vsync/counter_reg_n_0_[8]
    SLICE_X5Y101         LUT4 (Prop_lut4_I1_O)        0.098     2.072 r  vsync/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.072    vsync/counter[11]
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.868     2.034    vsync/CLK
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.092     1.880    vsync/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vsync/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.226ns (41.198%)  route 0.323ns (58.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    vsync/CLK
    SLICE_X5Y99          FDCE                                         r  vsync/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  vsync/counter_reg[8]/Q
                         net (fo=27, routed)          0.323     1.974    vsync/counter_reg_n_0_[8]
    SLICE_X5Y101         LUT4 (Prop_lut4_I1_O)        0.098     2.072 r  vsync/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.072    vsync/counter[10]
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.868     2.034    vsync/CLK
    SLICE_X5Y101         FDCE                                         r  vsync/counter_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.091     1.879    vsync/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vsync/Vpixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync/Vpixel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.005%)  route 0.179ns (48.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.599     1.518    vsync/CLK
    SLICE_X3Y102         FDCE                                         r  vsync/Vpixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  vsync/Vpixel_reg[0]/Q
                         net (fo=7, routed)           0.179     1.838    vsync/Vpixel[0]
    SLICE_X6Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.883 r  vsync/Vpixel[4]_i_1/O
                         net (fo=1, routed)           0.000     1.883    vsync/Vpixel_0[4]
    SLICE_X6Y102         FDCE                                         r  vsync/Vpixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.868     2.034    vsync/CLK
    SLICE_X6Y102         FDCE                                         r  vsync/Vpixel_reg[4]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X6Y102         FDCE (Hold_fdce_C_D)         0.120     1.674    vsync/Vpixel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 hsync/second_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync/second_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.235%)  route 0.152ns (41.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.569     1.488    hsync/CLK
    SLICE_X10Y105        FDCE                                         r  hsync/second_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.164     1.652 r  hsync/second_counter_reg[1]/Q
                         net (fo=7, routed)           0.152     1.804    hsync/second_counter[1]
    SLICE_X10Y106        LUT5 (Prop_lut5_I1_O)        0.048     1.852 r  hsync/second_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    hsync/second_counter_0[4]
    SLICE_X10Y106        FDCE                                         r  hsync/second_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.840     2.005    hsync/CLK
    SLICE_X10Y106        FDCE                                         r  hsync/second_counter_reg[4]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X10Y106        FDCE (Hold_fdce_C_D)         0.131     1.635    hsync/second_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40    blue/BRAM_SINGLE_MACRO_inst/genblk3_0.bram18_single_bl.bram18_single_bl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42    green/BRAM_SINGLE_MACRO_inst/genblk3_0.bram18_single_bl.bram18_single_bl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y43    red/BRAM_SINGLE_MACRO_inst/genblk3_0.bram18_single_bl.bram18_single_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y102    hsync/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y102   hsync/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y100   hsync/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y101   hsync/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y102   hsync/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y101   hsync/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y101    vsync/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y101    vsync/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103    hsync/Hpixel_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103    hsync/Hpixel_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103    hsync/Hpixel_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y101    vsync/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y102    vsync/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y102    vsync/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y101    vsync/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y101    vsync/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y99    vsync/second_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y99     vsync/second_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y99     vsync/second_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y99    vsync/second_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y99     vsync/second_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y99     vsync/second_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y99     vsync/second_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y99     vsync/second_counter_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y102    hsync/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y102   hsync/FSM_sequential_current_state_reg[1]/C



