{"project":"vied-viedandr-libcamhal","branch":"sandbox/yocto_startup_1214","id":"I18dca61b8642507150618299fa5d112f6900e01e","number":"124354","subject":"Switch to use HQ NS pre and post gdc PGs","owner":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"url":"https://icggerrit.ir.intel.com/124354","commitMessage":"Switch to use HQ NS pre and post gdc PGs\n\n[Issue]\nN/A\n\n[Root Cause]\nN/A\n\n[Changes]\nvHDR pipeline need to switch to new hight quality\nand noise stream pre and post gdc PGs.\n\n[Test Platform]\nimx185-hdr\n\nChange-Id: I18dca61b8642507150618299fa5d112f6900e01e\nTracked-On: #R26275\nSigned-off-by: Yang Bin \u003cbin.b.yang@intel.com\u003e\n","createdOn":1464603451,"lastUpdated":1465902059,"open":true,"status":"DRAFT","currentPatchSet":{"number":"9","revision":"af8abf19d1346d7970fb5b258a6dcc20ab9a8aab","parents":["16c0117c208ff35c9b6c646cae3073a047e6ed1c"],"ref":"refs/changes/54/124354/9","uploader":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"createdOn":1465901393,"author":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"isDraft":true,"kind":"REWORK","approvals":[{"type":"Validation-Android","description":"Validation-Android","value":"-1","grantedOn":1465902029,"by":{"name":"Xiaozhou Liu","email":"xiaozhou.liu@intel.com","username":"liuxiaoz"}}],"sizeInsertions":215,"sizeDeletions":-150}}
{"project":"vied-viedandr-libcamhal","branch":"sandbox/yocto_startup_1214","id":"Ie1829d0bdbe4fc3fc46abb1f1a642b45bebe1c2b","number":"127559","subject":"Cleanup: Add new functions for Isa device.","owner":{"name":"ZongX Li","email":"zongx.li@intel.com","username":"zlix"},"url":"https://icggerrit.ir.intel.com/127559","commitMessage":"Cleanup: Add new functions for Isa device.\n\n[Issue]\nN/A\n\n[Root Cause]\nN/A\n\n[Changes]\nAdd some separate functions when Isa and IsaScale enable\naccording to the if condition role.\n\nChange-Id: Ie1829d0bdbe4fc3fc46abb1f1a642b45bebe1c2b\nTracked-On: #H1504252138\nSigned-off-by: Li Zong \u003czongx.li@intel.com\u003e\n","createdOn":1465808002,"lastUpdated":1465808707,"open":true,"status":"NEW","currentPatchSet":{"number":"1","revision":"19ebfb9e7318bb7bb61bb56c762f3ab7f906098a","parents":["c625b0cb98ca4920ae34257831e3083889420252"],"ref":"refs/changes/59/127559/1","uploader":{"name":"ZongX Li","email":"zongx.li@intel.com","username":"zlix"},"createdOn":1465808002,"author":{"name":"ZongX Li","email":"zongx.li@intel.com","username":"zlix"},"isDraft":false,"kind":"REWORK","approvals":[{"type":"Code-Review","description":"Code-Review","value":"1","grantedOn":1465808058,"by":{"name":"ZongX Li","email":"zongx.li@intel.com","username":"zlix"}},{"type":"Validation-Android","description":"Validation-Android","value":"1","grantedOn":1465808498,"by":{"name":"Xiaozhou Liu","email":"xiaozhou.liu@intel.com","username":"liuxiaoz"}}],"sizeInsertions":181,"sizeDeletions":-132}}
{"project":"vied-viedandr-libcamhal","branch":"sandbox/yocto_startup_1214","id":"If5be77c1adc2c72b623b056e183276ad5bf77b16","number":"118359","subject":"WA: DO NOT MERGE: add SW converter for PSYS raw input","owner":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"url":"https://icggerrit.ir.intel.com/118359","commitMessage":"WA: DO NOT MERGE: add SW converter for PSYS raw input\n\nAdd a SW converter to convert ISYS output vector raw to\nPSYS input raw.\n\nChange-Id: If5be77c1adc2c72b623b056e183276ad5bf77b16\nTracked-On: #R26275\nSigned-off-by: Yang Bin \u003cbin.b.yang@intel.com\u003e\n","createdOn":1462349697,"lastUpdated":1464762185,"open":true,"status":"NEW","currentPatchSet":{"number":"13","revision":"0a4d4656b870c496a5274d020005238f6c938cf5","parents":["a7a5b473c5fe63e5b60cdf51dd004f749291ce50"],"ref":"refs/changes/59/118359/13","uploader":{"name":"Daxing Li","email":"daxing.li@intel.com","username":"daxingli"},"createdOn":1464761526,"author":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"isDraft":false,"kind":"TRIVIAL_REBASE","approvals":[{"type":"Validation-Android","description":"Validation-Android","value":"1","grantedOn":1464762131,"by":{"name":"Xiaozhou Liu","email":"xiaozhou.liu@intel.com","username":"liuxiaoz"}}],"sizeInsertions":72,"sizeDeletions":-12}}
{"project":"vied-viedandr-libcamhal","branch":"sandbox/yocto_startup_1214","id":"I2947cf6b5f98de8c69f37938398286ccf3c79f45","number":"121780","subject":"Leave empty yv_grid to ia_ltm_run for default DRC result","owner":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"url":"https://icggerrit.ir.intel.com/121780","commitMessage":"Leave empty yv_grid to ia_ltm_run for default DRC result\n\nChange-Id: I2947cf6b5f98de8c69f37938398286ccf3c79f45\nSigned-off-by: Yang Bin \u003cbin.b.yang@intel.com\u003e\nTracked-On: #R26275\n","createdOn":1463633015,"lastUpdated":1464349240,"open":true,"status":"NEW","currentPatchSet":{"number":"1","revision":"7e981607021230bc355a6136daedc057f4bc6178","parents":["d0d3f1bd487bb5069a4a3fb35060b2e628458c5f"],"ref":"refs/changes/80/121780/1","uploader":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"createdOn":1463633015,"author":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"isDraft":false,"kind":"REWORK","approvals":[{"type":"Validation-Android","description":"Validation-Android","value":"-1","grantedOn":1464349240,"by":{"name":"Xiaozhou Liu","email":"xiaozhou.liu@intel.com","username":"liuxiaoz"}}],"sizeInsertions":8,"sizeDeletions":-7}}
{"project":"vied-viedandr-libcamhal","branch":"sandbox/yocto_startup_1214","id":"I5b70fe2acb9e5f21e7ade708ff90d3875f411fcf","number":"121042","subject":"WA: DO_NOT_MERGE only get yv_grid for LTM run","owner":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"url":"https://icggerrit.ir.intel.com/121042","commitMessage":"WA: DO_NOT_MERGE only get yv_grid for LTM run\n\nChange-Id: I5b70fe2acb9e5f21e7ade708ff90d3875f411fcf\nSigned-off-by: Yang Bin \u003cbin.b.yang@intel.com\u003e\nTracked-On: #R26275\n","createdOn":1463390496,"lastUpdated":1464349192,"open":true,"status":"NEW"}
{"project":"vied-viedandr-libcamhal","branch":"sandbox/yocto_startup_1214","id":"Ibf9f315c116f12721514ebb463753eeb02f3dfb0","number":"115687","subject":"Enable sensor embedded meta data","owner":{"name":"Qingwu Zhang","email":"qingwu.zhang@intel.com","username":"qingwuzh"},"url":"https://icggerrit.ir.intel.com/115687","commitMessage":"Enable sensor embedded meta data\n\n[Issue]\nN/A\n\n[Root Cause]\nN/A\n\n[Changes]\n1. Enable sensor embedded meta data.\n\n[Test Platform]\nimx185\n\nChange-Id: Ibf9f315c116f12721514ebb463753eeb02f3dfb0\nTracked-On: #R29126\nSigned-off-by: Qingwu Zhang \u003cqingwu.zhang@intel.com\u003e\n","createdOn":1461313126,"lastUpdated":1461639495,"open":true,"status":"DRAFT","currentPatchSet":{"number":"3","revision":"8400a89568a3581769c02dd7949633ce027cef28","parents":["05dd05d29d2e5e119d0760bb738819498419f53e"],"ref":"refs/changes/87/115687/3","uploader":{"name":"Qingwu Zhang","email":"qingwu.zhang@intel.com","username":"qingwuzh"},"createdOn":1461639495,"author":{"name":"Qingwu Zhang","email":"qingwu.zhang@intel.com","username":"qingwuzh"},"isDraft":true,"kind":"REWORK","sizeInsertions":178,"sizeDeletions":-2}}
{"project":"vied-viedandr-libcamhal","branch":"sandbox/yocto_startup_1214","id":"I490e752a999795e046e9384963535dae8fa36f36","number":"115163","subject":"DO_NOT_MERGE: Test only pre proc PG","owner":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"url":"https://icggerrit.ir.intel.com/115163","commitMessage":"DO_NOT_MERGE: Test only pre proc PG\n\nDump image from pre proc PG.\n\nChange-Id: I490e752a999795e046e9384963535dae8fa36f36\nSigned-off-by: Yang Bin \u003cbin.b.yang@intel.com\u003e\nTracked-On: #R26275\n","createdOn":1461153516,"lastUpdated":1461153516,"open":true,"status":"DRAFT","currentPatchSet":{"number":"1","revision":"62cc17affcc6352e9fae9e1a88efad7280ea7868","parents":["1d3c05df839423775655d12ddfd58ab5f923f49f"],"ref":"refs/changes/63/115163/1","uploader":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"createdOn":1461153516,"author":{"name":"Bin B Yang","email":"bin.b.yang@intel.com","username":"binyang1"},"isDraft":true,"kind":"REWORK","sizeInsertions":34,"sizeDeletions":-8}}
{"type":"stats","rowCount":7,"runTimeMilliseconds":50,"moreChanges":false}

