//
// File created by:  ncverilog
// Do not modify this file
//
-VFILE
Verilog/fsa0m_a_generic_core_21.lib.src
-DEFINE
SDF
