<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file shiftrl00_shiftrl0.ncd.
Design name: shiftRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Mar 14 07:03:54 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SRL00/clkaux" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   70.373MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SRL00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.559ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[21]  (to SRL00/clkaux +)

   Delay:              14.060ns  (45.9% logic, 54.1% route), 20 logic levels.

 Constraint Details:

     14.060ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.559ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.399     R21C15A.F1 to     R21C15B.C0 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C15B.C0 to     R21C15B.F0 SRL00/C01/SLICE_19
ROUTE         1     0.656     R21C15B.F0 to     R21C16C.C0 SRL00/C01/N_44_tz
CTOF_DEL    ---     0.452     R21C16C.C0 to     R21C16C.F0 SRL00/C01/SLICE_20
ROUTE         1     1.149     R21C16C.F0 to     R22C15B.A0 SRL00/C01/oscout36lto21_i_a2_RNIHUQF1
CTOF_DEL    ---     0.452     R22C15B.A0 to     R22C15B.F0 SRL00/C01/SLICE_25
ROUTE         1     0.656     R22C15B.F0 to     R22C16C.C0 SRL00/C01/un1_oscout73_i_i_o2_0
CTOF_DEL    ---     0.452     R22C16C.C0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO SRL00/C01/SLICE_3
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI SRL00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO SRL00/C01/SLICE_2
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI SRL00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C16D.FCI to     R23C16D.F0 SRL00/C01/SLICE_1
ROUTE         1     0.000     R23C16D.F0 to    R23C16D.DI0 SRL00/C01/sdiv_11[21] (to SRL00/clkaux)
                  --------
                   14.060   (45.9% logic, 54.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16D.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.653ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[20]  (to SRL00/clkaux +)

   Delay:              13.966ns  (45.5% logic, 54.5% route), 19 logic levels.

 Constraint Details:

     13.966ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.653ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.399     R21C15A.F1 to     R21C15B.C0 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C15B.C0 to     R21C15B.F0 SRL00/C01/SLICE_19
ROUTE         1     0.656     R21C15B.F0 to     R21C16C.C0 SRL00/C01/N_44_tz
CTOF_DEL    ---     0.452     R21C16C.C0 to     R21C16C.F0 SRL00/C01/SLICE_20
ROUTE         1     1.149     R21C16C.F0 to     R22C15B.A0 SRL00/C01/oscout36lto21_i_a2_RNIHUQF1
CTOF_DEL    ---     0.452     R22C15B.A0 to     R22C15B.F0 SRL00/C01/SLICE_25
ROUTE         1     0.656     R22C15B.F0 to     R22C16C.C0 SRL00/C01/un1_oscout73_i_i_o2_0
CTOF_DEL    ---     0.452     R22C16C.C0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO SRL00/C01/SLICE_3
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI SRL00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C16C.FCI to     R23C16C.F1 SRL00/C01/SLICE_2
ROUTE         1     0.000     R23C16C.F1 to    R23C16C.DI1 SRL00/C01/sdiv_11[20] (to SRL00/clkaux)
                  --------
                   13.966   (45.5% logic, 54.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16C.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.705ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[19]  (to SRL00/clkaux +)

   Delay:              13.914ns  (45.3% logic, 54.7% route), 19 logic levels.

 Constraint Details:

     13.914ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.705ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.399     R21C15A.F1 to     R21C15B.C0 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C15B.C0 to     R21C15B.F0 SRL00/C01/SLICE_19
ROUTE         1     0.656     R21C15B.F0 to     R21C16C.C0 SRL00/C01/N_44_tz
CTOF_DEL    ---     0.452     R21C16C.C0 to     R21C16C.F0 SRL00/C01/SLICE_20
ROUTE         1     1.149     R21C16C.F0 to     R22C15B.A0 SRL00/C01/oscout36lto21_i_a2_RNIHUQF1
CTOF_DEL    ---     0.452     R22C15B.A0 to     R22C15B.F0 SRL00/C01/SLICE_25
ROUTE         1     0.656     R22C15B.F0 to     R22C16C.C0 SRL00/C01/un1_oscout73_i_i_o2_0
CTOF_DEL    ---     0.452     R22C16C.C0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO SRL00/C01/SLICE_3
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI SRL00/C01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R23C16C.FCI to     R23C16C.F0 SRL00/C01/SLICE_2
ROUTE         1     0.000     R23C16C.F0 to    R23C16C.DI0 SRL00/C01/sdiv_11[19] (to SRL00/clkaux)
                  --------
                   13.914   (45.3% logic, 54.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16C.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[21]  (to SRL00/clkaux +)

   Delay:              13.882ns  (46.5% logic, 53.5% route), 20 logic levels.

 Constraint Details:

     13.882ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.737ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.556     R21C15A.F1 to     R21C16D.D1 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C16D.D1 to     R21C16D.F1 SRL00/C01/SLICE_28
ROUTE         4     0.399     R21C16D.F1 to     R21C16D.C0 SRL00/C01/N_78
CTOF_DEL    ---     0.452     R21C16D.C0 to     R21C16D.F0 SRL00/C01/SLICE_28
ROUTE         1     0.854     R21C16D.F0 to     R21C16A.A0 SRL00/C01/N_87
CTOF_DEL    ---     0.452     R21C16A.A0 to     R21C16A.F0 SRL00/C01/SLICE_24
ROUTE         1     0.873     R21C16A.F0 to     R22C16C.A0 SRL00/C01/N_23
CTOF_DEL    ---     0.452     R22C16C.A0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO SRL00/C01/SLICE_3
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI SRL00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO SRL00/C01/SLICE_2
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI SRL00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C16D.FCI to     R23C16D.F0 SRL00/C01/SLICE_1
ROUTE         1     0.000     R23C16D.F0 to    R23C16D.DI0 SRL00/C01/sdiv_11[21] (to SRL00/clkaux)
                  --------
                   13.882   (46.5% logic, 53.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16D.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.756ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[21]  (to SRL00/clkaux +)

   Delay:              13.863ns  (46.6% logic, 53.4% route), 20 logic levels.

 Constraint Details:

     13.863ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.756ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.625     R21C15A.F1 to     R21C15A.B0 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C15A.B0 to     R21C15A.F0 SRL00/C01/SLICE_29
ROUTE         2     0.552     R21C15A.F0 to     R21C15D.D0 SRL00/C01/N_62_1
CTOF_DEL    ---     0.452     R21C15D.D0 to     R21C15D.F0 SRL00/C01/SLICE_26
ROUTE         1     0.942     R21C15D.F0 to     R22C16C.D1 SRL00/C01/N_20
CTOF_DEL    ---     0.452     R22C16C.D1 to     R22C16C.F1 SRL00/C01/SLICE_23
ROUTE         1     0.544     R22C16C.F1 to     R22C16C.D0 SRL00/C01/un1_oscout73_i_i_o2_1
CTOF_DEL    ---     0.452     R22C16C.D0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO SRL00/C01/SLICE_3
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI SRL00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO SRL00/C01/SLICE_2
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI SRL00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C16D.FCI to     R23C16D.F0 SRL00/C01/SLICE_1
ROUTE         1     0.000     R23C16D.F0 to    R23C16D.DI0 SRL00/C01/sdiv_11[21] (to SRL00/clkaux)
                  --------
                   13.863   (46.6% logic, 53.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16D.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.799ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[18]  (to SRL00/clkaux +)

   Delay:              13.820ns  (45.0% logic, 55.0% route), 18 logic levels.

 Constraint Details:

     13.820ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.799ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.399     R21C15A.F1 to     R21C15B.C0 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C15B.C0 to     R21C15B.F0 SRL00/C01/SLICE_19
ROUTE         1     0.656     R21C15B.F0 to     R21C16C.C0 SRL00/C01/N_44_tz
CTOF_DEL    ---     0.452     R21C16C.C0 to     R21C16C.F0 SRL00/C01/SLICE_20
ROUTE         1     1.149     R21C16C.F0 to     R22C15B.A0 SRL00/C01/oscout36lto21_i_a2_RNIHUQF1
CTOF_DEL    ---     0.452     R22C15B.A0 to     R22C15B.F0 SRL00/C01/SLICE_25
ROUTE         1     0.656     R22C15B.F0 to     R22C16C.C0 SRL00/C01/un1_oscout73_i_i_o2_0
CTOF_DEL    ---     0.452     R22C16C.C0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R23C16B.FCI to     R23C16B.F1 SRL00/C01/SLICE_3
ROUTE         1     0.000     R23C16B.F1 to    R23C16B.DI1 SRL00/C01/sdiv_11[18] (to SRL00/clkaux)
                  --------
                   13.820   (45.0% logic, 55.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.814ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[21]  (to SRL00/clkaux +)

   Delay:              13.805ns  (46.8% logic, 53.2% route), 20 logic levels.

 Constraint Details:

     13.805ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.814ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.556     R21C15A.F1 to     R21C16D.D1 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C16D.D1 to     R21C16D.F1 SRL00/C01/SLICE_28
ROUTE         4     0.895     R21C16D.F1 to     R22C16B.A0 SRL00/C01/N_78
CTOF_DEL    ---     0.452     R22C16B.A0 to     R22C16B.F0 SRL00/C01/SLICE_18
ROUTE         1     0.610     R22C16B.F0 to     R22C16C.B1 SRL00/C01/N_19
CTOF_DEL    ---     0.452     R22C16C.B1 to     R22C16C.F1 SRL00/C01/SLICE_23
ROUTE         1     0.544     R22C16C.F1 to     R22C16C.D0 SRL00/C01/un1_oscout73_i_i_o2_1
CTOF_DEL    ---     0.452     R22C16C.D0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO SRL00/C01/SLICE_3
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI SRL00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R23C16C.FCI to    R23C16C.FCO SRL00/C01/SLICE_2
ROUTE         1     0.000    R23C16C.FCO to    R23C16D.FCI SRL00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R23C16D.FCI to     R23C16D.F0 SRL00/C01/SLICE_1
ROUTE         1     0.000     R23C16D.F0 to    R23C16D.DI0 SRL00/C01/sdiv_11[21] (to SRL00/clkaux)
                  --------
                   13.805   (46.8% logic, 53.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16D.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.831ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[20]  (to SRL00/clkaux +)

   Delay:              13.788ns  (46.1% logic, 53.9% route), 19 logic levels.

 Constraint Details:

     13.788ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.831ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.556     R21C15A.F1 to     R21C16D.D1 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C16D.D1 to     R21C16D.F1 SRL00/C01/SLICE_28
ROUTE         4     0.399     R21C16D.F1 to     R21C16D.C0 SRL00/C01/N_78
CTOF_DEL    ---     0.452     R21C16D.C0 to     R21C16D.F0 SRL00/C01/SLICE_28
ROUTE         1     0.854     R21C16D.F0 to     R21C16A.A0 SRL00/C01/N_87
CTOF_DEL    ---     0.452     R21C16A.A0 to     R21C16A.F0 SRL00/C01/SLICE_24
ROUTE         1     0.873     R21C16A.F0 to     R22C16C.A0 SRL00/C01/N_23
CTOF_DEL    ---     0.452     R22C16C.A0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO SRL00/C01/SLICE_3
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI SRL00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C16C.FCI to     R23C16C.F1 SRL00/C01/SLICE_2
ROUTE         1     0.000     R23C16C.F1 to    R23C16C.DI1 SRL00/C01/sdiv_11[20] (to SRL00/clkaux)
                  --------
                   13.788   (46.1% logic, 53.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16C.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.850ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[20]  (to SRL00/clkaux +)

   Delay:              13.769ns  (46.2% logic, 53.8% route), 19 logic levels.

 Constraint Details:

     13.769ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.850ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.625     R21C15A.F1 to     R21C15A.B0 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C15A.B0 to     R21C15A.F0 SRL00/C01/SLICE_29
ROUTE         2     0.552     R21C15A.F0 to     R21C15D.D0 SRL00/C01/N_62_1
CTOF_DEL    ---     0.452     R21C15D.D0 to     R21C15D.F0 SRL00/C01/SLICE_26
ROUTE         1     0.942     R21C15D.F0 to     R22C16C.D1 SRL00/C01/N_20
CTOF_DEL    ---     0.452     R22C16C.D1 to     R22C16C.F1 SRL00/C01/SLICE_23
ROUTE         1     0.544     R22C16C.F1 to     R22C16C.D0 SRL00/C01/un1_oscout73_i_i_o2_1
CTOF_DEL    ---     0.452     R22C16C.D0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R23C16B.FCI to    R23C16B.FCO SRL00/C01/SLICE_3
ROUTE         1     0.000    R23C16B.FCO to    R23C16C.FCI SRL00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R23C16C.FCI to     R23C16C.F1 SRL00/C01/SLICE_2
ROUTE         1     0.000     R23C16C.F1 to    R23C16C.DI1 SRL00/C01/sdiv_11[20] (to SRL00/clkaux)
                  --------
                   13.769   (46.2% logic, 53.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16C.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.851ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[9]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[17]  (to SRL00/clkaux +)

   Delay:              13.768ns  (44.8% logic, 55.2% route), 18 logic levels.

 Constraint Details:

     13.768ns physical path delay SRL00/C01/SLICE_7 to SRL00/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.851ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_7 to SRL00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C15B.CLK to     R23C15B.Q0 SRL00/C01/SLICE_7 (from SRL00/clkaux)
ROUTE         2     1.712     R23C15B.Q0 to     R22C15A.B1 SRL00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R22C15A.B1 to     R22C15A.F1 SRL00/C01/SLICE_35
ROUTE         1     0.742     R22C15A.F1 to     R21C15A.C1 SRL00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R21C15A.C1 to     R21C15A.F1 SRL00/C01/SLICE_29
ROUTE         3     0.399     R21C15A.F1 to     R21C15B.C0 SRL00/C01/N_76
CTOF_DEL    ---     0.452     R21C15B.C0 to     R21C15B.F0 SRL00/C01/SLICE_19
ROUTE         1     0.656     R21C15B.F0 to     R21C16C.C0 SRL00/C01/N_44_tz
CTOF_DEL    ---     0.452     R21C16C.C0 to     R21C16C.F0 SRL00/C01/SLICE_20
ROUTE         1     1.149     R21C16C.F0 to     R22C15B.A0 SRL00/C01/oscout36lto21_i_a2_RNIHUQF1
CTOF_DEL    ---     0.452     R22C15B.A0 to     R22C15B.F0 SRL00/C01/SLICE_25
ROUTE         1     0.656     R22C15B.F0 to     R22C16C.C0 SRL00/C01/un1_oscout73_i_i_o2_0
CTOF_DEL    ---     0.452     R22C16C.C0 to     R22C16C.F0 SRL00/C01/SLICE_23
ROUTE         3     0.967     R22C16C.F0 to     R21C17D.C0 SRL00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C17D.C0 to     R21C17D.F0 SRL00/C01/SLICE_21
ROUTE         1     1.324     R21C17D.F0 to     R23C14A.A0 SRL00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R23C14A.A0 to    R23C14A.FCO SRL00/C01/SLICE_0
ROUTE         1     0.000    R23C14A.FCO to    R23C14B.FCI SRL00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R23C14B.FCI to    R23C14B.FCO SRL00/C01/SLICE_11
ROUTE         1     0.000    R23C14B.FCO to    R23C14C.FCI SRL00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R23C14C.FCI to    R23C14C.FCO SRL00/C01/SLICE_10
ROUTE         1     0.000    R23C14C.FCO to    R23C14D.FCI SRL00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R23C14D.FCI to    R23C14D.FCO SRL00/C01/SLICE_9
ROUTE         1     0.000    R23C14D.FCO to    R23C15A.FCI SRL00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R23C15A.FCI to    R23C15A.FCO SRL00/C01/SLICE_8
ROUTE         1     0.000    R23C15A.FCO to    R23C15B.FCI SRL00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R23C15B.FCI to    R23C15B.FCO SRL00/C01/SLICE_7
ROUTE         1     0.000    R23C15B.FCO to    R23C15C.FCI SRL00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R23C15C.FCI to    R23C15C.FCO SRL00/C01/SLICE_6
ROUTE         1     0.000    R23C15C.FCO to    R23C15D.FCI SRL00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R23C15D.FCI to    R23C15D.FCO SRL00/C01/SLICE_5
ROUTE         1     0.000    R23C15D.FCO to    R23C16A.FCI SRL00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R23C16A.FCI to    R23C16A.FCO SRL00/C01/SLICE_4
ROUTE         1     0.000    R23C16A.FCO to    R23C16B.FCI SRL00/C01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R23C16B.FCI to     R23C16B.F0 SRL00/C01/SLICE_3
ROUTE         1     0.000     R23C16B.F0 to    R23C16B.DI0 SRL00/C01/sdiv_11[17] (to SRL00/clkaux)
                  --------
                   13.768   (44.8% logic, 55.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C15B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R23C16B.CLK SRL00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   70.373MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/clkaux" 2.080000   |             |             |
MHz ;                                   |    2.080 MHz|   70.373 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/C01/SLICE_12.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: SRL00/clkaux   Source: SRL00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SRL00/clkaux" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6840 paths, 1 nets, and 207 connections (72.38% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Mar 14 07:03:54 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SRL00/clkaux" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SRL00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[15]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[15]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_4 to SRL00/C01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_4 to SRL00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16A.CLK to     R23C16A.Q0 SRL00/C01/SLICE_4 (from SRL00/clkaux)
ROUTE         6     0.132     R23C16A.Q0 to     R23C16A.A0 SRL00/C01/sdiv[15]
CTOF_DEL    ---     0.101     R23C16A.A0 to     R23C16A.F0 SRL00/C01/SLICE_4
ROUTE         1     0.000     R23C16A.F0 to    R23C16A.DI0 SRL00/C01/sdiv_11[15] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16A.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16A.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[16]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[16]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_4 to SRL00/C01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_4 to SRL00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16A.CLK to     R23C16A.Q1 SRL00/C01/SLICE_4 (from SRL00/clkaux)
ROUTE         5     0.132     R23C16A.Q1 to     R23C16A.A1 SRL00/C01/sdiv[16]
CTOF_DEL    ---     0.101     R23C16A.A1 to     R23C16A.F1 SRL00/C01/SLICE_4
ROUTE         1     0.000     R23C16A.F1 to    R23C16A.DI1 SRL00/C01/sdiv_11[16] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16A.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16A.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[1]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[1]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_11 to SRL00/C01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_11 to SRL00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14B.CLK to     R23C14B.Q0 SRL00/C01/SLICE_11 (from SRL00/clkaux)
ROUTE         2     0.132     R23C14B.Q0 to     R23C14B.A0 SRL00/C01/sdiv[1]
CTOF_DEL    ---     0.101     R23C14B.A0 to     R23C14B.F0 SRL00/C01/SLICE_11
ROUTE         1     0.000     R23C14B.F0 to    R23C14B.DI0 SRL00/C01/sdiv_11[1] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C14B.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C14B.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[6]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[6]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_9 to SRL00/C01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_9 to SRL00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14D.CLK to     R23C14D.Q1 SRL00/C01/SLICE_9 (from SRL00/clkaux)
ROUTE         2     0.132     R23C14D.Q1 to     R23C14D.A1 SRL00/C01/sdiv[6]
CTOF_DEL    ---     0.101     R23C14D.A1 to     R23C14D.F1 SRL00/C01/SLICE_9
ROUTE         1     0.000     R23C14D.F1 to    R23C14D.DI1 SRL00/C01/sdiv_11[6] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C14D.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C14D.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[19]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[19]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_2 to SRL00/C01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_2 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q0 SRL00/C01/SLICE_2 (from SRL00/clkaux)
ROUTE         3     0.132     R23C16C.Q0 to     R23C16C.A0 SRL00/C01/sdiv[19]
CTOF_DEL    ---     0.101     R23C16C.A0 to     R23C16C.F0 SRL00/C01/SLICE_2
ROUTE         1     0.000     R23C16C.F0 to    R23C16C.DI0 SRL00/C01/sdiv_11[19] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16C.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16C.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[3]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[3]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_10 to SRL00/C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_10 to SRL00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14C.CLK to     R23C14C.Q0 SRL00/C01/SLICE_10 (from SRL00/clkaux)
ROUTE         2     0.132     R23C14C.Q0 to     R23C14C.A0 SRL00/C01/sdiv[3]
CTOF_DEL    ---     0.101     R23C14C.A0 to     R23C14C.F0 SRL00/C01/SLICE_10
ROUTE         1     0.000     R23C14C.F0 to    R23C14C.DI0 SRL00/C01/sdiv_11[3] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C14C.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C14C.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[8]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[8]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_8 to SRL00/C01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_8 to SRL00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C15A.CLK to     R23C15A.Q1 SRL00/C01/SLICE_8 (from SRL00/clkaux)
ROUTE         2     0.132     R23C15A.Q1 to     R23C15A.A1 SRL00/C01/sdiv[8]
CTOF_DEL    ---     0.101     R23C15A.A1 to     R23C15A.F1 SRL00/C01/SLICE_8
ROUTE         1     0.000     R23C15A.F1 to    R23C15A.DI1 SRL00/C01/sdiv_11[8] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15A.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15A.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[11]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[11]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_6 to SRL00/C01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_6 to SRL00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C15C.CLK to     R23C15C.Q0 SRL00/C01/SLICE_6 (from SRL00/clkaux)
ROUTE         2     0.132     R23C15C.Q0 to     R23C15C.A0 SRL00/C01/sdiv[11]
CTOF_DEL    ---     0.101     R23C15C.A0 to     R23C15C.F0 SRL00/C01/SLICE_6
ROUTE         1     0.000     R23C15C.F0 to    R23C15C.DI0 SRL00/C01/sdiv_11[11] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15C.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C15C.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[18]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[18]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_3 to SRL00/C01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_3 to SRL00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16B.CLK to     R23C16B.Q1 SRL00/C01/SLICE_3 (from SRL00/clkaux)
ROUTE         7     0.132     R23C16B.Q1 to     R23C16B.A1 SRL00/C01/sdiv[18]
CTOF_DEL    ---     0.101     R23C16B.A1 to     R23C16B.F1 SRL00/C01/SLICE_3
ROUTE         1     0.000     R23C16B.F1 to    R23C16B.DI1 SRL00/C01/sdiv_11[18] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16B.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C16B.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/C01/sdiv[4]  (from SRL00/clkaux +)
   Destination:    FF         Data in        SRL00/C01/sdiv[4]  (to SRL00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/C01/SLICE_10 to SRL00/C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/C01/SLICE_10 to SRL00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C14C.CLK to     R23C14C.Q1 SRL00/C01/SLICE_10 (from SRL00/clkaux)
ROUTE         2     0.132     R23C14C.Q1 to     R23C14C.A1 SRL00/C01/sdiv[4]
CTOF_DEL    ---     0.101     R23C14C.A1 to     R23C14C.F1 SRL00/C01/SLICE_10
ROUTE         1     0.000     R23C14C.F1 to    R23C14C.DI1 SRL00/C01/sdiv_11[4] (to SRL00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C14C.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/C00/OSCInst0 to SRL00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R23C14C.CLK SRL00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/clkaux" 2.080000   |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/C01/SLICE_12.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: SRL00/clkaux   Source: SRL00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SRL00/clkaux" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6840 paths, 1 nets, and 207 connections (72.38% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
