<def f='llvm/llvm/lib/Target/SystemZ/SystemZ.h' l='153' type='const unsigned int'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZ.h' l='157' u='r'/>
<doc f='llvm/llvm/lib/Target/SystemZ/SystemZ.h' l='152'>// Number of bits in a vector register.</doc>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='748' u='r' c='_ZN4llvm25SystemZVectorConstantInfo21isVectorConstantLegalERKNS_16SystemZSubtargetE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='761' u='r' c='_ZN4llvm25SystemZVectorConstantInfo21isVectorConstantLegalERKNS_16SystemZSubtargetE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='792' u='r' c='_ZN4llvm25SystemZVectorConstantInfoC1ENS_7APFloatE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='4847' u='r' c='_ZN12_GLOBAL__N_114GeneralShuffle22insertUnpackIfPreparedERN4llvm12SelectionDAGERKNS1_5SDLocENS1_7SDValueE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='4851' u='r' c='_ZN12_GLOBAL__N_114GeneralShuffle22insertUnpackIfPreparedERN4llvm12SelectionDAGERKNS1_5SDLocENS1_7SDValueE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='5259' u='r' c='_ZNK4llvm21SystemZTargetLowering29lowerSIGN_EXTEND_VECTOR_INREGENS_7SDValueERNS_12SelectionDAGE'/>
