Simulator report for LSC_qsim
Tue Oct 22 21:16:05 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 176 nodes    ;
; Simulation Coverage         ;      97.73 % ;
; Total Number of Transitions ; 3386         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                       ;
+--------------------------------------------------------------------------------------------+-----------------------------+---------------+
; Option                                                                                     ; Setting                     ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------+---------------+
; Simulation mode                                                                            ; Functional                  ; Timing        ;
; Start time                                                                                 ; 0 ns                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                         ;               ;
; Vector input source                                                                        ; H:/ceg2536Lab3/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                          ; On            ;
; Check outputs                                                                              ; Off                         ; Off           ;
; Report simulation coverage                                                                 ; On                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                         ; Off           ;
; Detect glitches                                                                            ; Off                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                        ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                   ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                   ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      97.73 % ;
; Total nodes checked                                 ; 176          ;
; Total output ports checked                          ; 176          ;
; Total output ports with complete 1/0-value coverage ; 172          ;
; Total output ports with no 1/0-value coverage       ; 4            ;
; Total output ports with no 1-value coverage         ; 4            ;
; Total output ports with no 0-value coverage         ; 4            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |Lab3top|V                                                                                          ; |Lab3top|V                                                                                          ; pin_out          ;
; |Lab3top|S3                                                                                         ; |Lab3top|S3                                                                                         ; out              ;
; |Lab3top|S2                                                                                         ; |Lab3top|S2                                                                                         ; out              ;
; |Lab3top|S1                                                                                         ; |Lab3top|S1                                                                                         ; out              ;
; |Lab3top|S0                                                                                         ; |Lab3top|S0                                                                                         ; out              ;
; |Lab3top|clk                                                                                        ; |Lab3top|clk                                                                                        ; out              ;
; |Lab3top|A3                                                                                         ; |Lab3top|A3                                                                                         ; out              ;
; |Lab3top|A2                                                                                         ; |Lab3top|A2                                                                                         ; out              ;
; |Lab3top|A1                                                                                         ; |Lab3top|A1                                                                                         ; out              ;
; |Lab3top|A0                                                                                         ; |Lab3top|A0                                                                                         ; out              ;
; |Lab3top|B3                                                                                         ; |Lab3top|B3                                                                                         ; out              ;
; |Lab3top|B2                                                                                         ; |Lab3top|B2                                                                                         ; out              ;
; |Lab3top|B1                                                                                         ; |Lab3top|B1                                                                                         ; out              ;
; |Lab3top|B0                                                                                         ; |Lab3top|B0                                                                                         ; out              ;
; |Lab3top|Z                                                                                          ; |Lab3top|Z                                                                                          ; pin_out          ;
; |Lab3top|S                                                                                          ; |Lab3top|S                                                                                          ; pin_out          ;
; |Lab3top|C                                                                                          ; |Lab3top|C                                                                                          ; pin_out          ;
; |Lab3top|C3                                                                                         ; |Lab3top|C3                                                                                         ; pin_out          ;
; |Lab3top|C2                                                                                         ; |Lab3top|C2                                                                                         ; pin_out          ;
; |Lab3top|C1                                                                                         ; |Lab3top|C1                                                                                         ; pin_out          ;
; |Lab3top|C0                                                                                         ; |Lab3top|C0                                                                                         ; pin_out          ;
; |Lab3top|register4bits:inst10|inst                                                                  ; |Lab3top|register4bits:inst10|inst                                                                  ; regout           ;
; |Lab3top|register4bits:inst10|inst1                                                                 ; |Lab3top|register4bits:inst10|inst1                                                                 ; regout           ;
; |Lab3top|register4bits:inst10|inst2                                                                 ; |Lab3top|register4bits:inst10|inst2                                                                 ; regout           ;
; |Lab3top|register4bits:inst10|inst3                                                                 ; |Lab3top|register4bits:inst10|inst3                                                                 ; regout           ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|inst6                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|inst6                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|inst5                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|inst5                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|inst4                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|inst4                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|inst3                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|inst3                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|81                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|81                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|79                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|79                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|78                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|78                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|71                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|71                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|72                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|72                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|68                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|68                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|62                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|62                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|83                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|83                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|77                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|77                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|73                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|73                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|69                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|69                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|63                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|63                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|64                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|64                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|74                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|74                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|70                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|70                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|65                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|65                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|66                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|66                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|inst6                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|inst6                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|inst5                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|inst5                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|inst4                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|inst4                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|inst3                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|inst3                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|81                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|81                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|79                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|79                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|78                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|78                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|71                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|71                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|72                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|72                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|68                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|68                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|61                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|61                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|62                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|62                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|83                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|83                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|77                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|77                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|73                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|73                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|69                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|69                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|63                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|63                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|64                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|64                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|74                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|74                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|66                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst8|74151:inst|f74151:sub|66                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|inst6                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|inst6                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|inst5                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|inst5                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|inst4                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|inst4                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|inst3                                        ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|inst3                                        ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|81                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|81                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|79                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|79                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|78                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|78                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|71                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|71                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|72                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|72                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|68                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|68                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|61                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|61                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|62                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|62                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|83                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|83                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|77                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|77                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|73                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|73                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|69                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|69                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|63                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|63                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|64                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|64                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|74                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|74                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|70                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|70                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|65                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|65                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|66                     ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst6|74151:inst|f74151:sub|66                     ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|inst6                                         ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|inst6                                         ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|inst5                                         ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|inst5                                         ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|inst4                                         ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|inst4                                         ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|inst3                                         ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|inst3                                         ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|81                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|81                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|79                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|79                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|78                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|78                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|71                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|71                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|72                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|72                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|68                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|68                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|62                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|62                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|83                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|83                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|77                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|77                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|73                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|73                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|69                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|69                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|63                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|63                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|64                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|64                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|74                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|74                      ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|65                      ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|65                      ; out0             ;
; |Lab3top|74257:inst7|29                                                                             ; |Lab3top|74257:inst7|29                                                                             ; out              ;
; |Lab3top|74257:inst7|30                                                                             ; |Lab3top|74257:inst7|30                                                                             ; out0             ;
; |Lab3top|74257:inst7|36                                                                             ; |Lab3top|74257:inst7|36                                                                             ; out0             ;
; |Lab3top|74257:inst7|8                                                                              ; |Lab3top|74257:inst7|8                                                                              ; out0             ;
; |Lab3top|74257:inst7|26                                                                             ; |Lab3top|74257:inst7|26                                                                             ; out              ;
; |Lab3top|74257:inst7|25                                                                             ; |Lab3top|74257:inst7|25                                                                             ; out0             ;
; |Lab3top|74257:inst7|35                                                                             ; |Lab3top|74257:inst7|35                                                                             ; out0             ;
; |Lab3top|74257:inst7|6                                                                              ; |Lab3top|74257:inst7|6                                                                              ; out0             ;
; |Lab3top|74257:inst7|22                                                                             ; |Lab3top|74257:inst7|22                                                                             ; out              ;
; |Lab3top|74257:inst7|21                                                                             ; |Lab3top|74257:inst7|21                                                                             ; out0             ;
; |Lab3top|74257:inst7|34                                                                             ; |Lab3top|74257:inst7|34                                                                             ; out0             ;
; |Lab3top|74257:inst7|4                                                                              ; |Lab3top|74257:inst7|4                                                                              ; out0             ;
; |Lab3top|74257:inst7|20                                                                             ; |Lab3top|74257:inst7|20                                                                             ; out              ;
; |Lab3top|74257:inst7|18                                                                             ; |Lab3top|74257:inst7|18                                                                             ; out0             ;
; |Lab3top|74257:inst7|33                                                                             ; |Lab3top|74257:inst7|33                                                                             ; out0             ;
; |Lab3top|74257:inst7|2                                                                              ; |Lab3top|74257:inst7|2                                                                              ; out0             ;
; |Lab3top|register4bits:inst6|inst                                                                   ; |Lab3top|register4bits:inst6|inst                                                                   ; regout           ;
; |Lab3top|register4bits:inst6|inst1                                                                  ; |Lab3top|register4bits:inst6|inst1                                                                  ; regout           ;
; |Lab3top|register4bits:inst6|inst2                                                                  ; |Lab3top|register4bits:inst6|inst2                                                                  ; regout           ;
; |Lab3top|register4bits:inst6|inst3                                                                  ; |Lab3top|register4bits:inst6|inst3                                                                  ; regout           ;
; |Lab3top|register4bits:inst1|inst                                                                   ; |Lab3top|register4bits:inst1|inst                                                                   ; regout           ;
; |Lab3top|register4bits:inst1|inst1                                                                  ; |Lab3top|register4bits:inst1|inst1                                                                  ; regout           ;
; |Lab3top|register4bits:inst1|inst2                                                                  ; |Lab3top|register4bits:inst1|inst2                                                                  ; regout           ;
; |Lab3top|register4bits:inst1|inst3                                                                  ; |Lab3top|register4bits:inst1|inst3                                                                  ; regout           ;
; |Lab3top|register4bits:inst|inst                                                                    ; |Lab3top|register4bits:inst|inst                                                                    ; regout           ;
; |Lab3top|register4bits:inst|inst1                                                                   ; |Lab3top|register4bits:inst|inst1                                                                   ; regout           ;
; |Lab3top|register4bits:inst|inst2                                                                   ; |Lab3top|register4bits:inst|inst2                                                                   ; regout           ;
; |Lab3top|register4bits:inst|inst3                                                                   ; |Lab3top|register4bits:inst|inst3                                                                   ; regout           ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|mux41:inst3|6                     ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|mux41:inst3|6                     ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|mux41:inst3|2                     ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|mux41:inst3|2                     ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|inst2             ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|inst2             ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|adder:inst|inst   ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|adder:inst|inst   ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|adder:inst|inst2  ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|adder:inst|inst2  ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|adder:inst1|inst  ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|adder:inst1|inst  ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|adder:inst1|inst2 ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|fulladder:inst4|adder:inst1|inst2 ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|mux41:inst3|6                     ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|mux41:inst3|6                     ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|mux41:inst3|2                     ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|mux41:inst3|2                     ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|mux41:inst3|4                     ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|mux41:inst3|4                     ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|inst2             ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|inst2             ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|adder:inst|inst   ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|adder:inst|inst   ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|adder:inst|inst2  ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|adder:inst|inst2  ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|adder:inst1|inst  ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|adder:inst1|inst  ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|adder:inst1|inst2 ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst2|fulladder:inst4|adder:inst1|inst2 ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|mux41:inst3|6                     ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|mux41:inst3|6                     ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|mux41:inst3|2                     ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|mux41:inst3|2                     ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|mux41:inst3|4                     ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|mux41:inst3|4                     ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|inst2             ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|inst2             ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|adder:inst|inst   ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|adder:inst|inst   ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|adder:inst|inst2  ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|adder:inst|inst2  ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|adder:inst1|inst  ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|adder:inst1|inst  ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|adder:inst1|inst2 ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst1|fulladder:inst4|adder:inst1|inst2 ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|mux41:inst3|6                      ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|mux41:inst3|6                      ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|mux41:inst3|4                      ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|mux41:inst3|4                      ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|inst2              ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|inst2              ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|adder:inst|inst    ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|adder:inst|inst    ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|adder:inst|inst2   ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|adder:inst|inst2   ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|adder:inst1|inst   ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|adder:inst1|inst   ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|adder:inst1|inst2  ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|fulladder:inst4|adder:inst1|inst2  ; out0             ;
; |Lab3top|state4bits:inst5|inst                                                                      ; |Lab3top|state4bits:inst5|inst                                                                      ; out0             ;
; |Lab3top|state4bits:inst5|inst10                                                                    ; |Lab3top|state4bits:inst5|inst10                                                                    ; out0             ;
; |Lab3top|state4bits:inst5|inst3                                                                     ; |Lab3top|state4bits:inst5|inst3                                                                     ; out0             ;
; |Lab3top|register4bits:inst9|inst                                                                   ; |Lab3top|register4bits:inst9|inst                                                                   ; regout           ;
; |Lab3top|register4bits:inst9|inst1                                                                  ; |Lab3top|register4bits:inst9|inst1                                                                  ; regout           ;
; |Lab3top|register4bits:inst9|inst2                                                                  ; |Lab3top|register4bits:inst9|inst2                                                                  ; regout           ;
; |Lab3top|register4bits:inst9|inst3                                                                  ; |Lab3top|register4bits:inst9|inst3                                                                  ; regout           ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|61 ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|61 ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|61  ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|61  ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|mux41:inst3|4 ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|mux41:inst3|4 ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|mux41:inst3|2  ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|mux41:inst3|2  ; out0             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|61 ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst7|74151:inst|f74151:sub|61 ; out0             ;
; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|61  ; |Lab3top|LogicCircuit4Bit:inst4|logiccircuit1bit:inst|74151:inst|f74151:sub|61  ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|mux41:inst3|4 ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst3|mux41:inst3|4 ; out0             ;
; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|mux41:inst3|2  ; |Lab3top|arithmeticCircuit4bit:inst60|arithmeticCircuit1bit:inst|mux41:inst3|2  ; out0             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 22 21:16:04 2024
Info: Command: quartus_sim --simulation_results_format=VWF LSC -c LSC_qsim
Info (324025): Using vector source file "H:/ceg2536Lab3/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 1.63 us on register "|Lab3top|register4bits:inst1|inst2"
Warning (324036): Found clock-sensitive change during active clock edge at time 1.63 us on register "|Lab3top|register4bits:inst1|inst3"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      97.73 %
Info (328052): Number of transitions in simulation is 3386
Info (324045): Vector file LSC_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 340 megabytes
    Info: Processing ended: Tue Oct 22 21:16:05 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


