

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys'
================================================================
* Date:           Sat Dec 10 14:02:47 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_generate_round_keys  |       50|       50|         5|          5|          1|    10|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 4, i6 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%icmp_ln171 = icmp_ult  i6 %i_2, i6 44" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 13 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc92.preheader.exitStub, void %for.inc.split" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 15 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%add_ln172 = add i6 %i_2, i6 63" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 16 'add' 'add_ln172' <Predicate = (icmp_ln171)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i6 %add_ln172" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 17 'zext' 'zext_ln172' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln172" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 18 'getelementptr' 'p_round_key_V_addr' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%temp_V = load i6 %p_round_key_V_addr" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 19 'load' 'temp_V' <Predicate = (icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_2, i32 2, i32 5" [hw-impl/src/pynqrypt.cpp:176]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln176 = add i4 %trunc_ln, i4 15" [hw-impl/src/pynqrypt.cpp:176]   --->   Operation 21 'add' 'add_ln176' <Predicate = (icmp_ln171)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i4 %add_ln176"   --->   Operation 22 'zext' 'zext_ln186_4' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crypto_aes_rcon_V_addr = getelementptr i8 %crypto_aes_rcon_V, i64 0, i64 %zext_ln186_4"   --->   Operation 23 'getelementptr' 'crypto_aes_rcon_V_addr' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr"   --->   Operation 24 'load' 'crypto_aes_rcon_V_load' <Predicate = (icmp_ln171)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln178 = add i6 %i_2, i6 60" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 25 'add' 'add_ln178' <Predicate = (icmp_ln171)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i6 %add_ln178" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 26 'zext' 'zext_ln178' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_1 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln178" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 27 'getelementptr' 'p_round_key_V_addr_1' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%lhs_V = load i6 %p_round_key_V_addr_1"   --->   Operation 28 'load' 'lhs_V' <Predicate = (icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%temp_V = load i6 %p_round_key_V_addr" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 29 'load' 'temp_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr"   --->   Operation 30 'load' 'crypto_aes_rcon_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%lhs_V = load i6 %p_round_key_V_addr_1"   --->   Operation 31 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln179 = add i6 %i_2, i6 61" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 32 'add' 'add_ln179' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %add_ln179" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 33 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_3 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln179" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 34 'getelementptr' 'p_round_key_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%lhs_V_1 = load i6 %p_round_key_V_addr_3"   --->   Operation 35 'load' 'lhs_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln180 = add i6 %i_2, i6 62" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 36 'add' 'add_ln180' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i6 %add_ln180" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 37 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_5 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln180" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 38 'getelementptr' 'p_round_key_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%lhs_V_2 = load i6 %p_round_key_V_addr_5"   --->   Operation 39 'load' 'lhs_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%r_p = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp_V, i32 24, i32 31"   --->   Operation 40 'partselect' 'r_p' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %r_p, i3 0"   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186 = zext i11 %shl_ln"   --->   Operation 42 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186"   --->   Operation 43 'lshr' 'lshr_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186 = trunc i2048 %lshr_ln186"   --->   Operation 44 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_1 = trunc i32 %temp_V"   --->   Operation 45 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln186_1, i3 0"   --->   Operation 46 'bitconcatenate' 'shl_ln186_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_1 = zext i11 %shl_ln186_1"   --->   Operation 47 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_1 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_1"   --->   Operation 48 'lshr' 'lshr_ln186_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_2 = trunc i2048 %lshr_ln186_1"   --->   Operation 49 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp_V, i32 8, i32 15"   --->   Operation 50 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_5, i3 0"   --->   Operation 51 'bitconcatenate' 'shl_ln186_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_2 = zext i11 %shl_ln186_2"   --->   Operation 52 'zext' 'zext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_2 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_2"   --->   Operation 53 'lshr' 'lshr_ln186_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_3 = trunc i2048 %lshr_ln186_2"   --->   Operation 54 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp_V, i32 16, i32 23"   --->   Operation 55 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_6, i3 0"   --->   Operation 56 'bitconcatenate' 'shl_ln186_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_3 = zext i11 %shl_ln186_3"   --->   Operation 57 'zext' 'zext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_3 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_3"   --->   Operation 58 'lshr' 'lshr_ln186_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_4 = trunc i2048 %lshr_ln186_3"   --->   Operation 59 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%xor_ln1499 = xor i8 %crypto_aes_rcon_V_load, i8 %trunc_ln186_4"   --->   Operation 60 'xor' 'xor_ln1499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %xor_ln1499, i8 %trunc_ln186_3, i8 %trunc_ln186_2, i8 %trunc_ln186"   --->   Operation 61 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (5.94ns) (out node of the LUT)   --->   "%ret_V_4 = xor i32 %lhs_V, i32 %p_Result_s"   --->   Operation 62 'xor' 'ret_V_4' <Predicate = true> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%lhs_V_1 = load i6 %p_round_key_V_addr_3"   --->   Operation 63 'load' 'lhs_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%lhs_V_2 = load i6 %p_round_key_V_addr_5"   --->   Operation 64 'load' 'lhs_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%i_cast3 = zext i6 %i_2" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 65 'zext' 'i_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_2 = getelementptr i32 %p_round_key_V, i64 0, i64 %i_cast3" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 66 'getelementptr' 'p_round_key_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln178 = store i32 %ret_V_4, i6 %p_round_key_V_addr_2" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 67 'store' 'store_ln178' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_4 : Operation 68 [1/1] (0.99ns)   --->   "%ret_V_5 = xor i32 %lhs_V_1, i32 %ret_V_4"   --->   Operation 68 'xor' 'ret_V_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln179 = or i6 %i_2, i6 1" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 69 'or' 'or_ln179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i6 %or_ln179" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 70 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_4 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln179_1" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 71 'getelementptr' 'p_round_key_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln179 = store i32 %ret_V_5, i6 %p_round_key_V_addr_4" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 72 'store' 'store_ln179' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_4 : Operation 73 [1/1] (0.99ns)   --->   "%ret_V_6 = xor i32 %lhs_V_2, i32 %ret_V_5"   --->   Operation 73 'xor' 'ret_V_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 74 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln180 = or i6 %i_2, i6 2" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 75 'or' 'or_ln180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i6 %or_ln180" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 76 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_6 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln180_1" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 77 'getelementptr' 'p_round_key_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln180 = store i32 %ret_V_6, i6 %p_round_key_V_addr_6" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 78 'store' 'store_ln180' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_5 : Operation 79 [1/1] (0.99ns)   --->   "%ret_V = xor i32 %temp_V, i32 %ret_V_6"   --->   Operation 79 'xor' 'ret_V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln181 = or i6 %i_2, i6 3" [hw-impl/src/pynqrypt.cpp:181]   --->   Operation 80 'or' 'or_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i6 %or_ln181" [hw-impl/src/pynqrypt.cpp:181]   --->   Operation 81 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_7 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln181" [hw-impl/src/pynqrypt.cpp:181]   --->   Operation 82 'getelementptr' 'p_round_key_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln181 = store i32 %ret_V, i6 %p_round_key_V_addr_7" [hw-impl/src/pynqrypt.cpp:181]   --->   Operation 83 'store' 'store_ln181' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_5 : Operation 84 [1/1] (1.82ns)   --->   "%add_ln171 = add i6 %i_2, i6 4" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 84 'add' 'add_ln171' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln171 = store i6 %add_ln171, i6 %i" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 85 'store' 'store_ln171' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 86 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_round_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ crypto_aes_rcon_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i_2                    (load             ) [ 001111]
specpipeline_ln0       (specpipeline     ) [ 000000]
icmp_ln171             (icmp             ) [ 010000]
empty                  (speclooptripcount) [ 000000]
br_ln171               (br               ) [ 000000]
add_ln172              (add              ) [ 000000]
zext_ln172             (zext             ) [ 000000]
p_round_key_V_addr     (getelementptr    ) [ 001000]
trunc_ln               (partselect       ) [ 000000]
add_ln176              (add              ) [ 000000]
zext_ln186_4           (zext             ) [ 000000]
crypto_aes_rcon_V_addr (getelementptr    ) [ 001000]
add_ln178              (add              ) [ 000000]
zext_ln178             (zext             ) [ 000000]
p_round_key_V_addr_1   (getelementptr    ) [ 001000]
temp_V                 (load             ) [ 000111]
crypto_aes_rcon_V_load (load             ) [ 000100]
lhs_V                  (load             ) [ 000100]
add_ln179              (add              ) [ 000000]
zext_ln179             (zext             ) [ 000000]
p_round_key_V_addr_3   (getelementptr    ) [ 000100]
add_ln180              (add              ) [ 000000]
zext_ln180             (zext             ) [ 000000]
p_round_key_V_addr_5   (getelementptr    ) [ 000100]
r_p                    (partselect       ) [ 000000]
shl_ln                 (bitconcatenate   ) [ 000000]
zext_ln186             (zext             ) [ 000000]
lshr_ln186             (lshr             ) [ 000000]
trunc_ln186            (trunc            ) [ 000000]
trunc_ln186_1          (trunc            ) [ 000000]
shl_ln186_1            (bitconcatenate   ) [ 000000]
zext_ln186_1           (zext             ) [ 000000]
lshr_ln186_1           (lshr             ) [ 000000]
trunc_ln186_2          (trunc            ) [ 000000]
tmp_5                  (partselect       ) [ 000000]
shl_ln186_2            (bitconcatenate   ) [ 000000]
zext_ln186_2           (zext             ) [ 000000]
lshr_ln186_2           (lshr             ) [ 000000]
trunc_ln186_3          (trunc            ) [ 000000]
tmp_6                  (partselect       ) [ 000000]
shl_ln186_3            (bitconcatenate   ) [ 000000]
zext_ln186_3           (zext             ) [ 000000]
lshr_ln186_3           (lshr             ) [ 000000]
trunc_ln186_4          (trunc            ) [ 000000]
xor_ln1499             (xor              ) [ 000000]
p_Result_s             (bitconcatenate   ) [ 000000]
ret_V_4                (xor              ) [ 000010]
lhs_V_1                (load             ) [ 000010]
lhs_V_2                (load             ) [ 000010]
i_cast3                (zext             ) [ 000000]
p_round_key_V_addr_2   (getelementptr    ) [ 000000]
store_ln178            (store            ) [ 000000]
ret_V_5                (xor              ) [ 000000]
or_ln179               (or               ) [ 000000]
zext_ln179_1           (zext             ) [ 000000]
p_round_key_V_addr_4   (getelementptr    ) [ 000000]
store_ln179            (store            ) [ 000000]
ret_V_6                (xor              ) [ 000001]
specloopname_ln171     (specloopname     ) [ 000000]
or_ln180               (or               ) [ 000000]
zext_ln180_1           (zext             ) [ 000000]
p_round_key_V_addr_6   (getelementptr    ) [ 000000]
store_ln180            (store            ) [ 000000]
ret_V                  (xor              ) [ 000000]
or_ln181               (or               ) [ 000000]
zext_ln181             (zext             ) [ 000000]
p_round_key_V_addr_7   (getelementptr    ) [ 000000]
store_ln181            (store            ) [ 000000]
add_ln171              (add              ) [ 000000]
store_ln171            (store            ) [ 000000]
br_ln171               (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_round_key_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_round_key_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="crypto_aes_rcon_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_rcon_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_round_key_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="6" slack="1"/>
<pin id="89" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
<pin id="91" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_V/1 lhs_V/1 lhs_V_1/2 lhs_V_2/2 store_ln178/4 store_ln179/4 store_ln180/5 store_ln181/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="crypto_aes_rcon_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crypto_aes_rcon_V_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crypto_aes_rcon_V_load/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_round_key_V_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_round_key_V_addr_3_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_round_key_V_addr_5_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_5/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_round_key_V_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_2/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_round_key_V_addr_4_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_4/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_round_key_V_addr_6_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_6/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_round_key_V_addr_7_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_7/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V lhs_V_1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_2_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln171_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln172_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln172_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="0" index="3" bw="4" slack="0"/>
<pin id="197" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln176_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln186_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_4/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln178_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln178_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln179_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="1"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln179_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln180_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="1"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln180_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="r_p_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_p/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln186_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="lshr_ln186_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2046" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="0"/>
<pin id="268" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln186_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2048" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln186_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_1/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln186_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln186_1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln186_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="lshr_ln186_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2046" slack="0"/>
<pin id="292" dir="0" index="1" bw="11" slack="0"/>
<pin id="293" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186_1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln186_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2048" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_2/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="0" index="3" bw="5" slack="0"/>
<pin id="305" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="shl_ln186_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln186_2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln186_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_2/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="lshr_ln186_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2046" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186_2/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln186_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2048" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_3/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="0" index="3" bw="6" slack="0"/>
<pin id="336" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="shl_ln186_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln186_3/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln186_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_3/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="lshr_ln186_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2046" slack="0"/>
<pin id="354" dir="0" index="1" bw="11" slack="0"/>
<pin id="355" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186_3/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln186_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2048" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_4/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln1499_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1499/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Result_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="0" index="3" bw="8" slack="0"/>
<pin id="372" dir="0" index="4" bw="8" slack="0"/>
<pin id="373" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="ret_V_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="i_cast3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="3"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="ret_V_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="0" index="1" bw="32" slack="1"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_5/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln179_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="3"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln179_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="ret_V_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_6/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln180_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="4"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln180/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln180_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="ret_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="3"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln181_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="4"/>
<pin id="427" dir="0" index="1" bw="3" slack="0"/>
<pin id="428" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln181/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln181_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln171_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="4"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln171_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="6" slack="4"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/5 "/>
</bind>
</comp>

<comp id="445" class="1005" name="i_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="452" class="1005" name="i_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="1"/>
<pin id="454" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="p_round_key_V_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="1"/>
<pin id="468" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="crypto_aes_rcon_V_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="crypto_aes_rcon_V_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="p_round_key_V_addr_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="1"/>
<pin id="478" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_addr_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="temp_V_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_V "/>
</bind>
</comp>

<comp id="490" class="1005" name="crypto_aes_rcon_V_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crypto_aes_rcon_V_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="p_round_key_V_addr_3_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="1"/>
<pin id="497" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_addr_3 "/>
</bind>
</comp>

<comp id="500" class="1005" name="p_round_key_V_addr_5_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_addr_5 "/>
</bind>
</comp>

<comp id="505" class="1005" name="ret_V_4_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="511" class="1005" name="lhs_V_2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="ret_V_6_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="165"><net_src comp="83" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="83" pin="7"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="172" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="206"><net_src comp="192" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="217"><net_src comp="172" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="244" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="300" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="331" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="48" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="327" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="296" pin="1"/><net_sink comp="367" pin=3"/></net>

<net id="378"><net_src comp="271" pin="1"/><net_sink comp="367" pin=4"/></net>

<net id="383"><net_src comp="162" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="367" pin="5"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="385" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="393"><net_src comp="162" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="389" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="409"><net_src comp="389" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="424"><net_src comp="420" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="439"><net_src comp="6" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="72" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="455"><net_src comp="172" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="462"><net_src comp="452" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="469"><net_src comp="76" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="474"><net_src comp="93" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="479"><net_src comp="106" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="484"><net_src comp="83" pin="7"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="493"><net_src comp="100" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="498"><net_src comp="114" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="503"><net_src comp="122" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="508"><net_src comp="379" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="83" pin=4"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="514"><net_src comp="83" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="519"><net_src comp="405" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="83" pin=4"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="420" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_round_key_V | {4 5 }
 - Input state : 
	Port: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys : p_round_key_V | {1 2 3 }
	Port: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys : crypto_aes_rcon_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln171 : 2
		br_ln171 : 3
		add_ln172 : 2
		zext_ln172 : 3
		p_round_key_V_addr : 4
		temp_V : 5
		trunc_ln : 2
		add_ln176 : 3
		zext_ln186_4 : 4
		crypto_aes_rcon_V_addr : 5
		crypto_aes_rcon_V_load : 6
		add_ln178 : 2
		zext_ln178 : 3
		p_round_key_V_addr_1 : 4
		lhs_V : 5
	State 2
		zext_ln179 : 1
		p_round_key_V_addr_3 : 2
		lhs_V_1 : 3
		zext_ln180 : 1
		p_round_key_V_addr_5 : 2
		lhs_V_2 : 3
	State 3
		shl_ln : 1
		zext_ln186 : 2
		lshr_ln186 : 3
		trunc_ln186 : 4
		shl_ln186_1 : 1
		zext_ln186_1 : 2
		lshr_ln186_1 : 3
		trunc_ln186_2 : 4
		shl_ln186_2 : 1
		zext_ln186_2 : 2
		lshr_ln186_2 : 3
		trunc_ln186_3 : 4
		shl_ln186_3 : 1
		zext_ln186_3 : 2
		lshr_ln186_3 : 3
		trunc_ln186_4 : 4
		xor_ln1499 : 5
		p_Result_s : 5
		ret_V_4 : 6
	State 4
		p_round_key_V_addr_2 : 1
		store_ln178 : 2
		p_round_key_V_addr_4 : 1
		store_ln179 : 2
	State 5
		p_round_key_V_addr_6 : 1
		store_ln180 : 2
		p_round_key_V_addr_7 : 1
		store_ln181 : 2
		store_ln171 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   lshr_ln186_fu_265  |    0    |   2171  |
|   lshr   |  lshr_ln186_1_fu_290 |    0    |   2171  |
|          |  lshr_ln186_2_fu_321 |    0    |   2171  |
|          |  lshr_ln186_3_fu_352 |    0    |   2171  |
|----------|----------------------|---------|---------|
|          |   xor_ln1499_fu_362  |    0    |    8    |
|          |    ret_V_4_fu_379    |    0    |    32   |
|    xor   |    ret_V_5_fu_389    |    0    |    32   |
|          |    ret_V_6_fu_405    |    0    |    32   |
|          |     ret_V_fu_420     |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   add_ln172_fu_181   |    0    |    14   |
|          |   add_ln176_fu_202   |    0    |    13   |
|    add   |   add_ln178_fu_213   |    0    |    14   |
|          |   add_ln179_fu_224   |    0    |    14   |
|          |   add_ln180_fu_234   |    0    |    14   |
|          |   add_ln171_fu_435   |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln171_fu_175  |    0    |    10   |
|----------|----------------------|---------|---------|
|          |   zext_ln172_fu_187  |    0    |    0    |
|          |  zext_ln186_4_fu_208 |    0    |    0    |
|          |   zext_ln178_fu_219  |    0    |    0    |
|          |   zext_ln179_fu_229  |    0    |    0    |
|          |   zext_ln180_fu_239  |    0    |    0    |
|          |   zext_ln186_fu_261  |    0    |    0    |
|   zext   |  zext_ln186_1_fu_286 |    0    |    0    |
|          |  zext_ln186_2_fu_317 |    0    |    0    |
|          |  zext_ln186_3_fu_348 |    0    |    0    |
|          |    i_cast3_fu_385    |    0    |    0    |
|          |  zext_ln179_1_fu_400 |    0    |    0    |
|          |  zext_ln180_1_fu_415 |    0    |    0    |
|          |   zext_ln181_fu_430  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    trunc_ln_fu_192   |    0    |    0    |
|partselect|      r_p_fu_244      |    0    |    0    |
|          |     tmp_5_fu_300     |    0    |    0    |
|          |     tmp_6_fu_331     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     shl_ln_fu_253    |    0    |    0    |
|          |  shl_ln186_1_fu_278  |    0    |    0    |
|bitconcatenate|  shl_ln186_2_fu_309  |    0    |    0    |
|          |  shl_ln186_3_fu_340  |    0    |    0    |
|          |   p_Result_s_fu_367  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln186_fu_271  |    0    |    0    |
|          | trunc_ln186_1_fu_275 |    0    |    0    |
|   trunc  | trunc_ln186_2_fu_296 |    0    |    0    |
|          | trunc_ln186_3_fu_327 |    0    |    0    |
|          | trunc_ln186_4_fu_358 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    or_ln179_fu_395   |    0    |    0    |
|    or    |    or_ln180_fu_410   |    0    |    0    |
|          |    or_ln181_fu_425   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   8913  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|crypto_aes_rcon_V_addr_reg_471|    4   |
|crypto_aes_rcon_V_load_reg_490|    8   |
|          i_2_reg_452         |    6   |
|           i_reg_445          |    6   |
|        lhs_V_2_reg_511       |   32   |
| p_round_key_V_addr_1_reg_476 |    6   |
| p_round_key_V_addr_3_reg_495 |    6   |
| p_round_key_V_addr_5_reg_500 |    6   |
|  p_round_key_V_addr_reg_466  |    6   |
|            reg_162           |   32   |
|        ret_V_4_reg_505       |   32   |
|        ret_V_6_reg_516       |   32   |
|        temp_V_reg_481        |   32   |
+------------------------------+--------+
|             Total            |   208  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   6  |   6  |   36   ||    31   |
|  grp_access_fu_83 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_83 |  p2  |   6  |   0  |    0   ||    31   |
|  grp_access_fu_83 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   4  |    8   ||    9    |
|      reg_162      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   184  || 10.4824 ||    98   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  8913  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   98   |
|  Register |    -   |   208  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   208  |  9011  |
+-----------+--------+--------+--------+
