Timing Analyzer report for projeto1
Fri Jun 23 22:45:21 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'divisor1:inst2|inst'
 13. Slow 1200mV 85C Model Setup: 'FPGA_CLK'
 14. Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst8|inst'
 15. Slow 1200mV 85C Model Setup: 'divisor1:inst1|inst'
 16. Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst7|inst'
 17. Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst5|inst'
 18. Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst|inst'
 19. Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst4|inst'
 20. Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst3|inst'
 21. Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst2|inst'
 22. Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst6|inst'
 23. Slow 1200mV 85C Model Setup: 'contador_async:inst4|inst'
 24. Slow 1200mV 85C Model Hold: 'divisor1:inst2|inst'
 25. Slow 1200mV 85C Model Hold: 'contador_async:inst4|inst'
 26. Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst6|inst'
 27. Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst2|inst'
 28. Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst4|inst'
 29. Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst|inst'
 30. Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst5|inst'
 31. Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst7|inst'
 32. Slow 1200mV 85C Model Hold: 'divisor1:inst1|inst'
 33. Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst8|inst'
 34. Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst3|inst'
 35. Slow 1200mV 85C Model Hold: 'FPGA_CLK'
 36. Slow 1200mV 85C Model Recovery: 'divisor1:inst2|inst'
 37. Slow 1200mV 85C Model Removal: 'divisor1:inst2|inst'
 38. Slow 1200mV 85C Model Metastability Summary
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'divisor1:inst2|inst'
 46. Slow 1200mV 0C Model Setup: 'FPGA_CLK'
 47. Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst8|inst'
 48. Slow 1200mV 0C Model Setup: 'divisor1:inst1|inst'
 49. Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst5|inst'
 50. Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst|inst'
 51. Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst7|inst'
 52. Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst4|inst'
 53. Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst3|inst'
 54. Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst2|inst'
 55. Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst6|inst'
 56. Slow 1200mV 0C Model Setup: 'contador_async:inst4|inst'
 57. Slow 1200mV 0C Model Hold: 'divisor1:inst2|inst'
 58. Slow 1200mV 0C Model Hold: 'contador_async:inst4|inst'
 59. Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst6|inst'
 60. Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst2|inst'
 61. Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst4|inst'
 62. Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst5|inst'
 63. Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst7|inst'
 64. Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst|inst'
 65. Slow 1200mV 0C Model Hold: 'divisor1:inst1|inst'
 66. Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst8|inst'
 67. Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst3|inst'
 68. Slow 1200mV 0C Model Hold: 'FPGA_CLK'
 69. Slow 1200mV 0C Model Recovery: 'divisor1:inst2|inst'
 70. Slow 1200mV 0C Model Removal: 'divisor1:inst2|inst'
 71. Slow 1200mV 0C Model Metastability Summary
 72. Fast 1200mV 0C Model Setup Summary
 73. Fast 1200mV 0C Model Hold Summary
 74. Fast 1200mV 0C Model Recovery Summary
 75. Fast 1200mV 0C Model Removal Summary
 76. Fast 1200mV 0C Model Minimum Pulse Width Summary
 77. Fast 1200mV 0C Model Setup: 'divisor1:inst2|inst'
 78. Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst8|inst'
 79. Fast 1200mV 0C Model Setup: 'divisor1:inst1|inst'
 80. Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst7|inst'
 81. Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst4|inst'
 82. Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst5|inst'
 83. Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst|inst'
 84. Fast 1200mV 0C Model Setup: 'FPGA_CLK'
 85. Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst3|inst'
 86. Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst2|inst'
 87. Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst6|inst'
 88. Fast 1200mV 0C Model Setup: 'contador_async:inst4|inst'
 89. Fast 1200mV 0C Model Hold: 'divisor1:inst2|inst'
 90. Fast 1200mV 0C Model Hold: 'contador_async:inst4|inst'
 91. Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst6|inst'
 92. Fast 1200mV 0C Model Hold: 'FPGA_CLK'
 93. Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst|inst'
 94. Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst5|inst'
 95. Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst7|inst'
 96. Fast 1200mV 0C Model Hold: 'divisor1:inst1|inst'
 97. Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst2|inst'
 98. Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst4|inst'
 99. Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst3|inst'
100. Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst8|inst'
101. Fast 1200mV 0C Model Recovery: 'divisor1:inst2|inst'
102. Fast 1200mV 0C Model Removal: 'divisor1:inst2|inst'
103. Fast 1200mV 0C Model Metastability Summary
104. Multicorner Timing Analysis Summary
105. Board Trace Model Assignments
106. Input Transition Times
107. Signal Integrity Metrics (Slow 1200mv 0c Model)
108. Signal Integrity Metrics (Slow 1200mv 85c Model)
109. Signal Integrity Metrics (Fast 1200mv 0c Model)
110. Setup Transfers
111. Hold Transfers
112. Recovery Transfers
113. Removal Transfers
114. Report TCCS
115. Report RSKM
116. Unconstrained Paths Summary
117. Clock Status Summary
118. Unconstrained Output Ports
119. Unconstrained Output Ports
120. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; projeto1                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.9%      ;
;     Processor 3            ;   0.8%      ;
;     Processor 4            ;   0.7%      ;
;     Processors 5-16        ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; contador_async:inst4|inst         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { contador_async:inst4|inst }         ;
; divisor1:inst1|inst               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor1:inst1|inst }               ;
; divisor1:inst2|inst               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor1:inst2|inst }               ;
; divisor8:inst|divisor1:inst2|inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor8:inst|divisor1:inst2|inst } ;
; divisor8:inst|divisor1:inst3|inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor8:inst|divisor1:inst3|inst } ;
; divisor8:inst|divisor1:inst4|inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor8:inst|divisor1:inst4|inst } ;
; divisor8:inst|divisor1:inst5|inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor8:inst|divisor1:inst5|inst } ;
; divisor8:inst|divisor1:inst6|inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor8:inst|divisor1:inst6|inst } ;
; divisor8:inst|divisor1:inst7|inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor8:inst|divisor1:inst7|inst } ;
; divisor8:inst|divisor1:inst8|inst ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor8:inst|divisor1:inst8|inst } ;
; divisor8:inst|divisor1:inst|inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor8:inst|divisor1:inst|inst }  ;
; FPGA_CLK                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK }                          ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+-------------+-----------------+---------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                ; Note                                           ;
+-------------+-----------------+---------------------------+------------------------------------------------+
; 356.38 MHz  ; 356.38 MHz      ; divisor1:inst2|inst       ;                                                ;
; 1128.67 MHz ; 402.09 MHz      ; contador_async:inst4|inst ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; divisor1:inst2|inst               ; -1.806 ; -9.877        ;
; FPGA_CLK                          ; -0.827 ; -0.827        ;
; divisor8:inst|divisor1:inst8|inst ; -0.773 ; -0.773        ;
; divisor1:inst1|inst               ; -0.662 ; -0.662        ;
; divisor8:inst|divisor1:inst7|inst ; -0.656 ; -0.656        ;
; divisor8:inst|divisor1:inst5|inst ; -0.655 ; -0.655        ;
; divisor8:inst|divisor1:inst|inst  ; -0.655 ; -0.655        ;
; divisor8:inst|divisor1:inst4|inst ; -0.642 ; -0.642        ;
; divisor8:inst|divisor1:inst3|inst ; -0.571 ; -0.571        ;
; divisor8:inst|divisor1:inst2|inst ; -0.503 ; -0.503        ;
; divisor8:inst|divisor1:inst6|inst ; -0.434 ; -0.434        ;
; contador_async:inst4|inst         ; 0.114  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; divisor1:inst2|inst               ; 0.418 ; 0.000         ;
; contador_async:inst4|inst         ; 0.497 ; 0.000         ;
; divisor8:inst|divisor1:inst6|inst ; 0.515 ; 0.000         ;
; divisor8:inst|divisor1:inst2|inst ; 0.572 ; 0.000         ;
; divisor8:inst|divisor1:inst4|inst ; 0.577 ; 0.000         ;
; divisor8:inst|divisor1:inst|inst  ; 0.577 ; 0.000         ;
; divisor8:inst|divisor1:inst5|inst ; 0.578 ; 0.000         ;
; divisor8:inst|divisor1:inst7|inst ; 0.580 ; 0.000         ;
; divisor1:inst1|inst               ; 0.584 ; 0.000         ;
; divisor8:inst|divisor1:inst8|inst ; 0.627 ; 0.000         ;
; divisor8:inst|divisor1:inst3|inst ; 0.645 ; 0.000         ;
; FPGA_CLK                          ; 0.780 ; 0.000         ;
+-----------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; divisor1:inst2|inst ; -2.145 ; -17.154       ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; divisor1:inst2|inst ; 1.041 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; FPGA_CLK                          ; -3.000 ; -4.487        ;
; divisor1:inst2|inst               ; -1.487 ; -11.896       ;
; contador_async:inst4|inst         ; -1.487 ; -1.487        ;
; divisor1:inst1|inst               ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst2|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst3|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst4|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst5|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst6|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst7|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst8|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst|inst  ; -1.487 ; -1.487        ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor1:inst2|inst'                                                                                                            ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; -1.806 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.772      ;
; -1.778 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.744      ;
; -1.774 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.740      ;
; -1.751 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.717      ;
; -1.750 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.716      ;
; -1.708 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.674      ;
; -1.653 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.619      ;
; -1.652 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.618      ;
; -1.440 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.406      ;
; -1.433 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.399      ;
; -1.385 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.351      ;
; -1.384 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.350      ;
; -1.364 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 2.336      ;
; -1.303 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.269      ;
; -1.038 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.004      ;
; -0.959 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.888      ;
; -0.888 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.817      ;
; -0.830 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.759      ;
; -0.829 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.758      ;
; -0.707 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 1.673      ;
; -0.691 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 1.657      ;
; -0.672 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.601      ;
; -0.481 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.410      ;
; -0.477 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.906      ;
; -0.422 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.851      ;
; -0.421 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.850      ;
; -0.393 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.822      ;
; -0.385 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.314      ;
; -0.371 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.300      ;
; -0.318 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.747      ;
; -0.305 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 1.271      ;
; -0.297 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 1.263      ;
; -0.126 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 1.092      ;
; -0.025 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.454      ;
; -0.007 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.436      ;
; 0.031  ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 0.935      ;
; 0.044  ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 0.922      ;
; 0.106  ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.323      ;
; 0.114  ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
; 0.114  ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
; 0.114  ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
; 0.114  ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
; 0.114  ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
; 0.114  ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK'                                                                                                                                ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.827 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; 0.500        ; 2.172      ; 3.761      ;
; -0.257 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; 1.000        ; 2.172      ; 3.691      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst8|inst'                                                                                      ;
+--------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; -0.773 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; 0.500        ; 1.377      ; 2.932      ;
; -0.226 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; 1.000        ; 1.377      ; 2.885      ;
+--------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor1:inst1|inst'                                                                                      ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; -0.662 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; 0.500        ; 0.972      ; 2.416      ;
; -0.142 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; 1.000        ; 0.972      ; 2.396      ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst7|inst'                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.656 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 0.500        ; 0.975      ; 2.413      ;
; -0.136 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 1.000        ; 0.975      ; 2.393      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst5|inst'                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.655 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 0.500        ; 0.972      ; 2.409      ;
; -0.133 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 1.000        ; 0.972      ; 2.387      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst|inst'                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; -0.655 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; 0.500        ; 0.972      ; 2.409      ;
; -0.134 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; 1.000        ; 0.972      ; 2.388      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst4|inst'                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.642 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 0.500        ; 1.525      ; 2.949      ;
; -0.078 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 1.000        ; 1.525      ; 2.885      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst3|inst'                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.571 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 0.500        ; 1.185      ; 2.538      ;
; -0.030 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 1.000        ; 1.185      ; 2.497      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst2|inst'                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.503 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 0.500        ; 1.173      ; 2.458      ;
; 0.047  ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 1.000        ; 1.173      ; 2.408      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor8:inst|divisor1:inst6|inst'                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.434 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 0.500        ; 1.137      ; 2.353      ;
; 0.110  ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 1.000        ; 1.137      ; 2.309      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'contador_async:inst4|inst'                                                                                                         ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.114 ; contador_async:inst4|inst4 ; contador_async:inst4|inst4 ; contador_async:inst4|inst ; contador_async:inst4|inst ; 1.000        ; -0.049     ; 0.858      ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor1:inst2|inst'                                                                                                            ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; 0.418 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.109      ;
; 0.485 ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 0.746      ;
; 0.527 ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 0.794      ;
; 0.543 ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 0.810      ;
; 0.579 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.270      ;
; 0.625 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.316      ;
; 0.747 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 1.014      ;
; 0.797 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 1.064      ;
; 0.803 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 1.070      ;
; 0.880 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.571      ;
; 0.900 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.591      ;
; 0.927 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.118      ;
; 0.979 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.670      ;
; 0.979 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.670      ;
; 0.980 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.671      ;
; 1.001 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.192      ;
; 1.030 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.221      ;
; 1.173 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 1.440      ;
; 1.259 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 1.526      ;
; 1.270 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.461      ;
; 1.398 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.589      ;
; 1.399 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.590      ;
; 1.421 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.612      ;
; 1.437 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 1.704      ;
; 1.468 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.659      ;
; 1.782 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.049      ;
; 1.787 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 2.048      ;
; 1.845 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.112      ;
; 1.851 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.118      ;
; 1.852 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.119      ;
; 1.874 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.141      ;
; 2.102 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.369      ;
; 2.179 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.446      ;
; 2.180 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.447      ;
; 2.181 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.448      ;
; 2.181 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.448      ;
; 2.182 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.449      ;
; 2.196 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.463      ;
; 2.202 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.469      ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'contador_async:inst4|inst'                                                                                                          ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.497 ; contador_async:inst4|inst4 ; contador_async:inst4|inst4 ; contador_async:inst4|inst ; contador_async:inst4|inst ; 0.000        ; 0.049      ; 0.758      ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst6|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.515 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 0.000        ; 1.208      ; 2.196      ;
; 1.071 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; -0.500       ; 1.208      ; 2.252      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst2|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.572 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 0.000        ; 1.245      ; 2.290      ;
; 1.132 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; -0.500       ; 1.245      ; 2.350      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst4|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.577 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 0.000        ; 1.612      ; 2.662      ;
; 1.152 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; -0.500       ; 1.612      ; 2.737      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; 0.577 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; 0.000        ; 1.036      ; 2.086      ;
; 1.120 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; -0.500       ; 1.036      ; 2.129      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst5|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.578 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 0.000        ; 1.035      ; 2.086      ;
; 1.120 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; -0.500       ; 1.035      ; 2.128      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst7|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.580 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 0.000        ; 1.038      ; 2.091      ;
; 1.117 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; -0.500       ; 1.038      ; 2.128      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor1:inst1|inst'                                                                                      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; 0.584 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; 0.000        ; 1.036      ; 2.093      ;
; 1.122 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; -0.500       ; 1.036      ; 2.131      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst8|inst'                                                                                      ;
+-------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; 0.627 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; 0.000        ; 1.458      ; 2.558      ;
; 1.207 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; -0.500       ; 1.458      ; 2.638      ;
+-------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor8:inst|divisor1:inst3|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.645 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 0.000        ; 1.258      ; 2.376      ;
; 1.196 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; -0.500       ; 1.258      ; 2.427      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK'                                                                                                                                ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.780 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; 0.000        ; 2.253      ; 3.526      ;
; 1.359 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; -0.500       ; 2.253      ; 3.605      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'divisor1:inst2|inst'                                                                                                         ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; -2.145 ; contador_async:inst4|inst17 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.111      ;
; -2.145 ; contador_async:inst4|inst17 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.111      ;
; -2.145 ; contador_async:inst4|inst17 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.111      ;
; -2.145 ; contador_async:inst4|inst17 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.111      ;
; -2.145 ; contador_async:inst4|inst17 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.111      ;
; -2.145 ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.111      ;
; -2.145 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.111      ;
; -2.139 ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 3.111      ;
; -2.105 ; contador_async:inst4|inst7  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.071      ;
; -2.105 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.071      ;
; -2.105 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.071      ;
; -2.105 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.071      ;
; -2.105 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.071      ;
; -2.105 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.071      ;
; -2.105 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.071      ;
; -2.099 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 3.071      ;
; -2.065 ; contador_async:inst4|inst8  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.031      ;
; -2.065 ; contador_async:inst4|inst8  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.031      ;
; -2.065 ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.031      ;
; -2.065 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.031      ;
; -2.065 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.031      ;
; -2.065 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.031      ;
; -2.065 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 3.031      ;
; -2.059 ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 3.031      ;
; -1.977 ; contador_async:inst4|inst19 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.943      ;
; -1.977 ; contador_async:inst4|inst19 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.943      ;
; -1.977 ; contador_async:inst4|inst19 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.943      ;
; -1.977 ; contador_async:inst4|inst19 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.943      ;
; -1.977 ; contador_async:inst4|inst19 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.943      ;
; -1.977 ; contador_async:inst4|inst19 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.943      ;
; -1.977 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.943      ;
; -1.971 ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 2.943      ;
; -1.779 ; contador_async:inst4|inst14 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.745      ;
; -1.779 ; contador_async:inst4|inst14 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.745      ;
; -1.779 ; contador_async:inst4|inst14 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.745      ;
; -1.779 ; contador_async:inst4|inst14 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.745      ;
; -1.779 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.745      ;
; -1.779 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.745      ;
; -1.779 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.745      ;
; -1.773 ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 2.745      ;
; -1.762 ; contador_async:inst4|inst9  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.728      ;
; -1.762 ; contador_async:inst4|inst9  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.728      ;
; -1.762 ; contador_async:inst4|inst9  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.728      ;
; -1.762 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.728      ;
; -1.762 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.728      ;
; -1.762 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.728      ;
; -1.762 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.728      ;
; -1.756 ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 2.728      ;
; -1.620 ; contador_async:inst4|inst21 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.586      ;
; -1.620 ; contador_async:inst4|inst21 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.586      ;
; -1.620 ; contador_async:inst4|inst21 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.586      ;
; -1.620 ; contador_async:inst4|inst21 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.586      ;
; -1.620 ; contador_async:inst4|inst21 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.586      ;
; -1.620 ; contador_async:inst4|inst21 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.586      ;
; -1.620 ; contador_async:inst4|inst21 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.055     ; 2.586      ;
; -1.614 ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.049     ; 2.586      ;
; -0.989 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.918      ;
; -0.989 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.918      ;
; -0.989 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.918      ;
; -0.989 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.918      ;
; -0.989 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.918      ;
; -0.989 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.918      ;
; -0.989 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.918      ;
; -0.989 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.147      ; 2.918      ;
; -0.420 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.849      ;
; -0.420 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.849      ;
; -0.420 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.849      ;
; -0.420 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.849      ;
; -0.420 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.849      ;
; -0.420 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.849      ;
; -0.420 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.849      ;
; -0.420 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.147      ; 2.849      ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'divisor1:inst2|inst'                                                                                                         ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; 1.041 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.732      ;
; 1.041 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.732      ;
; 1.041 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.732      ;
; 1.041 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.732      ;
; 1.041 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.732      ;
; 1.041 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.732      ;
; 1.041 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.732      ;
; 1.041 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.218      ; 2.732      ;
; 1.611 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.802      ;
; 1.611 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.802      ;
; 1.611 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.802      ;
; 1.611 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.802      ;
; 1.611 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.802      ;
; 1.611 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.802      ;
; 1.611 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.802      ;
; 1.611 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.218      ; 2.802      ;
; 2.096 ; contador_async:inst4|inst21 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.363      ;
; 2.096 ; contador_async:inst4|inst21 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.363      ;
; 2.096 ; contador_async:inst4|inst21 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.363      ;
; 2.096 ; contador_async:inst4|inst21 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.363      ;
; 2.096 ; contador_async:inst4|inst21 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.363      ;
; 2.096 ; contador_async:inst4|inst21 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.363      ;
; 2.096 ; contador_async:inst4|inst21 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.363      ;
; 2.102 ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 2.363      ;
; 2.260 ; contador_async:inst4|inst14 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.527      ;
; 2.260 ; contador_async:inst4|inst14 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.527      ;
; 2.260 ; contador_async:inst4|inst14 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.527      ;
; 2.260 ; contador_async:inst4|inst14 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.527      ;
; 2.260 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.527      ;
; 2.260 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.527      ;
; 2.260 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.527      ;
; 2.266 ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 2.527      ;
; 2.323 ; contador_async:inst4|inst9  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.590      ;
; 2.323 ; contador_async:inst4|inst9  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.590      ;
; 2.323 ; contador_async:inst4|inst9  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.590      ;
; 2.323 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.590      ;
; 2.323 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.590      ;
; 2.323 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.590      ;
; 2.323 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.590      ;
; 2.329 ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 2.590      ;
; 2.463 ; contador_async:inst4|inst19 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.730      ;
; 2.463 ; contador_async:inst4|inst19 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.730      ;
; 2.463 ; contador_async:inst4|inst19 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.730      ;
; 2.463 ; contador_async:inst4|inst19 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.730      ;
; 2.463 ; contador_async:inst4|inst19 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.730      ;
; 2.463 ; contador_async:inst4|inst19 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.730      ;
; 2.463 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.730      ;
; 2.469 ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 2.730      ;
; 2.556 ; contador_async:inst4|inst8  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.823      ;
; 2.556 ; contador_async:inst4|inst8  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.823      ;
; 2.556 ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.823      ;
; 2.556 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.823      ;
; 2.556 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.823      ;
; 2.556 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.823      ;
; 2.556 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.823      ;
; 2.562 ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 2.823      ;
; 2.566 ; contador_async:inst4|inst7  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.833      ;
; 2.566 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.833      ;
; 2.566 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.833      ;
; 2.566 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.833      ;
; 2.566 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.833      ;
; 2.566 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.833      ;
; 2.566 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.833      ;
; 2.572 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 2.833      ;
; 2.681 ; contador_async:inst4|inst17 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.948      ;
; 2.681 ; contador_async:inst4|inst17 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.948      ;
; 2.681 ; contador_async:inst4|inst17 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.948      ;
; 2.681 ; contador_async:inst4|inst17 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.948      ;
; 2.681 ; contador_async:inst4|inst17 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.948      ;
; 2.681 ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.948      ;
; 2.681 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.055      ; 2.948      ;
; 2.687 ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.049      ; 2.948      ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+-------------+-----------------+---------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                ; Note                                           ;
+-------------+-----------------+---------------------------+------------------------------------------------+
; 375.8 MHz   ; 375.8 MHz       ; divisor1:inst2|inst       ;                                                ;
; 1262.63 MHz ; 402.09 MHz      ; contador_async:inst4|inst ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; divisor1:inst2|inst               ; -1.661 ; -8.615        ;
; FPGA_CLK                          ; -0.780 ; -0.780        ;
; divisor8:inst|divisor1:inst8|inst ; -0.657 ; -0.657        ;
; divisor1:inst1|inst               ; -0.566 ; -0.566        ;
; divisor8:inst|divisor1:inst5|inst ; -0.562 ; -0.562        ;
; divisor8:inst|divisor1:inst|inst  ; -0.562 ; -0.562        ;
; divisor8:inst|divisor1:inst7|inst ; -0.558 ; -0.558        ;
; divisor8:inst|divisor1:inst4|inst ; -0.532 ; -0.532        ;
; divisor8:inst|divisor1:inst3|inst ; -0.486 ; -0.486        ;
; divisor8:inst|divisor1:inst2|inst ; -0.434 ; -0.434        ;
; divisor8:inst|divisor1:inst6|inst ; -0.373 ; -0.373        ;
; contador_async:inst4|inst         ; 0.208  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; divisor1:inst2|inst               ; 0.376 ; 0.000         ;
; contador_async:inst4|inst         ; 0.445 ; 0.000         ;
; divisor8:inst|divisor1:inst6|inst ; 0.471 ; 0.000         ;
; divisor8:inst|divisor1:inst2|inst ; 0.516 ; 0.000         ;
; divisor8:inst|divisor1:inst4|inst ; 0.517 ; 0.000         ;
; divisor8:inst|divisor1:inst5|inst ; 0.529 ; 0.000         ;
; divisor8:inst|divisor1:inst7|inst ; 0.529 ; 0.000         ;
; divisor8:inst|divisor1:inst|inst  ; 0.530 ; 0.000         ;
; divisor1:inst1|inst               ; 0.536 ; 0.000         ;
; divisor8:inst|divisor1:inst8|inst ; 0.553 ; 0.000         ;
; divisor8:inst|divisor1:inst3|inst ; 0.579 ; 0.000         ;
; FPGA_CLK                          ; 0.750 ; 0.000         ;
+-----------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; divisor1:inst2|inst ; -1.884 ; -15.068       ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; divisor1:inst2|inst ; 0.910 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; FPGA_CLK                          ; -3.000 ; -4.487        ;
; divisor1:inst2|inst               ; -1.487 ; -11.896       ;
; contador_async:inst4|inst         ; -1.487 ; -1.487        ;
; divisor1:inst1|inst               ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst2|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst3|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst4|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst5|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst6|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst7|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst8|inst ; -1.487 ; -1.487        ;
; divisor8:inst|divisor1:inst|inst  ; -1.487 ; -1.487        ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor1:inst2|inst'                                                                                                             ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; -1.661 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.635      ;
; -1.607 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.581      ;
; -1.607 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.581      ;
; -1.563 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.537      ;
; -1.543 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.517      ;
; -1.509 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.483      ;
; -1.509 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.483      ;
; -1.498 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.472      ;
; -1.312 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.286      ;
; -1.258 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.232      ;
; -1.258 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.232      ;
; -1.197 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 2.175      ;
; -1.194 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.168      ;
; -1.170 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.144      ;
; -0.831 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 1.805      ;
; -0.758 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.597      ;
; -0.675 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.514      ;
; -0.622 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.461      ;
; -0.621 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.460      ;
; -0.590 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 1.564      ;
; -0.542 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 1.516      ;
; -0.483 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.322      ;
; -0.426 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.765      ;
; -0.395 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.234      ;
; -0.372 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.711      ;
; -0.372 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.711      ;
; -0.308 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.647      ;
; -0.286 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.625      ;
; -0.279 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.118      ;
; -0.238 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.077      ;
; -0.175 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 1.149      ;
; -0.166 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 1.140      ;
; -0.041 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 1.015      ;
; -0.013 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.352      ;
; -0.006 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.345      ;
; 0.124  ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 0.850      ;
; 0.136  ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 0.838      ;
; 0.185  ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.154      ;
; 0.208  ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 0.770      ;
; 0.208  ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 0.770      ;
; 0.208  ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 0.770      ;
; 0.208  ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 0.770      ;
; 0.208  ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 0.770      ;
; 0.208  ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 0.770      ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK'                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.780 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; 0.500        ; 2.020      ; 3.542      ;
; -0.190 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; 1.000        ; 2.020      ; 3.452      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst8|inst'                                                                                       ;
+--------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; -0.657 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; 0.500        ; 1.299      ; 2.718      ;
; -0.097 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; 1.000        ; 1.299      ; 2.658      ;
+--------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor1:inst1|inst'                                                                                       ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; -0.566 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; 0.500        ; 0.897      ; 2.225      ;
; -0.042 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; 1.000        ; 0.897      ; 2.201      ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst5|inst'                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.562 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 0.500        ; 0.897      ; 2.221      ;
; -0.033 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 1.000        ; 0.897      ; 2.192      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst|inst'                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; -0.562 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; 0.500        ; 0.897      ; 2.221      ;
; -0.034 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; 1.000        ; 0.897      ; 2.193      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst7|inst'                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.558 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 0.500        ; 0.903      ; 2.223      ;
; -0.034 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 1.000        ; 0.903      ; 2.199      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst4|inst'                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.532 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 0.500        ; 1.438      ; 2.732      ;
; 0.030  ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 1.000        ; 1.438      ; 2.670      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst3|inst'                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.486 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 0.500        ; 1.118      ; 2.366      ;
; 0.068  ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 1.000        ; 1.118      ; 2.312      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst2|inst'                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.434 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 0.500        ; 1.100      ; 2.296      ;
; 0.137  ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 1.000        ; 1.100      ; 2.225      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst6|inst'                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.373 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 0.500        ; 1.063      ; 2.198      ;
; 0.187  ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 1.000        ; 1.063      ; 2.138      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'contador_async:inst4|inst'                                                                                                          ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.208 ; contador_async:inst4|inst4 ; contador_async:inst4|inst4 ; contador_async:inst4|inst ; contador_async:inst4|inst ; 1.000        ; -0.044     ; 0.770      ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor1:inst2|inst'                                                                                                             ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; 0.376 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 1.953      ;
; 0.430 ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 0.669      ;
; 0.489 ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 0.732      ;
; 0.502 ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 0.745      ;
; 0.533 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.110      ;
; 0.646 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.223      ;
; 0.670 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 0.913      ;
; 0.747 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 0.990      ;
; 0.754 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 0.997      ;
; 0.854 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.431      ;
; 0.867 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 1.944      ;
; 0.883 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 1.960      ;
; 0.884 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.461      ;
; 0.914 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 1.991      ;
; 0.965 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.542      ;
; 0.966 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.543      ;
; 0.967 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.544      ;
; 1.101 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 1.344      ;
; 1.116 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.193      ;
; 1.118 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 1.361      ;
; 1.229 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.306      ;
; 1.230 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.307      ;
; 1.249 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.326      ;
; 1.310 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.387      ;
; 1.338 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 1.581      ;
; 1.594 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 1.837      ;
; 1.644 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 1.887      ;
; 1.645 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 1.888      ;
; 1.646 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 1.885      ;
; 1.664 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 1.907      ;
; 1.725 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 1.968      ;
; 1.942 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.185      ;
; 1.943 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.186      ;
; 1.943 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.186      ;
; 1.944 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.187      ;
; 1.962 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.205      ;
; 1.963 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.206      ;
; 1.970 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.213      ;
; 2.023 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.266      ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'contador_async:inst4|inst'                                                                                                           ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.445 ; contador_async:inst4|inst4 ; contador_async:inst4|inst4 ; contador_async:inst4|inst ; contador_async:inst4|inst ; 0.000        ; 0.044      ; 0.684      ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst6|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.471 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 0.000        ; 1.128      ; 2.034      ;
; 1.041 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; -0.500       ; 1.128      ; 2.104      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst2|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.516 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 0.000        ; 1.166      ; 2.117      ;
; 1.092 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; -0.500       ; 1.166      ; 2.193      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst4|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.517 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 0.000        ; 1.518      ; 2.470      ;
; 1.083 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; -0.500       ; 1.518      ; 2.536      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst5|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.529 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 0.000        ; 0.955      ; 1.919      ;
; 1.071 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; -0.500       ; 0.955      ; 1.961      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst7|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.529 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 0.000        ; 0.961      ; 1.925      ;
; 1.063 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; -0.500       ; 0.961      ; 1.959      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; 0.530 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; 0.000        ; 0.955      ; 1.920      ;
; 1.070 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; -0.500       ; 0.955      ; 1.960      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor1:inst1|inst'                                                                                       ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; 0.536 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; 0.000        ; 0.955      ; 1.926      ;
; 1.072 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; -0.500       ; 0.955      ; 1.962      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst8|inst'                                                                                       ;
+-------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; 0.553 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; 0.000        ; 1.374      ; 2.362      ;
; 1.133 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; -0.500       ; 1.374      ; 2.442      ;
+-------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst3|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.579 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 0.000        ; 1.185      ; 2.199      ;
; 1.141 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; -0.500       ; 1.185      ; 2.261      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK'                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.750 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; 0.000        ; 2.093      ; 3.298      ;
; 1.347 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; -0.500       ; 2.093      ; 3.395      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'divisor1:inst2|inst'                                                                                                          ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; -1.884 ; contador_async:inst4|inst17 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.858      ;
; -1.884 ; contador_async:inst4|inst17 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.858      ;
; -1.884 ; contador_async:inst4|inst17 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.858      ;
; -1.884 ; contador_async:inst4|inst17 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.858      ;
; -1.884 ; contador_async:inst4|inst17 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.858      ;
; -1.884 ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.858      ;
; -1.884 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.858      ;
; -1.880 ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 2.858      ;
; -1.796 ; contador_async:inst4|inst7  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.770      ;
; -1.796 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.770      ;
; -1.796 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.770      ;
; -1.796 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.770      ;
; -1.796 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.770      ;
; -1.796 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.770      ;
; -1.796 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.770      ;
; -1.792 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 2.770      ;
; -1.761 ; contador_async:inst4|inst8  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.735      ;
; -1.761 ; contador_async:inst4|inst8  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.735      ;
; -1.761 ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.735      ;
; -1.761 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.735      ;
; -1.761 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.735      ;
; -1.761 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.735      ;
; -1.761 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.735      ;
; -1.757 ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 2.735      ;
; -1.735 ; contador_async:inst4|inst19 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.709      ;
; -1.735 ; contador_async:inst4|inst19 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.709      ;
; -1.735 ; contador_async:inst4|inst19 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.709      ;
; -1.735 ; contador_async:inst4|inst19 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.709      ;
; -1.735 ; contador_async:inst4|inst19 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.709      ;
; -1.735 ; contador_async:inst4|inst19 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.709      ;
; -1.735 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.709      ;
; -1.731 ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 2.709      ;
; -1.570 ; contador_async:inst4|inst14 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.544      ;
; -1.570 ; contador_async:inst4|inst14 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.544      ;
; -1.570 ; contador_async:inst4|inst14 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.544      ;
; -1.570 ; contador_async:inst4|inst14 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.544      ;
; -1.570 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.544      ;
; -1.570 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.544      ;
; -1.570 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.544      ;
; -1.566 ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 2.544      ;
; -1.538 ; contador_async:inst4|inst9  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.512      ;
; -1.538 ; contador_async:inst4|inst9  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.512      ;
; -1.538 ; contador_async:inst4|inst9  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.512      ;
; -1.538 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.512      ;
; -1.538 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.512      ;
; -1.538 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.512      ;
; -1.538 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.512      ;
; -1.534 ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 2.512      ;
; -1.422 ; contador_async:inst4|inst21 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.396      ;
; -1.422 ; contador_async:inst4|inst21 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.396      ;
; -1.422 ; contador_async:inst4|inst21 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.396      ;
; -1.422 ; contador_async:inst4|inst21 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.396      ;
; -1.422 ; contador_async:inst4|inst21 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.396      ;
; -1.422 ; contador_async:inst4|inst21 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.396      ;
; -1.422 ; contador_async:inst4|inst21 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.048     ; 2.396      ;
; -1.418 ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.044     ; 2.396      ;
; -0.861 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.700      ;
; -0.861 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.700      ;
; -0.861 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.700      ;
; -0.861 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.700      ;
; -0.861 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.700      ;
; -0.861 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.700      ;
; -0.861 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.700      ;
; -0.861 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 1.077      ; 2.700      ;
; -0.252 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.591      ;
; -0.252 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.591      ;
; -0.252 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.591      ;
; -0.252 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.591      ;
; -0.252 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.591      ;
; -0.252 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.591      ;
; -0.252 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.591      ;
; -0.252 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 1.077      ; 2.591      ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'divisor1:inst2|inst'                                                                                                          ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; 0.910 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.487      ;
; 0.910 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.487      ;
; 0.910 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.487      ;
; 0.910 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.487      ;
; 0.910 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.487      ;
; 0.910 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.487      ;
; 0.910 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.487      ;
; 0.910 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 1.142      ; 2.487      ;
; 1.516 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.593      ;
; 1.516 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.593      ;
; 1.516 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.593      ;
; 1.516 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.593      ;
; 1.516 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.593      ;
; 1.516 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.593      ;
; 1.516 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.593      ;
; 1.516 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 1.142      ; 2.593      ;
; 1.903 ; contador_async:inst4|inst21 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.146      ;
; 1.903 ; contador_async:inst4|inst21 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.146      ;
; 1.903 ; contador_async:inst4|inst21 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.146      ;
; 1.903 ; contador_async:inst4|inst21 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.146      ;
; 1.903 ; contador_async:inst4|inst21 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.146      ;
; 1.903 ; contador_async:inst4|inst21 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.146      ;
; 1.903 ; contador_async:inst4|inst21 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.146      ;
; 1.907 ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 2.146      ;
; 2.053 ; contador_async:inst4|inst14 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.296      ;
; 2.053 ; contador_async:inst4|inst14 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.296      ;
; 2.053 ; contador_async:inst4|inst14 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.296      ;
; 2.053 ; contador_async:inst4|inst14 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.296      ;
; 2.053 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.296      ;
; 2.053 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.296      ;
; 2.053 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.296      ;
; 2.057 ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 2.296      ;
; 2.120 ; contador_async:inst4|inst9  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.363      ;
; 2.120 ; contador_async:inst4|inst9  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.363      ;
; 2.120 ; contador_async:inst4|inst9  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.363      ;
; 2.120 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.363      ;
; 2.120 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.363      ;
; 2.120 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.363      ;
; 2.120 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.363      ;
; 2.124 ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 2.363      ;
; 2.248 ; contador_async:inst4|inst19 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.491      ;
; 2.248 ; contador_async:inst4|inst19 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.491      ;
; 2.248 ; contador_async:inst4|inst19 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.491      ;
; 2.248 ; contador_async:inst4|inst19 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.491      ;
; 2.248 ; contador_async:inst4|inst19 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.491      ;
; 2.248 ; contador_async:inst4|inst19 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.491      ;
; 2.248 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.491      ;
; 2.252 ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 2.491      ;
; 2.381 ; contador_async:inst4|inst8  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.624      ;
; 2.381 ; contador_async:inst4|inst8  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.624      ;
; 2.381 ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.624      ;
; 2.381 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.624      ;
; 2.381 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.624      ;
; 2.381 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.624      ;
; 2.381 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.624      ;
; 2.385 ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 2.624      ;
; 2.398 ; contador_async:inst4|inst7  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.641      ;
; 2.398 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.641      ;
; 2.398 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.641      ;
; 2.398 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.641      ;
; 2.398 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.641      ;
; 2.398 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.641      ;
; 2.398 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.641      ;
; 2.402 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 2.641      ;
; 2.464 ; contador_async:inst4|inst17 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.707      ;
; 2.464 ; contador_async:inst4|inst17 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.707      ;
; 2.464 ; contador_async:inst4|inst17 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.707      ;
; 2.464 ; contador_async:inst4|inst17 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.707      ;
; 2.464 ; contador_async:inst4|inst17 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.707      ;
; 2.464 ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.707      ;
; 2.464 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.048      ; 2.707      ;
; 2.468 ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.044      ; 2.707      ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; divisor1:inst2|inst               ; -0.222 ; -0.966        ;
; divisor8:inst|divisor1:inst8|inst ; -0.040 ; -0.040        ;
; divisor1:inst1|inst               ; 0.021  ; 0.000         ;
; divisor8:inst|divisor1:inst7|inst ; 0.027  ; 0.000         ;
; divisor8:inst|divisor1:inst4|inst ; 0.028  ; 0.000         ;
; divisor8:inst|divisor1:inst5|inst ; 0.029  ; 0.000         ;
; divisor8:inst|divisor1:inst|inst  ; 0.030  ; 0.000         ;
; FPGA_CLK                          ; 0.055  ; 0.000         ;
; divisor8:inst|divisor1:inst3|inst ; 0.068  ; 0.000         ;
; divisor8:inst|divisor1:inst2|inst ; 0.111  ; 0.000         ;
; divisor8:inst|divisor1:inst6|inst ; 0.128  ; 0.000         ;
; contador_async:inst4|inst         ; 0.626  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; divisor1:inst2|inst               ; 0.174 ; 0.000         ;
; contador_async:inst4|inst         ; 0.208 ; 0.000         ;
; divisor8:inst|divisor1:inst6|inst ; 0.215 ; 0.000         ;
; FPGA_CLK                          ; 0.217 ; 0.000         ;
; divisor8:inst|divisor1:inst|inst  ; 0.226 ; 0.000         ;
; divisor8:inst|divisor1:inst5|inst ; 0.227 ; 0.000         ;
; divisor8:inst|divisor1:inst7|inst ; 0.233 ; 0.000         ;
; divisor1:inst1|inst               ; 0.238 ; 0.000         ;
; divisor8:inst|divisor1:inst2|inst ; 0.242 ; 0.000         ;
; divisor8:inst|divisor1:inst4|inst ; 0.250 ; 0.000         ;
; divisor8:inst|divisor1:inst3|inst ; 0.274 ; 0.000         ;
; divisor8:inst|divisor1:inst8|inst ; 0.278 ; 0.000         ;
+-----------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; divisor1:inst2|inst ; -0.368 ; -2.942        ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; divisor1:inst2|inst ; 0.485 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; FPGA_CLK                          ; -3.000 ; -4.038        ;
; divisor1:inst2|inst               ; -1.000 ; -8.000        ;
; contador_async:inst4|inst         ; -1.000 ; -1.000        ;
; divisor1:inst1|inst               ; -1.000 ; -1.000        ;
; divisor8:inst|divisor1:inst2|inst ; -1.000 ; -1.000        ;
; divisor8:inst|divisor1:inst3|inst ; -1.000 ; -1.000        ;
; divisor8:inst|divisor1:inst4|inst ; -1.000 ; -1.000        ;
; divisor8:inst|divisor1:inst5|inst ; -1.000 ; -1.000        ;
; divisor8:inst|divisor1:inst6|inst ; -1.000 ; -1.000        ;
; divisor8:inst|divisor1:inst7|inst ; -1.000 ; -1.000        ;
; divisor8:inst|divisor1:inst8|inst ; -1.000 ; -1.000        ;
; divisor8:inst|divisor1:inst|inst  ; -1.000 ; -1.000        ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor1:inst2|inst'                                                                                                             ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; -0.222 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.205      ;
; -0.217 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.200      ;
; -0.212 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.195      ;
; -0.207 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.190      ;
; -0.190 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.275      ;
; -0.187 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.170      ;
; -0.187 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.170      ;
; -0.185 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.270      ;
; -0.177 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.160      ;
; -0.177 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.160      ;
; -0.155 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.240      ;
; -0.155 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.240      ;
; -0.128 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.213      ;
; -0.064 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.047      ;
; -0.059 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.042      ;
; -0.029 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.012      ;
; -0.029 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.012      ;
; -0.013 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.098      ;
; -0.012 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 0.997      ;
; -0.004 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 0.987      ;
; 0.077  ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.008      ;
; 0.113  ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 0.870      ;
; 0.130  ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 0.955      ;
; 0.260  ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 0.723      ;
; 0.268  ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 0.715      ;
; 0.435  ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 0.548      ;
; 0.441  ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.144      ;
; 0.441  ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 0.542      ;
; 0.454  ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.131      ;
; 0.467  ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.118      ;
; 0.467  ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.118      ;
; 0.487  ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.098      ;
; 0.513  ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 0.470      ;
; 0.592  ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 0.391      ;
; 0.594  ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 0.389      ;
; 0.600  ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 0.985      ;
; 0.626  ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 0.359      ;
; 0.627  ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 0.958      ;
; 0.629  ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 0.956      ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst8|inst'                                                                                       ;
+--------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; -0.040 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; 0.500        ; 0.564      ; 1.216      ;
; 0.469  ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; 1.000        ; 0.564      ; 1.207      ;
+--------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor1:inst1|inst'                                                                                      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; 0.021 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; 0.500        ; 0.414      ; 1.005      ;
; 0.524 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; 1.000        ; 0.414      ; 1.002      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst7|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.027 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 0.500        ; 0.417      ; 1.002      ;
; 0.530 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 1.000        ; 0.417      ; 0.999      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst4|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.028 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 0.500        ; 0.631      ; 1.215      ;
; 0.539 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 1.000        ; 0.631      ; 1.204      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst5|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.029 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 0.500        ; 0.416      ; 0.999      ;
; 0.532 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 1.000        ; 0.416      ; 0.996      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; 0.030 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; 0.500        ; 0.417      ; 0.999      ;
; 0.533 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; 1.000        ; 0.417      ; 0.996      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK'                                                                                                                                ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.055 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; 0.500        ; 0.991      ; 1.528      ;
; 0.559 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; 1.000        ; 0.991      ; 1.524      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst3|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.068 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 0.500        ; 0.486      ; 1.030      ;
; 0.570 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 1.000        ; 0.486      ; 1.028      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst2|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.111 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 0.500        ; 0.482      ; 0.983      ;
; 0.602 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 1.000        ; 0.482      ; 0.992      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor8:inst|divisor1:inst6|inst'                                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.128 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 0.500        ; 0.469      ; 0.953      ;
; 0.632 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 1.000        ; 0.469      ; 0.949      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'contador_async:inst4|inst'                                                                                                          ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.626 ; contador_async:inst4|inst4 ; contador_async:inst4|inst4 ; contador_async:inst4|inst ; contador_async:inst4|inst ; 1.000        ; -0.022     ; 0.359      ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor1:inst2|inst'                                                                                                             ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; 0.174 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 0.867      ;
; 0.199 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 0.892      ;
; 0.201 ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 0.307      ;
; 0.216 ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.324      ;
; 0.222 ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.330      ;
; 0.241 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 0.934      ;
; 0.289 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.397      ;
; 0.327 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.435      ;
; 0.328 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.021      ;
; 0.333 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.441      ;
; 0.338 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.031      ;
; 0.348 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.041      ;
; 0.349 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.042      ;
; 0.350 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.043      ;
; 0.467 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.575      ;
; 0.488 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.596      ;
; 0.578 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.686      ;
; 0.688 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 0.881      ;
; 0.697 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.805      ;
; 0.736 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.844      ;
; 0.742 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 0.848      ;
; 0.746 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.854      ;
; 0.747 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.855      ;
; 0.748 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.856      ;
; 0.755 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 0.948      ;
; 0.852 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.960      ;
; 0.854 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.047      ;
; 0.862 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.970      ;
; 0.863 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.971      ;
; 0.864 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.972      ;
; 0.864 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.972      ;
; 0.874 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.982      ;
; 0.875 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.983      ;
; 0.876 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 0.984      ;
; 0.962 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.155      ;
; 0.970 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.163      ;
; 0.971 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.164      ;
; 0.976 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.169      ;
; 0.987 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.180      ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'contador_async:inst4|inst'                                                                                                           ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.208 ; contador_async:inst4|inst4 ; contador_async:inst4|inst4 ; contador_async:inst4|inst ; contador_async:inst4|inst ; 0.000        ; 0.022      ; 0.314      ;
+-------+----------------------------+----------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst6|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 0.000        ; 0.499      ; 0.903      ;
; 0.726 ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; -0.500       ; 0.499      ; 0.914      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK'                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.217 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; 0.000        ; 1.030      ; 1.456      ;
; 0.727 ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; divisor8:inst|divisor1:inst|inst ; FPGA_CLK    ; -0.500       ; 1.030      ; 1.466      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+
; 0.226 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; 0.000        ; 0.445      ; 0.860      ;
; 0.741 ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst ; -0.500       ; 0.445      ; 0.875      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst5|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.227 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 0.000        ; 0.444      ; 0.860      ;
; 0.742 ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; -0.500       ; 0.444      ; 0.875      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst7|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.233 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 0.000        ; 0.445      ; 0.867      ;
; 0.743 ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; -0.500       ; 0.445      ; 0.877      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor1:inst1|inst'                                                                                       ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; 0.238 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; 0.000        ; 0.442      ; 0.869      ;
; 0.748 ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst2|inst ; divisor1:inst1|inst ; -0.500       ; 0.442      ; 0.879      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst2|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.242 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 0.000        ; 0.512      ; 0.943      ;
; 0.741 ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; -0.500       ; 0.512      ; 0.942      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst4|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.250 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 0.000        ; 0.668      ; 1.107      ;
; 0.768 ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; -0.500       ; 0.668      ; 1.125      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst3|inst'                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.274 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 0.000        ; 0.516      ; 0.979      ;
; 0.783 ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; -0.500       ; 0.516      ; 0.988      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor8:inst|divisor1:inst8|inst'                                                                                       ;
+-------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+
; 0.278 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; 0.000        ; 0.598      ; 1.065      ;
; 0.803 ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor1:inst1|inst ; divisor8:inst|divisor1:inst8|inst ; -0.500       ; 0.598      ; 1.090      ;
+-------+---------------------+---------------------+---------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'divisor1:inst2|inst'                                                                                                          ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; -0.368 ; contador_async:inst4|inst7  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.351      ;
; -0.368 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.351      ;
; -0.368 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.351      ;
; -0.368 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.351      ;
; -0.368 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.351      ;
; -0.368 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.351      ;
; -0.368 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.351      ;
; -0.366 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 1.351      ;
; -0.353 ; contador_async:inst4|inst8  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.336      ;
; -0.353 ; contador_async:inst4|inst8  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.336      ;
; -0.353 ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.336      ;
; -0.353 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.336      ;
; -0.353 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.336      ;
; -0.353 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.336      ;
; -0.353 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.336      ;
; -0.351 ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 1.336      ;
; -0.331 ; contador_async:inst4|inst17 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.314      ;
; -0.331 ; contador_async:inst4|inst17 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.314      ;
; -0.331 ; contador_async:inst4|inst17 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.314      ;
; -0.331 ; contador_async:inst4|inst17 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.314      ;
; -0.331 ; contador_async:inst4|inst17 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.314      ;
; -0.331 ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.314      ;
; -0.331 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.314      ;
; -0.329 ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 1.314      ;
; -0.252 ; contador_async:inst4|inst19 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.235      ;
; -0.252 ; contador_async:inst4|inst19 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.235      ;
; -0.252 ; contador_async:inst4|inst19 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.235      ;
; -0.252 ; contador_async:inst4|inst19 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.235      ;
; -0.252 ; contador_async:inst4|inst19 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.235      ;
; -0.252 ; contador_async:inst4|inst19 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.235      ;
; -0.252 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.235      ;
; -0.250 ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 1.235      ;
; -0.211 ; contador_async:inst4|inst9  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.194      ;
; -0.211 ; contador_async:inst4|inst9  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.194      ;
; -0.211 ; contador_async:inst4|inst9  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.194      ;
; -0.211 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.194      ;
; -0.211 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.194      ;
; -0.211 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.194      ;
; -0.211 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.194      ;
; -0.209 ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 1.194      ;
; -0.161 ; contador_async:inst4|inst14 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.144      ;
; -0.161 ; contador_async:inst4|inst14 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.144      ;
; -0.161 ; contador_async:inst4|inst14 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.144      ;
; -0.161 ; contador_async:inst4|inst14 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.144      ;
; -0.161 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.144      ;
; -0.161 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.144      ;
; -0.161 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.144      ;
; -0.159 ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 1.144      ;
; -0.125 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.210      ;
; -0.125 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.210      ;
; -0.125 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.210      ;
; -0.125 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.210      ;
; -0.125 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.210      ;
; -0.125 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.210      ;
; -0.125 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.210      ;
; -0.125 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.500        ; 0.473      ; 1.210      ;
; -0.093 ; contador_async:inst4|inst21 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.076      ;
; -0.093 ; contador_async:inst4|inst21 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.076      ;
; -0.093 ; contador_async:inst4|inst21 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.076      ;
; -0.093 ; contador_async:inst4|inst21 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.076      ;
; -0.093 ; contador_async:inst4|inst21 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.076      ;
; -0.093 ; contador_async:inst4|inst21 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.076      ;
; -0.093 ; contador_async:inst4|inst21 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.024     ; 1.076      ;
; -0.091 ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 1.000        ; -0.022     ; 1.076      ;
; 0.352  ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.233      ;
; 0.352  ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.233      ;
; 0.352  ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.233      ;
; 0.352  ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.233      ;
; 0.352  ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.233      ;
; 0.352  ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.233      ;
; 0.352  ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.233      ;
; 0.352  ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 1.000        ; 0.473      ; 1.233      ;
+--------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'divisor1:inst2|inst'                                                                                                          ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock              ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+
; 0.485 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.178      ;
; 0.485 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.178      ;
; 0.485 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.178      ;
; 0.485 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.178      ;
; 0.485 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.178      ;
; 0.485 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.178      ;
; 0.485 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.178      ;
; 0.485 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; 0.000        ; 0.504      ; 1.178      ;
; 0.920 ; contador_async:inst4|inst21 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.028      ;
; 0.920 ; contador_async:inst4|inst21 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.028      ;
; 0.920 ; contador_async:inst4|inst21 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.028      ;
; 0.920 ; contador_async:inst4|inst21 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.028      ;
; 0.920 ; contador_async:inst4|inst21 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.028      ;
; 0.920 ; contador_async:inst4|inst21 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.028      ;
; 0.920 ; contador_async:inst4|inst21 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.028      ;
; 0.922 ; contador_async:inst4|inst21 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 1.028      ;
; 0.952 ; contador_async:inst4|inst9  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.060      ;
; 0.952 ; contador_async:inst4|inst9  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.060      ;
; 0.952 ; contador_async:inst4|inst9  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.060      ;
; 0.952 ; contador_async:inst4|inst9  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.060      ;
; 0.952 ; contador_async:inst4|inst9  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.060      ;
; 0.952 ; contador_async:inst4|inst9  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.060      ;
; 0.952 ; contador_async:inst4|inst9  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.060      ;
; 0.954 ; contador_async:inst4|inst9  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 1.060      ;
; 0.968 ; contador_async:inst4|inst   ; contador_async:inst4|inst   ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.161      ;
; 0.968 ; contador_async:inst4|inst   ; contador_async:inst4|inst7  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.161      ;
; 0.968 ; contador_async:inst4|inst   ; contador_async:inst4|inst8  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.161      ;
; 0.968 ; contador_async:inst4|inst   ; contador_async:inst4|inst9  ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.161      ;
; 0.968 ; contador_async:inst4|inst   ; contador_async:inst4|inst14 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.161      ;
; 0.968 ; contador_async:inst4|inst   ; contador_async:inst4|inst17 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.161      ;
; 0.968 ; contador_async:inst4|inst   ; contador_async:inst4|inst19 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.161      ;
; 0.968 ; contador_async:inst4|inst   ; contador_async:inst4|inst21 ; contador_async:inst4|inst ; divisor1:inst2|inst ; -0.500       ; 0.504      ; 1.161      ;
; 0.982 ; contador_async:inst4|inst14 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.090      ;
; 0.982 ; contador_async:inst4|inst14 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.090      ;
; 0.982 ; contador_async:inst4|inst14 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.090      ;
; 0.982 ; contador_async:inst4|inst14 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.090      ;
; 0.982 ; contador_async:inst4|inst14 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.090      ;
; 0.982 ; contador_async:inst4|inst14 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.090      ;
; 0.982 ; contador_async:inst4|inst14 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.090      ;
; 0.984 ; contador_async:inst4|inst14 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 1.090      ;
; 1.054 ; contador_async:inst4|inst8  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.162      ;
; 1.054 ; contador_async:inst4|inst8  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.162      ;
; 1.054 ; contador_async:inst4|inst8  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.162      ;
; 1.054 ; contador_async:inst4|inst8  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.162      ;
; 1.054 ; contador_async:inst4|inst8  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.162      ;
; 1.054 ; contador_async:inst4|inst8  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.162      ;
; 1.054 ; contador_async:inst4|inst8  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.162      ;
; 1.056 ; contador_async:inst4|inst8  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 1.162      ;
; 1.061 ; contador_async:inst4|inst7  ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.169      ;
; 1.061 ; contador_async:inst4|inst7  ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.169      ;
; 1.061 ; contador_async:inst4|inst7  ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.169      ;
; 1.061 ; contador_async:inst4|inst7  ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.169      ;
; 1.061 ; contador_async:inst4|inst7  ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.169      ;
; 1.061 ; contador_async:inst4|inst7  ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.169      ;
; 1.061 ; contador_async:inst4|inst7  ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.169      ;
; 1.063 ; contador_async:inst4|inst7  ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 1.169      ;
; 1.064 ; contador_async:inst4|inst19 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.172      ;
; 1.064 ; contador_async:inst4|inst19 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.172      ;
; 1.064 ; contador_async:inst4|inst19 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.172      ;
; 1.064 ; contador_async:inst4|inst19 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.172      ;
; 1.064 ; contador_async:inst4|inst19 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.172      ;
; 1.064 ; contador_async:inst4|inst19 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.172      ;
; 1.064 ; contador_async:inst4|inst19 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.172      ;
; 1.066 ; contador_async:inst4|inst19 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 1.172      ;
; 1.139 ; contador_async:inst4|inst17 ; contador_async:inst4|inst   ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.247      ;
; 1.139 ; contador_async:inst4|inst17 ; contador_async:inst4|inst7  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.247      ;
; 1.139 ; contador_async:inst4|inst17 ; contador_async:inst4|inst8  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.247      ;
; 1.139 ; contador_async:inst4|inst17 ; contador_async:inst4|inst9  ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.247      ;
; 1.139 ; contador_async:inst4|inst17 ; contador_async:inst4|inst14 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.247      ;
; 1.139 ; contador_async:inst4|inst17 ; contador_async:inst4|inst19 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.247      ;
; 1.139 ; contador_async:inst4|inst17 ; contador_async:inst4|inst21 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.024      ; 1.247      ;
; 1.141 ; contador_async:inst4|inst17 ; contador_async:inst4|inst17 ; divisor1:inst2|inst       ; divisor1:inst2|inst ; 0.000        ; 0.022      ; 1.247      ;
+-------+-----------------------------+-----------------------------+---------------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -1.806  ; 0.174 ; -2.145   ; 0.485   ; -3.000              ;
;  FPGA_CLK                          ; -0.827  ; 0.217 ; N/A      ; N/A     ; -3.000              ;
;  contador_async:inst4|inst         ; 0.114   ; 0.208 ; N/A      ; N/A     ; -1.487              ;
;  divisor1:inst1|inst               ; -0.662  ; 0.238 ; N/A      ; N/A     ; -1.487              ;
;  divisor1:inst2|inst               ; -1.806  ; 0.174 ; -2.145   ; 0.485   ; -1.487              ;
;  divisor8:inst|divisor1:inst2|inst ; -0.503  ; 0.242 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst3|inst ; -0.571  ; 0.274 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst4|inst ; -0.642  ; 0.250 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst5|inst ; -0.655  ; 0.227 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst6|inst ; -0.434  ; 0.215 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst7|inst ; -0.656  ; 0.233 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst8|inst ; -0.773  ; 0.278 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst|inst  ; -0.655  ; 0.226 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                    ; -16.255 ; 0.0   ; -17.154  ; 0.0     ; -31.253             ;
;  FPGA_CLK                          ; -0.827  ; 0.000 ; N/A      ; N/A     ; -4.487              ;
;  contador_async:inst4|inst         ; 0.000   ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  divisor1:inst1|inst               ; -0.662  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  divisor1:inst2|inst               ; -9.877  ; 0.000 ; -17.154  ; 0.000   ; -11.896             ;
;  divisor8:inst|divisor1:inst2|inst ; -0.503  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst3|inst ; -0.571  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst4|inst ; -0.642  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst5|inst ; -0.655  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst6|inst ; -0.434  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst7|inst ; -0.656  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst8|inst ; -0.773  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  divisor8:inst|divisor1:inst|inst  ; -0.655  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
+------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; beep          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; beep          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; beep          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; beep          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; contador_async:inst4|inst         ; contador_async:inst4|inst         ; 0        ; 0        ; 0        ; 1        ;
; divisor1:inst2|inst               ; divisor1:inst1|inst               ; 1        ; 1        ; 0        ; 0        ;
; contador_async:inst4|inst         ; divisor1:inst2|inst               ; 8        ; 8        ; 0        ; 0        ;
; divisor1:inst2|inst               ; divisor1:inst2|inst               ; 28       ; 0        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor1:inst1|inst               ; divisor8:inst|divisor1:inst8|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst  ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst|inst  ; FPGA_CLK                          ; 1        ; 1        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; contador_async:inst4|inst         ; contador_async:inst4|inst         ; 0        ; 0        ; 0        ; 1        ;
; divisor1:inst2|inst               ; divisor1:inst1|inst               ; 1        ; 1        ; 0        ; 0        ;
; contador_async:inst4|inst         ; divisor1:inst2|inst               ; 8        ; 8        ; 0        ; 0        ;
; divisor1:inst2|inst               ; divisor1:inst2|inst               ; 28       ; 0        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst2|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst3|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst4|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst5|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst6|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst7|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor1:inst1|inst               ; divisor8:inst|divisor1:inst8|inst ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst|inst  ; 1        ; 1        ; 0        ; 0        ;
; divisor8:inst|divisor1:inst|inst  ; FPGA_CLK                          ; 1        ; 1        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                          ;
+---------------------------+---------------------+----------+----------+----------+----------+
; From Clock                ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------+----------+----------+----------+----------+
; contador_async:inst4|inst ; divisor1:inst2|inst ; 8        ; 8        ; 0        ; 0        ;
; divisor1:inst2|inst       ; divisor1:inst2|inst ; 56       ; 0        ; 0        ; 0        ;
+---------------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Removal Transfers                                                                           ;
+---------------------------+---------------------+----------+----------+----------+----------+
; From Clock                ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------+----------+----------+----------+----------+
; contador_async:inst4|inst ; divisor1:inst2|inst ; 8        ; 8        ; 0        ; 0        ;
; divisor1:inst2|inst       ; divisor1:inst2|inst ; 56       ; 0        ; 0        ; 0        ;
+---------------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                       ;
+-----------------------------------+-----------------------------------+------+-------------+
; Target                            ; Clock                             ; Type ; Status      ;
+-----------------------------------+-----------------------------------+------+-------------+
; FPGA_CLK                          ; FPGA_CLK                          ; Base ; Constrained ;
; contador_async:inst4|inst         ; contador_async:inst4|inst         ; Base ; Constrained ;
; divisor1:inst1|inst               ; divisor1:inst1|inst               ; Base ; Constrained ;
; divisor1:inst2|inst               ; divisor1:inst2|inst               ; Base ; Constrained ;
; divisor8:inst|divisor1:inst2|inst ; divisor8:inst|divisor1:inst2|inst ; Base ; Constrained ;
; divisor8:inst|divisor1:inst3|inst ; divisor8:inst|divisor1:inst3|inst ; Base ; Constrained ;
; divisor8:inst|divisor1:inst4|inst ; divisor8:inst|divisor1:inst4|inst ; Base ; Constrained ;
; divisor8:inst|divisor1:inst5|inst ; divisor8:inst|divisor1:inst5|inst ; Base ; Constrained ;
; divisor8:inst|divisor1:inst6|inst ; divisor8:inst|divisor1:inst6|inst ; Base ; Constrained ;
; divisor8:inst|divisor1:inst7|inst ; divisor8:inst|divisor1:inst7|inst ; Base ; Constrained ;
; divisor8:inst|divisor1:inst8|inst ; divisor8:inst|divisor1:inst8|inst ; Base ; Constrained ;
; divisor8:inst|divisor1:inst|inst  ; divisor8:inst|divisor1:inst|inst  ; Base ; Constrained ;
+-----------------------------------+-----------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; beep        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; beep        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 23 22:45:20 2023
Info: Command: quartus_sta projeto1 -c projeto1
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 24 assignments for entity "contador1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity contador1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity contador1 -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name contador_async:inst4|inst contador_async:inst4|inst
    Info (332105): create_clock -period 1.000 -name divisor1:inst2|inst divisor1:inst2|inst
    Info (332105): create_clock -period 1.000 -name divisor1:inst1|inst divisor1:inst1|inst
    Info (332105): create_clock -period 1.000 -name divisor8:inst|divisor1:inst8|inst divisor8:inst|divisor1:inst8|inst
    Info (332105): create_clock -period 1.000 -name divisor8:inst|divisor1:inst7|inst divisor8:inst|divisor1:inst7|inst
    Info (332105): create_clock -period 1.000 -name divisor8:inst|divisor1:inst6|inst divisor8:inst|divisor1:inst6|inst
    Info (332105): create_clock -period 1.000 -name divisor8:inst|divisor1:inst5|inst divisor8:inst|divisor1:inst5|inst
    Info (332105): create_clock -period 1.000 -name divisor8:inst|divisor1:inst4|inst divisor8:inst|divisor1:inst4|inst
    Info (332105): create_clock -period 1.000 -name divisor8:inst|divisor1:inst3|inst divisor8:inst|divisor1:inst3|inst
    Info (332105): create_clock -period 1.000 -name divisor8:inst|divisor1:inst2|inst divisor8:inst|divisor1:inst2|inst
    Info (332105): create_clock -period 1.000 -name divisor8:inst|divisor1:inst|inst divisor8:inst|divisor1:inst|inst
    Info (332105): create_clock -period 1.000 -name FPGA_CLK FPGA_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.806              -9.877 divisor1:inst2|inst 
    Info (332119):    -0.827              -0.827 FPGA_CLK 
    Info (332119):    -0.773              -0.773 divisor8:inst|divisor1:inst8|inst 
    Info (332119):    -0.662              -0.662 divisor1:inst1|inst 
    Info (332119):    -0.656              -0.656 divisor8:inst|divisor1:inst7|inst 
    Info (332119):    -0.655              -0.655 divisor8:inst|divisor1:inst5|inst 
    Info (332119):    -0.655              -0.655 divisor8:inst|divisor1:inst|inst 
    Info (332119):    -0.642              -0.642 divisor8:inst|divisor1:inst4|inst 
    Info (332119):    -0.571              -0.571 divisor8:inst|divisor1:inst3|inst 
    Info (332119):    -0.503              -0.503 divisor8:inst|divisor1:inst2|inst 
    Info (332119):    -0.434              -0.434 divisor8:inst|divisor1:inst6|inst 
    Info (332119):     0.114               0.000 contador_async:inst4|inst 
Info (332146): Worst-case hold slack is 0.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.418               0.000 divisor1:inst2|inst 
    Info (332119):     0.497               0.000 contador_async:inst4|inst 
    Info (332119):     0.515               0.000 divisor8:inst|divisor1:inst6|inst 
    Info (332119):     0.572               0.000 divisor8:inst|divisor1:inst2|inst 
    Info (332119):     0.577               0.000 divisor8:inst|divisor1:inst4|inst 
    Info (332119):     0.577               0.000 divisor8:inst|divisor1:inst|inst 
    Info (332119):     0.578               0.000 divisor8:inst|divisor1:inst5|inst 
    Info (332119):     0.580               0.000 divisor8:inst|divisor1:inst7|inst 
    Info (332119):     0.584               0.000 divisor1:inst1|inst 
    Info (332119):     0.627               0.000 divisor8:inst|divisor1:inst8|inst 
    Info (332119):     0.645               0.000 divisor8:inst|divisor1:inst3|inst 
    Info (332119):     0.780               0.000 FPGA_CLK 
Info (332146): Worst-case recovery slack is -2.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.145             -17.154 divisor1:inst2|inst 
Info (332146): Worst-case removal slack is 1.041
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.041               0.000 divisor1:inst2|inst 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.487 FPGA_CLK 
    Info (332119):    -1.487             -11.896 divisor1:inst2|inst 
    Info (332119):    -1.487              -1.487 contador_async:inst4|inst 
    Info (332119):    -1.487              -1.487 divisor1:inst1|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst2|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst3|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst4|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst5|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst6|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst7|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst8|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst|inst 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.661              -8.615 divisor1:inst2|inst 
    Info (332119):    -0.780              -0.780 FPGA_CLK 
    Info (332119):    -0.657              -0.657 divisor8:inst|divisor1:inst8|inst 
    Info (332119):    -0.566              -0.566 divisor1:inst1|inst 
    Info (332119):    -0.562              -0.562 divisor8:inst|divisor1:inst5|inst 
    Info (332119):    -0.562              -0.562 divisor8:inst|divisor1:inst|inst 
    Info (332119):    -0.558              -0.558 divisor8:inst|divisor1:inst7|inst 
    Info (332119):    -0.532              -0.532 divisor8:inst|divisor1:inst4|inst 
    Info (332119):    -0.486              -0.486 divisor8:inst|divisor1:inst3|inst 
    Info (332119):    -0.434              -0.434 divisor8:inst|divisor1:inst2|inst 
    Info (332119):    -0.373              -0.373 divisor8:inst|divisor1:inst6|inst 
    Info (332119):     0.208               0.000 contador_async:inst4|inst 
Info (332146): Worst-case hold slack is 0.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.376               0.000 divisor1:inst2|inst 
    Info (332119):     0.445               0.000 contador_async:inst4|inst 
    Info (332119):     0.471               0.000 divisor8:inst|divisor1:inst6|inst 
    Info (332119):     0.516               0.000 divisor8:inst|divisor1:inst2|inst 
    Info (332119):     0.517               0.000 divisor8:inst|divisor1:inst4|inst 
    Info (332119):     0.529               0.000 divisor8:inst|divisor1:inst5|inst 
    Info (332119):     0.529               0.000 divisor8:inst|divisor1:inst7|inst 
    Info (332119):     0.530               0.000 divisor8:inst|divisor1:inst|inst 
    Info (332119):     0.536               0.000 divisor1:inst1|inst 
    Info (332119):     0.553               0.000 divisor8:inst|divisor1:inst8|inst 
    Info (332119):     0.579               0.000 divisor8:inst|divisor1:inst3|inst 
    Info (332119):     0.750               0.000 FPGA_CLK 
Info (332146): Worst-case recovery slack is -1.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.884             -15.068 divisor1:inst2|inst 
Info (332146): Worst-case removal slack is 0.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.910               0.000 divisor1:inst2|inst 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.487 FPGA_CLK 
    Info (332119):    -1.487             -11.896 divisor1:inst2|inst 
    Info (332119):    -1.487              -1.487 contador_async:inst4|inst 
    Info (332119):    -1.487              -1.487 divisor1:inst1|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst2|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst3|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst4|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst5|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst6|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst7|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst8|inst 
    Info (332119):    -1.487              -1.487 divisor8:inst|divisor1:inst|inst 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.222              -0.966 divisor1:inst2|inst 
    Info (332119):    -0.040              -0.040 divisor8:inst|divisor1:inst8|inst 
    Info (332119):     0.021               0.000 divisor1:inst1|inst 
    Info (332119):     0.027               0.000 divisor8:inst|divisor1:inst7|inst 
    Info (332119):     0.028               0.000 divisor8:inst|divisor1:inst4|inst 
    Info (332119):     0.029               0.000 divisor8:inst|divisor1:inst5|inst 
    Info (332119):     0.030               0.000 divisor8:inst|divisor1:inst|inst 
    Info (332119):     0.055               0.000 FPGA_CLK 
    Info (332119):     0.068               0.000 divisor8:inst|divisor1:inst3|inst 
    Info (332119):     0.111               0.000 divisor8:inst|divisor1:inst2|inst 
    Info (332119):     0.128               0.000 divisor8:inst|divisor1:inst6|inst 
    Info (332119):     0.626               0.000 contador_async:inst4|inst 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 divisor1:inst2|inst 
    Info (332119):     0.208               0.000 contador_async:inst4|inst 
    Info (332119):     0.215               0.000 divisor8:inst|divisor1:inst6|inst 
    Info (332119):     0.217               0.000 FPGA_CLK 
    Info (332119):     0.226               0.000 divisor8:inst|divisor1:inst|inst 
    Info (332119):     0.227               0.000 divisor8:inst|divisor1:inst5|inst 
    Info (332119):     0.233               0.000 divisor8:inst|divisor1:inst7|inst 
    Info (332119):     0.238               0.000 divisor1:inst1|inst 
    Info (332119):     0.242               0.000 divisor8:inst|divisor1:inst2|inst 
    Info (332119):     0.250               0.000 divisor8:inst|divisor1:inst4|inst 
    Info (332119):     0.274               0.000 divisor8:inst|divisor1:inst3|inst 
    Info (332119):     0.278               0.000 divisor8:inst|divisor1:inst8|inst 
Info (332146): Worst-case recovery slack is -0.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.368              -2.942 divisor1:inst2|inst 
Info (332146): Worst-case removal slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 divisor1:inst2|inst 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.038 FPGA_CLK 
    Info (332119):    -1.000              -8.000 divisor1:inst2|inst 
    Info (332119):    -1.000              -1.000 contador_async:inst4|inst 
    Info (332119):    -1.000              -1.000 divisor1:inst1|inst 
    Info (332119):    -1.000              -1.000 divisor8:inst|divisor1:inst2|inst 
    Info (332119):    -1.000              -1.000 divisor8:inst|divisor1:inst3|inst 
    Info (332119):    -1.000              -1.000 divisor8:inst|divisor1:inst4|inst 
    Info (332119):    -1.000              -1.000 divisor8:inst|divisor1:inst5|inst 
    Info (332119):    -1.000              -1.000 divisor8:inst|divisor1:inst6|inst 
    Info (332119):    -1.000              -1.000 divisor8:inst|divisor1:inst7|inst 
    Info (332119):    -1.000              -1.000 divisor8:inst|divisor1:inst8|inst 
    Info (332119):    -1.000              -1.000 divisor8:inst|divisor1:inst|inst 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 796 megabytes
    Info: Processing ended: Fri Jun 23 22:45:21 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


