library ieee;
use ieee.std_logic_1164.all;

entity BCD is
	port (
		numero : in std_logic_vector(3 downto 0);
		output : out std_logic_vector (7 downto 0);
	);
end entity;

architecture arch of BCD is 

begin
	process(all)
		variable num_int : integer range 0 to 15:=15;
	begin
		num_int:= to_integer(unsigned(numero));
			case num_int is
				when 13  =>  --dislpay 0
					output <= not x"3F";
				when 0 =>  --display 1
					output <= not x"06";
				when 1 =>  --display 2
					output <= not x"5B";
				when 2 =>  --display 3
					output <= not x"4F";
				when 4 =>  --display 4
					output <= not x"66";
				when 5 =>  --display 5
					output <= not x"6D";
				when 6 =>  --display 6
					output <= not x"7D";
				when 8 =>  --display 7
					output <= not x"07";
				when 9 =>  --display 8
					output <= not x"7F";
				when 10 =>  --display 9
					output <= not x"6F";
				when others =>  --display others
					output <= not x"01";
			end case;
	end process;
end architecture;
	