INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/PL_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/PL_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/PL_PS_DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_PS_DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/PS_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/PS_DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS_DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2458] undeclared symbol div_clk, assumed default net type wire [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:58]
INFO: [VRFC 10-2458] undeclared symbol div_clk, assumed default net type wire [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:76]
INFO: [VRFC 10-2458] undeclared symbol div_clk, assumed default net type wire [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:95]
INFO: [VRFC 10-2458] undeclared symbol div_clk, assumed default net type wire [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:114]
INFO: [VRFC 10-2458] undeclared symbol div_clk, assumed default net type wire [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:133]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
