{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        "# LLM-aided Testbench Generation and Bug Detection for Finite-State Machines\n",
        "\n",
        "A key aspect of chip design is functional testing, which relies on testbenches to evaluate the functionality and coverage of Register-Transfer Level (RTL) designs. We aim to enhance testbench generation by incorporating feedback from commercial-grade Electronic Design Automation (EDA) tools into LLMs. Through iterative feedback from these tools, we refine the testbenches to achieve improved test coverage."
      ],
      "metadata": {
        "id": "CQxwe-hsP9sm"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Prerequisites"
      ],
      "metadata": {
        "id": "OQzNqLE7nC8p"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!pip install argparse\n",
        "!pip install pathlib\n",
        "!pip install openai\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 564
        },
        "id": "dPmBB9VNpabR",
        "outputId": "91b36461-e647-43b5-8c42-a67ec214be71"
      },
      "execution_count": 1,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Collecting argparse\n",
            "  Using cached argparse-1.4.0-py2.py3-none-any.whl.metadata (2.8 kB)\n",
            "Using cached argparse-1.4.0-py2.py3-none-any.whl (23 kB)\n",
            "Installing collected packages: argparse\n",
            "Successfully installed argparse-1.4.0\n"
          ]
        },
        {
          "output_type": "display_data",
          "data": {
            "application/vnd.colab-display-data+json": {
              "pip_warning": {
                "packages": [
                  "argparse"
                ]
              },
              "id": "d3117028f64248f4988d62614ea1547f"
            }
          },
          "metadata": {}
        },
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: pathlib in /usr/local/lib/python3.12/dist-packages (1.0.1)\n",
            "\u001b[31mERROR: Could not find a version that satisfies the requirement textwrap (from versions: none)\u001b[0m\u001b[31m\n",
            "\u001b[0m\u001b[31mERROR: No matching distribution found for textwrap\u001b[0m\u001b[31m\n",
            "\u001b[0mRequirement already satisfied: openai in /usr/local/lib/python3.12/dist-packages (1.100.0)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.12/dist-packages (from openai) (4.10.0)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/local/lib/python3.12/dist-packages (from openai) (1.9.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.28.1)\n",
            "Requirement already satisfied: jiter<1,>=0.4.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.10.0)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in /usr/local/lib/python3.12/dist-packages (from openai) (2.11.7)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.12/dist-packages (from openai) (1.3.1)\n",
            "Requirement already satisfied: tqdm>4 in /usr/local/lib/python3.12/dist-packages (from openai) (4.67.1)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.11 in /usr/local/lib/python3.12/dist-packages (from openai) (4.14.1)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.12/dist-packages (from anyio<5,>=3.5.0->openai) (3.10)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (2025.8.3)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (1.0.9)\n",
            "Requirement already satisfied: h11>=0.16 in /usr/local/lib/python3.12/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->openai) (0.16.0)\n",
            "Requirement already satisfied: annotated-types>=0.6.0 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.33.2 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (2.33.2)\n",
            "Requirement already satisfied: typing-inspection>=0.4.0 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.4.1)\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!git clone https://github.com/jitendra-bhandari/LLM-Aided-Testbench-Generation-for-FSM.git"
      ],
      "metadata": {
        "id": "gIn0b5hy3BP9"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Run"
      ],
      "metadata": {
        "id": "JKPRHyFF26Bx"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import argparse\n",
        "import re\n",
        "from pathlib import Path\n",
        "import sys\n",
        "import textwrap\n",
        "import openai"
      ],
      "metadata": {
        "id": "594yHYD3ppM4"
      },
      "execution_count": 2,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### System & User Prompts"
      ],
      "metadata": {
        "id": "eoIB4zfT01RE"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "TB_SYSTEM_PROMPT = \"\"\"You are an expert hardware verification assistant.\n",
        "Return ONLY a Verilog testbench. Do NOT include any explanation, apology, markdown,\n",
        "or proseâ€”just Verilog code. Your first non-whitespace characters MUST be 'module tb();'.\n",
        "\n",
        "Strict testbench preferences (follow exactly):\n",
        "- Start with: module tb();\n",
        "- No `timescale directive.\n",
        "- At the very top of the first initial block:\n",
        "    $fsdbDumpfile(\"waves.fsdb\");\n",
        "    $fsdbDumpvars(0, tb);\n",
        "- Provide a task-based input driver named apply_input(...).\n",
        "- Respect reset polarity implied by port names (rst, reset = active-high unless 'n' suffix).\n",
        "- Provide a clock generator if a clock-like port exists (clk, clk_i, clock).\n",
        "- Instantiate the DUT exactly (module name and ports) from the RTL provided.\n",
        "- Provide a short reset sequence and a few stimuli via apply_input.\n",
        "- End with $finish;.\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "X_xkuDqaqoIH"
      },
      "execution_count": 3,
      "outputs": []
    },
    {
      "cell_type": "code",
      "execution_count": 4,
      "metadata": {
        "id": "M8PEW_BKPuoc"
      },
      "outputs": [],
      "source": [
        "USER_PROMPT_TEMPLATE = \"\"\"Create a Verilog testbench for the DUT below.\n",
        "Output ONLY Verilog code starting with `module tb();` (no markdown fences, no prose).\n",
        "\n",
        "DUT name: {dut_name}\n",
        "Raw DUT port header (verbatim from module declaration):\n",
        "{dut_port_header}\n",
        "\n",
        "Full RTL from file {filename}:\n",
        "<RTL>\n",
        "{rtl}\n",
        "</RTL>\n",
        "\"\"\""
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Feedback Prompt"
      ],
      "metadata": {
        "id": "V1c68RI71Ih3"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "RETRY_ADVICE = \"\"\"Your prior output did not meet the requirements.\n",
        "Now strictly output ONLY Verilog code, starting with 'module tb();' as the first token.\n",
        "No explanations, no markdown fences, no apologies. Ensure the DUT '{dut_name}' is instantiated.\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "TVS4Q18vnT24"
      },
      "execution_count": 5,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Basic Functions"
      ],
      "metadata": {
        "id": "JJDN1K972Uqv"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "CODE_BLOCK_REGEX = re.compile(r\"```(?:verilog|systemverilog)?\\s*(?P<code>[\\s\\S]*?)```\", re.IGNORECASE)\n",
        "MODULE_DECL_REGEX = re.compile(r\"(?s)\\bmodule\\s+([A-Za-z_]\\w*)\\s*(\\#\\s*\\([^;]*?\\))?\\s*\\((.*?)\\)\\s*;\", re.MULTILINE)\n",
        "\n",
        "def parse_dut_info(rtl: str):\n",
        "    \"\"\"\n",
        "    Return (dut_name, dut_port_header) by capturing the first module declaration.\n",
        "    dut_port_header will include the parentheses content as found, unmodified.\n",
        "    \"\"\"\n",
        "    m = MODULE_DECL_REGEX.search(rtl)\n",
        "    if not m:\n",
        "        return None, None\n",
        "    name = m.group(1)\n",
        "    param_blk = m.group(2) or \"\"\n",
        "    port_blk = m.group(3) or \"\"\n",
        "    # Reconstruct a close-to-source header for guidance (not used verbatim as code)\n",
        "    header = f\"module {name} {param_blk}({port_blk});\"\n",
        "    return name, header\n",
        "\n",
        "def extract_verilog_only(text: str) -> str:\n",
        "    \"\"\"\n",
        "    Prefer fenced code; otherwise trim non-code chatter.\n",
        "    Keep lines from the first 'module' onwards and drop common apology lines.\n",
        "    \"\"\"\n",
        "    m = CODE_BLOCK_REGEX.search(text)\n",
        "    if m:\n",
        "        return m.group(\"code\").strip()\n",
        "\n",
        "    # Remove likely prose/apologies\n",
        "    filtered = \"\\n\".join(\n",
        "        ln for ln in text.splitlines()\n",
        "        if not re.search(r\"(?i)^(i'?m|sorry|please provide|cannot|need the actual rtl|as an ai)\", ln.strip())\n",
        "    )\n",
        "    lines = filtered.splitlines()\n",
        "    try:\n",
        "        start = next(i for i, ln in enumerate(lines) if re.search(r\"\\bmodule\\b\", ln))\n",
        "        code = \"\\n\".join(lines[start:]).strip()\n",
        "        return code\n",
        "    except StopIteration:\n",
        "        return filtered.strip()\n",
        "# Note: for simple demonstration, we use a simple regex-based checking method for generating the feedback prompt\n",
        "def looks_like_tb(verilog: str, dut_name: str | None) -> bool:\n",
        "    if not verilog:\n",
        "        return False\n",
        "    has_tb = re.search(r\"\\bmodule\\s+tb\\s*\\(\", verilog) is not None\n",
        "    has_fsdb = \"$fsdbDumpfile\" in verilog and \"$fsdbDumpvars\" in verilog\n",
        "    has_finish = \"$finish\" in verilog\n",
        "    if dut_name:\n",
        "        # Heuristic: instance line contains dut_name followed by instance name or #(\n",
        "        inst_pat = re.compile(rf\"\\b{re.escape(dut_name)}\\b\\s*(#\\s*\\(|[A-Za-z_]\\w*\\s*\\()\", re.MULTILINE)\n",
        "        has_inst = inst_pat.search(verilog) is not None\n",
        "    else:\n",
        "        has_inst = True  # if unknown, don't block on this\n",
        "    return has_tb and has_fsdb and has_finish and has_inst\n",
        "\n",
        "def build_messages(rtl_text: str, filename: str, extra_instruction: str | None):\n",
        "    dut_name, dut_port_header = parse_dut_info(rtl_text)\n",
        "    if not dut_name:\n",
        "        dut_name = \"<UNKNOWN_DUT>\"\n",
        "        dut_port_header = \"(could not parse module declaration; infer carefully).\"\n",
        "\n",
        "    user_prompt = USER_PROMPT_TEMPLATE.format(\n",
        "        dut_name=dut_name,\n",
        "        dut_port_header=dut_port_header,\n",
        "        filename=filename,\n",
        "        rtl=rtl_text\n",
        "    )\n",
        "\n",
        "    msgs = [\n",
        "        {\"role\": \"system\", \"content\": TB_SYSTEM_PROMPT},\n",
        "        {\"role\": \"user\", \"content\": user_prompt},\n",
        "    ]\n",
        "    if extra_instruction:\n",
        "        msgs.append({\"role\": \"user\", \"content\": f\"Extra TB preference: {extra_instruction}\"})\n",
        "    return msgs, dut_name\n",
        "\n",
        "def call_openai(client, model, messages, temperature, max_tokens):\n",
        "    return client.chat.completions.create(\n",
        "        model=model,\n",
        "        messages=messages,\n",
        "        temperature=temperature,\n",
        "        max_tokens=max_tokens,\n",
        "    )"
      ],
      "metadata": {
        "id": "PdauYQYGt_Z4"
      },
      "execution_count": 6,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Generating Testbench"
      ],
      "metadata": {
        "id": "j0B1AXHm3OVh"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "api_key = \"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\"\n",
        "verilog_file = Path(\"/content/LLM-Aided-Testbench-Generation-for-FSM/FSM1/2012_q2b.v\")\n",
        "model = \"gpt-4o\"\n",
        "extra = None # Optional extra instruction for the TB\n",
        "temperature = 0.6\n",
        "max_tokens = 2000 # Max tokens for completion"
      ],
      "metadata": {
        "id": "fon7iM3S3X33"
      },
      "execution_count": 9,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "if not verilog_file.exists():\n",
        "    print(f\"Error: File not found: {verilog_file}\", file=sys.stderr)\n",
        "    sys.exit(1)\n",
        "\n",
        "rtl_text = verilog_file.read_text(encoding=\"utf-8\", errors=\"ignore\")\n",
        "\n",
        "# Initialize OpenAI client\n",
        "client = openai.OpenAI(api_key=api_key)\n",
        "\n",
        "# 1st attempt\n",
        "messages, dut_name = build_messages(rtl_text, verilog_file.name, extra)\n",
        "try:\n",
        "    completion = call_openai(client, model, messages, temperature, max_tokens)\n",
        "except Exception as e:\n",
        "    print(f\"OpenAI API error: {e}\", file=sys.stderr)\n",
        "    sys.exit(2)\n",
        "\n",
        "if not completion.choices:\n",
        "    print(\"No choices returned from API.\", file=sys.stderr)\n",
        "    sys.exit(3)\n",
        "\n",
        "content = completion.choices[0].message.content or \"\"\n",
        "verilog_tb = extract_verilog_only(content)\n",
        "\n",
        "# Validate, and if needed, retry once with stricter guidance\n",
        "if not looks_like_tb(verilog_tb, dut_name):\n",
        "    messages.append({\"role\": \"user\", \"content\": RETRY_ADVICE.format(dut_name=dut_name)})\n",
        "    try:\n",
        "        retry_completion = call_openai(client, model, messages, temperature, max_tokens)\n",
        "        content = retry_completion.choices[0].message.content or \"\"\n",
        "        verilog_tb = extract_verilog_only(content)\n",
        "    except Exception as e:\n",
        "        print(f\"OpenAI API error on retry: {e}\", file=sys.stderr)\n",
        "\n",
        "# Final safeguard: if still not code-like, inject a minimal compliant TB scaffold\n",
        "if not looks_like_tb(verilog_tb, dut_name):\n",
        "    verilog_tb = textwrap.dedent(f\"\"\"\\\n",
        "    // Fallback scaffold because the model did not return a valid TB.\n",
        "    module tb();\n",
        "      initial begin\n",
        "        $fsdbDumpfile(\"waves.fsdb\");\n",
        "        $fsdbDumpvars(0, tb);\n",
        "        $display(\"Fallback scaffold: model did not return a proper testbench.\");\n",
        "        $finish;\n",
        "      end\n",
        "    endmodule\n",
        "    \"\"\")\n",
        "\n",
        "# Strip any trailing non-code lines that might have slipped in\n",
        "# Keep everything up to the last 'endmodule'\n",
        "endmatch = list(re.finditer(r\"\\bendmodule\\b\", verilog_tb))\n",
        "if endmatch:\n",
        "    verilog_tb = verilog_tb[:endmatch[-1].end()].strip()\n",
        "\n",
        "# Save to <stem>_tb.v\n",
        "stem = verilog_file.with_suffix(\"\").name\n",
        "out_path = verilog_file.parent / f\"{stem}_tb.v\"\n",
        "out_path.write_text(verilog_tb, encoding=\"utf-8\")\n",
        "\n",
        "print(f\"Wrote testbench to: {out_path}\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "T4xjICyg2mPK",
        "outputId": "1f3bfb60-9a49-4d4e-aeec-1d3a48c97d0f"
      },
      "execution_count": 10,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Wrote testbench to: /content/LLM-Aided-Testbench-Generation-for-FSM/FSM1/2012_q2b_tb.v\n"
          ]
        }
      ]
    }
  ]
}