Partition Merge report for lab8
Tue Apr 25 14:58:16 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Messages
  4. Partition Merge Partition Pin Processing



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Partition Merge Summary                                                         ;
+------------------------------------+--------------------------------------------+
; Partition Merge Status             ; Failed - Tue Apr 25 14:58:15 2017          ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; lab8                                       ;
; Top-level Entity Name              ; lab8                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 6,152                                      ;
;     Total combinational functions  ; 5,199                                      ;
;     Dedicated logic registers      ; 2,501                                      ;
; Total registers                    ; 2501                                       ;
; Total pins                         ; 128                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 11,392                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Apr 25 14:58:14 2017
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off lab8 -c lab8 --merge=on
Warning (20013): Ignored assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (35007): Using synthesis netlist for partition "Top"
Info (35002): Resolved and merged 1 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Error (15615): Atom "sr[0]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[0]" must use clk port when the SLOAD port is used and when the SLOAD port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[0]" must use clk port when the ASDATA port is used and when the ASDATA port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "td_shift[0]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[0]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "sr[0]~5" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "td_shift[9]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[9]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "sr[35]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[35]" must use clk port when the SLOAD port is used and when the SLOAD port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[35]" must use clk port when the ASDATA port is used and when the ASDATA port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr[35]~6" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[31]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[31]" must use clk port when the SLOAD port is used and when the SLOAD port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[31]" must use clk port when the ASDATA port is used and when the ASDATA port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "td_shift[8]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[8]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "sr[7]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[7]" must use clk port when the SLOAD port is used and when the SLOAD port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[7]" must use clk port when the ASDATA port is used and when the ASDATA port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[15]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[15]" must use clk port when the SLOAD port is used and when the SLOAD port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[15]" must use clk port when the ASDATA port is used and when the ASDATA port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr[15]~9" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "tdo" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 161
Error (15615): Atom "ir_out[0]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 221
Error (15615): Atom "ir_out[1]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 221
Error (15615): Atom "sr[1]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[1]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "DRsize.000" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 91
Error (15616): Atom "DRsize.000" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 91
Error (15629): Atom "virtual_state_cdr" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 91
Error (15615): Atom "dreg[0]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 133
Error (15629): Atom "Mux37~0" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 104
Error (15629): Atom "virtual_state_sdr~0" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 92
Error (15615): Atom "dreg[0]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 133
Error (15615): Atom "tck_t_dav" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 216
Error (15615): Atom "td_shift[1]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[1]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "count[9]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[9]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "state" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Error (15615): Atom "user_saw_rvalid" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 198
Error (15615): Atom "count[1]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[1]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "td_shift~2" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 182
Error (15629): Atom "td_shift[0]~4" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "sr[2]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[2]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~11" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~12" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr[3]~13" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "virtual_state_uir~0" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 98
Error (15615): Atom "din_s1" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Error (15615): Atom "din_s1" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Error (15615): Atom "td_shift[2]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[2]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "write_stalled" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 195
Error (15616): Atom "write_stalled" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 195
Error (15629): Atom "td_shift~7" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 182
Error (15629): Atom "state~0" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Error (15615): Atom "count[8]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[8]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "count[9]~0" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "state~1" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Error (15629): Atom "always0~0" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v Line: 564
Error (15629): Atom "state~2" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Error (15615): Atom "count[0]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[0]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "wdata[1]~0" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "user_saw_rvalid~0" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 198
Error (15615): Atom "td_shift[10]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[10]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "count~1" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 211
Error (15615): Atom "sr[3]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[3]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~14" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~15" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15615): Atom "td_shift[3]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[3]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "td_shift~10" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 182
Error (15629): Atom "write_stalled~0" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 195
Error (15629): Atom "write_stalled~1" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 195
Error (15629): Atom "write_stalled~2" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 195
Error (15615): Atom "read_req" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 213
Error (15616): Atom "read_req" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 213
Error (15615): Atom "count[7]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[7]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "count~2" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 211
Error (15629): Atom "count~3" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 211
Error (15629): Atom "td_shift~11" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 182
Error (15615): Atom "sr[4]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[4]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~16" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~17" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15615): Atom "sr[37]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[37]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[36]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[36]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[17]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[17]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[34]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[34]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "td_shift~12" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 182
Error (15615): Atom "td_shift[4]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[4]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "read" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 199
Error (15616): Atom "read" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 199
Error (15615): Atom "count[6]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[6]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "count~4" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 211
Error (15615): Atom "sr[5]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[5]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~18" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~19" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~20" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr[37]~21" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~22" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15615): Atom "sr[26]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[26]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[28]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[28]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[27]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[27]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "DRsize.100" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 91
Error (15616): Atom "DRsize.100" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 91
Error (15629): Atom "sr~23" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~24" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~25" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15615): Atom "sr[25]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[25]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "wdata[0]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "sr[21]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[21]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[20]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[20]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[18]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[18]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~26" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~27" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr[33]~29" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[33]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[33]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[32]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[32]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[30]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[30]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[29]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[29]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "wdata[1]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "wdata[1]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "wdata[2]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "wdata[2]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "wdata[3]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "wdata[3]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "wdata[4]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "wdata[4]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "wdata[5]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "wdata[5]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "wdata[6]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "wdata[6]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "wdata[7]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "write_valid" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 212
Error (15616): Atom "write_valid" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 212
Error (15615): Atom "td_shift[5]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[5]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "count[5]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[5]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "count~5" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 211
Error (15615): Atom "sr[6]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[6]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~31" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~32" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~33" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~35" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~37" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~39" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15615): Atom "sr[19]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[19]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[22]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[22]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~41" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~43" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "monitor_go~0" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v Line: 180
Error (15629): Atom "sr~45" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~48" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "Mux6~0" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 104
Error (15629): Atom "Mux6~1" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 104
Error (15629): Atom "sr~50" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~52" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "wdata[1]~1" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "td_shift[6]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[6]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "td_shift[7]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "td_shift[7]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15615): Atom "write" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 202
Error (15616): Atom "write" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 202
Error (15629): Atom "td_shift~16" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 182
Error (15615): Atom "count[4]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[4]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "count~6" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 211
Error (15629): Atom "sr~54" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~55" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "virtual_state_udr~0" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 96
Error (15629): Atom "sr~56" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15615): Atom "sr[23]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[23]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~58" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15615): Atom "jupdate" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 205
Error (15615): Atom "sr[16]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[16]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "td_shift~18" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 182
Error (15615): Atom "count[3]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[3]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "count~7" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 211
Error (15629): Atom "Mux30~0" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 104
Error (15615): Atom "sr[8]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[8]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[24]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[24]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~60" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "jupdate~0" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 205
Error (15615): Atom "sr[13]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[13]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[14]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[14]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[11]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[11]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[12]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[12]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[10]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[10]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15615): Atom "sr[9]" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15616): Atom "sr[9]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Error (15629): Atom "sr~62" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15615): Atom "count[2]" must use clk port when the D port is used and when the D port is not logical GND File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15616): Atom "count[2]" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Error (15629): Atom "count~8" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 211
Error (15629): Atom "sr~64" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~65" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~66" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~68" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~69" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~70" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~71" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15615): Atom "DRsize.010" must use clk port when the D port is used and when the D port is not logical GND File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 91
Error (15616): Atom "DRsize.010" must use clk port when the ENA port is used and when the ENA port is not logical VCC File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 91
Error (15629): Atom "sr~72" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~73" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~74" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~75" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~76" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~77" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~78" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~79" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~80" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "sr~81" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 61
Error (15629): Atom "count~9" is dependent on unconnected input ports File: c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 211
Error (15629): Atom "sr[33]~82" is dependent on unconnected input ports File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v Line: 101
Warning (20013): Ignored assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Error: Quartus II 64-Bit Partition Merge was unsuccessful. 259 errors, 56 warnings
    Error: Peak virtual memory: 642 megabytes
    Error: Processing ended: Tue Apr 25 14:58:16 2017
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                         ; Partition ; Type          ; Location ; Status                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; CLOCK_50                                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQM[0]                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_DQM[0]                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQM[0]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQM[1]                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_DQM[1]                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQM[1]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQM[2]                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_DQM[2]                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQM[2]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQM[3]                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_DQM[3]                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQM[3]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[16]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[16]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[16]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[17]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[17]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[17]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[18]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[18]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[18]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[19]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[19]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[19]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[20]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[20]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[20]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[21]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[21]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[21]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[22]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[22]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[22]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[23]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[23]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[23]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[24]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[24]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[24]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[25]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[25]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[25]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[26]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[26]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[26]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[27]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[27]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[27]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[28]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[28]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[28]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[29]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[29]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[29]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[30]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[30]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[30]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[31]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[31]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[31]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                                   ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                            ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_ADDR[0]                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- OTG_ADDR[0]                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- OTG_ADDR[0]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_ADDR[1]                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- OTG_ADDR[1]                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- OTG_ADDR[1]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_CS_N                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- OTG_CS_N                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- OTG_CS_N~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[0]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[0]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[0]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[10]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[10]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[10]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[11]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[11]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[11]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[12]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[12]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[12]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[13]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[13]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[13]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[14]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[14]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[14]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[15]                                                                                                                                                                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[15]                                                                                                                                                                                                          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[15]~output                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[1]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[1]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[1]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[2]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[2]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[2]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[3]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[3]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[3]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[4]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[4]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[4]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[5]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[5]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[5]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[6]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[6]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[6]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[7]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[7]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[7]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[8]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[8]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[8]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_DATA[9]                                                                                                                                                                                                                  ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- OTG_DATA[9]                                                                                                                                                                                                           ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_DATA[9]~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_INT                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- OTG_INT                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- OTG_INT~input                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_RD_N                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- OTG_RD_N                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- OTG_RD_N~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_RST_N                                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- OTG_RST_N                                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- OTG_RST_N~output                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; OTG_WR_N                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- OTG_WR_N                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- OTG_WR_N~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_HS                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; VGA_VS                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
; jtag.bp.nios_system_nios2_qsys_0_cpu_the_nios_system_nios2_qsys_0_cpu_nios2_oci_the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper_nios_system_nios2_qsys_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                              ;           ;               ;          ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


