Input Count   = 3
Output Count  = 7
Initial State = 0001000000

* State Diagram *
(0)	0001000000
 P  2	0001100100
 P  6	0001101110
 N  1	1001000000	 0+	|  3-

(1)	1000000000
 P  0	1001000000
 N  2	1100000000	 1+	|  3+ 4+ 7+

(2)	1101100100
 P  1	1100000000
 N  3	1011100100	 1- 2+	|  3- 9+
 N  0	0001100100	 1- 0-	|  4- 7-

(3)	1010100101
 P  2	1011100100
 P  6	1011101110
 N  4	1110100101	 1+	|  3+ 5+ 7-

(4)	1111110001
 P  3	1110100101
 N  5	1001110001	 1- 2-	|  3- 8+ 9-

(5)	1000110010
 P  4	1001110001
 N  6	1100110010	 1+	|  3+ 6+ 5- 7+

(6)	1101101110
 P  5	1100110010
 N  3	1011101110	 1- 2+	|  3- 6- 8- 9+
 N  0	0001101110	 1- 0-	|  4- 6- 7- 8-


0 => 1
 3  1-0 I	0001000000    1001000000
 3  0-0 O	1001000000    1000000000
 4  0-0 I	0001000000    1001000000
 4  0-0 O	1001000000    1000000000
 5  0-0 I	0001000000    1001000000
 5  0-0 O	1001000000    1000000000
 6  0-0 I	0001000000    1001000000
 6  0-0 O	1001000000    1000000000
 7  0-0 I	0001000000    1001000000
 7  0-0 O	1001000000    1000000000
 8  0-0 I	0001000000    1001000000
 8  0-0 O	1001000000    1000000000
 9  0-0 I	0001000000    1001000000
 9  0-0 O	1001000000    1000000000

   InitIO    	0001000000   [0001000000]
   After Cond	0001000000   [0001000000]
   After IB  	1001000000
   After EOB 	1000000000
   NextIO    	1000000000
 3 [OFF] 1-0 O	100-000000
 4 [OFF] 0-0 I	-001000000
 4 [OFF] 0-0 O	100-000000
 5 [OFF] 0-0 I	-001000000
 5 [OFF] 0-0 O	100-000000
 6 [OFF] 0-0 I	-001000000
 6 [OFF] 0-0 O	100-000000
 7 [OFF] 0-0 I	-001000000
 7 [OFF] 0-0 O	100-000000
 8 [OFF] 0-0 I	-001000000
 8 [OFF] 0-0 O	100-000000
 9 [OFF] 0-0 I	-001000000
 9 [OFF] 0-0 O	100-000000

1 => 2
 3  0-1 I	1000000000    1100000000
 3  1-1 O	1100000000    1101100100
 4  0-1 I	1000000000    1100000000
 4  1-1 O	1100000000    1101100100
 5  0-0 I	1000000000    1100000000
 5  0-0 O	1100000000    1101100100
 6  0-0 I	1000000000    1100000000
 6  0-0 O	1100000000    1101100100
 7  0-1 I	1000000000    1100000000
 7  1-1 O	1100000000    1101100100
 8  0-0 I	1000000000    1100000000
 8  0-0 O	1100000000    1101100100
 9  0-0 I	1000000000    1100000000
 9  0-0 O	1100000000    1101100100

   InitIO    	1000000000   [1000000000]
   After Cond	1000000000   [1000000000]
   After IB  	1100000000
   After EOB 	1101100100
   NextIO    	1101100100
 3 [ON]  0-1 O	110--00-00
 4 [ON]  0-1 O	110--00-00
 7 [ON]  0-1 O	110--00-00
 5 [OFF] 0-0 I	1-00000000
 5 [OFF] 0-0 O	110--00-00
 6 [OFF] 0-0 I	1-00000000
 6 [OFF] 0-0 O	110--00-00
 8 [OFF] 0-0 I	1-00000000
 8 [OFF] 0-0 O	110--00-00
 9 [OFF] 0-0 I	1-00000000
 9 [OFF] 0-0 O	110--00-00

2 => 3
 3  1-0 I	1101100100    1011100100
 3  0-0 O	1011100100    1010100101
 4  1-1 I	1101100100    1011100100
 4  1-1 O	1011100100    1010100101
 5  0-0 I	1101100100    1011100100
 5  0-0 O	1011100100    1010100101
 6  0-0 I	1101100100    1011100100
 6  0-0 O	1011100100    1010100101
 7  1-1 I	1101100100    1011100100
 7  1-1 O	1011100100    1010100101
 8  0-0 I	1101100100    1011100100
 8  0-0 O	1011100100    1010100101
 9  0-1 I	1101100100    1011100100
 9  1-1 O	1011100100    1010100101

   InitIO    	1101100100   [1101100100]
   After Cond	1101100100   [1101100100]
   After IB  	1011100100
   After EOB 	1010100101
   NextIO    	1010100101
 3 [ON]  1-0 I	11-1100100
   [PRV]	11-1100100   [1101100100]
 3 [ON]  1-0 I	1-01100100
   [PRV]	1-01100100   [1101100100]
 4 [ON]  1-1 I	1--1100100
 4 [ON]  1-1 O	101-10010-
 7 [ON]  1-1 I	1--1100100
 7 [ON]  1-1 O	101-10010-
 9 [ON]  0-1 O	101-10010-
 3 [OFF] 1-0 O	101-10010-
 5 [OFF] 0-0 I	1--1100100
 5 [OFF] 0-0 O	101-10010-
 6 [OFF] 0-0 I	1--1100100
 6 [OFF] 0-0 O	101-10010-
 8 [OFF] 0-0 I	1--1100100
 8 [OFF] 0-0 O	101-10010-
 9 [OFF] 0-1 I	11-1100100
 9 [OFF] 0-1 I	1-01100100

2 => 0
 3  1-1 I	1101100100    0001100100
 3  1-1 O	0001100100    0001000000
 4  1-0 I	1101100100    0001100100
 4  0-0 O	0001100100    0001000000
 5  0-0 I	1101100100    0001100100
 5  0-0 O	0001100100    0001000000
 6  0-0 I	1101100100    0001100100
 6  0-0 O	0001100100    0001000000
 7  1-0 I	1101100100    0001100100
 7  0-0 O	0001100100    0001000000
 8  0-0 I	1101100100    0001100100
 8  0-0 O	0001100100    0001000000
 9  0-0 I	1101100100    0001100100
 9  0-0 O	0001100100    0001000000

   InitIO    	1101100100   [1101100100]
   After Cond	1101100100   [1101100100]
   After IB  	0001100100
   After EOB 	0001000000
   NextIO    	0001000000
 3 [ON]  1-1 I	--01100100
 3 [ON]  1-1 O	0001-00-00
 4 [ON]  1-0 I	1-01100100
   [PRV]	1-01100100   [1101100100]
 4 [ON]  1-0 I	-101100100
   [PRV]	-101100100   [1101100100]
 7 [ON]  1-0 I	1-01100100
   [PRV]	1-01100100   [1101100100]
 7 [ON]  1-0 I	-101100100
   [PRV]	-101100100   [1101100100]
 4 [OFF] 1-0 O	0001-00-00
 5 [OFF] 0-0 I	--01100100
 5 [OFF] 0-0 O	0001-00-00
 6 [OFF] 0-0 I	--01100100
 6 [OFF] 0-0 O	0001-00-00
 7 [OFF] 1-0 O	0001-00-00
 8 [OFF] 0-0 I	--01100100
 8 [OFF] 0-0 O	0001-00-00
 9 [OFF] 0-0 I	--01100100
 9 [OFF] 0-0 O	0001-00-00

3 => 4
 3  0-1 I	1010100101    1110100101
 3  1-1 O	1110100101    1111110001
 4  1-1 I	1010100101    1110100101
 4  1-1 O	1110100101    1111110001
 5  0-1 I	1010100101    1110100101
 5  1-1 O	1110100101    1111110001
 6  0-0 I	1010100101    1110100101
 6  0-0 O	1110100101    1111110001
 7  1-0 I	1010100101    1110100101
 7  0-0 O	1110100101    1111110001
 8  0-0 I	1010100101    1110100101
 8  0-0 O	1110100101    1111110001
 9  1-1 I	1010100101    1110100101
 9  1-1 O	1110100101    1111110001

   InitIO    	1010100101   [1010100101]
   After Cond	1010100101   [1010100101]
   After IB  	1110100101
   After EOB 	1111110001
   NextIO    	1111110001
 3 [ON]  0-1 O	111-1-0-01
 4 [ON]  1-1 I	1-10100101
 4 [ON]  1-1 O	111-1-0-01
 5 [ON]  0-1 O	111-1-0-01
 9 [ON]  1-1 I	1-10100101
 9 [ON]  1-1 O	111-1-0-01
 6 [OFF] 0-0 I	1-10100101
 6 [OFF] 0-0 O	111-1-0-01
 7 [OFF] 1-0 O	111-1-0-01
 8 [OFF] 0-0 I	1-10100101
 8 [OFF] 0-0 O	111-1-0-01

4 => 5
 3  1-0 I	1111110001    1001110001
 3  0-0 O	1001110001    1000110010
 4  1-1 I	1111110001    1001110001
 4  1-1 O	1001110001    1000110010
 5  1-1 I	1111110001    1001110001
 5  1-1 O	1001110001    1000110010
 6  0-0 I	1111110001    1001110001
 6  0-0 O	1001110001    1000110010
 7  0-0 I	1111110001    1001110001
 7  0-0 O	1001110001    1000110010
 8  0-1 I	1111110001    1001110001
 8  1-1 O	1001110001    1000110010
 9  1-0 I	1111110001    1001110001
 9  0-0 O	1001110001    1000110010

   InitIO    	1111110001   [1111110001]
   After Cond	1111110001   [1111110001]
   After IB  	1001110001
   After EOB 	1000110010
   NextIO    	1000110010
 3 [ON]  1-0 I	11-1110001
   [PRV]	11-1110001   [1111110001]
 3 [ON]  1-0 I	1-11110001
   [PRV]	1-11110001   [1111110001]
 4 [ON]  1-1 I	1--1110001
 4 [ON]  1-1 O	100-1100--
 5 [ON]  1-1 I	1--1110001
 5 [ON]  1-1 O	100-1100--
 8 [ON]  0-1 O	100-1100--
 9 [ON]  1-0 I	11-1110001
   [PRV]	11-1110001   [1111110001]
 9 [ON]  1-0 I	1-11110001
   [PRV]	1-11110001   [1111110001]
 3 [OFF] 1-0 O	100-1100--
 6 [OFF] 0-0 I	1--1110001
 6 [OFF] 0-0 O	100-1100--
 7 [OFF] 0-0 I	1--1110001
 7 [OFF] 0-0 O	100-1100--
 8 [OFF] 0-1 I	11-1110001
 8 [OFF] 0-1 I	1-11110001
 9 [OFF] 1-0 O	100-1100--

5 => 6
 3  0-1 I	1000110010    1100110010
 3  1-1 O	1100110010    1101101110
 4  1-1 I	1000110010    1100110010
 4  1-1 O	1100110010    1101101110
 5  1-0 I	1000110010    1100110010
 5  0-0 O	1100110010    1101101110
 6  0-1 I	1000110010    1100110010
 6  1-1 O	1100110010    1101101110
 7  0-1 I	1000110010    1100110010
 7  1-1 O	1100110010    1101101110
 8  1-1 I	1000110010    1100110010
 8  1-1 O	1100110010    1101101110
 9  0-0 I	1000110010    1100110010
 9  0-0 O	1100110010    1101101110

   InitIO    	1000110010   [1000110010]
   After Cond	1000110010   [1000110010]
   After IB  	1100110010
   After EOB 	1101101110
   NextIO    	1101101110
 3 [ON]  0-1 O	110-1---10
 4 [ON]  1-1 I	1-00110010
 4 [ON]  1-1 O	110-1---10
 6 [ON]  0-1 O	110-1---10
 7 [ON]  0-1 O	110-1---10
 8 [ON]  1-1 I	1-00110010
 8 [ON]  1-1 O	110-1---10
 5 [OFF] 1-0 O	110-1---10
 9 [OFF] 0-0 I	1-00110010
 9 [OFF] 0-0 O	110-1---10

6 => 3
 3  1-0 I	1101101110    1011101110
 3  0-0 O	1011101110    1010100101
 4  1-1 I	1101101110    1011101110
 4  1-1 O	1011101110    1010100101
 5  0-0 I	1101101110    1011101110
 5  0-0 O	1011101110    1010100101
 6  1-0 I	1101101110    1011101110
 6  0-0 O	1011101110    1010100101
 7  1-1 I	1101101110    1011101110
 7  1-1 O	1011101110    1010100101
 8  1-0 I	1101101110    1011101110
 8  0-0 O	1011101110    1010100101
 9  0-1 I	1101101110    1011101110
 9  1-1 O	1011101110    1010100101

   InitIO    	1101101110   [1101101110]
   After Cond	1101101110   [1101101110]
   After IB  	1011101110
   After EOB 	1010100101
   NextIO    	1010100101
 3 [ON]  1-0 I	11-1101110
   [PRV]	11-1101110   [1101101110]
 3 [ON]  1-0 I	1-01101110
   [PRV]	1-01101110   [1101101110]
 4 [ON]  1-1 I	1--1101110
 4 [ON]  1-1 O	101-10-1--
 6 [ON]  1-0 I	11-1101110
   [PRV]	11-1101110   [1101101110]
 6 [ON]  1-0 I	1-01101110
   [PRV]	1-01101110   [1101101110]
 7 [ON]  1-1 I	1--1101110
 7 [ON]  1-1 O	101-10-1--
 8 [ON]  1-0 I	11-1101110
   [PRV]	11-1101110   [1101101110]
 8 [ON]  1-0 I	1-01101110
   [PRV]	1-01101110   [1101101110]
 9 [ON]  0-1 O	101-10-1--
 3 [OFF] 1-0 O	101-10-1--
 5 [OFF] 0-0 I	1--1101110
 5 [OFF] 0-0 O	101-10-1--
 6 [OFF] 1-0 O	101-10-1--
 8 [OFF] 1-0 O	101-10-1--
 9 [OFF] 0-1 I	11-1101110
 9 [OFF] 0-1 I	1-01101110

6 => 0
 3  1-1 I	1101101110    0001101110
 3  1-1 O	0001101110    0001000000
 4  1-0 I	1101101110    0001101110
 4  0-0 O	0001101110    0001000000
 5  0-0 I	1101101110    0001101110
 5  0-0 O	0001101110    0001000000
 6  1-0 I	1101101110    0001101110
 6  0-0 O	0001101110    0001000000
 7  1-0 I	1101101110    0001101110
 7  0-0 O	0001101110    0001000000
 8  1-0 I	1101101110    0001101110
 8  0-0 O	0001101110    0001000000
 9  0-0 I	1101101110    0001101110
 9  0-0 O	0001101110    0001000000

   InitIO    	1101101110   [1101101110]
   After Cond	1101101110   [1101101110]
   After IB  	0001101110
   After EOB 	0001000000
   NextIO    	0001000000
 3 [ON]  1-1 I	--01101110
 3 [ON]  1-1 O	0001-0---0
 4 [ON]  1-0 I	1-01101110
   [PRV]	1-01101110   [1101101110]
 4 [ON]  1-0 I	-101101110
   [PRV]	-101101110   [1101101110]
 6 [ON]  1-0 I	1-01101110
   [PRV]	1-01101110   [1101101110]
 6 [ON]  1-0 I	-101101110
   [PRV]	-101101110   [1101101110]
 7 [ON]  1-0 I	1-01101110
   [PRV]	1-01101110   [1101101110]
 7 [ON]  1-0 I	-101101110
   [PRV]	-101101110   [1101101110]
 8 [ON]  1-0 I	1-01101110
   [PRV]	1-01101110   [1101101110]
 8 [ON]  1-0 I	-101101110
   [PRV]	-101101110   [1101101110]
 4 [OFF] 1-0 O	0001-0---0
 5 [OFF] 0-0 I	--01101110
 5 [OFF] 0-0 O	0001-0---0
 6 [OFF] 1-0 O	0001-0---0
 7 [OFF] 1-0 O	0001-0---0
 8 [OFF] 1-0 O	0001-0---0
 9 [OFF] 0-0 I	--01101110
 9 [OFF] 0-0 O	0001-0---0

* Inputs *
start
EvDone
M1A
Prech
LB
LA
LU
A1M
zzz00
zzz01

* Output <Prech> On-Set *
110--00-00
11-1100100
1-01100100
--01100100
0001-00-00
111-1-0-01
11-1110001
1-11110001
110-1---10
11-1101110
1-01101110
--01101110
0001-0---0

* Output <Prech> Off-Set *
100-000000
101-10010-
100-1100--
101-10-1--

* Output <LB> On-Set *
110--00-00
1--1100100
101-10010-
1-01100100
-101100100
1-10100101
111-1-0-01
1--1110001
100-1100--
1-00110010
110-1---10
1--1101110
101-10-1--
1-01101110
-101101110

* Output <LB> Off-Set *
-001000000
100-000000
0001-00-00
0001-0---0

* Output <LA> On-Set *
111-1-0-01
1--1110001
100-1100--

* Output <LA> Off-Set *
-001000000
100-000000
1-00000000
110--00-00
1--1100100
101-10010-
--01100100
0001-00-00
110-1---10
1--1101110
101-10-1--
--01101110
0001-0---0

* Output <LU> On-Set *
110-1---10
11-1101110
1-01101110
1-01101110
-101101110

* Output <LU> Off-Set *
-001000000
100-000000
1-00000000
110--00-00
1--1100100
101-10010-
--01100100
0001-00-00
1-10100101
111-1-0-01
1--1110001
100-1100--
101-10-1--
0001-0---0

* Output <A1M> On-Set *
110--00-00
1--1100100
101-10010-
1-01100100
-101100100
110-1---10
1--1101110
101-10-1--
1-01101110
-101101110

* Output <A1M> Off-Set *
-001000000
100-000000
0001-00-00
111-1-0-01
1--1110001
100-1100--
0001-0---0

* Output <zzz00> On-Set *
100-1100--
1-00110010
110-1---10
11-1101110
1-01101110
1-01101110
-101101110

* Output <zzz00> Off-Set *
-001000000
100-000000
1-00000000
110--00-00
1--1100100
101-10010-
--01100100
0001-00-00
1-10100101
111-1-0-01
11-1110001
1-11110001
101-10-1--
0001-0---0

* Output <zzz01> On-Set *
101-10010-
1-10100101
111-1-0-01
11-1110001
1-11110001
101-10-1--

* Output <zzz01> Off-Set *
-001000000
100-000000
1-00000000
110--00-00
11-1100100
1-01100100
--01100100
0001-00-00
100-1100--
1-00110010
110-1---10
11-1101110
1-01101110
--01101110
0001-0---0

* Output <Prech> Rising-Set *
1100000000
1110100101
1100110010

* Output <Prech> Falling-Set *
1001000000
1011100100
1001110001
1011101110

* Output <LB> Rising-Set *
1100000000

* Output <LB> Falling-Set *
0001100100
0001101110

* Output <LA> Rising-Set *
1110100101

* Output <LA> Falling-Set *
1100110010

* Output <LU> Rising-Set *
1100110010

* Output <LU> Falling-Set *
1011101110
0001101110

* Output <A1M> Rising-Set *
1100000000
1100110010

* Output <A1M> Falling-Set *
0001100100
1110100101
0001101110

* Output <zzz00> Rising-Set *
1001110001

* Output <zzz00> Falling-Set *
1011101110
0001101110

* Output <zzz01> Rising-Set *
1011100100
1011101110

* Output <zzz01> Falling-Set *
1001110001
