

================================================================
== Vitis HLS Report for 'load_bias_tile'
================================================================
* Date:           Sun Apr 13 00:51:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gan_model.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        8|      265|  26.640 ns|  0.882 us|    8|  265|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_83_1  |        3|      256|         2|          1|          1|  3 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       52|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      104|    -|
|Register             |        -|     -|       63|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       63|      156|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_137_p2                |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln83_1_fu_132_p2      |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln83_fu_143_p2        |      icmp|   0|  0|  16|           9|           9|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  52|          29|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i7_phi_fu_98_p4  |   9|          2|    9|         18|
    |gmem32_blk_n_AR             |   9|          2|    1|          2|
    |gmem32_blk_n_R              |   9|          2|    1|          2|
    |i7_reg_94                   |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 104|         21|   22|         53|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |gmem32_addr_read_reg_178  |  32|   0|   32|          0|
    |i7_reg_94                 |   9|   0|    9|          0|
    |i_reg_183                 |   9|   0|    9|          0|
    |icmp_ln83_reg_188         |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  63|   0|   63|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  load_bias_tile|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  load_bias_tile|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  load_bias_tile|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  load_bias_tile|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  load_bias_tile|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  load_bias_tile|  return value|
|m_axi_gmem32_AWVALID    |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWREADY    |   in|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWADDR     |  out|   64|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWID       |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWLEN      |  out|   32|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWSIZE     |  out|    3|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWBURST    |  out|    2|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWLOCK     |  out|    2|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWCACHE    |  out|    4|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWPROT     |  out|    3|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWQOS      |  out|    4|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWREGION   |  out|    4|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_AWUSER     |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_WVALID     |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_WREADY     |   in|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_WDATA      |  out|   32|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_WSTRB      |  out|    4|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_WLAST      |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_WID        |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_WUSER      |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARVALID    |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARREADY    |   in|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARADDR     |  out|   64|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARID       |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARLEN      |  out|   32|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARSIZE     |  out|    3|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARBURST    |  out|    2|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARLOCK     |  out|    2|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARCACHE    |  out|    4|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARPROT     |  out|    3|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARQOS      |  out|    4|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARREGION   |  out|    4|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_ARUSER     |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_RVALID     |   in|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_RREADY     |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_RDATA      |   in|   32|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_RLAST      |   in|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_RID        |   in|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_RFIFONUM   |   in|    9|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_RUSER      |   in|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_RRESP      |   in|    2|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_BVALID     |   in|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_BREADY     |  out|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_BRESP      |   in|    2|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_BID        |   in|    1|       m_axi|          gmem32|       pointer|
|m_axi_gmem32_BUSER      |   in|    1|       m_axi|          gmem32|       pointer|
|bias_data               |   in|   64|     ap_none|       bias_data|        scalar|
|out_channels            |   in|    9|     ap_none|    out_channels|        scalar|
|shared_bias_7_address0  |  out|    8|   ap_memory|   shared_bias_7|         array|
|shared_bias_7_ce0       |  out|    1|   ap_memory|   shared_bias_7|         array|
|shared_bias_7_we0       |  out|    1|   ap_memory|   shared_bias_7|         array|
|shared_bias_7_d0        |  out|   32|   ap_memory|   shared_bias_7|         array|
+------------------------+-----+-----+------------+----------------+--------------+

