{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554586190107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554586190111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 18:29:49 2019 " "Processing started: Sat Apr 06 18:29:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554586190111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554586190111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map subtrator4bits -c subtrator4bits --generate_functional_sim_netlist " "Command: quartus_map subtrator4bits -c subtrator4bits --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554586190111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554586191759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/casa/documents/dca circuitodigi/subtrator/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/casa/documents/dca circuitodigi/subtrator/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-circuito " "Found design unit 1: subtrator-circuito" {  } { { "../subtrator/subtrator.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/subtrator/subtrator.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554586193899 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "../subtrator/subtrator.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/subtrator/subtrator.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554586193899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554586193899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator4bits-circuito " "Found design unit 1: subtrator4bits-circuito" {  } { { "subtrator4bits.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/subtrator4bits/subtrator4bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554586193911 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator4bits " "Found entity 1: subtrator4bits" {  } { { "subtrator4bits.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/subtrator4bits/subtrator4bits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554586193911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554586193911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "subtrator4bits " "Elaborating entity \"subtrator4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554586194011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:\\gen:0:uut " "Elaborating entity \"subtrator\" for hierarchy \"subtrator:\\gen:0:uut\"" {  } { { "subtrator4bits.vhd" "\\gen:0:uut" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/subtrator4bits/subtrator4bits.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554586194039 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s1 subtrator.vhd(7) " "VHDL Signal Declaration warning at subtrator.vhd(7): used explicit default value for signal \"s1\" because signal was never assigned a value" {  } { { "../subtrator/subtrator.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/subtrator/subtrator.vhd" 7 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554586194039 "|subtrator4bits|subtrator:\gen:0:uut"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s2 subtrator.vhd(8) " "VHDL Signal Declaration warning at subtrator.vhd(8): used explicit default value for signal \"s2\" because signal was never assigned a value" {  } { { "../subtrator/subtrator.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/subtrator/subtrator.vhd" 8 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554586194039 "|subtrator4bits|subtrator:\gen:0:uut"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s3 subtrator.vhd(9) " "VHDL Signal Declaration warning at subtrator.vhd(9): used explicit default value for signal \"s3\" because signal was never assigned a value" {  } { { "../subtrator/subtrator.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/subtrator/subtrator.vhd" 9 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554586194043 "|subtrator4bits|subtrator:\gen:0:uut"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s4 subtrator.vhd(10) " "VHDL Signal Declaration warning at subtrator.vhd(10): used explicit default value for signal \"s4\" because signal was never assigned a value" {  } { { "../subtrator/subtrator.vhd" "" { Text "C:/Users/Casa/Documents/DCA CircuitoDigi/subtrator/subtrator.vhd" 10 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554586194043 "|subtrator4bits|subtrator:\gen:0:uut"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554586194451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 18:29:54 2019 " "Processing ended: Sat Apr 06 18:29:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554586194451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554586194451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554586194451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554586194451 ""}
