# compile vhdl design source files
vhdl xil_defaultlib  "../../../Projet_Piano.srcs/sources_1/new/generator.vhd"

# Do not sort compile order
nosort
