# Traffic Lamp Controller (Verilog Design)

This repository contains the Verilog implementation of a **3-lamp traffic controller** where **Red, Green, and Yellow lamps glow cyclically** at a fixed interval.  

The project explores **two different coding styles** in Verilog, comparing their impact on **synthesis results (flip-flop count)**.

---


## ğŸ‘¤ Author
**Shaik Sardar Basha**  
M.Tech (VLSI), NIT Jamshedpur  
Passionate about **Digital Design, Verilog, and VLSI Circuit Optimization**.  

â­ If you found this project useful, please give it a **star** and share your feedback!

---
## ğŸ“Œ Table of Contents
- [Introduction](#introduction)
- [Design Specifications](#design-specifications)
- [Coding Approaches](#coding-approaches)
- [Tools Used](#tools-used)
- [Synthesis Results](#synthesis-results)
- [Repository Structure](#repository-structure)
- [Future Work](#future-work)
- [Author](#author)

---

## ğŸ“ Introduction
Traffic light controllers are widely used as introductory examples in digital design.  
In this project, a **lamp cycling system** is designed in Verilog, ensuring the lamps glow in the following cyclic order with a **fixed time interval**:


---

## ğŸ¯ Design Specifications
- **3 outputs**: Red, Green, Yellow (one active at a time).  
- **Cyclic behavior**: Lamps switch in sequence at regular intervals.  
- **Clock-driven design**: Controlled by flip-flops.  
- **Reset**: System initializes with Red lamp ON.  

---

## ğŸ’¡ Coding Approaches

### ğŸ”¹ Type 1 Code
- Verilog code written in a straightforward style.  
- **Synthesis Result**: Generates **two sets of flip-flops**.  

### ğŸ”¹ Type 2 Code
- Optimized Verilog code with modified design style.  
- **Synthesis Result**: Generates **only one set of flip-flops**.  

This demonstrates how **different coding techniques in Verilog can impact hardware resource utilization** after synthesis.  

---

## ğŸ› ï¸ Tools Used
- **Verilog HDL** for design and simulation.  
- **Xilinx Vivado**for synthesis and waveform viewing.    


---

## ğŸ“Š Synthesis Results
| Version       | Flip-Flops Used |
|---------------|-----------------|
| **Type 1**    | 2 sets of FFs   |
| **Type 2**    | 1 set of FFs    |

âœ… Optimized design reduces hardware usage without changing functionality.  

---

## ğŸ“‚ Repository Structure

---

## ğŸš€ Future Work
- Add **FSM (Finite State Machine) based implementation**.  
- Implement **parameterized interval control**.  
- Extend to **4-lamp traffic controller (Red, Yellow, Green, Walk signal)**.  
- Compare **timing and power results** across versions.  



