0.7
2020.2
May 22 2024
19:03:11
C:/Users/pasir/Desktop/FPGA_Projects/ALU/ALU.sv,1719500988,systemVerilog,C:/Users/pasir/Desktop/FPGA_Projects/ALU/ALU_tb.sv,C:/Users/pasir/Desktop/FPGA_Projects/ALU/ALU_tb.sv,,$unit_ALU_sv_2042430212;ALU,,uvm,,,,,,
C:/Users/pasir/Desktop/FPGA_Projects/ALU/ALU_tb.sv,1719499044,systemVerilog,,,,ALU_tb,,uvm,,,,,,
C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
