#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 16 18:46:24 2019
# Process ID: 8021
# Current directory: /home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.runs/synth_1
# Command line: vivado -log CPUDebugDisplay.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPUDebugDisplay.tcl
# Log file: /home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.runs/synth_1/CPUDebugDisplay.vds
# Journal file: /home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CPUDebugDisplay.tcl -notrace
Command: synth_design -top CPUDebugDisplay -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8050 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1389.250 ; gain = 0.000 ; free physical = 1115 ; free virtual = 7684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPUDebugDisplay' [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/CPUDebugDisplay.v:23]
	Parameter DIGIT bound to: 32 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter DEBUGSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DebugandDisplayUnit' [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/DebugandDisplayUnit.v:23]
	Parameter DIGIT bound to: 32 - type: integer 
	Parameter DEBUGSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockWizard' [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.runs/synth_1/.Xil/Vivado-8021-YC-YOGA/realtime/ClockWizard_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ClockWizard' (1#1) [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.runs/synth_1/.Xil/Vivado-8021-YC-YOGA/realtime/ClockWizard_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'FrequencyDivision' [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/FrequencyDivision.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyDivision' (2#1) [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/FrequencyDivision.v:23]
INFO: [Synth 8-6157] synthesizing module 'SinglePulse' [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/SinglePulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SinglePulse' (3#1) [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/SinglePulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/Debounce.v:23]
	Parameter LIMIT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (4#1) [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/Debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplayPulse' [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/DisplayPulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplayPulse' (5#1) [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/DisplayPulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex7SegmentDisplay' [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/Hex7SegmentDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hex7SegmentDisplay' (6#1) [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/Hex7SegmentDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DebugandDisplayUnit' (7#1) [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/DebugandDisplayUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPUDebugDisplay' (8#1) [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/new/CPUDebugDisplay.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.484 ; gain = 24.234 ; free physical = 1126 ; free virtual = 7696
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.484 ; gain = 24.234 ; free physical = 1125 ; free virtual = 7696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.484 ; gain = 24.234 ; free physical = 1125 ; free virtual = 7696
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/ip/ClockWizard/ClockWizard/ClockWizard_in_context.xdc] for cell 'DDU/CLK100MHZ_to_5MHZ'
Finished Parsing XDC File [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/ip/ClockWizard/ClockWizard/ClockWizard_in_context.xdc] for cell 'DDU/CLK100MHZ_to_5MHZ'
Parsing XDC File [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPUDebugDisplay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPUDebugDisplay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.328 ; gain = 0.000 ; free physical = 828 ; free virtual = 7434
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.328 ; gain = 0.000 ; free physical = 828 ; free virtual = 7434
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.328 ; gain = 0.000 ; free physical = 828 ; free virtual = 7434
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.328 ; gain = 0.000 ; free physical = 828 ; free virtual = 7434
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 904 ; free virtual = 7511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 904 ; free virtual = 7511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/ip/ClockWizard/ClockWizard/ClockWizard_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.srcs/sources_1/ip/ClockWizard/ClockWizard/ClockWizard_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for DDU/CLK100MHZ_to_5MHZ. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 906 ; free virtual = 7513
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "button_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 895 ; free virtual = 7503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FrequencyDivision 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SinglePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DebugandDisplayUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DDU/AN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DDU/SecondPulse/pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DDU/incStabilize/button_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DDU/decStabilize/button_s" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design CPUDebugDisplay has port DisplayPC[7] driven by constant 0
WARNING: [Synth 8-3917] design CPUDebugDisplay has port DisplayPC[6] driven by constant 0
WARNING: [Synth 8-3917] design CPUDebugDisplay has port DisplayPC[5] driven by constant 1
WARNING: [Synth 8-3917] design CPUDebugDisplay has port DisplayPC[4] driven by constant 1
WARNING: [Synth 8-3917] design CPUDebugDisplay has port DisplayPC[3] driven by constant 0
WARNING: [Synth 8-3917] design CPUDebugDisplay has port DisplayPC[2] driven by constant 0
WARNING: [Synth 8-3917] design CPUDebugDisplay has port DisplayPC[1] driven by constant 0
WARNING: [Synth 8-3917] design CPUDebugDisplay has port DisplayPC[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 883 ; free virtual = 7494
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DDU/CLK100MHZ_to_5MHZ/clk_out1' to pin 'DDU/CLK100MHZ_to_5MHZ/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 752 ; free virtual = 7370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 751 ; free virtual = 7369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 750 ; free virtual = 7368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 751 ; free virtual = 7368
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 751 ; free virtual = 7368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 751 ; free virtual = 7368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 751 ; free virtual = 7368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 751 ; free virtual = 7368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 751 ; free virtual = 7368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ClockWizard   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ClockWizard |     1|
|2     |CARRY4      |    25|
|3     |LUT1        |     6|
|4     |LUT2        |    33|
|5     |LUT3        |    17|
|6     |LUT4        |    20|
|7     |LUT5        |     6|
|8     |LUT6        |    29|
|9     |FDCE        |    17|
|10    |FDPE        |     1|
|11    |FDRE        |    88|
|12    |IBUF        |     5|
|13    |OBUF        |    32|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |   280|
|2     |  DDU                 |DebugandDisplayUnit |   243|
|3     |    SecondPulse       |FrequencyDivision   |    69|
|4     |    SegmentChoose     |DisplayPulse        |    44|
|5     |    SingleSecondPulse |SinglePulse         |     3|
|6     |    decStabilize      |Debounce            |    38|
|7     |    incStabilize      |Debounce_0          |    38|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.328 ; gain = 364.078 ; free physical = 751 ; free virtual = 7368
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1753.328 ; gain = 24.234 ; free physical = 804 ; free virtual = 7422
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.336 ; gain = 364.078 ; free physical = 804 ; free virtual = 7422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.336 ; gain = 0.000 ; free physical = 744 ; free virtual = 7363
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1753.336 ; gain = 364.352 ; free physical = 801 ; free virtual = 7419
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.336 ; gain = 0.000 ; free physical = 801 ; free virtual = 7419
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lyc/Vivado/lab5/MulticycleCPU/MulticycleCPU.runs/synth_1/CPUDebugDisplay.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPUDebugDisplay_utilization_synth.rpt -pb CPUDebugDisplay_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 18:46:48 2019...
