<stg><name>CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1</name>


<trans_list>

<trans id="701" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln39 = store i3 0, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln41 = store i9 0, i9 %y

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %loop_for_fc_1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
loop_for_fc_1.i:0 %indvar_flatten13_load = load i11 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_fc_1.i:1 %icmp_ln39 = icmp_eq  i11 %indvar_flatten13_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_fc_1.i:2 %add_ln39 = add i11 %indvar_flatten13_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_for_fc_1.i:3 %br_ln39 = br i1 %icmp_ln39, void %for.inc44.i39, void %VITIS_LOOP_11_1.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc44.i39:0 %y_load = load i9 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc44.i39:1 %n_load = load i3 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i39:4 %icmp_ln41 = icmp_eq  i9 %y_load, i9 320

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc44.i39:5 %select_ln39 = select i1 %icmp_ln41, i9 0, i9 %y_load

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc44.i39:6 %add_ln39_2 = add i3 %n_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc44.i39:7 %select_ln39_1 = select i1 %icmp_ln41, i3 %add_ln39_2, i3 %n_load

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="3">
<![CDATA[
for.inc44.i39:8 %empty = trunc i3 %select_ln39_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="2" op_3_bw="2">
<![CDATA[
for.inc44.i39:9 %tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %empty, i2 %empty, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
for.inc44.i39:10 %p_cast55 = zext i6 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i39:21 %zext_ln41_1 = zext i9 %select_ln39

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:25 %add_ln47 = add i7 %p_cast55, i7 24

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:26 %zext_ln47 = zext i7 %add_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:27 %Weights_addr_7 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="Weights_addr_7"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:28 %Weights_load_7 = load i14 %Weights_addr_7

]]></Node>
<StgValue><ssdm name="Weights_load_7"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:30 %OutPadConv1_addr = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:31 %OutPadConv1_load = load i11 %OutPadConv1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:34 %add_ln47_1 = add i7 %p_cast55, i7 25

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:35 %zext_ln47_1 = zext i7 %add_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:36 %Weights_addr_8 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="Weights_addr_8"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:37 %Weights_load_8 = load i14 %Weights_addr_8

]]></Node>
<StgValue><ssdm name="Weights_load_8"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i39:39 %add_ln47_2 = add i9 %select_ln39, i9 1

]]></Node>
<StgValue><ssdm name="add_ln47_2"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i39:40 %zext_ln47_2 = zext i9 %add_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:41 %OutPadConv1_addr_1 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:42 %OutPadConv1_load_1 = load i11 %OutPadConv1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i39:259 %store_ln39 = store i11 %add_ln39, i11 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i39:260 %store_ln39 = store i3 %select_ln39_1, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i39:261 %store_ln41 = store i9 %add_ln47_2, i9 %y

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:28 %Weights_load_7 = load i14 %Weights_addr_7

]]></Node>
<StgValue><ssdm name="Weights_load_7"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:31 %OutPadConv1_load = load i11 %OutPadConv1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:37 %Weights_load_8 = load i14 %Weights_addr_8

]]></Node>
<StgValue><ssdm name="Weights_load_8"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:42 %OutPadConv1_load_1 = load i11 %OutPadConv1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:45 %add_ln47_3 = add i7 %p_cast55, i7 26

]]></Node>
<StgValue><ssdm name="add_ln47_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:46 %zext_ln47_3 = zext i7 %add_ln47_3

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:47 %Weights_addr_9 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="Weights_addr_9"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:48 %Weights_load_9 = load i14 %Weights_addr_9

]]></Node>
<StgValue><ssdm name="Weights_load_9"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i39:50 %add_ln47_4 = add i9 %select_ln39, i9 2

]]></Node>
<StgValue><ssdm name="add_ln47_4"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i39:51 %zext_ln47_4 = zext i9 %add_ln47_4

]]></Node>
<StgValue><ssdm name="zext_ln47_4"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:52 %OutPadConv1_addr_2 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:53 %OutPadConv1_load_2 = load i11 %OutPadConv1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_2"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:56 %add_ln47_5 = add i7 %p_cast55, i7 27

]]></Node>
<StgValue><ssdm name="add_ln47_5"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:57 %zext_ln47_5 = zext i7 %add_ln47_5

]]></Node>
<StgValue><ssdm name="zext_ln47_5"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:58 %Weights_addr_10 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_5

]]></Node>
<StgValue><ssdm name="Weights_addr_10"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:59 %Weights_load_10 = load i14 %Weights_addr_10

]]></Node>
<StgValue><ssdm name="Weights_load_10"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i39:61 %add_ln47_6 = add i9 %select_ln39, i9 3

]]></Node>
<StgValue><ssdm name="add_ln47_6"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i39:62 %zext_ln47_6 = zext i9 %add_ln47_6

]]></Node>
<StgValue><ssdm name="zext_ln47_6"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:63 %OutPadConv1_addr_3 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_3"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:64 %OutPadConv1_load_3 = load i11 %OutPadConv1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
for.inc44.i39:23 %zext_ln41_3 = zext i9 %select_ln39

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:29 %bitcast_ln47 = bitcast i32 %Weights_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln47"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:32 %mul21_i1 = fmul i32 %bitcast_ln47, i32 %OutPadConv1_load

]]></Node>
<StgValue><ssdm name="mul21_i1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:38 %bitcast_ln47_1 = bitcast i32 %Weights_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln47_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:43 %mul21_i26_s = fmul i32 %bitcast_ln47_1, i32 %OutPadConv1_load_1

]]></Node>
<StgValue><ssdm name="mul21_i26_s"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:48 %Weights_load_9 = load i14 %Weights_addr_9

]]></Node>
<StgValue><ssdm name="Weights_load_9"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:53 %OutPadConv1_load_2 = load i11 %OutPadConv1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:59 %Weights_load_10 = load i14 %Weights_addr_10

]]></Node>
<StgValue><ssdm name="Weights_load_10"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:64 %OutPadConv1_load_3 = load i11 %OutPadConv1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:67 %add_ln47_7 = add i7 %p_cast55, i7 28

]]></Node>
<StgValue><ssdm name="add_ln47_7"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:68 %zext_ln47_7 = zext i7 %add_ln47_7

]]></Node>
<StgValue><ssdm name="zext_ln47_7"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:69 %Weights_addr_11 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_7

]]></Node>
<StgValue><ssdm name="Weights_addr_11"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:70 %Weights_load_11 = load i14 %Weights_addr_11

]]></Node>
<StgValue><ssdm name="Weights_load_11"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i39:72 %add_ln47_8 = add i9 %select_ln39, i9 4

]]></Node>
<StgValue><ssdm name="add_ln47_8"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i39:73 %zext_ln47_8 = zext i9 %add_ln47_8

]]></Node>
<StgValue><ssdm name="zext_ln47_8"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:74 %OutPadConv1_addr_4 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_4"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:75 %OutPadConv1_load_4 = load i11 %OutPadConv1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_4"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:78 %add_ln47_9 = add i7 %p_cast55, i7 29

]]></Node>
<StgValue><ssdm name="add_ln47_9"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:79 %zext_ln47_9 = zext i7 %add_ln47_9

]]></Node>
<StgValue><ssdm name="zext_ln47_9"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:80 %Weights_addr_12 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_9

]]></Node>
<StgValue><ssdm name="Weights_addr_12"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:81 %Weights_load_12 = load i14 %Weights_addr_12

]]></Node>
<StgValue><ssdm name="Weights_load_12"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:83 %add_ln47_10 = add i10 %zext_ln41_3, i10 324

]]></Node>
<StgValue><ssdm name="add_ln47_10"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:84 %zext_ln47_10 = zext i10 %add_ln47_10

]]></Node>
<StgValue><ssdm name="zext_ln47_10"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:85 %OutPadConv1_addr_5 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_5"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:86 %OutPadConv1_load_5 = load i11 %OutPadConv1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="178" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:32 %mul21_i1 = fmul i32 %bitcast_ln47, i32 %OutPadConv1_load

]]></Node>
<StgValue><ssdm name="mul21_i1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:43 %mul21_i26_s = fmul i32 %bitcast_ln47_1, i32 %OutPadConv1_load_1

]]></Node>
<StgValue><ssdm name="mul21_i26_s"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:49 %bitcast_ln47_2 = bitcast i32 %Weights_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln47_2"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:54 %mul21_i26_5 = fmul i32 %bitcast_ln47_2, i32 %OutPadConv1_load_2

]]></Node>
<StgValue><ssdm name="mul21_i26_5"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:60 %bitcast_ln47_3 = bitcast i32 %Weights_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln47_3"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:65 %mul21_i26_6 = fmul i32 %bitcast_ln47_3, i32 %OutPadConv1_load_3

]]></Node>
<StgValue><ssdm name="mul21_i26_6"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:70 %Weights_load_11 = load i14 %Weights_addr_11

]]></Node>
<StgValue><ssdm name="Weights_load_11"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:75 %OutPadConv1_load_4 = load i11 %OutPadConv1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_4"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:81 %Weights_load_12 = load i14 %Weights_addr_12

]]></Node>
<StgValue><ssdm name="Weights_load_12"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:86 %OutPadConv1_load_5 = load i11 %OutPadConv1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_5"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:89 %add_ln47_11 = add i7 %p_cast55, i7 30

]]></Node>
<StgValue><ssdm name="add_ln47_11"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:90 %zext_ln47_11 = zext i7 %add_ln47_11

]]></Node>
<StgValue><ssdm name="zext_ln47_11"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:91 %Weights_addr_13 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_11

]]></Node>
<StgValue><ssdm name="Weights_addr_13"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:92 %Weights_load_13 = load i14 %Weights_addr_13

]]></Node>
<StgValue><ssdm name="Weights_load_13"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:94 %add_ln47_12 = add i10 %zext_ln41_3, i10 325

]]></Node>
<StgValue><ssdm name="add_ln47_12"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:95 %zext_ln47_12 = zext i10 %add_ln47_12

]]></Node>
<StgValue><ssdm name="zext_ln47_12"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:96 %OutPadConv1_addr_6 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_6"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:97 %OutPadConv1_load_6 = load i11 %OutPadConv1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_6"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:100 %add_ln47_13 = add i7 %p_cast55, i7 31

]]></Node>
<StgValue><ssdm name="add_ln47_13"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:101 %zext_ln47_13 = zext i7 %add_ln47_13

]]></Node>
<StgValue><ssdm name="zext_ln47_13"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:102 %Weights_addr_14 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_13

]]></Node>
<StgValue><ssdm name="Weights_addr_14"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:103 %Weights_load_14 = load i14 %Weights_addr_14

]]></Node>
<StgValue><ssdm name="Weights_load_14"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:105 %add_ln47_14 = add i10 %zext_ln41_3, i10 326

]]></Node>
<StgValue><ssdm name="add_ln47_14"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:106 %zext_ln47_14 = zext i10 %add_ln47_14

]]></Node>
<StgValue><ssdm name="zext_ln47_14"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:107 %OutPadConv1_addr_7 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_7"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:108 %OutPadConv1_load_7 = load i11 %OutPadConv1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="204" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:32 %mul21_i1 = fmul i32 %bitcast_ln47, i32 %OutPadConv1_load

]]></Node>
<StgValue><ssdm name="mul21_i1"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:43 %mul21_i26_s = fmul i32 %bitcast_ln47_1, i32 %OutPadConv1_load_1

]]></Node>
<StgValue><ssdm name="mul21_i26_s"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:54 %mul21_i26_5 = fmul i32 %bitcast_ln47_2, i32 %OutPadConv1_load_2

]]></Node>
<StgValue><ssdm name="mul21_i26_5"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:65 %mul21_i26_6 = fmul i32 %bitcast_ln47_3, i32 %OutPadConv1_load_3

]]></Node>
<StgValue><ssdm name="mul21_i26_6"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:71 %bitcast_ln47_4 = bitcast i32 %Weights_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln47_4"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:76 %mul21_i26_4 = fmul i32 %bitcast_ln47_4, i32 %OutPadConv1_load_4

]]></Node>
<StgValue><ssdm name="mul21_i26_4"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:82 %bitcast_ln47_5 = bitcast i32 %Weights_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln47_5"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:87 %mul21_i26_1 = fmul i32 %bitcast_ln47_5, i32 %OutPadConv1_load_5

]]></Node>
<StgValue><ssdm name="mul21_i26_1"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:92 %Weights_load_13 = load i14 %Weights_addr_13

]]></Node>
<StgValue><ssdm name="Weights_load_13"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:97 %OutPadConv1_load_6 = load i11 %OutPadConv1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_6"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:103 %Weights_load_14 = load i14 %Weights_addr_14

]]></Node>
<StgValue><ssdm name="Weights_load_14"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:108 %OutPadConv1_load_7 = load i11 %OutPadConv1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_7"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:111 %add_ln47_15 = add i7 %p_cast55, i7 32

]]></Node>
<StgValue><ssdm name="add_ln47_15"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:112 %zext_ln47_15 = zext i7 %add_ln47_15

]]></Node>
<StgValue><ssdm name="zext_ln47_15"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:113 %Weights_addr_15 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_15

]]></Node>
<StgValue><ssdm name="Weights_addr_15"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:114 %Weights_load_15 = load i14 %Weights_addr_15

]]></Node>
<StgValue><ssdm name="Weights_load_15"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:116 %add_ln47_16 = add i10 %zext_ln41_3, i10 327

]]></Node>
<StgValue><ssdm name="add_ln47_16"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:117 %zext_ln47_16 = zext i10 %add_ln47_16

]]></Node>
<StgValue><ssdm name="zext_ln47_16"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:118 %OutPadConv1_addr_8 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_8"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:119 %OutPadConv1_load_8 = load i11 %OutPadConv1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_8"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:122 %add_ln47_17 = add i7 %p_cast55, i7 33

]]></Node>
<StgValue><ssdm name="add_ln47_17"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:123 %zext_ln47_17 = zext i7 %add_ln47_17

]]></Node>
<StgValue><ssdm name="zext_ln47_17"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:124 %Weights_addr_16 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_17

]]></Node>
<StgValue><ssdm name="Weights_addr_16"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:125 %Weights_load_16 = load i14 %Weights_addr_16

]]></Node>
<StgValue><ssdm name="Weights_load_16"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:127 %add_ln47_18 = add i10 %zext_ln41_3, i10 328

]]></Node>
<StgValue><ssdm name="add_ln47_18"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:128 %zext_ln47_18 = zext i10 %add_ln47_18

]]></Node>
<StgValue><ssdm name="zext_ln47_18"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:129 %OutPadConv1_addr_9 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_9"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:130 %OutPadConv1_load_9 = load i11 %OutPadConv1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="232" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:33 %s_5 = fadd i32 %mul21_i1, i32 0

]]></Node>
<StgValue><ssdm name="s_5"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:54 %mul21_i26_5 = fmul i32 %bitcast_ln47_2, i32 %OutPadConv1_load_2

]]></Node>
<StgValue><ssdm name="mul21_i26_5"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:65 %mul21_i26_6 = fmul i32 %bitcast_ln47_3, i32 %OutPadConv1_load_3

]]></Node>
<StgValue><ssdm name="mul21_i26_6"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:76 %mul21_i26_4 = fmul i32 %bitcast_ln47_4, i32 %OutPadConv1_load_4

]]></Node>
<StgValue><ssdm name="mul21_i26_4"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:87 %mul21_i26_1 = fmul i32 %bitcast_ln47_5, i32 %OutPadConv1_load_5

]]></Node>
<StgValue><ssdm name="mul21_i26_1"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:93 %bitcast_ln47_6 = bitcast i32 %Weights_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln47_6"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:98 %mul21_i26_1_1 = fmul i32 %bitcast_ln47_6, i32 %OutPadConv1_load_6

]]></Node>
<StgValue><ssdm name="mul21_i26_1_1"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:104 %bitcast_ln47_7 = bitcast i32 %Weights_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln47_7"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:109 %mul21_i26_1_2 = fmul i32 %bitcast_ln47_7, i32 %OutPadConv1_load_7

]]></Node>
<StgValue><ssdm name="mul21_i26_1_2"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:114 %Weights_load_15 = load i14 %Weights_addr_15

]]></Node>
<StgValue><ssdm name="Weights_load_15"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:119 %OutPadConv1_load_8 = load i11 %OutPadConv1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_8"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:125 %Weights_load_16 = load i14 %Weights_addr_16

]]></Node>
<StgValue><ssdm name="Weights_load_16"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:130 %OutPadConv1_load_9 = load i11 %OutPadConv1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_9"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:133 %add_ln47_19 = add i7 %p_cast55, i7 34

]]></Node>
<StgValue><ssdm name="add_ln47_19"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:134 %zext_ln47_19 = zext i7 %add_ln47_19

]]></Node>
<StgValue><ssdm name="zext_ln47_19"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:135 %Weights_addr_17 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_19

]]></Node>
<StgValue><ssdm name="Weights_addr_17"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:136 %Weights_load_17 = load i14 %Weights_addr_17

]]></Node>
<StgValue><ssdm name="Weights_load_17"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:138 %add_ln47_20 = add i10 %zext_ln41_3, i10 648

]]></Node>
<StgValue><ssdm name="add_ln47_20"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:139 %zext_ln47_20 = zext i10 %add_ln47_20

]]></Node>
<StgValue><ssdm name="zext_ln47_20"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:140 %OutPadConv1_addr_10 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_20

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_10"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:141 %OutPadConv1_load_10 = load i11 %OutPadConv1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_10"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:144 %add_ln47_21 = add i7 %p_cast55, i7 35

]]></Node>
<StgValue><ssdm name="add_ln47_21"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:145 %zext_ln47_21 = zext i7 %add_ln47_21

]]></Node>
<StgValue><ssdm name="zext_ln47_21"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:146 %Weights_addr_18 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_21

]]></Node>
<StgValue><ssdm name="Weights_addr_18"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:147 %Weights_load_18 = load i14 %Weights_addr_18

]]></Node>
<StgValue><ssdm name="Weights_load_18"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:149 %add_ln47_22 = add i10 %zext_ln41_3, i10 649

]]></Node>
<StgValue><ssdm name="add_ln47_22"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:150 %zext_ln47_22 = zext i10 %add_ln47_22

]]></Node>
<StgValue><ssdm name="zext_ln47_22"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:151 %OutPadConv1_addr_11 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_22

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_11"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:152 %OutPadConv1_load_11 = load i11 %OutPadConv1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="261" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:33 %s_5 = fadd i32 %mul21_i1, i32 0

]]></Node>
<StgValue><ssdm name="s_5"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:76 %mul21_i26_4 = fmul i32 %bitcast_ln47_4, i32 %OutPadConv1_load_4

]]></Node>
<StgValue><ssdm name="mul21_i26_4"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:87 %mul21_i26_1 = fmul i32 %bitcast_ln47_5, i32 %OutPadConv1_load_5

]]></Node>
<StgValue><ssdm name="mul21_i26_1"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:98 %mul21_i26_1_1 = fmul i32 %bitcast_ln47_6, i32 %OutPadConv1_load_6

]]></Node>
<StgValue><ssdm name="mul21_i26_1_1"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:109 %mul21_i26_1_2 = fmul i32 %bitcast_ln47_7, i32 %OutPadConv1_load_7

]]></Node>
<StgValue><ssdm name="mul21_i26_1_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:115 %bitcast_ln47_8 = bitcast i32 %Weights_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln47_8"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:120 %mul21_i26_1_3 = fmul i32 %bitcast_ln47_8, i32 %OutPadConv1_load_8

]]></Node>
<StgValue><ssdm name="mul21_i26_1_3"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:126 %bitcast_ln47_9 = bitcast i32 %Weights_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln47_9"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:131 %mul21_i26_1_4 = fmul i32 %bitcast_ln47_9, i32 %OutPadConv1_load_9

]]></Node>
<StgValue><ssdm name="mul21_i26_1_4"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:136 %Weights_load_17 = load i14 %Weights_addr_17

]]></Node>
<StgValue><ssdm name="Weights_load_17"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:141 %OutPadConv1_load_10 = load i11 %OutPadConv1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_10"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:147 %Weights_load_18 = load i14 %Weights_addr_18

]]></Node>
<StgValue><ssdm name="Weights_load_18"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:152 %OutPadConv1_load_11 = load i11 %OutPadConv1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_11"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:155 %add_ln47_23 = add i7 %p_cast55, i7 36

]]></Node>
<StgValue><ssdm name="add_ln47_23"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:156 %zext_ln47_23 = zext i7 %add_ln47_23

]]></Node>
<StgValue><ssdm name="zext_ln47_23"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:157 %Weights_addr_19 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_23

]]></Node>
<StgValue><ssdm name="Weights_addr_19"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:158 %Weights_load_19 = load i14 %Weights_addr_19

]]></Node>
<StgValue><ssdm name="Weights_load_19"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:160 %add_ln47_24 = add i10 %zext_ln41_3, i10 650

]]></Node>
<StgValue><ssdm name="add_ln47_24"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:161 %zext_ln47_24 = zext i10 %add_ln47_24

]]></Node>
<StgValue><ssdm name="zext_ln47_24"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:162 %OutPadConv1_addr_12 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_24

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_12"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:163 %OutPadConv1_load_12 = load i11 %OutPadConv1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_12"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:166 %add_ln47_25 = add i7 %p_cast55, i7 37

]]></Node>
<StgValue><ssdm name="add_ln47_25"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:167 %zext_ln47_25 = zext i7 %add_ln47_25

]]></Node>
<StgValue><ssdm name="zext_ln47_25"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:168 %Weights_addr_20 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_25

]]></Node>
<StgValue><ssdm name="Weights_addr_20"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:169 %Weights_load_20 = load i14 %Weights_addr_20

]]></Node>
<StgValue><ssdm name="Weights_load_20"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:171 %add_ln47_26 = add i10 %zext_ln41_3, i10 651

]]></Node>
<StgValue><ssdm name="add_ln47_26"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:172 %zext_ln47_26 = zext i10 %add_ln47_26

]]></Node>
<StgValue><ssdm name="zext_ln47_26"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:173 %OutPadConv1_addr_13 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_26

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_13"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:174 %OutPadConv1_load_13 = load i11 %OutPadConv1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="9">
<![CDATA[
for.inc44.i39:22 %zext_ln41_2 = zext i9 %select_ln39

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:33 %s_5 = fadd i32 %mul21_i1, i32 0

]]></Node>
<StgValue><ssdm name="s_5"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:98 %mul21_i26_1_1 = fmul i32 %bitcast_ln47_6, i32 %OutPadConv1_load_6

]]></Node>
<StgValue><ssdm name="mul21_i26_1_1"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:109 %mul21_i26_1_2 = fmul i32 %bitcast_ln47_7, i32 %OutPadConv1_load_7

]]></Node>
<StgValue><ssdm name="mul21_i26_1_2"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:120 %mul21_i26_1_3 = fmul i32 %bitcast_ln47_8, i32 %OutPadConv1_load_8

]]></Node>
<StgValue><ssdm name="mul21_i26_1_3"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:131 %mul21_i26_1_4 = fmul i32 %bitcast_ln47_9, i32 %OutPadConv1_load_9

]]></Node>
<StgValue><ssdm name="mul21_i26_1_4"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:137 %bitcast_ln47_10 = bitcast i32 %Weights_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln47_10"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:142 %mul21_i26_2 = fmul i32 %bitcast_ln47_10, i32 %OutPadConv1_load_10

]]></Node>
<StgValue><ssdm name="mul21_i26_2"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:148 %bitcast_ln47_11 = bitcast i32 %Weights_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln47_11"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:153 %mul21_i26_2_1 = fmul i32 %bitcast_ln47_11, i32 %OutPadConv1_load_11

]]></Node>
<StgValue><ssdm name="mul21_i26_2_1"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:158 %Weights_load_19 = load i14 %Weights_addr_19

]]></Node>
<StgValue><ssdm name="Weights_load_19"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:163 %OutPadConv1_load_12 = load i11 %OutPadConv1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_12"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:169 %Weights_load_20 = load i14 %Weights_addr_20

]]></Node>
<StgValue><ssdm name="Weights_load_20"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:174 %OutPadConv1_load_13 = load i11 %OutPadConv1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_13"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:177 %add_ln47_27 = add i7 %p_cast55, i7 38

]]></Node>
<StgValue><ssdm name="add_ln47_27"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:178 %zext_ln47_27 = zext i7 %add_ln47_27

]]></Node>
<StgValue><ssdm name="zext_ln47_27"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:179 %Weights_addr_21 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_27

]]></Node>
<StgValue><ssdm name="Weights_addr_21"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:180 %Weights_load_21 = load i14 %Weights_addr_21

]]></Node>
<StgValue><ssdm name="Weights_load_21"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i39:182 %add_ln47_28 = add i10 %zext_ln41_3, i10 652

]]></Node>
<StgValue><ssdm name="add_ln47_28"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i39:183 %zext_ln47_28 = zext i10 %add_ln47_28

]]></Node>
<StgValue><ssdm name="zext_ln47_28"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:184 %OutPadConv1_addr_14 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_28

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_14"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:185 %OutPadConv1_load_14 = load i11 %OutPadConv1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_14"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:188 %add_ln47_29 = add i7 %p_cast55, i7 39

]]></Node>
<StgValue><ssdm name="add_ln47_29"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:189 %zext_ln47_29 = zext i7 %add_ln47_29

]]></Node>
<StgValue><ssdm name="zext_ln47_29"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:190 %Weights_addr_22 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_29

]]></Node>
<StgValue><ssdm name="Weights_addr_22"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:191 %Weights_load_22 = load i14 %Weights_addr_22

]]></Node>
<StgValue><ssdm name="Weights_load_22"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i39:193 %add_ln47_30 = add i11 %zext_ln41_2, i11 972

]]></Node>
<StgValue><ssdm name="add_ln47_30"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i39:194 %zext_ln47_30 = zext i11 %add_ln47_30

]]></Node>
<StgValue><ssdm name="zext_ln47_30"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:195 %OutPadConv1_addr_15 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_30

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_15"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:196 %OutPadConv1_load_15 = load i11 %OutPadConv1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="320" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:33 %s_5 = fadd i32 %mul21_i1, i32 0

]]></Node>
<StgValue><ssdm name="s_5"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:120 %mul21_i26_1_3 = fmul i32 %bitcast_ln47_8, i32 %OutPadConv1_load_8

]]></Node>
<StgValue><ssdm name="mul21_i26_1_3"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:131 %mul21_i26_1_4 = fmul i32 %bitcast_ln47_9, i32 %OutPadConv1_load_9

]]></Node>
<StgValue><ssdm name="mul21_i26_1_4"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:142 %mul21_i26_2 = fmul i32 %bitcast_ln47_10, i32 %OutPadConv1_load_10

]]></Node>
<StgValue><ssdm name="mul21_i26_2"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:153 %mul21_i26_2_1 = fmul i32 %bitcast_ln47_11, i32 %OutPadConv1_load_11

]]></Node>
<StgValue><ssdm name="mul21_i26_2_1"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:159 %bitcast_ln47_12 = bitcast i32 %Weights_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln47_12"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:164 %mul21_i26_2_2 = fmul i32 %bitcast_ln47_12, i32 %OutPadConv1_load_12

]]></Node>
<StgValue><ssdm name="mul21_i26_2_2"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:170 %bitcast_ln47_13 = bitcast i32 %Weights_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln47_13"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:175 %mul21_i26_2_3 = fmul i32 %bitcast_ln47_13, i32 %OutPadConv1_load_13

]]></Node>
<StgValue><ssdm name="mul21_i26_2_3"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:180 %Weights_load_21 = load i14 %Weights_addr_21

]]></Node>
<StgValue><ssdm name="Weights_load_21"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:185 %OutPadConv1_load_14 = load i11 %OutPadConv1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_14"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:191 %Weights_load_22 = load i14 %Weights_addr_22

]]></Node>
<StgValue><ssdm name="Weights_load_22"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:196 %OutPadConv1_load_15 = load i11 %OutPadConv1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_15"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:199 %add_ln47_31 = add i7 %p_cast55, i7 40

]]></Node>
<StgValue><ssdm name="add_ln47_31"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:200 %zext_ln47_31 = zext i7 %add_ln47_31

]]></Node>
<StgValue><ssdm name="zext_ln47_31"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:201 %Weights_addr_23 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_31

]]></Node>
<StgValue><ssdm name="Weights_addr_23"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:202 %Weights_load_23 = load i14 %Weights_addr_23

]]></Node>
<StgValue><ssdm name="Weights_load_23"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i39:204 %add_ln47_32 = add i11 %zext_ln41_2, i11 973

]]></Node>
<StgValue><ssdm name="add_ln47_32"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i39:205 %zext_ln47_32 = zext i11 %add_ln47_32

]]></Node>
<StgValue><ssdm name="zext_ln47_32"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:206 %OutPadConv1_addr_16 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_32

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_16"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:207 %OutPadConv1_load_16 = load i11 %OutPadConv1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_16"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:210 %add_ln47_33 = add i7 %p_cast55, i7 41

]]></Node>
<StgValue><ssdm name="add_ln47_33"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:211 %zext_ln47_33 = zext i7 %add_ln47_33

]]></Node>
<StgValue><ssdm name="zext_ln47_33"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:212 %Weights_addr_24 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_33

]]></Node>
<StgValue><ssdm name="Weights_addr_24"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:213 %Weights_load_24 = load i14 %Weights_addr_24

]]></Node>
<StgValue><ssdm name="Weights_load_24"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i39:215 %add_ln47_34 = add i11 %zext_ln41_2, i11 974

]]></Node>
<StgValue><ssdm name="add_ln47_34"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i39:216 %zext_ln47_34 = zext i11 %add_ln47_34

]]></Node>
<StgValue><ssdm name="zext_ln47_34"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:217 %OutPadConv1_addr_17 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_34

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_17"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:218 %OutPadConv1_load_17 = load i11 %OutPadConv1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="349" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:44 %s_6 = fadd i32 %s_5, i32 %mul21_i26_s

]]></Node>
<StgValue><ssdm name="s_6"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:142 %mul21_i26_2 = fmul i32 %bitcast_ln47_10, i32 %OutPadConv1_load_10

]]></Node>
<StgValue><ssdm name="mul21_i26_2"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:153 %mul21_i26_2_1 = fmul i32 %bitcast_ln47_11, i32 %OutPadConv1_load_11

]]></Node>
<StgValue><ssdm name="mul21_i26_2_1"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:164 %mul21_i26_2_2 = fmul i32 %bitcast_ln47_12, i32 %OutPadConv1_load_12

]]></Node>
<StgValue><ssdm name="mul21_i26_2_2"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:175 %mul21_i26_2_3 = fmul i32 %bitcast_ln47_13, i32 %OutPadConv1_load_13

]]></Node>
<StgValue><ssdm name="mul21_i26_2_3"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:181 %bitcast_ln47_14 = bitcast i32 %Weights_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln47_14"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:186 %mul21_i26_2_4 = fmul i32 %bitcast_ln47_14, i32 %OutPadConv1_load_14

]]></Node>
<StgValue><ssdm name="mul21_i26_2_4"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:192 %bitcast_ln47_15 = bitcast i32 %Weights_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln47_15"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:197 %mul21_i26_3 = fmul i32 %bitcast_ln47_15, i32 %OutPadConv1_load_15

]]></Node>
<StgValue><ssdm name="mul21_i26_3"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:202 %Weights_load_23 = load i14 %Weights_addr_23

]]></Node>
<StgValue><ssdm name="Weights_load_23"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:207 %OutPadConv1_load_16 = load i11 %OutPadConv1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_16"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:213 %Weights_load_24 = load i14 %Weights_addr_24

]]></Node>
<StgValue><ssdm name="Weights_load_24"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:218 %OutPadConv1_load_17 = load i11 %OutPadConv1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_17"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:221 %add_ln47_35 = add i7 %p_cast55, i7 42

]]></Node>
<StgValue><ssdm name="add_ln47_35"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:222 %zext_ln47_35 = zext i7 %add_ln47_35

]]></Node>
<StgValue><ssdm name="zext_ln47_35"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:223 %Weights_addr_25 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_35

]]></Node>
<StgValue><ssdm name="Weights_addr_25"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:224 %Weights_load_25 = load i14 %Weights_addr_25

]]></Node>
<StgValue><ssdm name="Weights_load_25"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i39:226 %add_ln47_36 = add i11 %zext_ln41_2, i11 975

]]></Node>
<StgValue><ssdm name="add_ln47_36"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i39:227 %zext_ln47_36 = zext i11 %add_ln47_36

]]></Node>
<StgValue><ssdm name="zext_ln47_36"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:228 %OutPadConv1_addr_18 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_36

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_18"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:229 %OutPadConv1_load_18 = load i11 %OutPadConv1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_18"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i39:232 %add_ln47_37 = add i7 %p_cast55, i7 43

]]></Node>
<StgValue><ssdm name="add_ln47_37"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:233 %zext_ln47_37 = zext i7 %add_ln47_37

]]></Node>
<StgValue><ssdm name="zext_ln47_37"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:234 %Weights_addr_26 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_37

]]></Node>
<StgValue><ssdm name="Weights_addr_26"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:235 %Weights_load_26 = load i14 %Weights_addr_26

]]></Node>
<StgValue><ssdm name="Weights_load_26"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i39:237 %add_ln47_38 = add i11 %zext_ln41_2, i11 976

]]></Node>
<StgValue><ssdm name="add_ln47_38"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i39:238 %zext_ln47_38 = zext i11 %add_ln47_38

]]></Node>
<StgValue><ssdm name="zext_ln47_38"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:239 %OutPadConv1_addr_19 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_38

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_19"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:240 %OutPadConv1_load_19 = load i11 %OutPadConv1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="378" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:44 %s_6 = fadd i32 %s_5, i32 %mul21_i26_s

]]></Node>
<StgValue><ssdm name="s_6"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:164 %mul21_i26_2_2 = fmul i32 %bitcast_ln47_12, i32 %OutPadConv1_load_12

]]></Node>
<StgValue><ssdm name="mul21_i26_2_2"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:175 %mul21_i26_2_3 = fmul i32 %bitcast_ln47_13, i32 %OutPadConv1_load_13

]]></Node>
<StgValue><ssdm name="mul21_i26_2_3"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:186 %mul21_i26_2_4 = fmul i32 %bitcast_ln47_14, i32 %OutPadConv1_load_14

]]></Node>
<StgValue><ssdm name="mul21_i26_2_4"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:197 %mul21_i26_3 = fmul i32 %bitcast_ln47_15, i32 %OutPadConv1_load_15

]]></Node>
<StgValue><ssdm name="mul21_i26_3"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:203 %bitcast_ln47_16 = bitcast i32 %Weights_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln47_16"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:208 %mul21_i26_3_1 = fmul i32 %bitcast_ln47_16, i32 %OutPadConv1_load_16

]]></Node>
<StgValue><ssdm name="mul21_i26_3_1"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:214 %bitcast_ln47_17 = bitcast i32 %Weights_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln47_17"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:219 %mul21_i26_3_2 = fmul i32 %bitcast_ln47_17, i32 %OutPadConv1_load_17

]]></Node>
<StgValue><ssdm name="mul21_i26_3_2"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:224 %Weights_load_25 = load i14 %Weights_addr_25

]]></Node>
<StgValue><ssdm name="Weights_load_25"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:229 %OutPadConv1_load_18 = load i11 %OutPadConv1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_18"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:235 %Weights_load_26 = load i14 %Weights_addr_26

]]></Node>
<StgValue><ssdm name="Weights_load_26"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="11">
<![CDATA[
for.inc44.i39:240 %OutPadConv1_load_19 = load i11 %OutPadConv1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="391" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:44 %s_6 = fadd i32 %s_5, i32 %mul21_i26_s

]]></Node>
<StgValue><ssdm name="s_6"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:186 %mul21_i26_2_4 = fmul i32 %bitcast_ln47_14, i32 %OutPadConv1_load_14

]]></Node>
<StgValue><ssdm name="mul21_i26_2_4"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:197 %mul21_i26_3 = fmul i32 %bitcast_ln47_15, i32 %OutPadConv1_load_15

]]></Node>
<StgValue><ssdm name="mul21_i26_3"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:208 %mul21_i26_3_1 = fmul i32 %bitcast_ln47_16, i32 %OutPadConv1_load_16

]]></Node>
<StgValue><ssdm name="mul21_i26_3_1"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:219 %mul21_i26_3_2 = fmul i32 %bitcast_ln47_17, i32 %OutPadConv1_load_17

]]></Node>
<StgValue><ssdm name="mul21_i26_3_2"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:225 %bitcast_ln47_18 = bitcast i32 %Weights_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln47_18"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:230 %mul21_i26_3_3 = fmul i32 %bitcast_ln47_18, i32 %OutPadConv1_load_18

]]></Node>
<StgValue><ssdm name="mul21_i26_3_3"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:236 %bitcast_ln47_19 = bitcast i32 %Weights_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln47_19"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:241 %mul21_i26_3_4 = fmul i32 %bitcast_ln47_19, i32 %OutPadConv1_load_19

]]></Node>
<StgValue><ssdm name="mul21_i26_3_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="400" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:44 %s_6 = fadd i32 %s_5, i32 %mul21_i26_s

]]></Node>
<StgValue><ssdm name="s_6"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:208 %mul21_i26_3_1 = fmul i32 %bitcast_ln47_16, i32 %OutPadConv1_load_16

]]></Node>
<StgValue><ssdm name="mul21_i26_3_1"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:219 %mul21_i26_3_2 = fmul i32 %bitcast_ln47_17, i32 %OutPadConv1_load_17

]]></Node>
<StgValue><ssdm name="mul21_i26_3_2"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:230 %mul21_i26_3_3 = fmul i32 %bitcast_ln47_18, i32 %OutPadConv1_load_18

]]></Node>
<StgValue><ssdm name="mul21_i26_3_3"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:241 %mul21_i26_3_4 = fmul i32 %bitcast_ln47_19, i32 %OutPadConv1_load_19

]]></Node>
<StgValue><ssdm name="mul21_i26_3_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="405" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:55 %s_7 = fadd i32 %s_6, i32 %mul21_i26_5

]]></Node>
<StgValue><ssdm name="s_7"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:230 %mul21_i26_3_3 = fmul i32 %bitcast_ln47_18, i32 %OutPadConv1_load_18

]]></Node>
<StgValue><ssdm name="mul21_i26_3_3"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:241 %mul21_i26_3_4 = fmul i32 %bitcast_ln47_19, i32 %OutPadConv1_load_19

]]></Node>
<StgValue><ssdm name="mul21_i26_3_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="408" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:55 %s_7 = fadd i32 %s_6, i32 %mul21_i26_5

]]></Node>
<StgValue><ssdm name="s_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="409" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:55 %s_7 = fadd i32 %s_6, i32 %mul21_i26_5

]]></Node>
<StgValue><ssdm name="s_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="410" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:55 %s_7 = fadd i32 %s_6, i32 %mul21_i26_5

]]></Node>
<StgValue><ssdm name="s_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="411" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:66 %s_8 = fadd i32 %s_7, i32 %mul21_i26_6

]]></Node>
<StgValue><ssdm name="s_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="412" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:66 %s_8 = fadd i32 %s_7, i32 %mul21_i26_6

]]></Node>
<StgValue><ssdm name="s_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="413" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:66 %s_8 = fadd i32 %s_7, i32 %mul21_i26_6

]]></Node>
<StgValue><ssdm name="s_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="414" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:66 %s_8 = fadd i32 %s_7, i32 %mul21_i26_6

]]></Node>
<StgValue><ssdm name="s_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="415" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:77 %s_9 = fadd i32 %s_8, i32 %mul21_i26_4

]]></Node>
<StgValue><ssdm name="s_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="416" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:77 %s_9 = fadd i32 %s_8, i32 %mul21_i26_4

]]></Node>
<StgValue><ssdm name="s_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="417" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:77 %s_9 = fadd i32 %s_8, i32 %mul21_i26_4

]]></Node>
<StgValue><ssdm name="s_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="418" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:77 %s_9 = fadd i32 %s_8, i32 %mul21_i26_4

]]></Node>
<StgValue><ssdm name="s_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="419" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:88 %s = fadd i32 %s_9, i32 %mul21_i26_1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="420" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:88 %s = fadd i32 %s_9, i32 %mul21_i26_1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="421" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:88 %s = fadd i32 %s_9, i32 %mul21_i26_1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="422" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:88 %s = fadd i32 %s_9, i32 %mul21_i26_1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="423" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:99 %s_143 = fadd i32 %s, i32 %mul21_i26_1_1

]]></Node>
<StgValue><ssdm name="s_143"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="424" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:99 %s_143 = fadd i32 %s, i32 %mul21_i26_1_1

]]></Node>
<StgValue><ssdm name="s_143"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="425" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:99 %s_143 = fadd i32 %s, i32 %mul21_i26_1_1

]]></Node>
<StgValue><ssdm name="s_143"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="426" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:99 %s_143 = fadd i32 %s, i32 %mul21_i26_1_1

]]></Node>
<StgValue><ssdm name="s_143"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="427" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:110 %s_144 = fadd i32 %s_143, i32 %mul21_i26_1_2

]]></Node>
<StgValue><ssdm name="s_144"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="428" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:110 %s_144 = fadd i32 %s_143, i32 %mul21_i26_1_2

]]></Node>
<StgValue><ssdm name="s_144"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="429" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:110 %s_144 = fadd i32 %s_143, i32 %mul21_i26_1_2

]]></Node>
<StgValue><ssdm name="s_144"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="430" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:110 %s_144 = fadd i32 %s_143, i32 %mul21_i26_1_2

]]></Node>
<StgValue><ssdm name="s_144"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="431" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:121 %s_145 = fadd i32 %s_144, i32 %mul21_i26_1_3

]]></Node>
<StgValue><ssdm name="s_145"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="432" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:121 %s_145 = fadd i32 %s_144, i32 %mul21_i26_1_3

]]></Node>
<StgValue><ssdm name="s_145"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="433" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:121 %s_145 = fadd i32 %s_144, i32 %mul21_i26_1_3

]]></Node>
<StgValue><ssdm name="s_145"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="434" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:121 %s_145 = fadd i32 %s_144, i32 %mul21_i26_1_3

]]></Node>
<StgValue><ssdm name="s_145"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="435" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:132 %s_146 = fadd i32 %s_145, i32 %mul21_i26_1_4

]]></Node>
<StgValue><ssdm name="s_146"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="436" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:132 %s_146 = fadd i32 %s_145, i32 %mul21_i26_1_4

]]></Node>
<StgValue><ssdm name="s_146"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="437" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:132 %s_146 = fadd i32 %s_145, i32 %mul21_i26_1_4

]]></Node>
<StgValue><ssdm name="s_146"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="438" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:132 %s_146 = fadd i32 %s_145, i32 %mul21_i26_1_4

]]></Node>
<StgValue><ssdm name="s_146"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="439" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:143 %s_147 = fadd i32 %s_146, i32 %mul21_i26_2

]]></Node>
<StgValue><ssdm name="s_147"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="440" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:143 %s_147 = fadd i32 %s_146, i32 %mul21_i26_2

]]></Node>
<StgValue><ssdm name="s_147"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="441" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:143 %s_147 = fadd i32 %s_146, i32 %mul21_i26_2

]]></Node>
<StgValue><ssdm name="s_147"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="442" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:143 %s_147 = fadd i32 %s_146, i32 %mul21_i26_2

]]></Node>
<StgValue><ssdm name="s_147"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="443" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:154 %s_148 = fadd i32 %s_147, i32 %mul21_i26_2_1

]]></Node>
<StgValue><ssdm name="s_148"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="444" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:154 %s_148 = fadd i32 %s_147, i32 %mul21_i26_2_1

]]></Node>
<StgValue><ssdm name="s_148"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="445" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:154 %s_148 = fadd i32 %s_147, i32 %mul21_i26_2_1

]]></Node>
<StgValue><ssdm name="s_148"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="446" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:154 %s_148 = fadd i32 %s_147, i32 %mul21_i26_2_1

]]></Node>
<StgValue><ssdm name="s_148"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="447" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:165 %s_149 = fadd i32 %s_148, i32 %mul21_i26_2_2

]]></Node>
<StgValue><ssdm name="s_149"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="448" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:165 %s_149 = fadd i32 %s_148, i32 %mul21_i26_2_2

]]></Node>
<StgValue><ssdm name="s_149"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="449" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:165 %s_149 = fadd i32 %s_148, i32 %mul21_i26_2_2

]]></Node>
<StgValue><ssdm name="s_149"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="450" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:165 %s_149 = fadd i32 %s_148, i32 %mul21_i26_2_2

]]></Node>
<StgValue><ssdm name="s_149"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="451" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:176 %s_150 = fadd i32 %s_149, i32 %mul21_i26_2_3

]]></Node>
<StgValue><ssdm name="s_150"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="452" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:176 %s_150 = fadd i32 %s_149, i32 %mul21_i26_2_3

]]></Node>
<StgValue><ssdm name="s_150"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="453" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:176 %s_150 = fadd i32 %s_149, i32 %mul21_i26_2_3

]]></Node>
<StgValue><ssdm name="s_150"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="454" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:176 %s_150 = fadd i32 %s_149, i32 %mul21_i26_2_3

]]></Node>
<StgValue><ssdm name="s_150"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="455" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:187 %s_151 = fadd i32 %s_150, i32 %mul21_i26_2_4

]]></Node>
<StgValue><ssdm name="s_151"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="456" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:187 %s_151 = fadd i32 %s_150, i32 %mul21_i26_2_4

]]></Node>
<StgValue><ssdm name="s_151"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="457" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:187 %s_151 = fadd i32 %s_150, i32 %mul21_i26_2_4

]]></Node>
<StgValue><ssdm name="s_151"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="458" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:187 %s_151 = fadd i32 %s_150, i32 %mul21_i26_2_4

]]></Node>
<StgValue><ssdm name="s_151"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="459" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:198 %s_152 = fadd i32 %s_151, i32 %mul21_i26_3

]]></Node>
<StgValue><ssdm name="s_152"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="460" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:198 %s_152 = fadd i32 %s_151, i32 %mul21_i26_3

]]></Node>
<StgValue><ssdm name="s_152"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="461" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:198 %s_152 = fadd i32 %s_151, i32 %mul21_i26_3

]]></Node>
<StgValue><ssdm name="s_152"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="462" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:198 %s_152 = fadd i32 %s_151, i32 %mul21_i26_3

]]></Node>
<StgValue><ssdm name="s_152"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="463" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:209 %s_153 = fadd i32 %s_152, i32 %mul21_i26_3_1

]]></Node>
<StgValue><ssdm name="s_153"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="464" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:209 %s_153 = fadd i32 %s_152, i32 %mul21_i26_3_1

]]></Node>
<StgValue><ssdm name="s_153"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="465" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:209 %s_153 = fadd i32 %s_152, i32 %mul21_i26_3_1

]]></Node>
<StgValue><ssdm name="s_153"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="466" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:209 %s_153 = fadd i32 %s_152, i32 %mul21_i26_3_1

]]></Node>
<StgValue><ssdm name="s_153"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="467" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:220 %s_154 = fadd i32 %s_153, i32 %mul21_i26_3_2

]]></Node>
<StgValue><ssdm name="s_154"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="468" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:220 %s_154 = fadd i32 %s_153, i32 %mul21_i26_3_2

]]></Node>
<StgValue><ssdm name="s_154"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="469" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:220 %s_154 = fadd i32 %s_153, i32 %mul21_i26_3_2

]]></Node>
<StgValue><ssdm name="s_154"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="470" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc44.i39:11 %arrayidx9_sum = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %select_ln39_1

]]></Node>
<StgValue><ssdm name="arrayidx9_sum"/></StgValue>
</operation>

<operation id="471" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="6">
<![CDATA[
for.inc44.i39:12 %arrayidx9_sum_cast_cast_cast = sext i6 %arrayidx9_sum

]]></Node>
<StgValue><ssdm name="arrayidx9_sum_cast_cast_cast"/></StgValue>
</operation>

<operation id="472" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i39:13 %arrayidx9_sum_cast_cast_cast_cast = zext i7 %arrayidx9_sum_cast_cast_cast

]]></Node>
<StgValue><ssdm name="arrayidx9_sum_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="473" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:14 %Weights_addr_6 = getelementptr i32 %Weights, i64 0, i64 %arrayidx9_sum_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_6"/></StgValue>
</operation>

<operation id="474" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:15 %Weights_load_6 = load i14 %Weights_addr_6

]]></Node>
<StgValue><ssdm name="Weights_load_6"/></StgValue>
</operation>

<operation id="475" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:220 %s_154 = fadd i32 %s_153, i32 %mul21_i26_3_2

]]></Node>
<StgValue><ssdm name="s_154"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="476" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="14">
<![CDATA[
for.inc44.i39:15 %Weights_load_6 = load i14 %Weights_addr_6

]]></Node>
<StgValue><ssdm name="Weights_load_6"/></StgValue>
</operation>

<operation id="477" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:231 %s_155 = fadd i32 %s_154, i32 %mul21_i26_3_3

]]></Node>
<StgValue><ssdm name="s_155"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="478" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:231 %s_155 = fadd i32 %s_154, i32 %mul21_i26_3_3

]]></Node>
<StgValue><ssdm name="s_155"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="479" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:231 %s_155 = fadd i32 %s_154, i32 %mul21_i26_3_3

]]></Node>
<StgValue><ssdm name="s_155"/></StgValue>
</operation>

<operation id="514" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0">
<![CDATA[
VITIS_LOOP_11_1.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="480" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:231 %s_155 = fadd i32 %s_154, i32 %mul21_i26_3_3

]]></Node>
<StgValue><ssdm name="s_155"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="481" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:242 %s_156 = fadd i32 %s_155, i32 %mul21_i26_3_4

]]></Node>
<StgValue><ssdm name="s_156"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="482" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:242 %s_156 = fadd i32 %s_155, i32 %mul21_i26_3_4

]]></Node>
<StgValue><ssdm name="s_156"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="483" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:242 %s_156 = fadd i32 %s_155, i32 %mul21_i26_3_4

]]></Node>
<StgValue><ssdm name="s_156"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="484" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:242 %s_156 = fadd i32 %s_155, i32 %mul21_i26_3_4

]]></Node>
<StgValue><ssdm name="s_156"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="485" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:16 %empty_146 = bitcast i32 %Weights_load_6

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="486" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:243 %add28_i1 = fadd i32 %s_156, i32 %empty_146

]]></Node>
<StgValue><ssdm name="add28_i1"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="487" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:243 %add28_i1 = fadd i32 %s_156, i32 %empty_146

]]></Node>
<StgValue><ssdm name="add28_i1"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="488" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:243 %add28_i1 = fadd i32 %s_156, i32 %empty_146

]]></Node>
<StgValue><ssdm name="add28_i1"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="489" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:243 %add28_i1 = fadd i32 %s_156, i32 %empty_146

]]></Node>
<StgValue><ssdm name="add28_i1"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="490" st_id="90" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:250 %tmp_8 = fcmp_olt  i32 %add28_i1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="491" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i39:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_1_loop_for_ap_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="492" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.i39:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="493" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
for.inc44.i39:17 %p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty, i8 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="494" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="10">
<![CDATA[
for.inc44.i39:18 %p_shl5_cast = zext i10 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="495" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc44.i39:19 %p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty, i6 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="496" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i39:20 %zext_ln41 = zext i8 %p_shl6

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="497" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44.i39:24 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="498" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
for.inc44.i39:244 %bitcast_ln49 = bitcast i32 %add28_i1

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="499" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc44.i39:245 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="500" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="23" op_0_bw="32">
<![CDATA[
for.inc44.i39:246 %trunc_ln49 = trunc i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="501" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i39:247 %icmp_ln49 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="502" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc44.i39:248 %icmp_ln49_1 = icmp_eq  i23 %trunc_ln49, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>

<operation id="503" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.i39:249 %or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="504" st_id="91" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i39:250 %tmp_8 = fcmp_olt  i32 %add28_i1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="505" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc44.i39:251 %and_ln49 = and i1 %or_ln49, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="506" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i39:252 %add_ln49_1 = add i9 %zext_ln41, i9 %select_ln39

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="507" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="9">
<![CDATA[
for.inc44.i39:253 %zext_ln49 = zext i9 %add_ln49_1

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="508" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc44.i39:254 %add_ln49 = add i11 %zext_ln49, i11 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="509" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="11">
<![CDATA[
for.inc44.i39:255 %zext_ln49_1 = zext i11 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="510" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i39:256 %OutConv1_addr = getelementptr i32 %OutConv1, i64 0, i64 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="OutConv1_addr"/></StgValue>
</operation>

<operation id="511" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc44.i39:257 %select_ln49 = select i1 %and_ln49, i32 0, i32 %add28_i1

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="512" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc44.i39:258 %store_ln49 = store i32 %select_ln49, i11 %OutConv1_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="513" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.i39:262 %br_ln41 = br void %loop_for_fc_1.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
