---
title: "[ğŸ‘] CXL"
excerpt: "CXL ìŠ¤í„°ë””"

categories:
  - CXL
tags:
  - [ê³¼ì œ]

permalink: /categories10/cxl1/

use_math: true
toc: true
toc_sticky: true

date: 2023-05-15
last_modified_at: 2023-05-15
---

# CXL

[ìœ íŠœë¸Œ ë§í¬](https://www.youtube.com/@CXLConsortium)

[í™ˆí˜ì´ì§€](https://www.computeexpresslink.org/resource-library)

---

Cloud computingì´ ì¤‘ìš”í•´ì§ì— ë”°ë¼ data center êµ¬ì¡°ë¥¼ ê°œì„ í•´ì•¼í•  í•„ìš”ì„±ì´ ë†’ì•„ì§. Increase Compute capacity, Deliver faster data processing ê´€ì ìœ¼ë¡œ ê°œì„ .

GPU, FPGAs, AI Processor, smartNICs, Computational Storageê°€ ì´ë¯¸ PCI Expressë¡œ ì—°ê²°ë˜ì–´ ìˆì§€ë§Œ ì—¬ëŸ¬ ì¢…ë¥˜ì˜ ì‹œìŠ¤í…œì„ ì–´ë–»ê²Œ ë” ìµœì í™” í•´ì•¼í•˜ëŠ”ì§€ì— ê´€ë ¨í•´ì„œëŠ” CXL (Compute Express Link)ë¡œ ê°œì„ í•´ì•¼ í–ˆìŒ.

CXLì€ open interconnect standardë¡œ Increases memory capacityì™€ Increases bandwidth, Enables lower latenciesì´ íŠ¹ì§•ì„.

**Bandwidthê°€ í¬ë©´ ì¢‹ì€ ì **

1. ë°ì´í„° ì „ì†¡ ì†ë„ ì¢‹ì•„ì§. íŠ¹íˆ ëŒ€ìš©ëŸ‰ ë°ì´í„°ë¥¼ ì²˜ë¦¬í•˜ëŠ” ì‘ì—…ì—ì„œëŠ” ëŒ€ì—­í­ì´ í° ë©”ëª¨ë¦¬ê°€ ì¤‘ìš”í•¨.
2. ì‹œìŠ¤í…œ ë°˜ì‘ì„± í–¥ìƒ. ì‹¤í–‰ ì†ë„ì™€ ì‹œìŠ¤í…œì˜ ë°˜ì‘ì„±ì´ í–¥ìƒë¨.
3. ë‹¤ì¤‘ ì‘ì—… ì²˜ë¦¬ ëŠ¥ë ¥ í–¥ìƒ. ë³‘ëª© í˜„ìƒì„ ì¤„ì´ê³  ë‹¤ì¤‘ ì‘ì—… ì²˜ë¦¬ ëŠ¥ë ¥ì„ í–¥ìƒì‹œí‚¬ ìˆ˜ ìˆìŒ.
4. ê·¸ë˜í”½ ì„±ëŠ¥ í–¥ìƒ. ëŒ€ì—­í­ì´ í° ë©”ëª¨ë¦¬ëŠ” ê·¸ë˜í”½ ì‘ì—…ì—ì„œ ì„±ëŠ¥ í–¥ìƒì— ê¸°ì—¬í•  ìˆ˜ ìˆìŒ.

CXLì€ cache coherent standardë¡œ host processorê³¼ cxl devicesê°€ ê°™ì€ ë°ì´í„°ë¥¼ accessí•  ìˆ˜ ìˆë„ë¡ í•¨. CPU hostëŠ” ì„±ëŠ¥ í–¥ìƒê³¼ ë³µì¡ë„ ê°ì†Œê°€ ëª©ì . device costì™€ overheadë¥¼ ì¤„ì„. 

CXL 1.1ì€ 3ê°œì˜ protocolì„ ê°€ì§. (CXL.io, CXL.cache, CXL.mem)
- CXL.ioëŠ” PCle 5.0ì™€ ë¹„ìŠ·í•˜ë©° intialization, link-up, device discoveryì™€ enumeration, register accessì— ì‚¬ìš©ë¨.
- CXL.caheëŠ” hostì™€ deviceì˜ ìƒí˜¸ì‘ìš©ì„ ì •ì˜í•¨. íš¨ìœ¨ì ì¸ cache host memory, low latency, Request and response approachê°€ íŠ¹ì§•ì„.
- CXL.memì€ device-attachëœ memoryì— loadì™€ store commandë¥¼ ì‚¬ìš©í•˜ì—¬ accessí•¨.

Type 1, 2, 3ì— ë”°ë¼ ì‚¬ìš©í•˜ëŠ” ë¶„ì•¼ê°€ ë‹¤ë¦„.

