{
    "name": "FPGA Join",
    "description": ["This is a simple example of FPGA join"],
    "flow": "vitis",
    "os": [
        "Linux"
    ],
    "runtime": [
        "OpenCL"
    ],
    "launch" : [
        {
            "cmd_args" : "BUILD/kml_join.xclbin"
        }
    ],
    "host": {
        "host_exe": "fpga-join",
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2/xcl2.cpp",
                "src/host.cpp"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }
    },     
    "containers" : [
        {
            "name" : "kml",
            "accelerators": [
                {
                    "name": "kml_join",
                    "location": "src/kml_join.cpp"
                }
            ]
        }
    ],
    "contributors" : [
        {
            "group" : "Xilinx, Inc.",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "2019",
            "version" : "1.0"
        }
    ],
    "testinfo": {
        "disable": false,
        "jobs": [
            {
                "index": 0,
                "dependency": [],
                "env": "",
                "cmd": "",
                "max_memory_MB": 32768,
                "max_time_min": 300
            }
        ],
        "targets": [
            "vitis_sw_emu",
            "vitis_hw_emu",
            "vitis_hw"
        ],
        "category": "canary"
    }
}
