Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct  4 19:47:08 2022
| Host         : BCC4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: single_cycle_riscv_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.441     -194.784                     76                  884        0.199        0.000                      0                  884        3.750        0.000                       0                   223  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.441     -194.784                     76                  884        0.199        0.000                      0                  884        3.750        0.000                       0                   223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           76  Failing Endpoints,  Worst Slack       -4.441ns,  Total Violation     -194.784ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.441ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.099ns  (logic 8.247ns (58.495%)  route 5.852ns (41.505%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[3]
                         net (fo=2, routed)           0.788    16.957    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_102
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.081 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4/O
                         net (fo=1, routed)           0.000    17.081    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.613    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/CO[3]
                         net (fo=1, routed)           0.009    17.736    single_cycle_riscv_0/ALU_1/Muler/Result_carry__1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.049 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__2/O[3]
                         net (fo=1, routed)           0.448    18.497    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[15]
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.306    18.803 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_30_31_i_1_comp/O
                         net (fo=2, routed)           0.536    19.339    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X10Y74         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.510    14.933    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X10Y74         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.898    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -19.339    
  -------------------------------------------------------------------
                         slack                                 -4.441    

Slack (VIOLATED) :        -4.408ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.066ns  (logic 8.247ns (58.632%)  route 5.819ns (41.368%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[3]
                         net (fo=2, routed)           0.788    16.957    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_102
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.081 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4/O
                         net (fo=1, routed)           0.000    17.081    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.613    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/CO[3]
                         net (fo=1, routed)           0.009    17.736    single_cycle_riscv_0/ALU_1/Muler/Result_carry__1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.049 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__2/O[3]
                         net (fo=1, routed)           0.448    18.497    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[15]
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.306    18.803 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_30_31_i_1_comp/O
                         net (fo=2, routed)           0.503    19.306    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/DIA1
    SLICE_X10Y75         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.510    14.933    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X10Y75         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.898    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                 -4.408    

Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.943ns  (logic 8.151ns (58.459%)  route 5.792ns (41.541%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[3]
                         net (fo=2, routed)           0.788    16.957    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_102
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.081 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4/O
                         net (fo=1, routed)           0.000    17.081    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.613    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.947 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/O[1]
                         net (fo=1, routed)           0.594    18.541    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[9]
    SLICE_X13Y76         LUT6 (Prop_lut6_I5_O)        0.303    18.844 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           0.340    19.184    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/DIA1
    SLICE_X12Y75         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.507    14.930    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X12Y75         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X12Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.895    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -19.184    
  -------------------------------------------------------------------
                         slack                                 -4.289    

Slack (VIOLATED) :        -4.266ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.950ns  (logic 8.133ns (58.300%)  route 5.817ns (41.700%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[3]
                         net (fo=2, routed)           0.788    16.957    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_102
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.081 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4/O
                         net (fo=1, routed)           0.000    17.081    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.613    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.926 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/O[3]
                         net (fo=1, routed)           0.330    18.255    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[11]
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.306    18.561 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_3_comp/O
                         net (fo=2, routed)           0.630    19.191    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/DIB1
    SLICE_X12Y75         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.507    14.930    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X12Y75         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X12Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.925    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -19.191    
  -------------------------------------------------------------------
                         slack                                 -4.266    

Slack (VIOLATED) :        -4.252ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.992ns  (logic 8.149ns (58.241%)  route 5.843ns (41.759%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[3]
                         net (fo=2, routed)           0.788    16.957    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_102
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.081 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4/O
                         net (fo=1, routed)           0.000    17.081    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.613    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/CO[3]
                         net (fo=1, routed)           0.009    17.736    single_cycle_riscv_0/ALU_1/Muler/Result_carry__1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.958 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__2/O[0]
                         net (fo=1, routed)           0.474    18.432    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[12]
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.299    18.731 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_6_comp/O
                         net (fo=2, routed)           0.502    19.232    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/DIC0
    SLICE_X12Y76         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.509    14.932    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X12Y76         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.980    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -19.232    
  -------------------------------------------------------------------
                         slack                                 -4.252    

Slack (VIOLATED) :        -4.236ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.901ns  (logic 8.265ns (59.455%)  route 5.636ns (40.545%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[3]
                         net (fo=2, routed)           0.788    16.957    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_102
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.081 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4/O
                         net (fo=1, routed)           0.000    17.081    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.613    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/CO[3]
                         net (fo=1, routed)           0.009    17.736    single_cycle_riscv_0/ALU_1/Muler/Result_carry__1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.070 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__2/O[1]
                         net (fo=1, routed)           0.427    18.497    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[13]
    SLICE_X13Y75         LUT6 (Prop_lut6_I5_O)        0.303    18.800 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_5_comp/O
                         net (fo=2, routed)           0.342    19.142    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X12Y76         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.509    14.932    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X12Y76         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.906    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -19.142    
  -------------------------------------------------------------------
                         slack                                 -4.236    

Slack (VIOLATED) :        -4.154ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.823ns  (logic 8.151ns (58.967%)  route 5.672ns (41.033%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[0]
                         net (fo=2, routed)           0.648    16.817    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_105
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.124    16.941 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3/O
                         net (fo=1, routed)           0.000    16.941    single_cycle_riscv_0/ALU_1/Muler/Result_carry_i_3_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.491 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.491    single_cycle_riscv_0/ALU_1/Muler/Result_carry_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.804 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/O[3]
                         net (fo=1, routed)           0.451    18.255    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.306    18.561 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_18_23_i_5_comp/O
                         net (fo=2, routed)           0.503    19.064    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/DIC1
    SLICE_X10Y73         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.512    14.935    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y73         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.909    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -19.064    
  -------------------------------------------------------------------
                         slack                                 -4.154    

Slack (VIOLATED) :        -4.147ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.803ns  (logic 8.151ns (59.051%)  route 5.652ns (40.949%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[3]
                         net (fo=2, routed)           0.788    16.957    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_102
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.081 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4/O
                         net (fo=1, routed)           0.000    17.081    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.613    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.947 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/O[1]
                         net (fo=1, routed)           0.594    18.541    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[9]
    SLICE_X13Y76         LUT6 (Prop_lut6_I5_O)        0.303    18.844 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           0.200    19.044    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X12Y76         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.509    14.932    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X12Y76         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.897    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -19.044    
  -------------------------------------------------------------------
                         slack                                 -4.147    

Slack (VIOLATED) :        -4.129ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.858ns  (logic 8.055ns (58.124%)  route 5.803ns (41.876%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[3]
                         net (fo=2, routed)           0.788    16.957    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_102
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.081 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4/O
                         net (fo=1, routed)           0.000    17.081    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.613    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.852 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/O[2]
                         net (fo=1, routed)           0.603    18.455    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[10]
    SLICE_X13Y75         LUT6 (Prop_lut6_I5_O)        0.302    18.757 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_24_29_i_4_comp/O
                         net (fo=2, routed)           0.343    19.099    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X12Y76         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.509    14.932    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X12Y76         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.970    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -19.099    
  -------------------------------------------------------------------
                         slack                                 -4.129    

Slack (VIOLATED) :        -4.126ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.880ns  (logic 8.169ns (58.854%)  route 5.711ns (41.146%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.638     5.241    single_cycle_riscv_0/REGISTER_FILE_1/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/Q
                         net (fo=4, routed)           0.642     6.338    single_cycle_riscv_0/REGISTER_FILE_1/Q[11]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.462 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41/O
                         net (fo=5, routed)           0.614     7.076    single_cycle_riscv_0/REGISTER_FILE_1/Result_i_41_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  single_cycle_riscv_0/REGISTER_FILE_1/Result_i_33_rewire/O
                         net (fo=71, routed)          0.419     7.619    single_cycle_riscv_0/REGISTER_FILE_1/p_0_in
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.743 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.006     8.749    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/ADDRA2
    SLICE_X14Y71         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.897 r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/O
                         net (fo=4, routed)           0.770     9.666    single_cycle_riscv_0/regfile0/rdata10[6]
    SLICE_X14Y70         LUT6 (Prop_lut6_I0_O)        0.328     9.994 r  single_cycle_riscv_0/regfile0/Result__0_i_11/O
                         net (fo=14, routed)          0.619    10.613    single_cycle_riscv_0/ALU_1/Muler/s_LOGISIM_BUS_95_0[6]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.649 r  single_cycle_riscv_0/ALU_1/Muler/Result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.651    single_cycle_riscv_0/ALU_1/Muler/Result__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.169 r  single_cycle_riscv_0/ALU_1/Muler/Result__1/P[3]
                         net (fo=2, routed)           0.788    16.957    single_cycle_riscv_0/ALU_1/Muler/Result__1_n_102
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.081 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4/O
                         net (fo=1, routed)           0.000    17.081    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_i_4_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.613    single_cycle_riscv_0/ALU_1/Muler/Result_carry__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__1/CO[3]
                         net (fo=1, routed)           0.009    17.736    single_cycle_riscv_0/ALU_1/Muler/Result_carry__1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.975 r  single_cycle_riscv_0/ALU_1/Muler/Result_carry__2/O[2]
                         net (fo=1, routed)           0.307    18.282    single_cycle_riscv_0/REGISTER_FILE_1/s_LOGISIM_BUS_1000[14]
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.302    18.584 r  single_cycle_riscv_0/REGISTER_FILE_1/rf_reg_r1_0_31_30_31_i_2_comp/O
                         net (fo=2, routed)           0.537    19.121    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/DIA0
    SLICE_X10Y74         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.510    14.933    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X10Y74         RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.995    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -19.121    
  -------------------------------------------------------------------
                         slack                                 -4.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_tick_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCKGEN_0/s_derived_clock_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.571     1.490    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  LogisimTickGenerator_0/s_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148     1.638 r  LogisimTickGenerator_0/s_tick_reg_reg/Q
                         net (fo=3, routed)           0.073     1.712    LogisimTickGenerator_0/s_FPGA_Tick
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.098     1.810 r  LogisimTickGenerator_0/s_derived_clock_reg_i_1/O
                         net (fo=1, routed)           0.000     1.810    CLOCKGEN_0/s_derived_clock_reg_reg_0
    SLICE_X12Y84         FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.840     2.005    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/C
                         clock pessimism             -0.514     1.490    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.120     1.610    CLOCKGEN_0/s_derived_clock_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.574     1.493    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y90         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDSE (Prop_fdse_C_Q)         0.164     1.657 r  LogisimTickGenerator_0/s_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.078     1.735    LogisimTickGenerator_0/s_count_reg[21]
    SLICE_X14Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.864 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.864    LogisimTickGenerator_0/data0[22]
    SLICE_X14Y90         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.845     2.010    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.134     1.627    LogisimTickGenerator_0/s_count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.574     1.493    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  LogisimTickGenerator_0/s_count_reg_reg[23]/Q
                         net (fo=3, routed)           0.078     1.735    LogisimTickGenerator_0/s_count_reg[23]
    SLICE_X14Y90         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.864 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.864    LogisimTickGenerator_0/data0[24]
    SLICE_X14Y90         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.845     2.010    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.134     1.627    LogisimTickGenerator_0/s_count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.574     1.493    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  LogisimTickGenerator_0/s_count_reg_reg[25]/Q
                         net (fo=3, routed)           0.078     1.735    LogisimTickGenerator_0/s_count_reg[25]
    SLICE_X14Y91         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.864 r  LogisimTickGenerator_0/s_count_next0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.864    LogisimTickGenerator_0/data0[26]
    SLICE_X14Y91         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.845     2.010    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X14Y91         FDRE (Hold_fdre_C_D)         0.134     1.627    LogisimTickGenerator_0/s_count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.574     1.493    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.078     1.735    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X14Y91         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.864 r  LogisimTickGenerator_0/s_count_next0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.864    LogisimTickGenerator_0/data0[28]
    SLICE_X14Y91         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.845     2.010    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[28]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X14Y91         FDRE (Hold_fdre_C_D)         0.134     1.627    LogisimTickGenerator_0/s_count_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.574     1.493    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  LogisimTickGenerator_0/s_count_reg_reg[29]/Q
                         net (fo=3, routed)           0.078     1.735    LogisimTickGenerator_0/s_count_reg[29]
    SLICE_X14Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.864 r  LogisimTickGenerator_0/s_count_next0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.864    LogisimTickGenerator_0/data0[30]
    SLICE_X14Y92         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.845     2.010    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.134     1.627    LogisimTickGenerator_0/s_count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.573     1.492    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y88         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDSE (Prop_fdse_C_Q)         0.164     1.656 r  LogisimTickGenerator_0/s_count_reg_reg[13]/Q
                         net (fo=3, routed)           0.078     1.734    LogisimTickGenerator_0/s_count_reg[13]
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.863 r  LogisimTickGenerator_0/s_count_next0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.863    LogisimTickGenerator_0/data0[14]
    SLICE_X14Y88         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.844     2.009    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.134     1.626    LogisimTickGenerator_0/s_count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.573     1.492    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y88         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDSE (Prop_fdse_C_Q)         0.164     1.656 r  LogisimTickGenerator_0/s_count_reg_reg[15]/Q
                         net (fo=3, routed)           0.078     1.734    LogisimTickGenerator_0/s_count_reg[15]
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.863 r  LogisimTickGenerator_0/s_count_next0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.863    LogisimTickGenerator_0/data0[16]
    SLICE_X14Y88         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.844     2.009    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y88         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[16]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X14Y88         FDSE (Hold_fdse_C_D)         0.134     1.626    LogisimTickGenerator_0/s_count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.573     1.492    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y89         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDSE (Prop_fdse_C_Q)         0.164     1.656 r  LogisimTickGenerator_0/s_count_reg_reg[17]/Q
                         net (fo=3, routed)           0.078     1.734    LogisimTickGenerator_0/s_count_reg[17]
    SLICE_X14Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.863 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.863    LogisimTickGenerator_0/data0[18]
    SLICE_X14Y89         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.844     2.009    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y89         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X14Y89         FDSE (Hold_fdse_C_D)         0.134     1.626    LogisimTickGenerator_0/s_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.573     1.492    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y89         FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDSE (Prop_fdse_C_Q)         0.164     1.656 r  LogisimTickGenerator_0/s_count_reg_reg[19]/Q
                         net (fo=3, routed)           0.078     1.734    LogisimTickGenerator_0/s_count_reg[19]
    SLICE_X14Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.863 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.863    LogisimTickGenerator_0/data0[20]
    SLICE_X14Y89         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.844     2.009    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X14Y89         FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.134     1.626    LogisimTickGenerator_0/s_count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y84    CLOCKGEN_0/s_derived_clock_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y84    CLOCKGEN_0/s_output_regs_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y84    CLOCKGEN_0/s_output_regs_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y67    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[20]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y85    LogisimTickGenerator_0/s_count_reg_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y87    LogisimTickGenerator_0/s_count_reg_reg[10]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y87    LogisimTickGenerator_0/s_count_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y87    LogisimTickGenerator_0/s_count_reg_reg[12]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y88    LogisimTickGenerator_0/s_count_reg_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y74    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y74    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y74    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y74    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y74    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y74    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y74    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y74    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y75    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y75    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y69    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/CLK



