<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d')">rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s7 cl rt"><a href="mod745.html#Line" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod745.html#Toggle" >  1.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod745.html#inst_tag_216780"  onclick="showContent('inst_tag_216780')">config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpTxClkAdapt_Switch6Resp001_Async</a></td>
<td class="s3 cl rt"> 37.44</td>
<td class="s7 cl rt"><a href="mod745.html#inst_tag_216780_Line" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod745.html#inst_tag_216780_Toggle" >  1.19</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod745.html#inst_tag_216781"  onclick="showContent('inst_tag_216781')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch_Async</a></td>
<td class="s3 cl rt"> 37.44</td>
<td class="s7 cl rt"><a href="mod745.html#inst_tag_216781_Line" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod745.html#inst_tag_216781_Toggle" >  1.19</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod745.html#inst_tag_216779"  onclick="showContent('inst_tag_216779')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch15_Async</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s7 cl rt"><a href="mod745.html#inst_tag_216779_Line" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod745.html#inst_tag_216779_Toggle" >  1.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod745.html#inst_tag_216782"  onclick="showContent('inst_tag_216782')">config_ss_tb.DUT.flexnoc.SwitchResp001_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s3 cl rt"> 37.51</td>
<td class="s7 cl rt"><a href="mod745.html#inst_tag_216782_Line" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod745.html#inst_tag_216782_Toggle" >  1.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_216780'>
<hr>
<a name="inst_tag_216780"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_216780" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpTxClkAdapt_Switch6Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.44</td>
<td class="s7 cl rt"><a href="mod745.html#inst_tag_216780_Line" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod745.html#inst_tag_216780_Toggle" >  1.19</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.51</td>
<td class="s8 cl rt"> 86.90</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.64</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1055.html#inst_tag_304762" >Switch15Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod269.html#inst_tag_45207" id="tag_urg_inst_45207">Rf</a></td>
<td class="s6 cl rt"> 65.36</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod362.html#inst_tag_132757" id="tag_urg_inst_132757">urs</a></td>
<td class="s6 cl rt"> 66.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod63.html#inst_tag_1795" id="tag_urg_inst_1795">urs41</a></td>
<td class="s7 cl rt"> 77.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod63.html#inst_tag_1794" id="tag_urg_inst_1794">urs42</a></td>
<td class="s7 cl rt"> 77.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod554.html#inst_tag_165629" id="tag_urg_inst_165629">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod554.html#inst_tag_165630" id="tag_urg_inst_165630">uu24</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_216781'>
<hr>
<a name="inst_tag_216781"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_216781" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.44</td>
<td class="s7 cl rt"><a href="mod745.html#inst_tag_216781_Line" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod745.html#inst_tag_216781_Toggle" >  1.19</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.51</td>
<td class="s8 cl rt"> 86.90</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.64</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod149.html#inst_tag_27894" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod269.html#inst_tag_45219" id="tag_urg_inst_45219">Rf</a></td>
<td class="s6 cl rt"> 65.36</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod362.html#inst_tag_132765" id="tag_urg_inst_132765">urs</a></td>
<td class="s6 cl rt"> 66.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod63.html#inst_tag_1819" id="tag_urg_inst_1819">urs41</a></td>
<td class="s7 cl rt"> 77.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod63.html#inst_tag_1818" id="tag_urg_inst_1818">urs42</a></td>
<td class="s7 cl rt"> 77.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod554.html#inst_tag_165649" id="tag_urg_inst_165649">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod554.html#inst_tag_165650" id="tag_urg_inst_165650">uu24</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_216779'>
<hr>
<a name="inst_tag_216779"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_216779" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch15_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s7 cl rt"><a href="mod745.html#inst_tag_216779_Line" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod745.html#inst_tag_216779_Toggle" >  1.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.77</td>
<td class="s8 cl rt"> 86.90</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.40</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod186.html#inst_tag_29495" >Switch6_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod269.html#inst_tag_45199" id="tag_urg_inst_45199">Rf</a></td>
<td class="s6 cl rt"> 67.68</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.30</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod362.html#inst_tag_132753" id="tag_urg_inst_132753">urs</a></td>
<td class="s6 cl rt"> 68.92</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod63.html#inst_tag_1779" id="tag_urg_inst_1779">urs41</a></td>
<td class="s8 cl rt"> 82.35</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod63.html#inst_tag_1778" id="tag_urg_inst_1778">urs42</a></td>
<td class="s8 cl rt"> 82.35</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod554.html#inst_tag_165617" id="tag_urg_inst_165617">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod554.html#inst_tag_165618" id="tag_urg_inst_165618">uu24</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_216782'>
<hr>
<a name="inst_tag_216782"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_216782" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s7 cl rt"><a href="mod745.html#inst_tag_216782_Line" > 73.68</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod745.html#inst_tag_216782_Toggle" >  1.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.77</td>
<td class="s8 cl rt"> 86.90</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.40</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  7.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod530.html#inst_tag_159900" >SwitchResp001_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod269.html#inst_tag_45235" id="tag_urg_inst_45235">Rf</a></td>
<td class="s6 cl rt"> 67.68</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.30</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod362.html#inst_tag_132771" id="tag_urg_inst_132771">urs</a></td>
<td class="s6 cl rt"> 68.92</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod63.html#inst_tag_1851" id="tag_urg_inst_1851">urs41</a></td>
<td class="s8 cl rt"> 82.35</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod63.html#inst_tag_1850" id="tag_urg_inst_1850">urs42</a></td>
<td class="s8 cl rt"> 82.35</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod554.html#inst_tag_165671" id="tag_urg_inst_165671">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod554.html#inst_tag_165672" id="tag_urg_inst_165672">uu24</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod745.html" >rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>38</td><td>28</td><td>73.68</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32397</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32415</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32420</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32425</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32430</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32440</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>32445</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32463</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
32396                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32397      1/1          		if ( ! Sys_Clk_RstN )
32398      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
32399      1/1          		else if ( RegWr | ~ PwrOn )
32400      1/1          			WrCnt &lt;= #1.0 ( ( u_fbb6 ^ { 1'b0 , u_fbb6 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32401                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
32402                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
32403                   		.Clk( Sys_Clk )
32404                   	,	.Clk_ClkS( Sys_Clk_ClkS )
32405                   	,	.Clk_En( Sys_Clk_En )
32406                   	,	.Clk_EnS( Sys_Clk_EnS )
32407                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
32408                   	,	.Clk_RstN( Sys_Clk_RstN )
32409                   	,	.Clk_Tm( Sys_Clk_Tm )
32410                   	,	.I( Int_RdCnt )
32411                   	,	.O( RdCntSync )
32412                   	);
32413                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu24( .I( RdCntSync ) , .O( RdCntBin ) );
32414                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32415      1/1          		if ( ! Sys_Clk_RstN )
32416      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
32417      1/1          		else if ( RegWr | ~ PwrOn )
32418      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b100 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32419                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32420      1/1          		if ( ! Sys_Clk_RstN )
32421      1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
32422      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
32423      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32424                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32425      1/1          		if ( ! Sys_Clk_RstN )
32426      1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
32427      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
32428      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32429                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32430      1/1          		if ( ! Sys_Clk_RstN )
32431      1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
32432      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
32433      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32434                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32435      1/1          		if ( ! Sys_Clk_RstN )
32436      1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
32437      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
32438      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32439                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32440      1/1          		if ( ! Sys_Clk_RstN )
32441      1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
32442      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
32443      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32444                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or u_7d1d ) begin
32445      1/1          		case ( u_7d1d )
32446      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
32447      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
32448      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
32449      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
32450      1/1          			3'b0    : RdData_0 = RegData_0 ;
32451      <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
32452                   		endcase
32453                   	end
32454                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
32455                   	assign Int_WrCnt = WrCnt;
32456                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
32457                   	assign WrEmpty = RdCntSync == WrCnt;
32458                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
32459                   	assign WakeUp_Rx = Rx_Vld;
32460                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
32461                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
32462                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32463      1/1          		if ( ! Sys_Clk_RstN )
32464      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
32465      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod745.html" >rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">7</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2096</td>
<td class="rt">28</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1048</td>
<td class="rt">21</td>
<td class="rt">2.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1048</td>
<td class="rt">7</td>
<td class="rt">0.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">20</td>
<td class="rt">4.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">14</td>
<td class="rt">5.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">6</td>
<td class="rt">2.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">25</td>
<td class="rt">1</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1604</td>
<td class="rt">8</td>
<td class="rt">0.50  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">802</td>
<td class="rt">7</td>
<td class="rt">0.87  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">802</td>
<td class="rt">1</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_fbb6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_216780'>
<a name="inst_tag_216780_Line"></a>
<b>Line Coverage for Instance : <a href="mod745.html#inst_tag_216780" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpTxClkAdapt_Switch6Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>38</td><td>28</td><td>73.68</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32397</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32415</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32420</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32425</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32430</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32440</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>32445</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32463</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
32396                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32397      1/1          		if ( ! Sys_Clk_RstN )
32398      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
32399      1/1          		else if ( RegWr | ~ PwrOn )
32400      1/1          			WrCnt &lt;= #1.0 ( ( u_fbb6 ^ { 1'b0 , u_fbb6 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32401                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
32402                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
32403                   		.Clk( Sys_Clk )
32404                   	,	.Clk_ClkS( Sys_Clk_ClkS )
32405                   	,	.Clk_En( Sys_Clk_En )
32406                   	,	.Clk_EnS( Sys_Clk_EnS )
32407                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
32408                   	,	.Clk_RstN( Sys_Clk_RstN )
32409                   	,	.Clk_Tm( Sys_Clk_Tm )
32410                   	,	.I( Int_RdCnt )
32411                   	,	.O( RdCntSync )
32412                   	);
32413                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu24( .I( RdCntSync ) , .O( RdCntBin ) );
32414                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32415      1/1          		if ( ! Sys_Clk_RstN )
32416      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
32417      1/1          		else if ( RegWr | ~ PwrOn )
32418      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b100 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32419                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32420      1/1          		if ( ! Sys_Clk_RstN )
32421      1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
32422      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
32423      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32424                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32425      1/1          		if ( ! Sys_Clk_RstN )
32426      1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
32427      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
32428      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32429                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32430      1/1          		if ( ! Sys_Clk_RstN )
32431      1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
32432      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
32433      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32434                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32435      1/1          		if ( ! Sys_Clk_RstN )
32436      1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
32437      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
32438      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32439                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32440      1/1          		if ( ! Sys_Clk_RstN )
32441      1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
32442      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
32443      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32444                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or u_7d1d ) begin
32445      1/1          		case ( u_7d1d )
32446      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
32447      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
32448      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
32449      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
32450      1/1          			3'b0    : RdData_0 = RegData_0 ;
32451      <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
32452                   		endcase
32453                   	end
32454                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
32455                   	assign Int_WrCnt = WrCnt;
32456                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
32457                   	assign WrEmpty = RdCntSync == WrCnt;
32458                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
32459                   	assign WakeUp_Rx = Rx_Vld;
32460                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
32461                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
32462                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32463      1/1          		if ( ! Sys_Clk_RstN )
32464      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
32465      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_216780_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod745.html#inst_tag_216780" >config_ss_tb.DUT.flexnoc.Switch15Resp_main.DtpTxClkAdapt_Switch6Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">5</td>
<td class="rt">10.20 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2096</td>
<td class="rt">25</td>
<td class="rt">1.19  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1048</td>
<td class="rt">19</td>
<td class="rt">1.81  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1048</td>
<td class="rt">6</td>
<td class="rt">0.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">25</td>
<td class="rt">1</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1604</td>
<td class="rt">8</td>
<td class="rt">0.50  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">802</td>
<td class="rt">7</td>
<td class="rt">0.87  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">802</td>
<td class="rt">1</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_fbb6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_216781'>
<a name="inst_tag_216781_Line"></a>
<b>Line Coverage for Instance : <a href="mod745.html#inst_tag_216781" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>38</td><td>28</td><td>73.68</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32397</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32415</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32420</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32425</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32430</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32440</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>32445</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32463</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
32396                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32397      1/1          		if ( ! Sys_Clk_RstN )
32398      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
32399      1/1          		else if ( RegWr | ~ PwrOn )
32400      1/1          			WrCnt &lt;= #1.0 ( ( u_fbb6 ^ { 1'b0 , u_fbb6 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32401                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
32402                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
32403                   		.Clk( Sys_Clk )
32404                   	,	.Clk_ClkS( Sys_Clk_ClkS )
32405                   	,	.Clk_En( Sys_Clk_En )
32406                   	,	.Clk_EnS( Sys_Clk_EnS )
32407                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
32408                   	,	.Clk_RstN( Sys_Clk_RstN )
32409                   	,	.Clk_Tm( Sys_Clk_Tm )
32410                   	,	.I( Int_RdCnt )
32411                   	,	.O( RdCntSync )
32412                   	);
32413                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu24( .I( RdCntSync ) , .O( RdCntBin ) );
32414                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32415      1/1          		if ( ! Sys_Clk_RstN )
32416      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
32417      1/1          		else if ( RegWr | ~ PwrOn )
32418      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b100 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32419                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32420      1/1          		if ( ! Sys_Clk_RstN )
32421      1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
32422      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
32423      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32424                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32425      1/1          		if ( ! Sys_Clk_RstN )
32426      1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
32427      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
32428      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32429                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32430      1/1          		if ( ! Sys_Clk_RstN )
32431      1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
32432      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
32433      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32434                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32435      1/1          		if ( ! Sys_Clk_RstN )
32436      1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
32437      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
32438      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32439                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32440      1/1          		if ( ! Sys_Clk_RstN )
32441      1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
32442      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
32443      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32444                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or u_7d1d ) begin
32445      1/1          		case ( u_7d1d )
32446      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
32447      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
32448      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
32449      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
32450      1/1          			3'b0    : RdData_0 = RegData_0 ;
32451      <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
32452                   		endcase
32453                   	end
32454                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
32455                   	assign Int_WrCnt = WrCnt;
32456                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
32457                   	assign WrEmpty = RdCntSync == WrCnt;
32458                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
32459                   	assign WakeUp_Rx = Rx_Vld;
32460                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
32461                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
32462                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32463      1/1          		if ( ! Sys_Clk_RstN )
32464      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
32465      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_216781_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod745.html#inst_tag_216781" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">5</td>
<td class="rt">10.20 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2096</td>
<td class="rt">25</td>
<td class="rt">1.19  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1048</td>
<td class="rt">19</td>
<td class="rt">1.81  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1048</td>
<td class="rt">6</td>
<td class="rt">0.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">25</td>
<td class="rt">1</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1604</td>
<td class="rt">8</td>
<td class="rt">0.50  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">802</td>
<td class="rt">7</td>
<td class="rt">0.87  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">802</td>
<td class="rt">1</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_fbb6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_216779'>
<a name="inst_tag_216779_Line"></a>
<b>Line Coverage for Instance : <a href="mod745.html#inst_tag_216779" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch15_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>38</td><td>28</td><td>73.68</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32397</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32415</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32420</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32425</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32430</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32440</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>32445</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32463</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
32396                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32397      1/1          		if ( ! Sys_Clk_RstN )
32398      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
32399      1/1          		else if ( RegWr | ~ PwrOn )
32400      1/1          			WrCnt &lt;= #1.0 ( ( u_fbb6 ^ { 1'b0 , u_fbb6 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32401                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
32402                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
32403                   		.Clk( Sys_Clk )
32404                   	,	.Clk_ClkS( Sys_Clk_ClkS )
32405                   	,	.Clk_En( Sys_Clk_En )
32406                   	,	.Clk_EnS( Sys_Clk_EnS )
32407                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
32408                   	,	.Clk_RstN( Sys_Clk_RstN )
32409                   	,	.Clk_Tm( Sys_Clk_Tm )
32410                   	,	.I( Int_RdCnt )
32411                   	,	.O( RdCntSync )
32412                   	);
32413                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu24( .I( RdCntSync ) , .O( RdCntBin ) );
32414                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32415      1/1          		if ( ! Sys_Clk_RstN )
32416      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
32417      1/1          		else if ( RegWr | ~ PwrOn )
32418      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b100 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32419                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32420      1/1          		if ( ! Sys_Clk_RstN )
32421      1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
32422      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
32423      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32424                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32425      1/1          		if ( ! Sys_Clk_RstN )
32426      1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
32427      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
32428      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32429                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32430      1/1          		if ( ! Sys_Clk_RstN )
32431      1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
32432      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
32433      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32434                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32435      1/1          		if ( ! Sys_Clk_RstN )
32436      1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
32437      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
32438      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32439                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32440      1/1          		if ( ! Sys_Clk_RstN )
32441      1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
32442      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
32443      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32444                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or u_7d1d ) begin
32445      1/1          		case ( u_7d1d )
32446      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
32447      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
32448      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
32449      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
32450      1/1          			3'b0    : RdData_0 = RegData_0 ;
32451      <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
32452                   		endcase
32453                   	end
32454                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
32455                   	assign Int_WrCnt = WrCnt;
32456                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
32457                   	assign WrEmpty = RdCntSync == WrCnt;
32458                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
32459                   	assign WakeUp_Rx = Rx_Vld;
32460                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
32461                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
32462                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32463      1/1          		if ( ! Sys_Clk_RstN )
32464      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
32465      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_216779_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod745.html#inst_tag_216779" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch15_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">7</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2096</td>
<td class="rt">28</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1048</td>
<td class="rt">21</td>
<td class="rt">2.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1048</td>
<td class="rt">7</td>
<td class="rt">0.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">20</td>
<td class="rt">4.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">14</td>
<td class="rt">5.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">6</td>
<td class="rt">2.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">25</td>
<td class="rt">1</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1604</td>
<td class="rt">8</td>
<td class="rt">0.50  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">802</td>
<td class="rt">7</td>
<td class="rt">0.87  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">802</td>
<td class="rt">1</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_fbb6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_216782'>
<a name="inst_tag_216782_Line"></a>
<b>Line Coverage for Instance : <a href="mod745.html#inst_tag_216782" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>38</td><td>28</td><td>73.68</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32397</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32415</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32420</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32425</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32430</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>32440</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>32445</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32463</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
32396                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32397      1/1          		if ( ! Sys_Clk_RstN )
32398      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
32399      1/1          		else if ( RegWr | ~ PwrOn )
32400      1/1          			WrCnt &lt;= #1.0 ( ( u_fbb6 ^ { 1'b0 , u_fbb6 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32401                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
32402                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
32403                   		.Clk( Sys_Clk )
32404                   	,	.Clk_ClkS( Sys_Clk_ClkS )
32405                   	,	.Clk_En( Sys_Clk_En )
32406                   	,	.Clk_EnS( Sys_Clk_EnS )
32407                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
32408                   	,	.Clk_RstN( Sys_Clk_RstN )
32409                   	,	.Clk_Tm( Sys_Clk_Tm )
32410                   	,	.I( Int_RdCnt )
32411                   	,	.O( RdCntSync )
32412                   	);
32413                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu24( .I( RdCntSync ) , .O( RdCntBin ) );
32414                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32415      1/1          		if ( ! Sys_Clk_RstN )
32416      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
32417      1/1          		else if ( RegWr | ~ PwrOn )
32418      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b100 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
32419                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32420      1/1          		if ( ! Sys_Clk_RstN )
32421      1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
32422      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
32423      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32424                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32425      1/1          		if ( ! Sys_Clk_RstN )
32426      1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
32427      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
32428      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32429                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32430      1/1          		if ( ! Sys_Clk_RstN )
32431      1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
32432      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
32433      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32434                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32435      1/1          		if ( ! Sys_Clk_RstN )
32436      1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
32437      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
32438      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32439                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32440      1/1          		if ( ! Sys_Clk_RstN )
32441      1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
32442      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
32443      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
32444                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or u_7d1d ) begin
32445      1/1          		case ( u_7d1d )
32446      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
32447      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
32448      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
32449      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
32450      1/1          			3'b0    : RdData_0 = RegData_0 ;
32451      <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
32452                   		endcase
32453                   	end
32454                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
32455                   	assign Int_WrCnt = WrCnt;
32456                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
32457                   	assign WrEmpty = RdCntSync == WrCnt;
32458                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
32459                   	assign WakeUp_Rx = Rx_Vld;
32460                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
32461                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
32462                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32463      1/1          		if ( ! Sys_Clk_RstN )
32464      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
32465      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_216782_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod745.html#inst_tag_216782" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">49</td>
<td class="rt">7</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2096</td>
<td class="rt">28</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1048</td>
<td class="rt">21</td>
<td class="rt">2.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1048</td>
<td class="rt">7</td>
<td class="rt">0.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">20</td>
<td class="rt">4.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">14</td>
<td class="rt">5.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">6</td>
<td class="rt">2.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">25</td>
<td class="rt">1</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1604</td>
<td class="rt">8</td>
<td class="rt">0.50  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">802</td>
<td class="rt">7</td>
<td class="rt">0.87  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">802</td>
<td class="rt">1</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecd1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_fbb6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RstFsm_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pwr_RstFsm_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCntSync[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_0[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_1[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_2[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_3[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegData_4[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegDataIn[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RegWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPwrOnRstAckSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxPwrOnRstSync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WakeUpPwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCntBin[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_216779">
    <li>
      <a href="#inst_tag_216779_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_216779_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_216780">
    <li>
      <a href="#inst_tag_216780_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_216780_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_216781">
    <li>
      <a href="#inst_tag_216781_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_216781_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_216782">
    <li>
      <a href="#inst_tag_216782_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_216782_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_56a75c7d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
