// Seed: 3351622520
module module_0 #(
    parameter id_5 = 32'd15,
    parameter id_7 = 32'd70
) (
    output tri1 id_0
);
  id_2 :
  assert property (@(posedge -1) id_2) id_2 = id_2;
  assign id_2 = ~-1;
  always disable id_3;
  parameter id_4 = 1;
  assign id_3 = 1;
  wire _id_5 = id_4, id_6;
  wire _id_7;
  logic [-1 : id_5] id_8[id_5 : id_7];
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1
);
  wand id_3, id_4;
  module_0 modCall_1 (id_0);
  assign id_4 = -1;
  wire id_5, id_6;
  wire id_7;
endmodule
