// Seed: 391327494
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    input  wire id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    output wire id_5,
    input  wor  id_6,
    output wire id_7
);
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  tri1 id_18;
  wire id_19;
  id_20(
      .id_0(id_1), .id_1(id_6), .id_2(id_14), .id_3(id_16)
  );
  assign id_18 = 1'h0;
endmodule
module module_1 (
    input  tri1  id_0
    , id_5,
    input  uwire id_1,
    output uwire id_2,
    output uwire id_3
);
  assign id_5 = "";
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_3, id_0, id_2
  );
endmodule
