Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Aug 16 22:02:32 2025
| Host         : ROG-007 running 64-bit major release  (build 9200)
| Command      : report_methodology -file fusion_top_methodology_drc_routed.rpt -pb fusion_top_methodology_drc_routed.pb -rpx fusion_top_methodology_drc_routed.rpx
| Design       : fusion_top
| Device       : xc7k70tfbv676-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 83
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 83     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on s_axi_araddr[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on s_axi_araddr[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on s_axi_araddr[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on s_axi_araddr[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on s_axi_arvalid relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on s_axi_awaddr[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on s_axi_awaddr[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on s_axi_awaddr[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on s_axi_awaddr[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on s_axi_awvalid relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on s_axi_bready relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on s_axi_rready relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[10] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[11] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[12] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[13] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[14] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[15] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[16] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[17] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[18] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[19] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[20] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[21] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[22] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[23] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[24] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[25] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[26] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[27] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[28] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[29] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[30] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[31] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[8] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on s_axi_wdata[9] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on s_axi_wvalid relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on s_axi_arready relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on s_axi_awready relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on s_axi_bvalid relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[10] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[11] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[12] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[13] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[14] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[15] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[16] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[17] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[18] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[19] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[20] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[21] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[22] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[23] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[24] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[25] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[26] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[27] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[28] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[29] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[30] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[31] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[8] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on s_axi_rdata[9] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on s_axi_rvalid relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on s_axi_wready relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>


