[["Hardware/Software Cooperation in the iAPX-423.", ["Justin R. Rattner"], "https://doi.org/10.1145/800050.801819", 0], ["Hardware/Software Tradeoffs for Increased Performance.", ["John L. Hennessy", "Norman P. Jouppi", "Forest Baskett", "Thomas R. Gross", "John Gill"], "https://doi.org/10.1145/800050.801820", 10], ["Coding Guidelines for Pipelined Processors.", ["James W. Rymarczyk"], "https://doi.org/10.1145/800050.801821", 8], ["An Overview of the Mesa Processor Architecture.", ["Richard K. Johnsson", "John D. Wick"], "https://doi.org/10.1145/800050.801822", 10], ["The Operating System and Language Support Features of the BELLMAC-32 Microprocessor.", ["Alan D. Berenbaum", "Michael W. Condry", "Priscilla M. Lu"], "https://doi.org/10.1145/800050.801823", 9], ["The 801 Minicomputer.", ["George Radin"], "https://doi.org/10.1145/800050.801824", 9], ["Register Allocation for Free: The C Machine Stack Cache.", ["David R. Ditzel", "Hubert R. McLellan"], "https://doi.org/10.1145/800050.801825", 9], ["An Architectural Alternative to Optimizing Compilers.", ["Samuel P. Harbison"], "https://doi.org/10.1145/800050.801826", 9], ["Fast Procedure Calls.", ["Butler W. Lampson"], "https://doi.org/10.1145/800050.801827", 11], ["Systematic Protection Mechanism Design.", ["Douglas W. Jones"], "https://doi.org/10.1145/800050.801828", 4], ["On a General Property of Memory Mapping Tables.", ["Karl Reed"], "https://doi.org/10.1145/800050.801829", 6], ["An Experiment to Improve Operand Addressing.", ["Robert P. Cook", "Nitin Donde"], "https://doi.org/10.1145/800050.801830", 5], ["Compiler Chip: A Hardware Implementation of Compiler.", ["Akira Fusaoka", "Masaharu Hirayama"], "https://doi.org/10.1145/800050.801831", 4], ["Architectural Support for the Efficient Generation of Code for Horizontal Architectures.", ["B. Ramakrishna Rau", "Christopher D. Glaeser", "E. M. Greenawalt"], "https://doi.org/10.1145/800050.801832", 4], ["Guidelines for Creating a Debuggable Processor.", ["R. E. McLear", "D. M. Scheibelhut", "E. Tammaru"], "https://doi.org/10.1145/800050.801833", 7], ["Hardware Support for Memory Protection: Capability Implementations.", ["Maurice V. Wilkes"], "https://doi.org/10.1145/800050.801834", 10], ["Supporting Ada Memory Management in the iAPX-432.", ["Fred J. Pollack", "George W. Cox", "Dan W. Hammerstrom", "Kevin C. Kahn", "Konrad K. Lai", "Justin R. Rattner"], "https://doi.org/10.1145/800050.801835", 15], ["Direct Execution of Lisp on a List-Directed Architecture.", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois", "D. Botella", "J. Perez"], "https://doi.org/10.1145/800050.801836", 8], ["Some Requirements for Architectural Support of Software Debugging.", ["Mark Scott Johnson"], "https://doi.org/10.1145/800050.801837", 9], ["The Effect of the PDP-11 Architecture on Code Generation for Chill.", ["Cornelis A. Middelburg"], "https://doi.org/10.1145/800050.801838", 9], ["Empirical Analysis of the Mesa Instruction Set.", ["Richard E. Sweet", "James G. Sandman Jr."], "https://doi.org/10.1145/800050.801839", 9], ["An Analysis of a Mesa Instruction Set Using Dynamic Instruction Frequencies.", ["Gene McDaniel"], "https://doi.org/10.1145/800050.801840", 10], ["A Case Study of VAX-11 Instruction Set Usage for Compiler Execution.", ["Cheryl A. Wiecek"], "https://doi.org/10.1145/800050.801841", 8], ["Firmware Structure and Architectural Support for Monitors, Vertical Migration and User Microprogramming.", ["Mamoru Maekawa", "Ken Sakamura", "Chiaki Ishikawa"], "https://doi.org/10.1145/800050.801842", 10], ["Heart: An Operating System Nucleus Machine Implemented by Firmware.", ["Noriyuki Kamibayashi", "H. Ogawana", "K. Nagayama", "Hideo Aiso"], "https://doi.org/10.1145/800050.801843", 10], ["A Multi-Microprocessor Architecture with Hardware Support for Communication and Scheduling.", ["Sudhir Ahuja", "Abhaya Asthana"], "https://doi.org/10.1145/800050.801844", 5]]