============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:35:07 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-6 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[30]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_9_s_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_SF_0_s_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     450            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     550          100     
                                              
             Setup:-      10                  
       Uncertainty:-      50                  
     Required Time:=     490                  
      Launch Clock:-     100                  
         Data Path:-     396                  
             Slack:=      -6                  

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_9_s_reg[12]/CK                    -       -      R     (arrival)    393    -     0     0     100    (-,-) 
  DATA_PATH_SF_9_s_reg[12]/Q                     -       CK->Q  R     DFFRHQX4       4  9.1    19    54     154    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g2__2802/Y    -       AN->Y  R     NOR2BX2        1  4.0    27    30     185    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1138__6260/Y -       A0->Y  F     AOI21X2        1  3.4    28    25     209    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1117__5122/Y -       A1N->Y F     AOI2BB1X4      1  4.7    16    36     245    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1109__4319/Y -       B0->Y  R     OAI21X4        1  5.0    24    10     256    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1104__6417/Y -       B0->Y  F     AOI21X4        1  5.5    26    12     268    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1103__7410/Y -       B->Y   R     NOR2X6         1  6.0    18    15     282    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1102__1666/Y -       B->Y   F     NOR2X6         2  5.3    13    10     292    (-,-) 
  g9145__8246/Y                                  -       A1N->Y F     AOI2BB1X4      1  4.7    15    34     326    (-,-) 
  g9141__1617/Y                                  -       B->Y   R     NOR2X4         1  4.0    20    13     339    (-,-) 
  g9136__4319/Y                                  -       B->Y   R     OR2X8         33 68.3    54    46     385    (-,-) 
  g9125__2346/Y                                  -       S0->Y  F     CLKMX2X2       2  5.2    22    45     430    (-,-) 
  g8970__5115/Y                                  -       A1->Y  R     AOI22X1        1  4.0    62    38     469    (-,-) 
  g8936__1705/Y                                  -       B0->Y  F     OAI2BB1X2      1  3.3    29    27     496    (-,-) 
  DATA_PATH_SF_0_s_reg[30]/D                     <<<     -      F     DFFRHQX1       1    -     -     0     496    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

