`include "pyc_reg.v"
`include "pyc_fifo.v"

`include "pyc_byte_mem.v"

`include "pyc_sync_mem.v"
`include "pyc_sync_mem_dp.v"
`include "pyc_async_fifo.v"
`include "pyc_cdc_sync.v"

// Generated by pyc-compile (pyCircuit)
// Module: JitPipelineVec

module JitPipelineVec (
  input sys_clk,
  input sys_rst,
  input [15:0] a,
  input [15:0] b,
  input sel,
  output tag,
  output [15:0] data,
  output [7:0] lo8
);

wire [24:0] PIPE0__bus_s0; // pyc.name="PIPE0__bus_s0"
wire [24:0] PIPE0__bus_s0__next; // pyc.name="PIPE0__bus_s0__next"
wire [24:0] PIPE1__bus_s1; // pyc.name="PIPE1__bus_s1"
wire [24:0] PIPE1__bus_s1__next; // pyc.name="PIPE1__bus_s1__next"
wire [24:0] PIPE2__bus_s2; // pyc.name="PIPE2__bus_s2"
wire [24:0] PIPE2__bus_s2__next; // pyc.name="PIPE2__bus_s2__next"
wire [15:0] a__jit_pipeline_vec__L19; // pyc.name="a__jit_pipeline_vec__L19"
wire [15:0] b__jit_pipeline_vec__L20; // pyc.name="b__jit_pipeline_vec__L20"
wire [24:0] bus__jit_pipeline_vec__L33; // pyc.name="bus__jit_pipeline_vec__L33"
wire [24:0] bus__jit_pipeline_vec__L35; // pyc.name="bus__jit_pipeline_vec__L35"
wire [15:0] data__jit_pipeline_vec__L26; // pyc.name="data__jit_pipeline_vec__L26"
wire [15:0] data__jit_pipeline_vec__L27; // pyc.name="data__jit_pipeline_vec__L27"
wire [15:0] data__jit_pipeline_vec__L28; // pyc.name="data__jit_pipeline_vec__L28"
wire [7:0] lo8__jit_pipeline_vec__L30; // pyc.name="lo8__jit_pipeline_vec__L30"
wire [15:0] pyc_add_3; // op=pyc.add
wire pyc_comb_10; // op=pyc.comb
wire [24:0] pyc_comb_11; // op=pyc.comb
wire [24:0] pyc_comb_13; // op=pyc.comb
wire [24:0] pyc_comb_15; // op=pyc.comb
wire [7:0] pyc_comb_20; // op=pyc.comb
wire [15:0] pyc_comb_21; // op=pyc.comb
wire pyc_comb_22; // op=pyc.comb
wire [24:0] pyc_comb_9; // op=pyc.comb
wire [24:0] pyc_concat_8; // op=pyc.concat
wire [24:0] pyc_constant_1; // op=pyc.constant
wire pyc_constant_2; // op=pyc.constant
wire pyc_eq_6; // op=pyc.eq
wire [7:0] pyc_extract_17; // op=pyc.extract
wire [15:0] pyc_extract_18; // op=pyc.extract
wire pyc_extract_19; // op=pyc.extract
wire [7:0] pyc_extract_7; // op=pyc.extract
wire [15:0] pyc_mux_5; // op=pyc.mux
wire [24:0] pyc_reg_12; // op=pyc.reg
wire [24:0] pyc_reg_14; // op=pyc.reg
wire [24:0] pyc_reg_16; // op=pyc.reg
wire [15:0] pyc_xor_4; // op=pyc.xor
wire sel__jit_pipeline_vec__L21; // pyc.name="sel__jit_pipeline_vec__L21"
wire [15:0] sum___jit_pipeline_vec__L24; // pyc.name="sum___jit_pipeline_vec__L24"
wire tag__jit_pipeline_vec__L29; // pyc.name="tag__jit_pipeline_vec__L29"
wire [15:0] x__jit_pipeline_vec__L25; // pyc.name="x__jit_pipeline_vec__L25"

// --- Combinational (netlist)
assign PIPE0__bus_s0 = pyc_reg_12;
assign PIPE1__bus_s1__next = PIPE0__bus_s0;
assign pyc_comb_13 = PIPE1__bus_s1__next;
assign PIPE1__bus_s1 = pyc_reg_14;
assign PIPE2__bus_s2__next = PIPE1__bus_s1;
assign pyc_comb_15 = PIPE2__bus_s2__next;
assign PIPE2__bus_s2 = pyc_reg_16;
assign bus__jit_pipeline_vec__L35 = PIPE2__bus_s2;
assign pyc_extract_17 = bus__jit_pipeline_vec__L35[7:0];
assign pyc_extract_18 = bus__jit_pipeline_vec__L35[23:8];
assign pyc_extract_19 = bus__jit_pipeline_vec__L35[24];
assign pyc_comb_20 = pyc_extract_17;
assign pyc_comb_21 = pyc_extract_18;
assign pyc_comb_22 = pyc_extract_19;
assign pyc_constant_1 = 25'd0;
assign pyc_constant_2 = 1'd1;
assign a__jit_pipeline_vec__L19 = a;
assign b__jit_pipeline_vec__L20 = b;
assign sel__jit_pipeline_vec__L21 = sel;
assign pyc_add_3 = (a__jit_pipeline_vec__L19 + b__jit_pipeline_vec__L20);
assign sum___jit_pipeline_vec__L24 = pyc_add_3;
assign pyc_xor_4 = (a__jit_pipeline_vec__L19 ^ b__jit_pipeline_vec__L20);
assign x__jit_pipeline_vec__L25 = pyc_xor_4;
assign data__jit_pipeline_vec__L26 = x__jit_pipeline_vec__L25;
assign data__jit_pipeline_vec__L28 = sum___jit_pipeline_vec__L24;
assign pyc_mux_5 = (sel__jit_pipeline_vec__L21 ? data__jit_pipeline_vec__L28 : data__jit_pipeline_vec__L26);
assign data__jit_pipeline_vec__L27 = pyc_mux_5;
assign pyc_eq_6 = (a__jit_pipeline_vec__L19 == b__jit_pipeline_vec__L20);
assign tag__jit_pipeline_vec__L29 = pyc_eq_6;
assign pyc_extract_7 = data__jit_pipeline_vec__L27[7:0];
assign lo8__jit_pipeline_vec__L30 = pyc_extract_7;
assign pyc_concat_8 = {tag__jit_pipeline_vec__L29, data__jit_pipeline_vec__L27, lo8__jit_pipeline_vec__L30};
assign bus__jit_pipeline_vec__L33 = pyc_concat_8;
assign PIPE0__bus_s0__next = bus__jit_pipeline_vec__L33;
assign pyc_comb_9 = pyc_constant_1;
assign pyc_comb_10 = pyc_constant_2;
assign pyc_comb_11 = PIPE0__bus_s0__next;

// --- Sequential primitives
pyc_reg #(.WIDTH(25)) pyc_reg_12_inst (
  .clk(sys_clk),
  .rst(sys_rst),
  .en(pyc_comb_10),
  .d(pyc_comb_11),
  .init(pyc_comb_9),
  .q(pyc_reg_12)
);
pyc_reg #(.WIDTH(25)) pyc_reg_14_inst (
  .clk(sys_clk),
  .rst(sys_rst),
  .en(pyc_comb_10),
  .d(pyc_comb_13),
  .init(pyc_comb_9),
  .q(pyc_reg_14)
);
pyc_reg #(.WIDTH(25)) pyc_reg_16_inst (
  .clk(sys_clk),
  .rst(sys_rst),
  .en(pyc_comb_10),
  .d(pyc_comb_15),
  .init(pyc_comb_9),
  .q(pyc_reg_16)
);

assign tag = pyc_comb_22;
assign data = pyc_comb_21;
assign lo8 = pyc_comb_20;

endmodule

