# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Syn_SinglePortRAM_tb_time_synth.v" \
"../../../../../Project-14-1-1.srcs/sources_1/new/Syn_SinglePortRAM.v" \
"../../../../../Project-14-1-1.srcs/sim_1/new/Syn_SinglePortRAM_tb.v" \

# Do not sort compile order
nosort
