
PingisprojektV2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000666c  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008666c  0008666c  0000e66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20070000  00086674  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000843c  200709b8  00087030  000109b8  2**3
                  ALLOC
  4 .stack        00002004  20078df4  0008f46c  000109b8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109b8  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109e1  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001672e  00000000  00000000  00010a3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003d2a  00000000  00000000  0002716a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008f49  00000000  00000000  0002ae94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001060  00000000  00000000  00033ddd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000f20  00000000  00000000  00034e3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001c55e  00000000  00000000  00035d5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001715f  00000000  00000000  000522bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006aa93  00000000  00000000  0006941a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000033d8  00000000  00000000  000d3eb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007adf8 	.word	0x2007adf8
   80004:	00082741 	.word	0x00082741
   80008:	0008273d 	.word	0x0008273d
   8000c:	0008273d 	.word	0x0008273d
   80010:	0008273d 	.word	0x0008273d
   80014:	0008273d 	.word	0x0008273d
   80018:	0008273d 	.word	0x0008273d
	...
   8002c:	000809e9 	.word	0x000809e9
   80030:	0008273d 	.word	0x0008273d
   80034:	00000000 	.word	0x00000000
   80038:	00080a65 	.word	0x00080a65
   8003c:	00080aa1 	.word	0x00080aa1
   80040:	0008273d 	.word	0x0008273d
   80044:	0008273d 	.word	0x0008273d
   80048:	0008273d 	.word	0x0008273d
   8004c:	0008273d 	.word	0x0008273d
   80050:	0008273d 	.word	0x0008273d
   80054:	0008273d 	.word	0x0008273d
   80058:	0008273d 	.word	0x0008273d
   8005c:	0008273d 	.word	0x0008273d
   80060:	0008273d 	.word	0x0008273d
   80064:	0008273d 	.word	0x0008273d
   80068:	00000000 	.word	0x00000000
   8006c:	000825ad 	.word	0x000825ad
   80070:	000825c1 	.word	0x000825c1
   80074:	000825d5 	.word	0x000825d5
   80078:	000825e9 	.word	0x000825e9
	...
   80084:	000802a9 	.word	0x000802a9
   80088:	0008273d 	.word	0x0008273d
   8008c:	0008273d 	.word	0x0008273d
   80090:	0008273d 	.word	0x0008273d
   80094:	0008273d 	.word	0x0008273d
   80098:	0008273d 	.word	0x0008273d
   8009c:	0008273d 	.word	0x0008273d
   800a0:	0008273d 	.word	0x0008273d
   800a4:	00000000 	.word	0x00000000
   800a8:	0008273d 	.word	0x0008273d
   800ac:	0008273d 	.word	0x0008273d
   800b0:	0008273d 	.word	0x0008273d
   800b4:	0008273d 	.word	0x0008273d
   800b8:	0008273d 	.word	0x0008273d
   800bc:	0008273d 	.word	0x0008273d
   800c0:	0008273d 	.word	0x0008273d
   800c4:	0008273d 	.word	0x0008273d
   800c8:	0008273d 	.word	0x0008273d
   800cc:	0008273d 	.word	0x0008273d
   800d0:	0008273d 	.word	0x0008273d
   800d4:	0008273d 	.word	0x0008273d
   800d8:	0008273d 	.word	0x0008273d
   800dc:	0008273d 	.word	0x0008273d
   800e0:	0008273d 	.word	0x0008273d
   800e4:	0008273d 	.word	0x0008273d
   800e8:	0008273d 	.word	0x0008273d
   800ec:	0008273d 	.word	0x0008273d
   800f0:	0008273d 	.word	0x0008273d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709b8 	.word	0x200709b8
   80110:	00000000 	.word	0x00000000
   80114:	00086674 	.word	0x00086674

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4808      	ldr	r0, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4908      	ldr	r1, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	00086674 	.word	0x00086674
   80144:	200709bc 	.word	0x200709bc
   80148:	00086674 	.word	0x00086674
   8014c:	00000000 	.word	0x00000000

00080150 <adc_setup>:
 */ 
#include <asf.h>
#include "adc_io.h"

void adc_setup()
{
   80150:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   80152:	2025      	movs	r0, #37	; 0x25
   80154:	4b0e      	ldr	r3, [pc, #56]	; (80190 <adc_setup+0x40>)
   80156:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);		// Initialize ADC
   80158:	4c0e      	ldr	r4, [pc, #56]	; (80194 <adc_setup+0x44>)
   8015a:	4620      	mov	r0, r4
   8015c:	490e      	ldr	r1, [pc, #56]	; (80198 <adc_setup+0x48>)
   8015e:	4a0f      	ldr	r2, [pc, #60]	; (8019c <adc_setup+0x4c>)
   80160:	2300      	movs	r3, #0
   80162:	4d0f      	ldr	r5, [pc, #60]	; (801a0 <adc_setup+0x50>)
   80164:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   80166:	4620      	mov	r0, r4
   80168:	2100      	movs	r1, #0
   8016a:	460a      	mov	r2, r1
   8016c:	460b      	mov	r3, r1
   8016e:	4d0d      	ldr	r5, [pc, #52]	; (801a4 <adc_setup+0x54>)
   80170:	47a8      	blx	r5
	adc_set_resolution(ADC,ADC_MR_LOWRES);
   80172:	4620      	mov	r0, r4
   80174:	2110      	movs	r1, #16
   80176:	4b0c      	ldr	r3, [pc, #48]	; (801a8 <adc_setup+0x58>)
   80178:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// Enable PB17 - AD8 for Arduino Due
   8017a:	4620      	mov	r0, r4
   8017c:	210a      	movs	r1, #10
   8017e:	4b0b      	ldr	r3, [pc, #44]	; (801ac <adc_setup+0x5c>)
   80180:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				// Setup trigger by software
   80182:	4620      	mov	r0, r4
   80184:	2100      	movs	r1, #0
   80186:	460a      	mov	r2, r1
   80188:	4b09      	ldr	r3, [pc, #36]	; (801b0 <adc_setup+0x60>)
   8018a:	4798      	blx	r3
   8018c:	bd38      	pop	{r3, r4, r5, pc}
   8018e:	bf00      	nop
   80190:	000826e9 	.word	0x000826e9
   80194:	400c0000 	.word	0x400c0000
   80198:	0a037a00 	.word	0x0a037a00
   8019c:	01312d00 	.word	0x01312d00
   801a0:	000801f1 	.word	0x000801f1
   801a4:	00080245 	.word	0x00080245
   801a8:	00080225 	.word	0x00080225
   801ac:	0008026d 	.word	0x0008026d
   801b0:	00080235 	.word	0x00080235

000801b4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
   801b4:	b9a8      	cbnz	r0, 801e2 <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   801b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   801ba:	460c      	mov	r4, r1
   801bc:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   801be:	2a00      	cmp	r2, #0
   801c0:	dd0a      	ble.n	801d8 <_read+0x24>
   801c2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   801c4:	4e08      	ldr	r6, [pc, #32]	; (801e8 <_read+0x34>)
   801c6:	4d09      	ldr	r5, [pc, #36]	; (801ec <_read+0x38>)
   801c8:	6830      	ldr	r0, [r6, #0]
   801ca:	4621      	mov	r1, r4
   801cc:	682b      	ldr	r3, [r5, #0]
   801ce:	4798      	blx	r3
		ptr++;
   801d0:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   801d2:	42bc      	cmp	r4, r7
   801d4:	d1f8      	bne.n	801c8 <_read+0x14>
   801d6:	e001      	b.n	801dc <_read+0x28>
   801d8:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
   801dc:	4640      	mov	r0, r8
   801de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   801e2:	f04f 30ff 	mov.w	r0, #4294967295
   801e6:	4770      	bx	lr
   801e8:	20078dd8 	.word	0x20078dd8
   801ec:	20078dd0 	.word	0x20078dd0

000801f0 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   801f0:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   801f2:	2401      	movs	r4, #1
   801f4:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   801f6:	2400      	movs	r4, #0
   801f8:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   801fa:	f240 2502 	movw	r5, #514	; 0x202
   801fe:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80202:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   80206:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8020a:	6845      	ldr	r5, [r0, #4]
   8020c:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   8020e:	0052      	lsls	r2, r2, #1
   80210:	fbb1 f1f2 	udiv	r1, r1, r2
   80214:	1e4a      	subs	r2, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80216:	0212      	lsls	r2, r2, #8
   80218:	b292      	uxth	r2, r2
   8021a:	4313      	orrs	r3, r2
   8021c:	6043      	str	r3, [r0, #4]
	return 0;
}
   8021e:	4620      	mov	r0, r4
   80220:	bc30      	pop	{r4, r5}
   80222:	4770      	bx	lr

00080224 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   80224:	6843      	ldr	r3, [r0, #4]
   80226:	f023 0310 	bic.w	r3, r3, #16
   8022a:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   8022c:	6843      	ldr	r3, [r0, #4]
   8022e:	4319      	orrs	r1, r3
   80230:	6041      	str	r1, [r0, #4]
   80232:	4770      	bx	lr

00080234 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80234:	6843      	ldr	r3, [r0, #4]
   80236:	4319      	orrs	r1, r3
   80238:	01d2      	lsls	r2, r2, #7
   8023a:	b2d2      	uxtb	r2, r2
   8023c:	4311      	orrs	r1, r2
   8023e:	6041      	str	r1, [r0, #4]
   80240:	4770      	bx	lr
   80242:	bf00      	nop

00080244 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80244:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80246:	6844      	ldr	r4, [r0, #4]
   80248:	4322      	orrs	r2, r4
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   8024a:	0609      	lsls	r1, r1, #24
   8024c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   80250:	430a      	orrs	r2, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80252:	071b      	lsls	r3, r3, #28
   80254:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   80258:	4313      	orrs	r3, r2
   8025a:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   8025c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80260:	4770      	bx	lr
   80262:	bf00      	nop

00080264 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80264:	2302      	movs	r3, #2
   80266:	6003      	str	r3, [r0, #0]
   80268:	4770      	bx	lr
   8026a:	bf00      	nop

0008026c <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   8026c:	2301      	movs	r3, #1
   8026e:	408b      	lsls	r3, r1
   80270:	6103      	str	r3, [r0, #16]
   80272:	4770      	bx	lr

00080274 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
   80274:	6a00      	ldr	r0, [r0, #32]
}
   80276:	4770      	bx	lr

00080278 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   80278:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   8027a:	4770      	bx	lr

0008027c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   8027c:	6943      	ldr	r3, [r0, #20]
   8027e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80282:	bf1d      	ittte	ne
   80284:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80288:	61c1      	strne	r1, [r0, #28]
	return 0;
   8028a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   8028c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8028e:	4770      	bx	lr

00080290 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80290:	6943      	ldr	r3, [r0, #20]
   80292:	f013 0f01 	tst.w	r3, #1
   80296:	d005      	beq.n	802a4 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80298:	6983      	ldr	r3, [r0, #24]
   8029a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8029e:	600b      	str	r3, [r1, #0]

	return 0;
   802a0:	2000      	movs	r0, #0
   802a2:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   802a4:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   802a6:	4770      	bx	lr

000802a8 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   802a8:	b500      	push	{lr}
   802aa:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   802ac:	4811      	ldr	r0, [pc, #68]	; (802f4 <USART0_Handler+0x4c>)
   802ae:	f10d 0107 	add.w	r1, sp, #7
   802b2:	2201      	movs	r2, #1
   802b4:	4b10      	ldr	r3, [pc, #64]	; (802f8 <USART0_Handler+0x50>)
   802b6:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   802b8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   802ba:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   802be:	2200      	movs	r2, #0
   802c0:	4b0e      	ldr	r3, [pc, #56]	; (802fc <USART0_Handler+0x54>)
   802c2:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   802c4:	4b0e      	ldr	r3, [pc, #56]	; (80300 <USART0_Handler+0x58>)
   802c6:	781b      	ldrb	r3, [r3, #0]
   802c8:	f89d 1007 	ldrb.w	r1, [sp, #7]
   802cc:	4a0d      	ldr	r2, [pc, #52]	; (80304 <USART0_Handler+0x5c>)
   802ce:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   802d0:	2b9b      	cmp	r3, #155	; 0x9b
   802d2:	d103      	bne.n	802dc <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   802d4:	2200      	movs	r2, #0
   802d6:	4b0a      	ldr	r3, [pc, #40]	; (80300 <USART0_Handler+0x58>)
   802d8:	701a      	strb	r2, [r3, #0]
   802da:	e002      	b.n	802e2 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   802dc:	3301      	adds	r3, #1
   802de:	4a08      	ldr	r2, [pc, #32]	; (80300 <USART0_Handler+0x58>)
   802e0:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   802e2:	2201      	movs	r2, #1
   802e4:	4b05      	ldr	r3, [pc, #20]	; (802fc <USART0_Handler+0x54>)
   802e6:	701a      	strb	r2, [r3, #0]
   802e8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   802ec:	b662      	cpsie	i
}
   802ee:	b003      	add	sp, #12
   802f0:	f85d fb04 	ldr.w	pc, [sp], #4
   802f4:	40098000 	.word	0x40098000
   802f8:	00081f7d 	.word	0x00081f7d
   802fc:	20070146 	.word	0x20070146
   80300:	20070a70 	.word	0x20070a70
   80304:	200709d4 	.word	0x200709d4

00080308 <pwm_set_duty_cycle>:

/************************************************************************/
/* Set duty cycle of PWM signal                                         */
/************************************************************************/
void pwm_set_duty_cycle(uint32_t duty_cycle)
{
   80308:	b508      	push	{r3, lr}
   8030a:	4602      	mov	r2, r0
	pwm_channel_update_duty(PWM, &pwm_instance, duty_cycle);
   8030c:	4802      	ldr	r0, [pc, #8]	; (80318 <pwm_set_duty_cycle+0x10>)
   8030e:	4903      	ldr	r1, [pc, #12]	; (8031c <pwm_set_duty_cycle+0x14>)
   80310:	4b03      	ldr	r3, [pc, #12]	; (80320 <pwm_set_duty_cycle+0x18>)
   80312:	4798      	blx	r3
   80314:	bd08      	pop	{r3, pc}
   80316:	bf00      	nop
   80318:	40094000 	.word	0x40094000
   8031c:	20070a74 	.word	0x20070a74
   80320:	000821e9 	.word	0x000821e9

00080324 <pwm_setup>:
#include "pwm_io.h"

static pwm_channel_t pwm_instance;

int pwm_setup(void)
{
   80324:	b530      	push	{r4, r5, lr}
   80326:	b085      	sub	sp, #20
	
	if (pmc_enable_periph_clk(ID_PWM) == 0) {
   80328:	2024      	movs	r0, #36	; 0x24
   8032a:	4b15      	ldr	r3, [pc, #84]	; (80380 <pwm_setup+0x5c>)
   8032c:	4798      	blx	r3
   8032e:	bb28      	cbnz	r0, 8037c <pwm_setup+0x58>
		pwm_clock_t pwm_clock = {
   80330:	4b14      	ldr	r3, [pc, #80]	; (80384 <pwm_setup+0x60>)
   80332:	9301      	str	r3, [sp, #4]
   80334:	2400      	movs	r4, #0
   80336:	9402      	str	r4, [sp, #8]
   80338:	4b13      	ldr	r3, [pc, #76]	; (80388 <pwm_setup+0x64>)
   8033a:	9303      	str	r3, [sp, #12]
			.ul_clka = PWM_FREQUENCY * PWM_RESOLUTION,
			.ul_clkb = 0,
			.ul_mck = sysclk_get_cpu_hz()
		};
		pwm_init(PWM, &pwm_clock);
   8033c:	4d13      	ldr	r5, [pc, #76]	; (8038c <pwm_setup+0x68>)
   8033e:	4628      	mov	r0, r5
   80340:	a901      	add	r1, sp, #4
   80342:	4b13      	ldr	r3, [pc, #76]	; (80390 <pwm_setup+0x6c>)
   80344:	4798      	blx	r3
		pwm_instance.alignment = PWM_ALIGN_LEFT;
   80346:	4913      	ldr	r1, [pc, #76]	; (80394 <pwm_setup+0x70>)
   80348:	810c      	strh	r4, [r1, #8]
		pwm_instance.polarity = PWM_LOW;
   8034a:	728c      	strb	r4, [r1, #10]
		pwm_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8034c:	230b      	movs	r3, #11
   8034e:	604b      	str	r3, [r1, #4]
		pwm_instance.ul_period = PWM_RESOLUTION;
   80350:	f240 33e7 	movw	r3, #999	; 0x3e7
   80354:	610b      	str	r3, [r1, #16]
		pwm_instance.ul_duty = 0;
   80356:	60cc      	str	r4, [r1, #12]
		pwm_instance.channel = PWM_CHANNEL_0;
   80358:	600c      	str	r4, [r1, #0]
		pwm_channel_init(PWM, &pwm_instance);
   8035a:	4628      	mov	r0, r5
   8035c:	4b0e      	ldr	r3, [pc, #56]	; (80398 <pwm_setup+0x74>)
   8035e:	4798      	blx	r3
		pio_set_peripheral(PWM_PIO, PWM_PIO_PERIPHERAL, PWM_PIO_PIN);
   80360:	480e      	ldr	r0, [pc, #56]	; (8039c <pwm_setup+0x78>)
   80362:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80366:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   8036a:	4b0d      	ldr	r3, [pc, #52]	; (803a0 <pwm_setup+0x7c>)
   8036c:	4798      	blx	r3
		pwm_channel_enable(PWM, PWM_CHANNEL_0);
   8036e:	4628      	mov	r0, r5
   80370:	4621      	mov	r1, r4
   80372:	4b0c      	ldr	r3, [pc, #48]	; (803a4 <pwm_setup+0x80>)
   80374:	4798      	blx	r3
		pwm_set_duty_cycle(0);
   80376:	4620      	mov	r0, r4
   80378:	4b0b      	ldr	r3, [pc, #44]	; (803a8 <pwm_setup+0x84>)
   8037a:	4798      	blx	r3
	}

}
   8037c:	b005      	add	sp, #20
   8037e:	bd30      	pop	{r4, r5, pc}
   80380:	000826e9 	.word	0x000826e9
   80384:	000f3e58 	.word	0x000f3e58
   80388:	0501bd00 	.word	0x0501bd00
   8038c:	40094000 	.word	0x40094000
   80390:	00082095 	.word	0x00082095
   80394:	20070a74 	.word	0x20070a74
   80398:	000820e1 	.word	0x000820e1
   8039c:	400e1000 	.word	0x400e1000
   803a0:	00082345 	.word	0x00082345
   803a4:	0008220d 	.word	0x0008220d
   803a8:	00080309 	.word	0x00080309

000803ac <task_com>:
 */ 
#include <asf.h>
#include "variables.h"

void task_com(void *pvParameters)
{
   803ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   803b0:	b086      	sub	sp, #24
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = timer;
   803b2:	4b22      	ldr	r3, [pc, #136]	; (8043c <task_com+0x90>)
   803b4:	f8b3 9000 	ldrh.w	r9, [r3]
	
	xLastWakeTime = xTaskGetTickCount();
   803b8:	4b21      	ldr	r3, [pc, #132]	; (80440 <task_com+0x94>)
   803ba:	4798      	blx	r3
   803bc:	f8ad 0016 	strh.w	r0, [sp, #22]
	uint16_t string[LINJAR_BUFFER_LENGTH] = {0};
   803c0:	2300      	movs	r3, #0
   803c2:	9300      	str	r3, [sp, #0]
   803c4:	9301      	str	r3, [sp, #4]
   803c6:	9302      	str	r3, [sp, #8]
   803c8:	9303      	str	r3, [sp, #12]
   803ca:	9304      	str	r3, [sp, #16]
	
	
	while(1)
	{
		if (xSemaphoreTake(variables, portMAX_DELAY))
   803cc:	4d1d      	ldr	r5, [pc, #116]	; (80444 <task_com+0x98>)
   803ce:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80464 <task_com+0xb8>
		{
			itoa(mat_varde, string, 10);
   803d2:	f8df a094 	ldr.w	sl, [pc, #148]	; 80468 <task_com+0xbc>
	uint16_t string[LINJAR_BUFFER_LENGTH] = {0};
	
	
	while(1)
	{
		if (xSemaphoreTake(variables, portMAX_DELAY))
   803d6:	6828      	ldr	r0, [r5, #0]
   803d8:	2100      	movs	r1, #0
   803da:	f64f 72ff 	movw	r2, #65535	; 0xffff
   803de:	460b      	mov	r3, r1
   803e0:	47c0      	blx	r8
   803e2:	b320      	cbz	r0, 8042e <task_com+0x82>
		{
			itoa(mat_varde, string, 10);
   803e4:	f8ba 0000 	ldrh.w	r0, [sl]
   803e8:	4669      	mov	r1, sp
   803ea:	220a      	movs	r2, #10
   803ec:	4f16      	ldr	r7, [pc, #88]	; (80448 <task_com+0x9c>)
   803ee:	47b8      	blx	r7
			printf(string);
   803f0:	4668      	mov	r0, sp
   803f2:	4c16      	ldr	r4, [pc, #88]	; (8044c <task_com+0xa0>)
   803f4:	47a0      	blx	r4
			printf("\n");
   803f6:	4e16      	ldr	r6, [pc, #88]	; (80450 <task_com+0xa4>)
   803f8:	4630      	mov	r0, r6
   803fa:	47a0      	blx	r4
			
			itoa(fel_varde, string, 10);
   803fc:	4b15      	ldr	r3, [pc, #84]	; (80454 <task_com+0xa8>)
   803fe:	f9b3 0000 	ldrsh.w	r0, [r3]
   80402:	4669      	mov	r1, sp
   80404:	220a      	movs	r2, #10
   80406:	47b8      	blx	r7
			printf(string);
   80408:	4668      	mov	r0, sp
   8040a:	47a0      	blx	r4
			printf("\n");
   8040c:	4630      	mov	r0, r6
   8040e:	47a0      	blx	r4
			
			itoa(ut_varde, string, 10);
   80410:	4b11      	ldr	r3, [pc, #68]	; (80458 <task_com+0xac>)
   80412:	8818      	ldrh	r0, [r3, #0]
   80414:	4669      	mov	r1, sp
   80416:	220a      	movs	r2, #10
   80418:	47b8      	blx	r7
			printf(string);
   8041a:	4668      	mov	r0, sp
   8041c:	47a0      	blx	r4
			printf("\n");
   8041e:	4630      	mov	r0, r6
   80420:	47a0      	blx	r4
			xSemaphoreGive(variables);
   80422:	6828      	ldr	r0, [r5, #0]
   80424:	2100      	movs	r1, #0
   80426:	460a      	mov	r2, r1
   80428:	460b      	mov	r3, r1
   8042a:	4c0c      	ldr	r4, [pc, #48]	; (8045c <task_com+0xb0>)
   8042c:	47a0      	blx	r4
		}
		
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);
   8042e:	f10d 0016 	add.w	r0, sp, #22
   80432:	4649      	mov	r1, r9
   80434:	4b0a      	ldr	r3, [pc, #40]	; (80460 <task_com+0xb4>)
   80436:	4798      	blx	r3

	}
   80438:	e7cd      	b.n	803d6 <task_com+0x2a>
   8043a:	bf00      	nop
   8043c:	20078ddc 	.word	0x20078ddc
   80440:	000814a9 	.word	0x000814a9
   80444:	2007014c 	.word	0x2007014c
   80448:	0008318d 	.word	0x0008318d
   8044c:	00083135 	.word	0x00083135
   80450:	00086468 	.word	0x00086468
   80454:	20078d98 	.word	0x20078d98
   80458:	20078ccc 	.word	0x20078ccc
   8045c:	00080e65 	.word	0x00080e65
   80460:	000816f9 	.word	0x000816f9
   80464:	0008101d 	.word	0x0008101d
   80468:	20078d9a 	.word	0x20078d9a

0008046c <filter>:
	}
	
}

int filter(int adc_val)
{
   8046c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	static int xbuff[BL] ={0};
	float sum = 0;
	
	for (int i = BL; i > 0; i--)
	{
		xbuff[i] = xbuff[i-1];
   80470:	4c14      	ldr	r4, [pc, #80]	; (804c4 <filter+0x58>)
   80472:	68e3      	ldr	r3, [r4, #12]
   80474:	6123      	str	r3, [r4, #16]
   80476:	68a3      	ldr	r3, [r4, #8]
   80478:	60e3      	str	r3, [r4, #12]
   8047a:	6863      	ldr	r3, [r4, #4]
   8047c:	60a3      	str	r3, [r4, #8]
   8047e:	6823      	ldr	r3, [r4, #0]
   80480:	6063      	str	r3, [r4, #4]
	}
	
	xbuff[0] = (float) adc_val;
   80482:	4b11      	ldr	r3, [pc, #68]	; (804c8 <filter+0x5c>)
   80484:	4798      	blx	r3
   80486:	4b11      	ldr	r3, [pc, #68]	; (804cc <filter+0x60>)
   80488:	4798      	blx	r3
   8048a:	6020      	str	r0, [r4, #0]
   8048c:	4625      	mov	r5, r4
   8048e:	4f10      	ldr	r7, [pc, #64]	; (804d0 <filter+0x64>)
   80490:	3410      	adds	r4, #16
}

int filter(int adc_val)
{
	static int xbuff[BL] ={0};
	float sum = 0;
   80492:	2600      	movs	r6, #0
	
	xbuff[0] = (float) adc_val;
	
	for (int i = 0; i < BL; i++)
	{
		sum += (xbuff[i]*B[i]);
   80494:	f8df a030 	ldr.w	sl, [pc, #48]	; 804c8 <filter+0x5c>
   80498:	f8df 9038 	ldr.w	r9, [pc, #56]	; 804d4 <filter+0x68>
   8049c:	f8df 8038 	ldr.w	r8, [pc, #56]	; 804d8 <filter+0x6c>
   804a0:	f857 bb04 	ldr.w	fp, [r7], #4
   804a4:	f855 0b04 	ldr.w	r0, [r5], #4
   804a8:	47d0      	blx	sl
   804aa:	4659      	mov	r1, fp
   804ac:	47c8      	blx	r9
   804ae:	4601      	mov	r1, r0
   804b0:	4630      	mov	r0, r6
   804b2:	47c0      	blx	r8
   804b4:	4606      	mov	r6, r0
		xbuff[i] = xbuff[i-1];
	}
	
	xbuff[0] = (float) adc_val;
	
	for (int i = 0; i < BL; i++)
   804b6:	42a5      	cmp	r5, r4
   804b8:	d1f2      	bne.n	804a0 <filter+0x34>
	{
		sum += (xbuff[i]*B[i]);
	}
	return (int) sum;
   804ba:	4b04      	ldr	r3, [pc, #16]	; (804cc <filter+0x60>)
   804bc:	4798      	blx	r3
   804be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   804c2:	bf00      	nop
   804c4:	20070a9c 	.word	0x20070a9c
   804c8:	00082bc1 	.word	0x00082bc1
   804cc:	00082ff5 	.word	0x00082ff5
   804d0:	2007012c 	.word	0x2007012c
   804d4:	00082c69 	.word	0x00082c69
   804d8:	00082a59 	.word	0x00082a59

000804dc <task_reg>:
#include "pwm_io.h"
#include "FIRkoef.h"
#include "task_reg.h"

void task_reg(void *pvParameters)
{
   804dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   804e0:	b085      	sub	sp, #20
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = timer;
   804e2:	4b4d      	ldr	r3, [pc, #308]	; (80618 <task_reg+0x13c>)
   804e4:	881b      	ldrh	r3, [r3, #0]
   804e6:	9301      	str	r3, [sp, #4]
	xLastWakeTime = xTaskGetTickCount();
   804e8:	4b4c      	ldr	r3, [pc, #304]	; (8061c <task_reg+0x140>)
   804ea:	4798      	blx	r3
   804ec:	f8ad 000e 	strh.w	r0, [sp, #14]
	
	char reg_buffer[50] = {0};
	int i_sum = 0;
   804f0:	f04f 0b00 	mov.w	fp, #0
	
	while(1)
	{
 		/*Start ADC and read the value */
 		adc_start(ADC);
 		while ((adc_get_status(ADC) & 0x1<<24) == 0);
   804f4:	4d4a      	ldr	r5, [pc, #296]	; (80620 <task_reg+0x144>)
	int offset = 600;
	
	while(1)
	{
 		/*Start ADC and read the value */
 		adc_start(ADC);
   804f6:	484b      	ldr	r0, [pc, #300]	; (80624 <task_reg+0x148>)
   804f8:	4b4b      	ldr	r3, [pc, #300]	; (80628 <task_reg+0x14c>)
   804fa:	4798      	blx	r3
 		while ((adc_get_status(ADC) & 0x1<<24) == 0);
   804fc:	4c49      	ldr	r4, [pc, #292]	; (80624 <task_reg+0x148>)
   804fe:	4620      	mov	r0, r4
   80500:	47a8      	blx	r5
   80502:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   80506:	d0fa      	beq.n	804fe <task_reg+0x22>
		int adc_val = adc_get_latest_value(ADC);
   80508:	4846      	ldr	r0, [pc, #280]	; (80624 <task_reg+0x148>)
   8050a:	4b48      	ldr	r3, [pc, #288]	; (8062c <task_reg+0x150>)
   8050c:	4798      	blx	r3
		
		adc_val = filter(adc_val);
   8050e:	4b48      	ldr	r3, [pc, #288]	; (80630 <task_reg+0x154>)
   80510:	4798      	blx	r3
		
		
		/*------------To calculate the real distance in mm to the ball.---------------*/
		
		int index = min(max((adc_val/10) - 1,0),LINJAR_ARRAY-2);
   80512:	4a48      	ldr	r2, [pc, #288]	; (80634 <task_reg+0x158>)
   80514:	fb82 2300 	smull	r2, r3, r2, r0
   80518:	43c2      	mvns	r2, r0
   8051a:	0fd2      	lsrs	r2, r2, #31
   8051c:	ebc2 02a3 	rsb	r2, r2, r3, asr #2
   80520:	2a61      	cmp	r2, #97	; 0x61
   80522:	bfd4      	ite	le
   80524:	ea22 72e2 	bicle.w	r2, r2, r2, asr #31
   80528:	2262      	movgt	r2, #98	; 0x62
		// get the value in mm
		//int bas_val = adc_val_in_mm[index];
		/* to get the values we might lose in "index" 
		by calculating a diff between the element 
		in the location and the next location in the list */
		int diff = adc_val_in_mm[index] - adc_val_in_mm[index+1];
   8052a:	4f43      	ldr	r7, [pc, #268]	; (80638 <task_reg+0x15c>)
   8052c:	f837 4012 	ldrh.w	r4, [r7, r2, lsl #1]
		// * ((adc_val % 10)/10));
		int pol = (diff *(adc_val % 10))/10; 
   80530:	4e40      	ldr	r6, [pc, #256]	; (80634 <task_reg+0x158>)
   80532:	fb86 3100 	smull	r3, r1, r6, r0
   80536:	17c3      	asrs	r3, r0, #31
   80538:	ebc3 01a1 	rsb	r1, r3, r1, asr #2
   8053c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   80540:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
		// get the value in mm
		//int bas_val = adc_val_in_mm[index];
		/* to get the values we might lose in "index" 
		by calculating a diff between the element 
		in the location and the next location in the list */
		int diff = adc_val_in_mm[index] - adc_val_in_mm[index+1];
   80544:	3201      	adds	r2, #1
   80546:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
   8054a:	1aa2      	subs	r2, r4, r2
		// * ((adc_val % 10)/10));
		int pol = (diff *(adc_val % 10))/10; 
   8054c:	fb02 f300 	mul.w	r3, r2, r0
   80550:	fb86 2603 	smull	r2, r6, r6, r3
   80554:	17db      	asrs	r3, r3, #31
   80556:	ebc3 03a6 	rsb	r3, r3, r6, asr #2
		// the real distance.
		int real_distance = adc_val_in_mm[index] - pol;
   8055a:	1ae6      	subs	r6, r4, r3
		/*-------------------------------------------------------
		
		
		---------------The regulation-process-------------------*/
		n_err = bor_varde - real_distance;
   8055c:	4b37      	ldr	r3, [pc, #220]	; (8063c <task_reg+0x160>)
   8055e:	881c      	ldrh	r4, [r3, #0]
   80560:	1ba4      	subs	r4, r4, r6
		i_sum += n_err;
   80562:	44a3      	add	fp, r4
		m_err = n_err - g_err;
		/*----------P-REGULATOR----------*/
		float p_regler = (float) (n_err * (-p_varde))+offset;
   80564:	4b36      	ldr	r3, [pc, #216]	; (80640 <task_reg+0x164>)
   80566:	681f      	ldr	r7, [r3, #0]
   80568:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
   8056c:	f8df a114 	ldr.w	sl, [pc, #276]	; 80684 <task_reg+0x1a8>
   80570:	4620      	mov	r0, r4
   80572:	47d0      	blx	sl
   80574:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80688 <task_reg+0x1ac>
   80578:	4639      	mov	r1, r7
   8057a:	47c8      	blx	r9
   8057c:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8068c <task_reg+0x1b0>
   80580:	4930      	ldr	r1, [pc, #192]	; (80644 <task_reg+0x168>)
   80582:	47c0      	blx	r8
   80584:	9000      	str	r0, [sp, #0]
		
		//float styrvarde = (float) p_regler;
// 		/*----------I-REGULATOR----------*/
 		float i_regler = (float) (((i_sum*(timer/1000))/i_varde) * (-p_varde)) +offset;
   80586:	4b24      	ldr	r3, [pc, #144]	; (80618 <task_reg+0x13c>)
   80588:	8818      	ldrh	r0, [r3, #0]
   8058a:	4b2f      	ldr	r3, [pc, #188]	; (80648 <task_reg+0x16c>)
   8058c:	fba3 3000 	umull	r3, r0, r3, r0
   80590:	0980      	lsrs	r0, r0, #6
   80592:	fb0b f000 	mul.w	r0, fp, r0
   80596:	47d0      	blx	sl
   80598:	4b2c      	ldr	r3, [pc, #176]	; (8064c <task_reg+0x170>)
   8059a:	6819      	ldr	r1, [r3, #0]
   8059c:	4b2c      	ldr	r3, [pc, #176]	; (80650 <task_reg+0x174>)
   8059e:	4798      	blx	r3
   805a0:	4601      	mov	r1, r0
   805a2:	4638      	mov	r0, r7
   805a4:	47c8      	blx	r9
   805a6:	4927      	ldr	r1, [pc, #156]	; (80644 <task_reg+0x168>)
   805a8:	47c0      	blx	r8
   805aa:	4601      	mov	r1, r0
// 		/*----------D-REGULATOR----------*/
// 		float d_regler = (float) (((m_err/timer)*d_varde) * -p_varde)+offset;
// 		/*----------PID----------*/
 		float styrvarde = p_regler + i_regler; //+ d_regler;
   805ac:	9800      	ldr	r0, [sp, #0]
   805ae:	47c0      	blx	r8
   805b0:	4680      	mov	r8, r0
		
		g_err = n_err;
		 		
	 		if (styrvarde > 999)
   805b2:	4928      	ldr	r1, [pc, #160]	; (80654 <task_reg+0x178>)
   805b4:	4b28      	ldr	r3, [pc, #160]	; (80658 <task_reg+0x17c>)
   805b6:	4798      	blx	r3
   805b8:	b938      	cbnz	r0, 805ca <task_reg+0xee>
	 		{
	 			styrvarde = 999;
	 		}
	 		else if(styrvarde < 0)
   805ba:	4640      	mov	r0, r8
   805bc:	2100      	movs	r1, #0
   805be:	4b27      	ldr	r3, [pc, #156]	; (8065c <task_reg+0x180>)
   805c0:	4798      	blx	r3
   805c2:	b120      	cbz	r0, 805ce <task_reg+0xf2>
	 		{
	 			styrvarde = 0;
   805c4:	f04f 0800 	mov.w	r8, #0
   805c8:	e001      	b.n	805ce <task_reg+0xf2>
		
		g_err = n_err;
		 		
	 		if (styrvarde > 999)
	 		{
	 			styrvarde = 999;
   805ca:	f8df 8088 	ldr.w	r8, [pc, #136]	; 80654 <task_reg+0x178>
	 		else if(styrvarde < 0)
	 		{
	 			styrvarde = 0;
	 		}
		/*-----------WRITE TO ARDUINO-----------*/
		pwm_set_duty_cycle(styrvarde);
   805ce:	4640      	mov	r0, r8
   805d0:	4b23      	ldr	r3, [pc, #140]	; (80660 <task_reg+0x184>)
   805d2:	4798      	blx	r3
   805d4:	4b23      	ldr	r3, [pc, #140]	; (80664 <task_reg+0x188>)
   805d6:	4798      	blx	r3
		
		if (xSemaphoreTake(variables, portMAX_DELAY))
   805d8:	4b23      	ldr	r3, [pc, #140]	; (80668 <task_reg+0x18c>)
   805da:	6818      	ldr	r0, [r3, #0]
   805dc:	2100      	movs	r1, #0
   805de:	f64f 72ff 	movw	r2, #65535	; 0xffff
   805e2:	460b      	mov	r3, r1
   805e4:	4f21      	ldr	r7, [pc, #132]	; (8066c <task_reg+0x190>)
   805e6:	47b8      	blx	r7
   805e8:	b178      	cbz	r0, 8060a <task_reg+0x12e>
		{
			mat_varde = real_distance;
   805ea:	4b21      	ldr	r3, [pc, #132]	; (80670 <task_reg+0x194>)
   805ec:	801e      	strh	r6, [r3, #0]
			fel_varde = n_err;
   805ee:	4b21      	ldr	r3, [pc, #132]	; (80674 <task_reg+0x198>)
   805f0:	801c      	strh	r4, [r3, #0]
			ut_varde = styrvarde;
   805f2:	4640      	mov	r0, r8
   805f4:	4b1a      	ldr	r3, [pc, #104]	; (80660 <task_reg+0x184>)
   805f6:	4798      	blx	r3
   805f8:	4b1f      	ldr	r3, [pc, #124]	; (80678 <task_reg+0x19c>)
   805fa:	8018      	strh	r0, [r3, #0]
			xSemaphoreGive(variables);
   805fc:	4b1a      	ldr	r3, [pc, #104]	; (80668 <task_reg+0x18c>)
   805fe:	6818      	ldr	r0, [r3, #0]
   80600:	2100      	movs	r1, #0
   80602:	460a      	mov	r2, r1
   80604:	460b      	mov	r3, r1
   80606:	4c1d      	ldr	r4, [pc, #116]	; (8067c <task_reg+0x1a0>)
   80608:	47a0      	blx	r4
		}
		
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);
   8060a:	f10d 000e 	add.w	r0, sp, #14
   8060e:	9901      	ldr	r1, [sp, #4]
   80610:	4b1b      	ldr	r3, [pc, #108]	; (80680 <task_reg+0x1a4>)
   80612:	4798      	blx	r3
	}
   80614:	e76f      	b.n	804f6 <task_reg+0x1a>
   80616:	bf00      	nop
   80618:	20078ddc 	.word	0x20078ddc
   8061c:	000814a9 	.word	0x000814a9
   80620:	00080279 	.word	0x00080279
   80624:	400c0000 	.word	0x400c0000
   80628:	00080265 	.word	0x00080265
   8062c:	00080275 	.word	0x00080275
   80630:	0008046d 	.word	0x0008046d
   80634:	66666667 	.word	0x66666667
   80638:	20078cd0 	.word	0x20078cd0
   8063c:	20078dec 	.word	0x20078dec
   80640:	20078de0 	.word	0x20078de0
   80644:	44160000 	.word	0x44160000
   80648:	10624dd3 	.word	0x10624dd3
   8064c:	20078de4 	.word	0x20078de4
   80650:	00082dd1 	.word	0x00082dd1
   80654:	4479c000 	.word	0x4479c000
   80658:	00082fe1 	.word	0x00082fe1
   8065c:	00082fa5 	.word	0x00082fa5
   80660:	00083041 	.word	0x00083041
   80664:	00080309 	.word	0x00080309
   80668:	2007014c 	.word	0x2007014c
   8066c:	0008101d 	.word	0x0008101d
   80670:	20078d9a 	.word	0x20078d9a
   80674:	20078d98 	.word	0x20078d98
   80678:	20078ccc 	.word	0x20078ccc
   8067c:	00080e65 	.word	0x00080e65
   80680:	000816f9 	.word	0x000816f9
   80684:	00082bc1 	.word	0x00082bc1
   80688:	00082c69 	.word	0x00082c69
   8068c:	00082a59 	.word	0x00082a59

00080690 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80690:	b5f0      	push	{r4, r5, r6, r7, lr}
   80692:	b083      	sub	sp, #12
   80694:	4604      	mov	r4, r0
   80696:	460d      	mov	r5, r1
	uint32_t val = 0;
   80698:	2300      	movs	r3, #0
   8069a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8069c:	4b1f      	ldr	r3, [pc, #124]	; (8071c <usart_serial_getchar+0x8c>)
   8069e:	4298      	cmp	r0, r3
   806a0:	d107      	bne.n	806b2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   806a2:	461f      	mov	r7, r3
   806a4:	4e1e      	ldr	r6, [pc, #120]	; (80720 <usart_serial_getchar+0x90>)
   806a6:	4638      	mov	r0, r7
   806a8:	4629      	mov	r1, r5
   806aa:	47b0      	blx	r6
   806ac:	2800      	cmp	r0, #0
   806ae:	d1fa      	bne.n	806a6 <usart_serial_getchar+0x16>
   806b0:	e019      	b.n	806e6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   806b2:	4b1c      	ldr	r3, [pc, #112]	; (80724 <usart_serial_getchar+0x94>)
   806b4:	4298      	cmp	r0, r3
   806b6:	d109      	bne.n	806cc <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   806b8:	461f      	mov	r7, r3
   806ba:	4e1b      	ldr	r6, [pc, #108]	; (80728 <usart_serial_getchar+0x98>)
   806bc:	4638      	mov	r0, r7
   806be:	a901      	add	r1, sp, #4
   806c0:	47b0      	blx	r6
   806c2:	2800      	cmp	r0, #0
   806c4:	d1fa      	bne.n	806bc <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   806c6:	9b01      	ldr	r3, [sp, #4]
   806c8:	702b      	strb	r3, [r5, #0]
   806ca:	e019      	b.n	80700 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   806cc:	4b17      	ldr	r3, [pc, #92]	; (8072c <usart_serial_getchar+0x9c>)
   806ce:	4298      	cmp	r0, r3
   806d0:	d109      	bne.n	806e6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   806d2:	461e      	mov	r6, r3
   806d4:	4c14      	ldr	r4, [pc, #80]	; (80728 <usart_serial_getchar+0x98>)
   806d6:	4630      	mov	r0, r6
   806d8:	a901      	add	r1, sp, #4
   806da:	47a0      	blx	r4
   806dc:	2800      	cmp	r0, #0
   806de:	d1fa      	bne.n	806d6 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   806e0:	9b01      	ldr	r3, [sp, #4]
   806e2:	702b      	strb	r3, [r5, #0]
   806e4:	e018      	b.n	80718 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   806e6:	4b12      	ldr	r3, [pc, #72]	; (80730 <usart_serial_getchar+0xa0>)
   806e8:	429c      	cmp	r4, r3
   806ea:	d109      	bne.n	80700 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   806ec:	461e      	mov	r6, r3
   806ee:	4c0e      	ldr	r4, [pc, #56]	; (80728 <usart_serial_getchar+0x98>)
   806f0:	4630      	mov	r0, r6
   806f2:	a901      	add	r1, sp, #4
   806f4:	47a0      	blx	r4
   806f6:	2800      	cmp	r0, #0
   806f8:	d1fa      	bne.n	806f0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   806fa:	9b01      	ldr	r3, [sp, #4]
   806fc:	702b      	strb	r3, [r5, #0]
   806fe:	e00b      	b.n	80718 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80700:	4b0c      	ldr	r3, [pc, #48]	; (80734 <usart_serial_getchar+0xa4>)
   80702:	429c      	cmp	r4, r3
   80704:	d108      	bne.n	80718 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80706:	461e      	mov	r6, r3
   80708:	4c07      	ldr	r4, [pc, #28]	; (80728 <usart_serial_getchar+0x98>)
   8070a:	4630      	mov	r0, r6
   8070c:	a901      	add	r1, sp, #4
   8070e:	47a0      	blx	r4
   80710:	2800      	cmp	r0, #0
   80712:	d1fa      	bne.n	8070a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80714:	9b01      	ldr	r3, [sp, #4]
   80716:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80718:	b003      	add	sp, #12
   8071a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8071c:	400e0800 	.word	0x400e0800
   80720:	0008225d 	.word	0x0008225d
   80724:	40098000 	.word	0x40098000
   80728:	00080291 	.word	0x00080291
   8072c:	4009c000 	.word	0x4009c000
   80730:	400a0000 	.word	0x400a0000
   80734:	400a4000 	.word	0x400a4000

00080738 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80738:	b570      	push	{r4, r5, r6, lr}
   8073a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   8073c:	4b1e      	ldr	r3, [pc, #120]	; (807b8 <usart_serial_putchar+0x80>)
   8073e:	4298      	cmp	r0, r3
   80740:	d108      	bne.n	80754 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
   80742:	461e      	mov	r6, r3
   80744:	4d1d      	ldr	r5, [pc, #116]	; (807bc <usart_serial_putchar+0x84>)
   80746:	4630      	mov	r0, r6
   80748:	4621      	mov	r1, r4
   8074a:	47a8      	blx	r5
   8074c:	2800      	cmp	r0, #0
   8074e:	d1fa      	bne.n	80746 <usart_serial_putchar+0xe>
		return 1;
   80750:	2001      	movs	r0, #1
   80752:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80754:	4b1a      	ldr	r3, [pc, #104]	; (807c0 <usart_serial_putchar+0x88>)
   80756:	4298      	cmp	r0, r3
   80758:	d108      	bne.n	8076c <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
   8075a:	461e      	mov	r6, r3
   8075c:	4d19      	ldr	r5, [pc, #100]	; (807c4 <usart_serial_putchar+0x8c>)
   8075e:	4630      	mov	r0, r6
   80760:	4621      	mov	r1, r4
   80762:	47a8      	blx	r5
   80764:	2800      	cmp	r0, #0
   80766:	d1fa      	bne.n	8075e <usart_serial_putchar+0x26>
		return 1;
   80768:	2001      	movs	r0, #1
   8076a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8076c:	4b16      	ldr	r3, [pc, #88]	; (807c8 <usart_serial_putchar+0x90>)
   8076e:	4298      	cmp	r0, r3
   80770:	d108      	bne.n	80784 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
   80772:	461e      	mov	r6, r3
   80774:	4d13      	ldr	r5, [pc, #76]	; (807c4 <usart_serial_putchar+0x8c>)
   80776:	4630      	mov	r0, r6
   80778:	4621      	mov	r1, r4
   8077a:	47a8      	blx	r5
   8077c:	2800      	cmp	r0, #0
   8077e:	d1fa      	bne.n	80776 <usart_serial_putchar+0x3e>
		return 1;
   80780:	2001      	movs	r0, #1
   80782:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80784:	4b11      	ldr	r3, [pc, #68]	; (807cc <usart_serial_putchar+0x94>)
   80786:	4298      	cmp	r0, r3
   80788:	d108      	bne.n	8079c <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
   8078a:	461e      	mov	r6, r3
   8078c:	4d0d      	ldr	r5, [pc, #52]	; (807c4 <usart_serial_putchar+0x8c>)
   8078e:	4630      	mov	r0, r6
   80790:	4621      	mov	r1, r4
   80792:	47a8      	blx	r5
   80794:	2800      	cmp	r0, #0
   80796:	d1fa      	bne.n	8078e <usart_serial_putchar+0x56>
		return 1;
   80798:	2001      	movs	r0, #1
   8079a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8079c:	4b0c      	ldr	r3, [pc, #48]	; (807d0 <usart_serial_putchar+0x98>)
   8079e:	4298      	cmp	r0, r3
   807a0:	d108      	bne.n	807b4 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
   807a2:	461e      	mov	r6, r3
   807a4:	4d07      	ldr	r5, [pc, #28]	; (807c4 <usart_serial_putchar+0x8c>)
   807a6:	4630      	mov	r0, r6
   807a8:	4621      	mov	r1, r4
   807aa:	47a8      	blx	r5
   807ac:	2800      	cmp	r0, #0
   807ae:	d1fa      	bne.n	807a6 <usart_serial_putchar+0x6e>
		return 1;
   807b0:	2001      	movs	r0, #1
   807b2:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   807b4:	2000      	movs	r0, #0
}
   807b6:	bd70      	pop	{r4, r5, r6, pc}
   807b8:	400e0800 	.word	0x400e0800
   807bc:	0008224d 	.word	0x0008224d
   807c0:	40098000 	.word	0x40098000
   807c4:	0008027d 	.word	0x0008027d
   807c8:	4009c000 	.word	0x4009c000
   807cc:	400a0000 	.word	0x400a0000
   807d0:	400a4000 	.word	0x400a4000

000807d4 <matlab_values>:

#include <asf.h>
#include "uart_SR.h"
#include "variables.h"

void matlab_values(void){
   807d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   807d6:	b087      	sub	sp, #28
	// linjarBuffer receives first 100 values from matlab
 	uint16_t linjarBuffer [LINJAR_BUFFER_LENGTH] = {0};
   807d8:	2300      	movs	r3, #0
   807da:	9301      	str	r3, [sp, #4]
   807dc:	9302      	str	r3, [sp, #8]
   807de:	9303      	str	r3, [sp, #12]
   807e0:	9304      	str	r3, [sp, #16]
   807e2:	9305      	str	r3, [sp, #20]
   807e4:	4c21      	ldr	r4, [pc, #132]	; (8086c <matlab_values+0x98>)
   807e6:	f104 07c8 	add.w	r7, r4, #200	; 0xc8
 	
	int i = 0;
 	while (i < LINJAR_ARRAY)
 	{
		gets(linjarBuffer);
   807ea:	4e21      	ldr	r6, [pc, #132]	; (80870 <matlab_values+0x9c>)
		adc_val_in_mm[i] = atoi(linjarBuffer);
   807ec:	4d21      	ldr	r5, [pc, #132]	; (80874 <matlab_values+0xa0>)
 	uint16_t linjarBuffer [LINJAR_BUFFER_LENGTH] = {0};
 	
	int i = 0;
 	while (i < LINJAR_ARRAY)
 	{
		gets(linjarBuffer);
   807ee:	a801      	add	r0, sp, #4
   807f0:	47b0      	blx	r6
		adc_val_in_mm[i] = atoi(linjarBuffer);
   807f2:	a801      	add	r0, sp, #4
   807f4:	47a8      	blx	r5
   807f6:	f824 0f02 	strh.w	r0, [r4, #2]!
void matlab_values(void){
	// linjarBuffer receives first 100 values from matlab
 	uint16_t linjarBuffer [LINJAR_BUFFER_LENGTH] = {0};
 	
	int i = 0;
 	while (i < LINJAR_ARRAY)
   807fa:	42bc      	cmp	r4, r7
   807fc:	d1f7      	bne.n	807ee <matlab_values+0x1a>
		gets(linjarBuffer);
		adc_val_in_mm[i] = atoi(linjarBuffer);
		i++; 
 	}
 	
 	gets(linjarBuffer);
   807fe:	a801      	add	r0, sp, #4
   80800:	4d1b      	ldr	r5, [pc, #108]	; (80870 <matlab_values+0x9c>)
   80802:	47a8      	blx	r5
 	p_varde = atoi(linjarBuffer)/1000;
   80804:	a801      	add	r0, sp, #4
   80806:	4c1b      	ldr	r4, [pc, #108]	; (80874 <matlab_values+0xa0>)
   80808:	47a0      	blx	r4
   8080a:	4e1b      	ldr	r6, [pc, #108]	; (80878 <matlab_values+0xa4>)
   8080c:	fb86 2300 	smull	r2, r3, r6, r0
   80810:	17c0      	asrs	r0, r0, #31
   80812:	4f1a      	ldr	r7, [pc, #104]	; (8087c <matlab_values+0xa8>)
   80814:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80818:	47b8      	blx	r7
   8081a:	4b19      	ldr	r3, [pc, #100]	; (80880 <matlab_values+0xac>)
   8081c:	6018      	str	r0, [r3, #0]
 	
 	gets(linjarBuffer);
   8081e:	a801      	add	r0, sp, #4
   80820:	47a8      	blx	r5
 	i_varde = atoi(linjarBuffer)/1000;
   80822:	a801      	add	r0, sp, #4
   80824:	47a0      	blx	r4
   80826:	fb86 2300 	smull	r2, r3, r6, r0
   8082a:	17c0      	asrs	r0, r0, #31
   8082c:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80830:	47b8      	blx	r7
   80832:	4b14      	ldr	r3, [pc, #80]	; (80884 <matlab_values+0xb0>)
   80834:	6018      	str	r0, [r3, #0]
 	
 	gets(linjarBuffer);
   80836:	a801      	add	r0, sp, #4
   80838:	47a8      	blx	r5
 	d_varde = atoi(linjarBuffer)/1000;
   8083a:	a801      	add	r0, sp, #4
   8083c:	47a0      	blx	r4
   8083e:	fb86 3600 	smull	r3, r6, r6, r0
   80842:	17c0      	asrs	r0, r0, #31
   80844:	ebc0 10a6 	rsb	r0, r0, r6, asr #6
   80848:	47b8      	blx	r7
   8084a:	4b0f      	ldr	r3, [pc, #60]	; (80888 <matlab_values+0xb4>)
   8084c:	6018      	str	r0, [r3, #0]
 	
 	gets(linjarBuffer);
   8084e:	a801      	add	r0, sp, #4
   80850:	47a8      	blx	r5
 	bor_varde = atoi(linjarBuffer);
   80852:	a801      	add	r0, sp, #4
   80854:	47a0      	blx	r4
   80856:	4b0d      	ldr	r3, [pc, #52]	; (8088c <matlab_values+0xb8>)
   80858:	8018      	strh	r0, [r3, #0]
	 
	gets(linjarBuffer);
   8085a:	a801      	add	r0, sp, #4
   8085c:	47a8      	blx	r5
	timer = atoi(linjarBuffer);
   8085e:	a801      	add	r0, sp, #4
   80860:	47a0      	blx	r4
   80862:	4b0b      	ldr	r3, [pc, #44]	; (80890 <matlab_values+0xbc>)
   80864:	8018      	strh	r0, [r3, #0]
}
   80866:	b007      	add	sp, #28
   80868:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8086a:	bf00      	nop
   8086c:	20078cce 	.word	0x20078cce
   80870:	000830d5 	.word	0x000830d5
   80874:	00083081 	.word	0x00083081
   80878:	10624dd3 	.word	0x10624dd3
   8087c:	00082bc1 	.word	0x00082bc1
   80880:	20078de0 	.word	0x20078de0
   80884:	20078de4 	.word	0x20078de4
   80888:	20078de8 	.word	0x20078de8
   8088c:	20078dec 	.word	0x20078dec
   80890:	20078ddc 	.word	0x20078ddc

00080894 <configure_console>:

void configure_console(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   80894:	b530      	push	{r4, r5, lr}
   80896:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80898:	2008      	movs	r0, #8
   8089a:	4d12      	ldr	r5, [pc, #72]	; (808e4 <configure_console+0x50>)
   8089c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8089e:	4c12      	ldr	r4, [pc, #72]	; (808e8 <configure_console+0x54>)
   808a0:	4b12      	ldr	r3, [pc, #72]	; (808ec <configure_console+0x58>)
   808a2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   808a4:	4a12      	ldr	r2, [pc, #72]	; (808f0 <configure_console+0x5c>)
   808a6:	4b13      	ldr	r3, [pc, #76]	; (808f4 <configure_console+0x60>)
   808a8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   808aa:	4a13      	ldr	r2, [pc, #76]	; (808f8 <configure_console+0x64>)
   808ac:	4b13      	ldr	r3, [pc, #76]	; (808fc <configure_console+0x68>)
   808ae:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   808b0:	4b13      	ldr	r3, [pc, #76]	; (80900 <configure_console+0x6c>)
   808b2:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   808b4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   808b8:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   808ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
   808be:	9303      	str	r3, [sp, #12]
   808c0:	2008      	movs	r0, #8
   808c2:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   808c4:	4620      	mov	r0, r4
   808c6:	a901      	add	r1, sp, #4
   808c8:	4b0e      	ldr	r3, [pc, #56]	; (80904 <configure_console+0x70>)
   808ca:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   808cc:	4d0e      	ldr	r5, [pc, #56]	; (80908 <configure_console+0x74>)
   808ce:	682b      	ldr	r3, [r5, #0]
   808d0:	6898      	ldr	r0, [r3, #8]
   808d2:	2100      	movs	r1, #0
   808d4:	4c0d      	ldr	r4, [pc, #52]	; (8090c <configure_console+0x78>)
   808d6:	47a0      	blx	r4
	setbuf(stdin, NULL);
   808d8:	682b      	ldr	r3, [r5, #0]
   808da:	6858      	ldr	r0, [r3, #4]
   808dc:	2100      	movs	r1, #0
   808de:	47a0      	blx	r4
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
   808e0:	b005      	add	sp, #20
   808e2:	bd30      	pop	{r4, r5, pc}
   808e4:	000826e9 	.word	0x000826e9
   808e8:	400e0800 	.word	0x400e0800
   808ec:	20078dd8 	.word	0x20078dd8
   808f0:	00080739 	.word	0x00080739
   808f4:	20078dd4 	.word	0x20078dd4
   808f8:	00080691 	.word	0x00080691
   808fc:	20078dd0 	.word	0x20078dd0
   80900:	0501bd00 	.word	0x0501bd00
   80904:	00082215 	.word	0x00082215
   80908:	20070578 	.word	0x20070578
   8090c:	0008334d 	.word	0x0008334d

00080910 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80910:	f100 0308 	add.w	r3, r0, #8
   80914:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80916:	f64f 72ff 	movw	r2, #65535	; 0xffff
   8091a:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   8091c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   8091e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80920:	2300      	movs	r3, #0
   80922:	6003      	str	r3, [r0, #0]
   80924:	4770      	bx	lr
   80926:	bf00      	nop

00080928 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80928:	2300      	movs	r3, #0
   8092a:	6103      	str	r3, [r0, #16]
   8092c:	4770      	bx	lr
   8092e:	bf00      	nop

00080930 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80930:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80932:	685a      	ldr	r2, [r3, #4]
   80934:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80936:	6842      	ldr	r2, [r0, #4]
   80938:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8093a:	685a      	ldr	r2, [r3, #4]
   8093c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   8093e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80940:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80942:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80944:	6803      	ldr	r3, [r0, #0]
   80946:	3301      	adds	r3, #1
   80948:	6003      	str	r3, [r0, #0]
   8094a:	4770      	bx	lr

0008094c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   8094c:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   8094e:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80950:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80954:	429c      	cmp	r4, r3
   80956:	d101      	bne.n	8095c <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80958:	6902      	ldr	r2, [r0, #16]
   8095a:	e00c      	b.n	80976 <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   8095c:	f100 0208 	add.w	r2, r0, #8
   80960:	68c3      	ldr	r3, [r0, #12]
   80962:	881b      	ldrh	r3, [r3, #0]
   80964:	b29b      	uxth	r3, r3
   80966:	429c      	cmp	r4, r3
   80968:	d305      	bcc.n	80976 <vListInsert+0x2a>
   8096a:	6852      	ldr	r2, [r2, #4]
   8096c:	6853      	ldr	r3, [r2, #4]
   8096e:	881b      	ldrh	r3, [r3, #0]
   80970:	b29b      	uxth	r3, r3
   80972:	429c      	cmp	r4, r3
   80974:	d2f9      	bcs.n	8096a <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80976:	6853      	ldr	r3, [r2, #4]
   80978:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8097a:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   8097c:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   8097e:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80980:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80982:	6803      	ldr	r3, [r0, #0]
   80984:	3301      	adds	r3, #1
   80986:	6003      	str	r3, [r0, #0]
}
   80988:	f85d 4b04 	ldr.w	r4, [sp], #4
   8098c:	4770      	bx	lr
   8098e:	bf00      	nop

00080990 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80990:	6843      	ldr	r3, [r0, #4]
   80992:	6882      	ldr	r2, [r0, #8]
   80994:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80996:	6883      	ldr	r3, [r0, #8]
   80998:	6842      	ldr	r2, [r0, #4]
   8099a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   8099c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8099e:	685a      	ldr	r2, [r3, #4]
   809a0:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   809a2:	bf04      	itt	eq
   809a4:	6882      	ldreq	r2, [r0, #8]
   809a6:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   809a8:	2200      	movs	r2, #0
   809aa:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   809ac:	681a      	ldr	r2, [r3, #0]
   809ae:	3a01      	subs	r2, #1
   809b0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   809b2:	6818      	ldr	r0, [r3, #0]
}
   809b4:	4770      	bx	lr
   809b6:	bf00      	nop

000809b8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   809b8:	4803      	ldr	r0, [pc, #12]	; (809c8 <prvPortStartFirstTask+0x10>)
   809ba:	6800      	ldr	r0, [r0, #0]
   809bc:	6800      	ldr	r0, [r0, #0]
   809be:	f380 8808 	msr	MSP, r0
   809c2:	b662      	cpsie	i
   809c4:	df00      	svc	0
   809c6:	bf00      	nop
   809c8:	e000ed08 	.word	0xe000ed08

000809cc <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   809cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   809d0:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   809d4:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   809d8:	2300      	movs	r3, #0
   809da:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   809de:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   809e2:	3840      	subs	r0, #64	; 0x40
   809e4:	4770      	bx	lr
   809e6:	bf00      	nop

000809e8 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   809e8:	4b06      	ldr	r3, [pc, #24]	; (80a04 <pxCurrentTCBConst2>)
   809ea:	6819      	ldr	r1, [r3, #0]
   809ec:	6808      	ldr	r0, [r1, #0]
   809ee:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   809f2:	f380 8809 	msr	PSP, r0
   809f6:	f04f 0000 	mov.w	r0, #0
   809fa:	f380 8811 	msr	BASEPRI, r0
   809fe:	f04e 0e0d 	orr.w	lr, lr, #13
   80a02:	4770      	bx	lr

00080a04 <pxCurrentTCBConst2>:
   80a04:	20078bec 	.word	0x20078bec

00080a08 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80a08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80a0c:	4b01      	ldr	r3, [pc, #4]	; (80a14 <vPortYieldFromISR+0xc>)
   80a0e:	601a      	str	r2, [r3, #0]
   80a10:	4770      	bx	lr
   80a12:	bf00      	nop
   80a14:	e000ed04 	.word	0xe000ed04

00080a18 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80a18:	f3ef 8011 	mrs	r0, BASEPRI
   80a1c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80a20:	f381 8811 	msr	BASEPRI, r1
   80a24:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80a26:	2000      	movs	r0, #0

00080a28 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80a28:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80a2a:	4b03      	ldr	r3, [pc, #12]	; (80a38 <vPortEnterCritical+0x10>)
   80a2c:	4798      	blx	r3
	uxCriticalNesting++;
   80a2e:	4a03      	ldr	r2, [pc, #12]	; (80a3c <vPortEnterCritical+0x14>)
   80a30:	6813      	ldr	r3, [r2, #0]
   80a32:	3301      	adds	r3, #1
   80a34:	6013      	str	r3, [r2, #0]
   80a36:	bd08      	pop	{r3, pc}
   80a38:	00080a19 	.word	0x00080a19
   80a3c:	2007013c 	.word	0x2007013c

00080a40 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80a40:	f380 8811 	msr	BASEPRI, r0
   80a44:	4770      	bx	lr
   80a46:	bf00      	nop

00080a48 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80a48:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   80a4a:	4a04      	ldr	r2, [pc, #16]	; (80a5c <vPortExitCritical+0x14>)
   80a4c:	6813      	ldr	r3, [r2, #0]
   80a4e:	3b01      	subs	r3, #1
   80a50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80a52:	b913      	cbnz	r3, 80a5a <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80a54:	2000      	movs	r0, #0
   80a56:	4b02      	ldr	r3, [pc, #8]	; (80a60 <vPortExitCritical+0x18>)
   80a58:	4798      	blx	r3
   80a5a:	bd08      	pop	{r3, pc}
   80a5c:	2007013c 	.word	0x2007013c
   80a60:	00080a41 	.word	0x00080a41

00080a64 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80a64:	f3ef 8009 	mrs	r0, PSP
   80a68:	4b0c      	ldr	r3, [pc, #48]	; (80a9c <pxCurrentTCBConst>)
   80a6a:	681a      	ldr	r2, [r3, #0]
   80a6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a70:	6010      	str	r0, [r2, #0]
   80a72:	e92d 4008 	stmdb	sp!, {r3, lr}
   80a76:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80a7a:	f380 8811 	msr	BASEPRI, r0
   80a7e:	f000 fec9 	bl	81814 <vTaskSwitchContext>
   80a82:	f04f 0000 	mov.w	r0, #0
   80a86:	f380 8811 	msr	BASEPRI, r0
   80a8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80a8e:	6819      	ldr	r1, [r3, #0]
   80a90:	6808      	ldr	r0, [r1, #0]
   80a92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a96:	f380 8809 	msr	PSP, r0
   80a9a:	4770      	bx	lr

00080a9c <pxCurrentTCBConst>:
   80a9c:	20078bec 	.word	0x20078bec

00080aa0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80aa0:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80aa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80aa6:	4b05      	ldr	r3, [pc, #20]	; (80abc <SysTick_Handler+0x1c>)
   80aa8:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80aaa:	4b05      	ldr	r3, [pc, #20]	; (80ac0 <SysTick_Handler+0x20>)
   80aac:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80aae:	4b05      	ldr	r3, [pc, #20]	; (80ac4 <SysTick_Handler+0x24>)
   80ab0:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80ab2:	2000      	movs	r0, #0
   80ab4:	4b04      	ldr	r3, [pc, #16]	; (80ac8 <SysTick_Handler+0x28>)
   80ab6:	4798      	blx	r3
   80ab8:	bd08      	pop	{r3, pc}
   80aba:	bf00      	nop
   80abc:	e000ed04 	.word	0xe000ed04
   80ac0:	00080a19 	.word	0x00080a19
   80ac4:	000814c9 	.word	0x000814c9
   80ac8:	00080a41 	.word	0x00080a41

00080acc <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80acc:	4a03      	ldr	r2, [pc, #12]	; (80adc <vPortSetupTimerInterrupt+0x10>)
   80ace:	4b04      	ldr	r3, [pc, #16]	; (80ae0 <vPortSetupTimerInterrupt+0x14>)
   80ad0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   80ad2:	2207      	movs	r2, #7
   80ad4:	3b04      	subs	r3, #4
   80ad6:	601a      	str	r2, [r3, #0]
   80ad8:	4770      	bx	lr
   80ada:	bf00      	nop
   80adc:	0001481f 	.word	0x0001481f
   80ae0:	e000e014 	.word	0xe000e014

00080ae4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80ae4:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80ae6:	4b09      	ldr	r3, [pc, #36]	; (80b0c <xPortStartScheduler+0x28>)
   80ae8:	681a      	ldr	r2, [r3, #0]
   80aea:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80aee:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80af0:	681a      	ldr	r2, [r3, #0]
   80af2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80af6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80af8:	4b05      	ldr	r3, [pc, #20]	; (80b10 <xPortStartScheduler+0x2c>)
   80afa:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80afc:	2400      	movs	r4, #0
   80afe:	4b05      	ldr	r3, [pc, #20]	; (80b14 <xPortStartScheduler+0x30>)
   80b00:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   80b02:	4b05      	ldr	r3, [pc, #20]	; (80b18 <xPortStartScheduler+0x34>)
   80b04:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   80b06:	4620      	mov	r0, r4
   80b08:	bd10      	pop	{r4, pc}
   80b0a:	bf00      	nop
   80b0c:	e000ed20 	.word	0xe000ed20
   80b10:	00080acd 	.word	0x00080acd
   80b14:	2007013c 	.word	0x2007013c
   80b18:	000809b9 	.word	0x000809b9

00080b1c <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80b1c:	4a13      	ldr	r2, [pc, #76]	; (80b6c <prvInsertBlockIntoFreeList+0x50>)
   80b1e:	e000      	b.n	80b22 <prvInsertBlockIntoFreeList+0x6>
   80b20:	461a      	mov	r2, r3
   80b22:	6813      	ldr	r3, [r2, #0]
   80b24:	4283      	cmp	r3, r0
   80b26:	d3fb      	bcc.n	80b20 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80b28:	b430      	push	{r4, r5}
   80b2a:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80b2c:	6854      	ldr	r4, [r2, #4]
   80b2e:	1915      	adds	r5, r2, r4
   80b30:	4285      	cmp	r5, r0
   80b32:	d103      	bne.n	80b3c <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80b34:	6868      	ldr	r0, [r5, #4]
   80b36:	4404      	add	r4, r0
   80b38:	6054      	str	r4, [r2, #4]
   80b3a:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80b3c:	6842      	ldr	r2, [r0, #4]
   80b3e:	1884      	adds	r4, r0, r2
   80b40:	429c      	cmp	r4, r3
   80b42:	d10c      	bne.n	80b5e <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80b44:	4b0a      	ldr	r3, [pc, #40]	; (80b70 <prvInsertBlockIntoFreeList+0x54>)
   80b46:	681b      	ldr	r3, [r3, #0]
   80b48:	429c      	cmp	r4, r3
   80b4a:	d006      	beq.n	80b5a <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80b4c:	6863      	ldr	r3, [r4, #4]
   80b4e:	441a      	add	r2, r3
   80b50:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80b52:	680b      	ldr	r3, [r1, #0]
   80b54:	681b      	ldr	r3, [r3, #0]
   80b56:	6003      	str	r3, [r0, #0]
   80b58:	e002      	b.n	80b60 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80b5a:	6004      	str	r4, [r0, #0]
   80b5c:	e000      	b.n	80b60 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80b5e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80b60:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80b62:	bf18      	it	ne
   80b64:	6008      	strne	r0, [r1, #0]
	}
}
   80b66:	bc30      	pop	{r4, r5}
   80b68:	4770      	bx	lr
   80b6a:	bf00      	nop
   80b6c:	20078ab4 	.word	0x20078ab4
   80b70:	20078ab0 	.word	0x20078ab0

00080b74 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
   80b74:	b538      	push	{r3, r4, r5, lr}
   80b76:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80b78:	4b29      	ldr	r3, [pc, #164]	; (80c20 <pvPortMalloc+0xac>)
   80b7a:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80b7c:	4b29      	ldr	r3, [pc, #164]	; (80c24 <pvPortMalloc+0xb0>)
   80b7e:	681b      	ldr	r3, [r3, #0]
   80b80:	b99b      	cbnz	r3, 80baa <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80b82:	4a29      	ldr	r2, [pc, #164]	; (80c28 <pvPortMalloc+0xb4>)
   80b84:	4b29      	ldr	r3, [pc, #164]	; (80c2c <pvPortMalloc+0xb8>)
   80b86:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80b88:	2100      	movs	r1, #0
   80b8a:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80b8c:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   80b90:	1898      	adds	r0, r3, r2
   80b92:	4d24      	ldr	r5, [pc, #144]	; (80c24 <pvPortMalloc+0xb0>)
   80b94:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80b96:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   80b9a:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80b9c:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80b9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80ba0:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   80ba2:	4a23      	ldr	r2, [pc, #140]	; (80c30 <pvPortMalloc+0xbc>)
   80ba4:	6813      	ldr	r3, [r2, #0]
   80ba6:	3b10      	subs	r3, #16
   80ba8:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80baa:	2c00      	cmp	r4, #0
   80bac:	d02e      	beq.n	80c0c <pvPortMalloc+0x98>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80bae:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   80bb2:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   80bb6:	bf1c      	itt	ne
   80bb8:	f022 0207 	bicne.w	r2, r2, #7
   80bbc:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80bbe:	1e51      	subs	r1, r2, #1
   80bc0:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   80bc4:	4299      	cmp	r1, r3
   80bc6:	d823      	bhi.n	80c10 <pvPortMalloc+0x9c>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80bc8:	4917      	ldr	r1, [pc, #92]	; (80c28 <pvPortMalloc+0xb4>)
   80bca:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80bcc:	e001      	b.n	80bd2 <pvPortMalloc+0x5e>
   80bce:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80bd0:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80bd2:	6863      	ldr	r3, [r4, #4]
   80bd4:	429a      	cmp	r2, r3
   80bd6:	d902      	bls.n	80bde <pvPortMalloc+0x6a>
   80bd8:	6823      	ldr	r3, [r4, #0]
   80bda:	2b00      	cmp	r3, #0
   80bdc:	d1f7      	bne.n	80bce <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80bde:	4b11      	ldr	r3, [pc, #68]	; (80c24 <pvPortMalloc+0xb0>)
   80be0:	681b      	ldr	r3, [r3, #0]
   80be2:	429c      	cmp	r4, r3
   80be4:	d016      	beq.n	80c14 <pvPortMalloc+0xa0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80be6:	680d      	ldr	r5, [r1, #0]
   80be8:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80bea:	6823      	ldr	r3, [r4, #0]
   80bec:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80bee:	6863      	ldr	r3, [r4, #4]
   80bf0:	1a9b      	subs	r3, r3, r2
   80bf2:	2b20      	cmp	r3, #32
   80bf4:	d904      	bls.n	80c00 <pvPortMalloc+0x8c>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80bf6:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   80bf8:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80bfa:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80bfc:	4b0d      	ldr	r3, [pc, #52]	; (80c34 <pvPortMalloc+0xc0>)
   80bfe:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   80c00:	4a0b      	ldr	r2, [pc, #44]	; (80c30 <pvPortMalloc+0xbc>)
   80c02:	6813      	ldr	r3, [r2, #0]
   80c04:	6861      	ldr	r1, [r4, #4]
   80c06:	1a5b      	subs	r3, r3, r1
   80c08:	6013      	str	r3, [r2, #0]
   80c0a:	e004      	b.n	80c16 <pvPortMalloc+0xa2>
/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   80c0c:	2500      	movs	r5, #0
   80c0e:	e002      	b.n	80c16 <pvPortMalloc+0xa2>
   80c10:	2500      	movs	r5, #0
   80c12:	e000      	b.n	80c16 <pvPortMalloc+0xa2>
   80c14:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   80c16:	4b08      	ldr	r3, [pc, #32]	; (80c38 <pvPortMalloc+0xc4>)
   80c18:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80c1a:	4628      	mov	r0, r5
   80c1c:	bd38      	pop	{r3, r4, r5, pc}
   80c1e:	bf00      	nop
   80c20:	00081499 	.word	0x00081499
   80c24:	20078ab0 	.word	0x20078ab0
   80c28:	20078ab4 	.word	0x20078ab4
   80c2c:	20070ab0 	.word	0x20070ab0
   80c30:	20070140 	.word	0x20070140
   80c34:	00080b1d 	.word	0x00080b1d
   80c38:	000815f5 	.word	0x000815f5

00080c3c <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80c3c:	b180      	cbz	r0, 80c60 <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80c3e:	b510      	push	{r4, lr}
   80c40:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80c42:	4b08      	ldr	r3, [pc, #32]	; (80c64 <vPortFree+0x28>)
   80c44:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80c46:	4a08      	ldr	r2, [pc, #32]	; (80c68 <vPortFree+0x2c>)
   80c48:	6811      	ldr	r1, [r2, #0]
   80c4a:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80c4e:	440b      	add	r3, r1
   80c50:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80c52:	f1a4 0010 	sub.w	r0, r4, #16
   80c56:	4b05      	ldr	r3, [pc, #20]	; (80c6c <vPortFree+0x30>)
   80c58:	4798      	blx	r3
		}
		xTaskResumeAll();
   80c5a:	4b05      	ldr	r3, [pc, #20]	; (80c70 <vPortFree+0x34>)
   80c5c:	4798      	blx	r3
   80c5e:	bd10      	pop	{r4, pc}
   80c60:	4770      	bx	lr
   80c62:	bf00      	nop
   80c64:	00081499 	.word	0x00081499
   80c68:	20070140 	.word	0x20070140
   80c6c:	00080b1d 	.word	0x00080b1d
   80c70:	000815f5 	.word	0x000815f5

00080c74 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80c74:	b510      	push	{r4, lr}
   80c76:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80c78:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80c7a:	b93b      	cbnz	r3, 80c8c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80c7c:	6803      	ldr	r3, [r0, #0]
   80c7e:	bb1b      	cbnz	r3, 80cc8 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80c80:	6840      	ldr	r0, [r0, #4]
   80c82:	4b13      	ldr	r3, [pc, #76]	; (80cd0 <prvCopyDataToQueue+0x5c>)
   80c84:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80c86:	2300      	movs	r3, #0
   80c88:	6063      	str	r3, [r4, #4]
   80c8a:	e01d      	b.n	80cc8 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80c8c:	b96a      	cbnz	r2, 80caa <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80c8e:	6880      	ldr	r0, [r0, #8]
   80c90:	461a      	mov	r2, r3
   80c92:	4b10      	ldr	r3, [pc, #64]	; (80cd4 <prvCopyDataToQueue+0x60>)
   80c94:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80c96:	68a2      	ldr	r2, [r4, #8]
   80c98:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80c9a:	4413      	add	r3, r2
   80c9c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80c9e:	6862      	ldr	r2, [r4, #4]
   80ca0:	4293      	cmp	r3, r2
   80ca2:	d311      	bcc.n	80cc8 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80ca4:	6823      	ldr	r3, [r4, #0]
   80ca6:	60a3      	str	r3, [r4, #8]
   80ca8:	e00e      	b.n	80cc8 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80caa:	68c0      	ldr	r0, [r0, #12]
   80cac:	461a      	mov	r2, r3
   80cae:	4b09      	ldr	r3, [pc, #36]	; (80cd4 <prvCopyDataToQueue+0x60>)
   80cb0:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80cb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80cb4:	425b      	negs	r3, r3
   80cb6:	68e2      	ldr	r2, [r4, #12]
   80cb8:	441a      	add	r2, r3
   80cba:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80cbc:	6821      	ldr	r1, [r4, #0]
   80cbe:	428a      	cmp	r2, r1
   80cc0:	d202      	bcs.n	80cc8 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80cc2:	6862      	ldr	r2, [r4, #4]
   80cc4:	4413      	add	r3, r2
   80cc6:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80cc8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80cca:	3301      	adds	r3, #1
   80ccc:	63a3      	str	r3, [r4, #56]	; 0x38
   80cce:	bd10      	pop	{r4, pc}
   80cd0:	00081b55 	.word	0x00081b55
   80cd4:	00083191 	.word	0x00083191

00080cd8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80cd8:	b538      	push	{r3, r4, r5, lr}
   80cda:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80cdc:	6800      	ldr	r0, [r0, #0]
   80cde:	b158      	cbz	r0, 80cf8 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80ce0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   80ce2:	68dc      	ldr	r4, [r3, #12]
   80ce4:	4414      	add	r4, r2
   80ce6:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80ce8:	685d      	ldr	r5, [r3, #4]
   80cea:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80cec:	bf28      	it	cs
   80cee:	60d8      	strcs	r0, [r3, #12]
   80cf0:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80cf2:	68d9      	ldr	r1, [r3, #12]
   80cf4:	4b01      	ldr	r3, [pc, #4]	; (80cfc <prvCopyDataFromQueue+0x24>)
   80cf6:	4798      	blx	r3
   80cf8:	bd38      	pop	{r3, r4, r5, pc}
   80cfa:	bf00      	nop
   80cfc:	00083191 	.word	0x00083191

00080d00 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d02:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80d04:	4b1e      	ldr	r3, [pc, #120]	; (80d80 <prvUnlockQueue+0x80>)
   80d06:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80d08:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80d0a:	2b00      	cmp	r3, #0
   80d0c:	dd13      	ble.n	80d36 <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80d0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80d10:	b91b      	cbnz	r3, 80d1a <prvUnlockQueue+0x1a>
   80d12:	e010      	b.n	80d36 <prvUnlockQueue+0x36>
   80d14:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80d16:	b923      	cbnz	r3, 80d22 <prvUnlockQueue+0x22>
   80d18:	e00d      	b.n	80d36 <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80d1a:	f104 0624 	add.w	r6, r4, #36	; 0x24
   80d1e:	4d19      	ldr	r5, [pc, #100]	; (80d84 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80d20:	4f19      	ldr	r7, [pc, #100]	; (80d88 <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80d22:	4630      	mov	r0, r6
   80d24:	47a8      	blx	r5
   80d26:	b100      	cbz	r0, 80d2a <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80d28:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   80d2a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80d2c:	3b01      	subs	r3, #1
   80d2e:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80d30:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80d32:	2b00      	cmp	r3, #0
   80d34:	dcee      	bgt.n	80d14 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80d36:	f04f 33ff 	mov.w	r3, #4294967295
   80d3a:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   80d3c:	4b13      	ldr	r3, [pc, #76]	; (80d8c <prvUnlockQueue+0x8c>)
   80d3e:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   80d40:	4b0f      	ldr	r3, [pc, #60]	; (80d80 <prvUnlockQueue+0x80>)
   80d42:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80d44:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80d46:	2b00      	cmp	r3, #0
   80d48:	dd13      	ble.n	80d72 <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80d4a:	6923      	ldr	r3, [r4, #16]
   80d4c:	b91b      	cbnz	r3, 80d56 <prvUnlockQueue+0x56>
   80d4e:	e010      	b.n	80d72 <prvUnlockQueue+0x72>
   80d50:	6923      	ldr	r3, [r4, #16]
   80d52:	b923      	cbnz	r3, 80d5e <prvUnlockQueue+0x5e>
   80d54:	e00d      	b.n	80d72 <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80d56:	f104 0610 	add.w	r6, r4, #16
   80d5a:	4d0a      	ldr	r5, [pc, #40]	; (80d84 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
   80d5c:	4f0a      	ldr	r7, [pc, #40]	; (80d88 <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80d5e:	4630      	mov	r0, r6
   80d60:	47a8      	blx	r5
   80d62:	b100      	cbz	r0, 80d66 <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
   80d64:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   80d66:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80d68:	3b01      	subs	r3, #1
   80d6a:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80d6c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80d6e:	2b00      	cmp	r3, #0
   80d70:	dcee      	bgt.n	80d50 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   80d72:	f04f 33ff 	mov.w	r3, #4294967295
   80d76:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80d78:	4b04      	ldr	r3, [pc, #16]	; (80d8c <prvUnlockQueue+0x8c>)
   80d7a:	4798      	blx	r3
   80d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d7e:	bf00      	nop
   80d80:	00080a29 	.word	0x00080a29
   80d84:	00081965 	.word	0x00081965
   80d88:	00081a9d 	.word	0x00081a9d
   80d8c:	00080a49 	.word	0x00080a49

00080d90 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   80d90:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
   80d92:	b918      	cbnz	r0, 80d9c <xQueueGenericReset+0xc>
   80d94:	4b17      	ldr	r3, [pc, #92]	; (80df4 <xQueueGenericReset+0x64>)
   80d96:	4798      	blx	r3
   80d98:	bf00      	nop
   80d9a:	e7fd      	b.n	80d98 <xQueueGenericReset+0x8>
   80d9c:	460d      	mov	r5, r1
   80d9e:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
   80da0:	4b15      	ldr	r3, [pc, #84]	; (80df8 <xQueueGenericReset+0x68>)
   80da2:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   80da4:	6822      	ldr	r2, [r4, #0]
   80da6:	6c21      	ldr	r1, [r4, #64]	; 0x40
   80da8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80daa:	fb03 f301 	mul.w	r3, r3, r1
   80dae:	18d0      	adds	r0, r2, r3
   80db0:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   80db2:	2000      	movs	r0, #0
   80db4:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   80db6:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80db8:	1a5b      	subs	r3, r3, r1
   80dba:	4413      	add	r3, r2
   80dbc:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80dbe:	f04f 33ff 	mov.w	r3, #4294967295
   80dc2:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80dc4:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80dc6:	b955      	cbnz	r5, 80dde <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80dc8:	6923      	ldr	r3, [r4, #16]
   80dca:	b17b      	cbz	r3, 80dec <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80dcc:	f104 0010 	add.w	r0, r4, #16
   80dd0:	4b0a      	ldr	r3, [pc, #40]	; (80dfc <xQueueGenericReset+0x6c>)
   80dd2:	4798      	blx	r3
   80dd4:	2801      	cmp	r0, #1
   80dd6:	d109      	bne.n	80dec <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80dd8:	4b09      	ldr	r3, [pc, #36]	; (80e00 <xQueueGenericReset+0x70>)
   80dda:	4798      	blx	r3
   80ddc:	e006      	b.n	80dec <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80dde:	f104 0010 	add.w	r0, r4, #16
   80de2:	4d08      	ldr	r5, [pc, #32]	; (80e04 <xQueueGenericReset+0x74>)
   80de4:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80de6:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80dea:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80dec:	4b06      	ldr	r3, [pc, #24]	; (80e08 <xQueueGenericReset+0x78>)
   80dee:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80df0:	2001      	movs	r0, #1
   80df2:	bd38      	pop	{r3, r4, r5, pc}
   80df4:	00080a19 	.word	0x00080a19
   80df8:	00080a29 	.word	0x00080a29
   80dfc:	00081965 	.word	0x00081965
   80e00:	00080a09 	.word	0x00080a09
   80e04:	00080911 	.word	0x00080911
   80e08:	00080a49 	.word	0x00080a49

00080e0c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   80e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   80e0e:	b1a0      	cbz	r0, 80e3a <xQueueGenericCreate+0x2e>
   80e10:	460d      	mov	r5, r1
   80e12:	4617      	mov	r7, r2
   80e14:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   80e16:	2050      	movs	r0, #80	; 0x50
   80e18:	4b0e      	ldr	r3, [pc, #56]	; (80e54 <xQueueGenericCreate+0x48>)
   80e1a:	4798      	blx	r3
		if( pxNewQueue != NULL )
   80e1c:	4604      	mov	r4, r0
   80e1e:	b160      	cbz	r0, 80e3a <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   80e20:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   80e24:	3001      	adds	r0, #1
   80e26:	4b0b      	ldr	r3, [pc, #44]	; (80e54 <xQueueGenericCreate+0x48>)
   80e28:	4798      	blx	r3
   80e2a:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   80e2c:	b940      	cbnz	r0, 80e40 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   80e2e:	4620      	mov	r0, r4
   80e30:	4b09      	ldr	r3, [pc, #36]	; (80e58 <xQueueGenericCreate+0x4c>)
   80e32:	4798      	blx	r3
   80e34:	e001      	b.n	80e3a <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   80e36:	bf00      	nop
   80e38:	e7fd      	b.n	80e36 <xQueueGenericCreate+0x2a>
   80e3a:	4b08      	ldr	r3, [pc, #32]	; (80e5c <xQueueGenericCreate+0x50>)
   80e3c:	4798      	blx	r3
   80e3e:	e7fa      	b.n	80e36 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   80e40:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   80e42:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   80e44:	4620      	mov	r0, r4
   80e46:	2101      	movs	r1, #1
   80e48:	4b05      	ldr	r3, [pc, #20]	; (80e60 <xQueueGenericCreate+0x54>)
   80e4a:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   80e4c:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   80e50:	4620      	mov	r0, r4
   80e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80e54:	00080b75 	.word	0x00080b75
   80e58:	00080c3d 	.word	0x00080c3d
   80e5c:	00080a19 	.word	0x00080a19
   80e60:	00080d91 	.word	0x00080d91

00080e64 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80e68:	b085      	sub	sp, #20
   80e6a:	9300      	str	r3, [sp, #0]
   80e6c:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   80e70:	b918      	cbnz	r0, 80e7a <xQueueGenericSend+0x16>
   80e72:	4b3a      	ldr	r3, [pc, #232]	; (80f5c <xQueueGenericSend+0xf8>)
   80e74:	4798      	blx	r3
   80e76:	bf00      	nop
   80e78:	e7fd      	b.n	80e76 <xQueueGenericSend+0x12>
   80e7a:	468a      	mov	sl, r1
   80e7c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80e7e:	b929      	cbnz	r1, 80e8c <xQueueGenericSend+0x28>
   80e80:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80e82:	b12b      	cbz	r3, 80e90 <xQueueGenericSend+0x2c>
   80e84:	4b35      	ldr	r3, [pc, #212]	; (80f5c <xQueueGenericSend+0xf8>)
   80e86:	4798      	blx	r3
   80e88:	bf00      	nop
   80e8a:	e7fd      	b.n	80e88 <xQueueGenericSend+0x24>
   80e8c:	2700      	movs	r7, #0
   80e8e:	e000      	b.n	80e92 <xQueueGenericSend+0x2e>
   80e90:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80e92:	4e33      	ldr	r6, [pc, #204]	; (80f60 <xQueueGenericSend+0xfc>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80e94:	f8df b0f0 	ldr.w	fp, [pc, #240]	; 80f88 <xQueueGenericSend+0x124>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80e98:	4d32      	ldr	r5, [pc, #200]	; (80f64 <xQueueGenericSend+0x100>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80e9a:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80e9c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80e9e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80ea0:	429a      	cmp	r2, r3
   80ea2:	d212      	bcs.n	80eca <xQueueGenericSend+0x66>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80ea4:	4620      	mov	r0, r4
   80ea6:	4651      	mov	r1, sl
   80ea8:	9a00      	ldr	r2, [sp, #0]
   80eaa:	4b2f      	ldr	r3, [pc, #188]	; (80f68 <xQueueGenericSend+0x104>)
   80eac:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80eae:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80eb0:	b13b      	cbz	r3, 80ec2 <xQueueGenericSend+0x5e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80eb2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80eb6:	4b2d      	ldr	r3, [pc, #180]	; (80f6c <xQueueGenericSend+0x108>)
   80eb8:	4798      	blx	r3
   80eba:	2801      	cmp	r0, #1
   80ebc:	d101      	bne.n	80ec2 <xQueueGenericSend+0x5e>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   80ebe:	4b2c      	ldr	r3, [pc, #176]	; (80f70 <xQueueGenericSend+0x10c>)
   80ec0:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   80ec2:	4b28      	ldr	r3, [pc, #160]	; (80f64 <xQueueGenericSend+0x100>)
   80ec4:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   80ec6:	2001      	movs	r0, #1
   80ec8:	e045      	b.n	80f56 <xQueueGenericSend+0xf2>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80eca:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   80ece:	b91b      	cbnz	r3, 80ed8 <xQueueGenericSend+0x74>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80ed0:	4b24      	ldr	r3, [pc, #144]	; (80f64 <xQueueGenericSend+0x100>)
   80ed2:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80ed4:	2000      	movs	r0, #0
   80ed6:	e03e      	b.n	80f56 <xQueueGenericSend+0xf2>
				}
				else if( xEntryTimeSet == pdFALSE )
   80ed8:	b917      	cbnz	r7, 80ee0 <xQueueGenericSend+0x7c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80eda:	a802      	add	r0, sp, #8
   80edc:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   80ede:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80ee0:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80ee2:	4b24      	ldr	r3, [pc, #144]	; (80f74 <xQueueGenericSend+0x110>)
   80ee4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80ee6:	47b0      	blx	r6
   80ee8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80eea:	f1b3 3fff 	cmp.w	r3, #4294967295
   80eee:	bf04      	itt	eq
   80ef0:	2300      	moveq	r3, #0
   80ef2:	6463      	streq	r3, [r4, #68]	; 0x44
   80ef4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
   80efa:	bf04      	itt	eq
   80efc:	2300      	moveq	r3, #0
   80efe:	64a3      	streq	r3, [r4, #72]	; 0x48
   80f00:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80f02:	a802      	add	r0, sp, #8
   80f04:	f10d 0106 	add.w	r1, sp, #6
   80f08:	4b1b      	ldr	r3, [pc, #108]	; (80f78 <xQueueGenericSend+0x114>)
   80f0a:	4798      	blx	r3
   80f0c:	b9e8      	cbnz	r0, 80f4a <xQueueGenericSend+0xe6>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80f0e:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   80f10:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   80f14:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   80f18:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   80f1a:	45c1      	cmp	r9, r8
   80f1c:	d10f      	bne.n	80f3e <xQueueGenericSend+0xda>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   80f1e:	f104 0010 	add.w	r0, r4, #16
   80f22:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   80f26:	4b15      	ldr	r3, [pc, #84]	; (80f7c <xQueueGenericSend+0x118>)
   80f28:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   80f2a:	4620      	mov	r0, r4
   80f2c:	4b14      	ldr	r3, [pc, #80]	; (80f80 <xQueueGenericSend+0x11c>)
   80f2e:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   80f30:	4b14      	ldr	r3, [pc, #80]	; (80f84 <xQueueGenericSend+0x120>)
   80f32:	4798      	blx	r3
   80f34:	2800      	cmp	r0, #0
   80f36:	d1b0      	bne.n	80e9a <xQueueGenericSend+0x36>
				{
					portYIELD_WITHIN_API();
   80f38:	4b0d      	ldr	r3, [pc, #52]	; (80f70 <xQueueGenericSend+0x10c>)
   80f3a:	4798      	blx	r3
   80f3c:	e7ad      	b.n	80e9a <xQueueGenericSend+0x36>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80f3e:	4620      	mov	r0, r4
   80f40:	4b0f      	ldr	r3, [pc, #60]	; (80f80 <xQueueGenericSend+0x11c>)
   80f42:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80f44:	4b0f      	ldr	r3, [pc, #60]	; (80f84 <xQueueGenericSend+0x120>)
   80f46:	4798      	blx	r3
   80f48:	e7a7      	b.n	80e9a <xQueueGenericSend+0x36>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   80f4a:	4620      	mov	r0, r4
   80f4c:	4b0c      	ldr	r3, [pc, #48]	; (80f80 <xQueueGenericSend+0x11c>)
   80f4e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80f50:	4b0c      	ldr	r3, [pc, #48]	; (80f84 <xQueueGenericSend+0x120>)
   80f52:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   80f54:	2000      	movs	r0, #0
		}
	}
}
   80f56:	b005      	add	sp, #20
   80f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80f5c:	00080a19 	.word	0x00080a19
   80f60:	00080a29 	.word	0x00080a29
   80f64:	00080a49 	.word	0x00080a49
   80f68:	00080c75 	.word	0x00080c75
   80f6c:	00081965 	.word	0x00081965
   80f70:	00080a09 	.word	0x00080a09
   80f74:	00081499 	.word	0x00081499
   80f78:	00081a11 	.word	0x00081a11
   80f7c:	000818b9 	.word	0x000818b9
   80f80:	00080d01 	.word	0x00080d01
   80f84:	000815f5 	.word	0x000815f5
   80f88:	000819e9 	.word	0x000819e9

00080f8c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   80f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   80f90:	b918      	cbnz	r0, 80f9a <xQueueGenericSendFromISR+0xe>
   80f92:	4b1e      	ldr	r3, [pc, #120]	; (8100c <xQueueGenericSendFromISR+0x80>)
   80f94:	4798      	blx	r3
   80f96:	bf00      	nop
   80f98:	e7fd      	b.n	80f96 <xQueueGenericSendFromISR+0xa>
   80f9a:	460e      	mov	r6, r1
   80f9c:	4615      	mov	r5, r2
   80f9e:	4698      	mov	r8, r3
   80fa0:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80fa2:	b929      	cbnz	r1, 80fb0 <xQueueGenericSendFromISR+0x24>
   80fa4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80fa6:	b11b      	cbz	r3, 80fb0 <xQueueGenericSendFromISR+0x24>
   80fa8:	4b18      	ldr	r3, [pc, #96]	; (8100c <xQueueGenericSendFromISR+0x80>)
   80faa:	4798      	blx	r3
   80fac:	bf00      	nop
   80fae:	e7fd      	b.n	80fac <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80fb0:	4b16      	ldr	r3, [pc, #88]	; (8100c <xQueueGenericSendFromISR+0x80>)
   80fb2:	4798      	blx	r3
   80fb4:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80fb6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80fb8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80fba:	429a      	cmp	r2, r3
   80fbc:	d218      	bcs.n	80ff0 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80fbe:	4620      	mov	r0, r4
   80fc0:	4631      	mov	r1, r6
   80fc2:	4642      	mov	r2, r8
   80fc4:	4b12      	ldr	r3, [pc, #72]	; (81010 <xQueueGenericSendFromISR+0x84>)
   80fc6:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   80fc8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80fca:	f1b3 3fff 	cmp.w	r3, #4294967295
   80fce:	d10a      	bne.n	80fe6 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80fd2:	b17b      	cbz	r3, 80ff4 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80fd4:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80fd8:	4b0e      	ldr	r3, [pc, #56]	; (81014 <xQueueGenericSendFromISR+0x88>)
   80fda:	4798      	blx	r3
   80fdc:	b160      	cbz	r0, 80ff8 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   80fde:	b16d      	cbz	r5, 80ffc <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   80fe0:	2401      	movs	r4, #1
   80fe2:	602c      	str	r4, [r5, #0]
   80fe4:	e00b      	b.n	80ffe <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   80fe6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80fe8:	3301      	adds	r3, #1
   80fea:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   80fec:	2401      	movs	r4, #1
   80fee:	e006      	b.n	80ffe <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   80ff0:	2400      	movs	r4, #0
   80ff2:	e004      	b.n	80ffe <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   80ff4:	2401      	movs	r4, #1
   80ff6:	e002      	b.n	80ffe <xQueueGenericSendFromISR+0x72>
   80ff8:	2401      	movs	r4, #1
   80ffa:	e000      	b.n	80ffe <xQueueGenericSendFromISR+0x72>
   80ffc:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80ffe:	4638      	mov	r0, r7
   81000:	4b05      	ldr	r3, [pc, #20]	; (81018 <xQueueGenericSendFromISR+0x8c>)
   81002:	4798      	blx	r3

	return xReturn;
}
   81004:	4620      	mov	r0, r4
   81006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8100a:	bf00      	nop
   8100c:	00080a19 	.word	0x00080a19
   81010:	00080c75 	.word	0x00080c75
   81014:	00081965 	.word	0x00081965
   81018:	00080a41 	.word	0x00080a41

0008101c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   8101c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81020:	b085      	sub	sp, #20
   81022:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   81026:	b918      	cbnz	r0, 81030 <xQueueGenericReceive+0x14>
   81028:	4b47      	ldr	r3, [pc, #284]	; (81148 <xQueueGenericReceive+0x12c>)
   8102a:	4798      	blx	r3
   8102c:	bf00      	nop
   8102e:	e7fd      	b.n	8102c <xQueueGenericReceive+0x10>
   81030:	4689      	mov	r9, r1
   81032:	469a      	mov	sl, r3
   81034:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81036:	b929      	cbnz	r1, 81044 <xQueueGenericReceive+0x28>
   81038:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8103a:	b12b      	cbz	r3, 81048 <xQueueGenericReceive+0x2c>
   8103c:	4b42      	ldr	r3, [pc, #264]	; (81148 <xQueueGenericReceive+0x12c>)
   8103e:	4798      	blx	r3
   81040:	bf00      	nop
   81042:	e7fd      	b.n	81040 <xQueueGenericReceive+0x24>
   81044:	2700      	movs	r7, #0
   81046:	e000      	b.n	8104a <xQueueGenericReceive+0x2e>
   81048:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   8104a:	4e40      	ldr	r6, [pc, #256]	; (8114c <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8104c:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8117c <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81050:	4d3f      	ldr	r5, [pc, #252]	; (81150 <xQueueGenericReceive+0x134>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81052:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   81054:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81056:	b343      	cbz	r3, 810aa <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   81058:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   8105a:	4620      	mov	r0, r4
   8105c:	4649      	mov	r1, r9
   8105e:	4b3d      	ldr	r3, [pc, #244]	; (81154 <xQueueGenericReceive+0x138>)
   81060:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   81062:	f1ba 0f00 	cmp.w	sl, #0
   81066:	d112      	bne.n	8108e <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   81068:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8106a:	3b01      	subs	r3, #1
   8106c:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8106e:	6823      	ldr	r3, [r4, #0]
   81070:	b913      	cbnz	r3, 81078 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   81072:	4b39      	ldr	r3, [pc, #228]	; (81158 <xQueueGenericReceive+0x13c>)
   81074:	4798      	blx	r3
   81076:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81078:	6923      	ldr	r3, [r4, #16]
   8107a:	b193      	cbz	r3, 810a2 <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8107c:	f104 0010 	add.w	r0, r4, #16
   81080:	4b36      	ldr	r3, [pc, #216]	; (8115c <xQueueGenericReceive+0x140>)
   81082:	4798      	blx	r3
   81084:	2801      	cmp	r0, #1
   81086:	d10c      	bne.n	810a2 <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   81088:	4b35      	ldr	r3, [pc, #212]	; (81160 <xQueueGenericReceive+0x144>)
   8108a:	4798      	blx	r3
   8108c:	e009      	b.n	810a2 <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   8108e:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81090:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81092:	b133      	cbz	r3, 810a2 <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81094:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81098:	4b30      	ldr	r3, [pc, #192]	; (8115c <xQueueGenericReceive+0x140>)
   8109a:	4798      	blx	r3
   8109c:	b108      	cbz	r0, 810a2 <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   8109e:	4b30      	ldr	r3, [pc, #192]	; (81160 <xQueueGenericReceive+0x144>)
   810a0:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   810a2:	4b2b      	ldr	r3, [pc, #172]	; (81150 <xQueueGenericReceive+0x134>)
   810a4:	4798      	blx	r3
				return pdPASS;
   810a6:	2001      	movs	r0, #1
   810a8:	e04b      	b.n	81142 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   810aa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   810ae:	b91b      	cbnz	r3, 810b8 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   810b0:	4b27      	ldr	r3, [pc, #156]	; (81150 <xQueueGenericReceive+0x134>)
   810b2:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   810b4:	2000      	movs	r0, #0
   810b6:	e044      	b.n	81142 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   810b8:	b917      	cbnz	r7, 810c0 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   810ba:	a802      	add	r0, sp, #8
   810bc:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   810be:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   810c0:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   810c2:	4b28      	ldr	r3, [pc, #160]	; (81164 <xQueueGenericReceive+0x148>)
   810c4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   810c6:	47b0      	blx	r6
   810c8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   810ca:	f1b3 3fff 	cmp.w	r3, #4294967295
   810ce:	bf04      	itt	eq
   810d0:	2300      	moveq	r3, #0
   810d2:	6463      	streq	r3, [r4, #68]	; 0x44
   810d4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   810d6:	f1b3 3fff 	cmp.w	r3, #4294967295
   810da:	bf04      	itt	eq
   810dc:	2300      	moveq	r3, #0
   810de:	64a3      	streq	r3, [r4, #72]	; 0x48
   810e0:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   810e2:	a802      	add	r0, sp, #8
   810e4:	f10d 0106 	add.w	r1, sp, #6
   810e8:	4b1f      	ldr	r3, [pc, #124]	; (81168 <xQueueGenericReceive+0x14c>)
   810ea:	4798      	blx	r3
   810ec:	bb18      	cbnz	r0, 81136 <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   810ee:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   810f0:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   810f4:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   810f6:	f1b8 0f00 	cmp.w	r8, #0
   810fa:	d116      	bne.n	8112a <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   810fc:	6823      	ldr	r3, [r4, #0]
   810fe:	b923      	cbnz	r3, 8110a <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   81100:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   81102:	6860      	ldr	r0, [r4, #4]
   81104:	4b19      	ldr	r3, [pc, #100]	; (8116c <xQueueGenericReceive+0x150>)
   81106:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   81108:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8110a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8110e:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   81112:	4b17      	ldr	r3, [pc, #92]	; (81170 <xQueueGenericReceive+0x154>)
   81114:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   81116:	4620      	mov	r0, r4
   81118:	4b16      	ldr	r3, [pc, #88]	; (81174 <xQueueGenericReceive+0x158>)
   8111a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   8111c:	4b16      	ldr	r3, [pc, #88]	; (81178 <xQueueGenericReceive+0x15c>)
   8111e:	4798      	blx	r3
   81120:	2800      	cmp	r0, #0
   81122:	d196      	bne.n	81052 <xQueueGenericReceive+0x36>
				{
					portYIELD_WITHIN_API();
   81124:	4b0e      	ldr	r3, [pc, #56]	; (81160 <xQueueGenericReceive+0x144>)
   81126:	4798      	blx	r3
   81128:	e793      	b.n	81052 <xQueueGenericReceive+0x36>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8112a:	4620      	mov	r0, r4
   8112c:	4b11      	ldr	r3, [pc, #68]	; (81174 <xQueueGenericReceive+0x158>)
   8112e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81130:	4b11      	ldr	r3, [pc, #68]	; (81178 <xQueueGenericReceive+0x15c>)
   81132:	4798      	blx	r3
   81134:	e78d      	b.n	81052 <xQueueGenericReceive+0x36>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   81136:	4620      	mov	r0, r4
   81138:	4b0e      	ldr	r3, [pc, #56]	; (81174 <xQueueGenericReceive+0x158>)
   8113a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   8113c:	4b0e      	ldr	r3, [pc, #56]	; (81178 <xQueueGenericReceive+0x15c>)
   8113e:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   81140:	2000      	movs	r0, #0
		}
	}
}
   81142:	b005      	add	sp, #20
   81144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81148:	00080a19 	.word	0x00080a19
   8114c:	00080a29 	.word	0x00080a29
   81150:	00080a49 	.word	0x00080a49
   81154:	00080cd9 	.word	0x00080cd9
   81158:	00081aa9 	.word	0x00081aa9
   8115c:	00081965 	.word	0x00081965
   81160:	00080a09 	.word	0x00080a09
   81164:	00081499 	.word	0x00081499
   81168:	00081a11 	.word	0x00081a11
   8116c:	00081ad5 	.word	0x00081ad5
   81170:	000818b9 	.word	0x000818b9
   81174:	00080d01 	.word	0x00080d01
   81178:	000815f5 	.word	0x000815f5
   8117c:	000819e9 	.word	0x000819e9

00081180 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   81180:	b538      	push	{r3, r4, r5, lr}
   81182:	4604      	mov	r4, r0
   81184:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   81186:	4b0d      	ldr	r3, [pc, #52]	; (811bc <vQueueWaitForMessageRestricted+0x3c>)
   81188:	4798      	blx	r3
   8118a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8118c:	f1b3 3fff 	cmp.w	r3, #4294967295
   81190:	bf04      	itt	eq
   81192:	2300      	moveq	r3, #0
   81194:	6463      	streq	r3, [r4, #68]	; 0x44
   81196:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81198:	f1b3 3fff 	cmp.w	r3, #4294967295
   8119c:	bf04      	itt	eq
   8119e:	2300      	moveq	r3, #0
   811a0:	64a3      	streq	r3, [r4, #72]	; 0x48
   811a2:	4b07      	ldr	r3, [pc, #28]	; (811c0 <vQueueWaitForMessageRestricted+0x40>)
   811a4:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   811a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   811a8:	b923      	cbnz	r3, 811b4 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   811aa:	f104 0024 	add.w	r0, r4, #36	; 0x24
   811ae:	4629      	mov	r1, r5
   811b0:	4b04      	ldr	r3, [pc, #16]	; (811c4 <vQueueWaitForMessageRestricted+0x44>)
   811b2:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   811b4:	4620      	mov	r0, r4
   811b6:	4b04      	ldr	r3, [pc, #16]	; (811c8 <vQueueWaitForMessageRestricted+0x48>)
   811b8:	4798      	blx	r3
   811ba:	bd38      	pop	{r3, r4, r5, pc}
   811bc:	00080a29 	.word	0x00080a29
   811c0:	00080a49 	.word	0x00080a49
   811c4:	0008191d 	.word	0x0008191d
   811c8:	00080d01 	.word	0x00080d01

000811cc <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   811cc:	b510      	push	{r4, lr}
   811ce:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   811d0:	4b0f      	ldr	r3, [pc, #60]	; (81210 <prvAddCurrentTaskToDelayedList+0x44>)
   811d2:	681b      	ldr	r3, [r3, #0]
   811d4:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   811d6:	4b0f      	ldr	r3, [pc, #60]	; (81214 <prvAddCurrentTaskToDelayedList+0x48>)
   811d8:	881b      	ldrh	r3, [r3, #0]
   811da:	b29b      	uxth	r3, r3
   811dc:	4298      	cmp	r0, r3
   811de:	d207      	bcs.n	811f0 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   811e0:	4b0d      	ldr	r3, [pc, #52]	; (81218 <prvAddCurrentTaskToDelayedList+0x4c>)
   811e2:	6818      	ldr	r0, [r3, #0]
   811e4:	4b0a      	ldr	r3, [pc, #40]	; (81210 <prvAddCurrentTaskToDelayedList+0x44>)
   811e6:	6819      	ldr	r1, [r3, #0]
   811e8:	3104      	adds	r1, #4
   811ea:	4b0c      	ldr	r3, [pc, #48]	; (8121c <prvAddCurrentTaskToDelayedList+0x50>)
   811ec:	4798      	blx	r3
   811ee:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   811f0:	4b0b      	ldr	r3, [pc, #44]	; (81220 <prvAddCurrentTaskToDelayedList+0x54>)
   811f2:	6818      	ldr	r0, [r3, #0]
   811f4:	4b06      	ldr	r3, [pc, #24]	; (81210 <prvAddCurrentTaskToDelayedList+0x44>)
   811f6:	6819      	ldr	r1, [r3, #0]
   811f8:	3104      	adds	r1, #4
   811fa:	4b08      	ldr	r3, [pc, #32]	; (8121c <prvAddCurrentTaskToDelayedList+0x50>)
   811fc:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   811fe:	4b09      	ldr	r3, [pc, #36]	; (81224 <prvAddCurrentTaskToDelayedList+0x58>)
   81200:	881b      	ldrh	r3, [r3, #0]
   81202:	b29b      	uxth	r3, r3
   81204:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   81206:	bf3c      	itt	cc
   81208:	4b06      	ldrcc	r3, [pc, #24]	; (81224 <prvAddCurrentTaskToDelayedList+0x58>)
   8120a:	801c      	strhcc	r4, [r3, #0]
   8120c:	bd10      	pop	{r4, pc}
   8120e:	bf00      	nop
   81210:	20078bec 	.word	0x20078bec
   81214:	20078c08 	.word	0x20078c08
   81218:	20078c0c 	.word	0x20078c0c
   8121c:	0008094d 	.word	0x0008094d
   81220:	20078ad4 	.word	0x20078ad4
   81224:	20070144 	.word	0x20070144

00081228 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   81228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8122c:	b083      	sub	sp, #12
   8122e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   81230:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   81234:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   81236:	9001      	str	r0, [sp, #4]
   81238:	b918      	cbnz	r0, 81242 <xTaskGenericCreate+0x1a>
   8123a:	4b62      	ldr	r3, [pc, #392]	; (813c4 <xTaskGenericCreate+0x19c>)
   8123c:	4798      	blx	r3
   8123e:	bf00      	nop
   81240:	e7fd      	b.n	8123e <xTaskGenericCreate+0x16>
   81242:	4689      	mov	r9, r1
   81244:	4615      	mov	r5, r2
   81246:	469b      	mov	fp, r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   81248:	2f09      	cmp	r7, #9
   8124a:	d903      	bls.n	81254 <xTaskGenericCreate+0x2c>
   8124c:	4b5d      	ldr	r3, [pc, #372]	; (813c4 <xTaskGenericCreate+0x19c>)
   8124e:	4798      	blx	r3
   81250:	bf00      	nop
   81252:	e7fd      	b.n	81250 <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81254:	2050      	movs	r0, #80	; 0x50
   81256:	4b5c      	ldr	r3, [pc, #368]	; (813c8 <xTaskGenericCreate+0x1a0>)
   81258:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8125a:	4604      	mov	r4, r0
   8125c:	2800      	cmp	r0, #0
   8125e:	f000 80ab 	beq.w	813b8 <xTaskGenericCreate+0x190>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81262:	2e00      	cmp	r6, #0
   81264:	f040 80a5 	bne.w	813b2 <xTaskGenericCreate+0x18a>
   81268:	00a8      	lsls	r0, r5, #2
   8126a:	4b57      	ldr	r3, [pc, #348]	; (813c8 <xTaskGenericCreate+0x1a0>)
   8126c:	4798      	blx	r3
   8126e:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81270:	b918      	cbnz	r0, 8127a <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81272:	4620      	mov	r0, r4
   81274:	4b55      	ldr	r3, [pc, #340]	; (813cc <xTaskGenericCreate+0x1a4>)
   81276:	4798      	blx	r3
   81278:	e09e      	b.n	813b8 <xTaskGenericCreate+0x190>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   8127a:	21a5      	movs	r1, #165	; 0xa5
   8127c:	00aa      	lsls	r2, r5, #2
   8127e:	4b54      	ldr	r3, [pc, #336]	; (813d0 <xTaskGenericCreate+0x1a8>)
   81280:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81282:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
   81286:	3d01      	subs	r5, #1
   81288:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8128a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   8128e:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81292:	f104 0034 	add.w	r0, r4, #52	; 0x34
   81296:	4649      	mov	r1, r9
   81298:	2210      	movs	r2, #16
   8129a:	4b4e      	ldr	r3, [pc, #312]	; (813d4 <xTaskGenericCreate+0x1ac>)
   8129c:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   8129e:	2300      	movs	r3, #0
   812a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   812a4:	463e      	mov	r6, r7
   812a6:	2f09      	cmp	r7, #9
   812a8:	bf28      	it	cs
   812aa:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   812ac:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   812ae:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   812b0:	f104 0904 	add.w	r9, r4, #4
   812b4:	4648      	mov	r0, r9
   812b6:	f8df a16c 	ldr.w	sl, [pc, #364]	; 81424 <xTaskGenericCreate+0x1fc>
   812ba:	47d0      	blx	sl
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   812bc:	f104 0018 	add.w	r0, r4, #24
   812c0:	47d0      	blx	sl

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   812c2:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   812c4:	f1c6 060a 	rsb	r6, r6, #10
   812c8:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   812ca:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   812cc:	4628      	mov	r0, r5
   812ce:	9901      	ldr	r1, [sp, #4]
   812d0:	465a      	mov	r2, fp
   812d2:	4b41      	ldr	r3, [pc, #260]	; (813d8 <xTaskGenericCreate+0x1b0>)
   812d4:	4798      	blx	r3
   812d6:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   812d8:	f010 0f07 	tst.w	r0, #7
   812dc:	d003      	beq.n	812e6 <xTaskGenericCreate+0xbe>
   812de:	4b39      	ldr	r3, [pc, #228]	; (813c4 <xTaskGenericCreate+0x19c>)
   812e0:	4798      	blx	r3
   812e2:	bf00      	nop
   812e4:	e7fd      	b.n	812e2 <xTaskGenericCreate+0xba>

		if( ( void * ) pxCreatedTask != NULL )
   812e6:	f1b8 0f00 	cmp.w	r8, #0
   812ea:	d001      	beq.n	812f0 <xTaskGenericCreate+0xc8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   812ec:	f8c8 4000 	str.w	r4, [r8]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   812f0:	4b3a      	ldr	r3, [pc, #232]	; (813dc <xTaskGenericCreate+0x1b4>)
   812f2:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   812f4:	4a3a      	ldr	r2, [pc, #232]	; (813e0 <xTaskGenericCreate+0x1b8>)
   812f6:	6813      	ldr	r3, [r2, #0]
   812f8:	3301      	adds	r3, #1
   812fa:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
   812fc:	4b39      	ldr	r3, [pc, #228]	; (813e4 <xTaskGenericCreate+0x1bc>)
   812fe:	681b      	ldr	r3, [r3, #0]
   81300:	bb0b      	cbnz	r3, 81346 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   81302:	4b38      	ldr	r3, [pc, #224]	; (813e4 <xTaskGenericCreate+0x1bc>)
   81304:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   81306:	6813      	ldr	r3, [r2, #0]
   81308:	2b01      	cmp	r3, #1
   8130a:	d126      	bne.n	8135a <xTaskGenericCreate+0x132>
   8130c:	4d36      	ldr	r5, [pc, #216]	; (813e8 <xTaskGenericCreate+0x1c0>)
   8130e:	f105 08c8 	add.w	r8, r5, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   81312:	4e36      	ldr	r6, [pc, #216]	; (813ec <xTaskGenericCreate+0x1c4>)
   81314:	4628      	mov	r0, r5
   81316:	47b0      	blx	r6
   81318:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   8131a:	4545      	cmp	r5, r8
   8131c:	d1fa      	bne.n	81314 <xTaskGenericCreate+0xec>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   8131e:	f8df 8108 	ldr.w	r8, [pc, #264]	; 81428 <xTaskGenericCreate+0x200>
   81322:	4640      	mov	r0, r8
   81324:	4d31      	ldr	r5, [pc, #196]	; (813ec <xTaskGenericCreate+0x1c4>)
   81326:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   81328:	4e31      	ldr	r6, [pc, #196]	; (813f0 <xTaskGenericCreate+0x1c8>)
   8132a:	4630      	mov	r0, r6
   8132c:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
   8132e:	4831      	ldr	r0, [pc, #196]	; (813f4 <xTaskGenericCreate+0x1cc>)
   81330:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   81332:	4831      	ldr	r0, [pc, #196]	; (813f8 <xTaskGenericCreate+0x1d0>)
   81334:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   81336:	4831      	ldr	r0, [pc, #196]	; (813fc <xTaskGenericCreate+0x1d4>)
   81338:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   8133a:	4b31      	ldr	r3, [pc, #196]	; (81400 <xTaskGenericCreate+0x1d8>)
   8133c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   81340:	4b30      	ldr	r3, [pc, #192]	; (81404 <xTaskGenericCreate+0x1dc>)
   81342:	601e      	str	r6, [r3, #0]
   81344:	e009      	b.n	8135a <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   81346:	4b30      	ldr	r3, [pc, #192]	; (81408 <xTaskGenericCreate+0x1e0>)
   81348:	681b      	ldr	r3, [r3, #0]
   8134a:	b933      	cbnz	r3, 8135a <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   8134c:	4b25      	ldr	r3, [pc, #148]	; (813e4 <xTaskGenericCreate+0x1bc>)
   8134e:	681b      	ldr	r3, [r3, #0]
   81350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81352:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
   81354:	bf24      	itt	cs
   81356:	4b23      	ldrcs	r3, [pc, #140]	; (813e4 <xTaskGenericCreate+0x1bc>)
   81358:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   8135a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8135c:	4b2b      	ldr	r3, [pc, #172]	; (8140c <xTaskGenericCreate+0x1e4>)
   8135e:	681b      	ldr	r3, [r3, #0]
   81360:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   81362:	bf84      	itt	hi
   81364:	4b29      	ldrhi	r3, [pc, #164]	; (8140c <xTaskGenericCreate+0x1e4>)
   81366:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81368:	4a29      	ldr	r2, [pc, #164]	; (81410 <xTaskGenericCreate+0x1e8>)
   8136a:	6813      	ldr	r3, [r2, #0]
   8136c:	6463      	str	r3, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   8136e:	3301      	adds	r3, #1
   81370:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   81372:	4b28      	ldr	r3, [pc, #160]	; (81414 <xTaskGenericCreate+0x1ec>)
   81374:	681b      	ldr	r3, [r3, #0]
   81376:	4298      	cmp	r0, r3
   81378:	bf84      	itt	hi
   8137a:	4b26      	ldrhi	r3, [pc, #152]	; (81414 <xTaskGenericCreate+0x1ec>)
   8137c:	6018      	strhi	r0, [r3, #0]
   8137e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81382:	4b19      	ldr	r3, [pc, #100]	; (813e8 <xTaskGenericCreate+0x1c0>)
   81384:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81388:	4649      	mov	r1, r9
   8138a:	4b23      	ldr	r3, [pc, #140]	; (81418 <xTaskGenericCreate+0x1f0>)
   8138c:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   8138e:	4b23      	ldr	r3, [pc, #140]	; (8141c <xTaskGenericCreate+0x1f4>)
   81390:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   81392:	4b1d      	ldr	r3, [pc, #116]	; (81408 <xTaskGenericCreate+0x1e0>)
   81394:	681b      	ldr	r3, [r3, #0]
   81396:	b143      	cbz	r3, 813aa <xTaskGenericCreate+0x182>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81398:	4b12      	ldr	r3, [pc, #72]	; (813e4 <xTaskGenericCreate+0x1bc>)
   8139a:	681b      	ldr	r3, [r3, #0]
   8139c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8139e:	429f      	cmp	r7, r3
   813a0:	d905      	bls.n	813ae <xTaskGenericCreate+0x186>
			{
				portYIELD_WITHIN_API();
   813a2:	4b1f      	ldr	r3, [pc, #124]	; (81420 <xTaskGenericCreate+0x1f8>)
   813a4:	4798      	blx	r3
   813a6:	2001      	movs	r0, #1
   813a8:	e008      	b.n	813bc <xTaskGenericCreate+0x194>
   813aa:	2001      	movs	r0, #1
   813ac:	e006      	b.n	813bc <xTaskGenericCreate+0x194>
   813ae:	2001      	movs	r0, #1
   813b0:	e004      	b.n	813bc <xTaskGenericCreate+0x194>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   813b2:	6306      	str	r6, [r0, #48]	; 0x30
   813b4:	4630      	mov	r0, r6
   813b6:	e760      	b.n	8127a <xTaskGenericCreate+0x52>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   813b8:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   813bc:	b003      	add	sp, #12
   813be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813c2:	bf00      	nop
   813c4:	00080a19 	.word	0x00080a19
   813c8:	00080b75 	.word	0x00080b75
   813cc:	00080c3d 	.word	0x00080c3d
   813d0:	0008327d 	.word	0x0008327d
   813d4:	000834b1 	.word	0x000834b1
   813d8:	000809cd 	.word	0x000809cd
   813dc:	00080a29 	.word	0x00080a29
   813e0:	20078c14 	.word	0x20078c14
   813e4:	20078bec 	.word	0x20078bec
   813e8:	20078b0c 	.word	0x20078b0c
   813ec:	00080911 	.word	0x00080911
   813f0:	20078af4 	.word	0x20078af4
   813f4:	20078bf0 	.word	0x20078bf0
   813f8:	20078bd4 	.word	0x20078bd4
   813fc:	20078ac0 	.word	0x20078ac0
   81400:	20078ad4 	.word	0x20078ad4
   81404:	20078c0c 	.word	0x20078c0c
   81408:	20078ad8 	.word	0x20078ad8
   8140c:	20078c1c 	.word	0x20078c1c
   81410:	20078c10 	.word	0x20078c10
   81414:	20078b08 	.word	0x20078b08
   81418:	00080931 	.word	0x00080931
   8141c:	00080a49 	.word	0x00080a49
   81420:	00080a09 	.word	0x00080a09
   81424:	00080929 	.word	0x00080929
   81428:	20078ae0 	.word	0x20078ae0

0008142c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   8142c:	b510      	push	{r4, lr}
   8142e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81430:	2300      	movs	r3, #0
   81432:	9300      	str	r3, [sp, #0]
   81434:	9301      	str	r3, [sp, #4]
   81436:	9302      	str	r3, [sp, #8]
   81438:	9303      	str	r3, [sp, #12]
   8143a:	480f      	ldr	r0, [pc, #60]	; (81478 <vTaskStartScheduler+0x4c>)
   8143c:	490f      	ldr	r1, [pc, #60]	; (8147c <vTaskStartScheduler+0x50>)
   8143e:	f44f 7280 	mov.w	r2, #256	; 0x100
   81442:	4c0f      	ldr	r4, [pc, #60]	; (81480 <vTaskStartScheduler+0x54>)
   81444:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   81446:	2801      	cmp	r0, #1
   81448:	d10e      	bne.n	81468 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   8144a:	4b0e      	ldr	r3, [pc, #56]	; (81484 <vTaskStartScheduler+0x58>)
   8144c:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   8144e:	2801      	cmp	r0, #1
   81450:	d10a      	bne.n	81468 <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   81452:	4b0d      	ldr	r3, [pc, #52]	; (81488 <vTaskStartScheduler+0x5c>)
   81454:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81456:	2201      	movs	r2, #1
   81458:	4b0c      	ldr	r3, [pc, #48]	; (8148c <vTaskStartScheduler+0x60>)
   8145a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   8145c:	2200      	movs	r2, #0
   8145e:	4b0c      	ldr	r3, [pc, #48]	; (81490 <vTaskStartScheduler+0x64>)
   81460:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   81462:	4b0c      	ldr	r3, [pc, #48]	; (81494 <vTaskStartScheduler+0x68>)
   81464:	4798      	blx	r3
   81466:	e004      	b.n	81472 <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   81468:	b918      	cbnz	r0, 81472 <vTaskStartScheduler+0x46>
   8146a:	4b07      	ldr	r3, [pc, #28]	; (81488 <vTaskStartScheduler+0x5c>)
   8146c:	4798      	blx	r3
   8146e:	bf00      	nop
   81470:	e7fd      	b.n	8146e <vTaskStartScheduler+0x42>
}
   81472:	b004      	add	sp, #16
   81474:	bd10      	pop	{r4, pc}
   81476:	bf00      	nop
   81478:	00081791 	.word	0x00081791
   8147c:	0008646c 	.word	0x0008646c
   81480:	00081229 	.word	0x00081229
   81484:	00081c51 	.word	0x00081c51
   81488:	00080a19 	.word	0x00080a19
   8148c:	20078ad8 	.word	0x20078ad8
   81490:	20078c08 	.word	0x20078c08
   81494:	00080ae5 	.word	0x00080ae5

00081498 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81498:	4a02      	ldr	r2, [pc, #8]	; (814a4 <vTaskSuspendAll+0xc>)
   8149a:	6813      	ldr	r3, [r2, #0]
   8149c:	3301      	adds	r3, #1
   8149e:	6013      	str	r3, [r2, #0]
   814a0:	4770      	bx	lr
   814a2:	bf00      	nop
   814a4:	20078c04 	.word	0x20078c04

000814a8 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   814a8:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   814aa:	4b04      	ldr	r3, [pc, #16]	; (814bc <xTaskGetTickCount+0x14>)
   814ac:	4798      	blx	r3
	{
		xTicks = xTickCount;
   814ae:	4b04      	ldr	r3, [pc, #16]	; (814c0 <xTaskGetTickCount+0x18>)
   814b0:	881c      	ldrh	r4, [r3, #0]
   814b2:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   814b4:	4b03      	ldr	r3, [pc, #12]	; (814c4 <xTaskGetTickCount+0x1c>)
   814b6:	4798      	blx	r3

	return xTicks;
}
   814b8:	4620      	mov	r0, r4
   814ba:	bd10      	pop	{r4, pc}
   814bc:	00080a29 	.word	0x00080a29
   814c0:	20078c08 	.word	0x20078c08
   814c4:	00080a49 	.word	0x00080a49

000814c8 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   814c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   814cc:	4b3d      	ldr	r3, [pc, #244]	; (815c4 <vTaskIncrementTick+0xfc>)
   814ce:	681b      	ldr	r3, [r3, #0]
   814d0:	2b00      	cmp	r3, #0
   814d2:	d171      	bne.n	815b8 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   814d4:	4a3c      	ldr	r2, [pc, #240]	; (815c8 <vTaskIncrementTick+0x100>)
   814d6:	8813      	ldrh	r3, [r2, #0]
   814d8:	3301      	adds	r3, #1
   814da:	b29b      	uxth	r3, r3
   814dc:	8013      	strh	r3, [r2, #0]
		if( xTickCount == ( portTickType ) 0U )
   814de:	8813      	ldrh	r3, [r2, #0]
   814e0:	b29b      	uxth	r3, r3
   814e2:	bb03      	cbnz	r3, 81526 <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   814e4:	4b39      	ldr	r3, [pc, #228]	; (815cc <vTaskIncrementTick+0x104>)
   814e6:	681b      	ldr	r3, [r3, #0]
   814e8:	681b      	ldr	r3, [r3, #0]
   814ea:	b11b      	cbz	r3, 814f4 <vTaskIncrementTick+0x2c>
   814ec:	4b38      	ldr	r3, [pc, #224]	; (815d0 <vTaskIncrementTick+0x108>)
   814ee:	4798      	blx	r3
   814f0:	bf00      	nop
   814f2:	e7fd      	b.n	814f0 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   814f4:	4b35      	ldr	r3, [pc, #212]	; (815cc <vTaskIncrementTick+0x104>)
   814f6:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   814f8:	4a36      	ldr	r2, [pc, #216]	; (815d4 <vTaskIncrementTick+0x10c>)
   814fa:	6810      	ldr	r0, [r2, #0]
   814fc:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   814fe:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81500:	4935      	ldr	r1, [pc, #212]	; (815d8 <vTaskIncrementTick+0x110>)
   81502:	680a      	ldr	r2, [r1, #0]
   81504:	3201      	adds	r2, #1
   81506:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81508:	681b      	ldr	r3, [r3, #0]
   8150a:	681b      	ldr	r3, [r3, #0]
   8150c:	b923      	cbnz	r3, 81518 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   8150e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81512:	4b32      	ldr	r3, [pc, #200]	; (815dc <vTaskIncrementTick+0x114>)
   81514:	801a      	strh	r2, [r3, #0]
   81516:	e006      	b.n	81526 <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81518:	4b2c      	ldr	r3, [pc, #176]	; (815cc <vTaskIncrementTick+0x104>)
   8151a:	681b      	ldr	r3, [r3, #0]
   8151c:	68db      	ldr	r3, [r3, #12]
   8151e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81520:	889a      	ldrh	r2, [r3, #4]
   81522:	4b2e      	ldr	r3, [pc, #184]	; (815dc <vTaskIncrementTick+0x114>)
   81524:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   81526:	4b28      	ldr	r3, [pc, #160]	; (815c8 <vTaskIncrementTick+0x100>)
   81528:	881a      	ldrh	r2, [r3, #0]
   8152a:	b292      	uxth	r2, r2
   8152c:	4b2b      	ldr	r3, [pc, #172]	; (815dc <vTaskIncrementTick+0x114>)
   8152e:	881b      	ldrh	r3, [r3, #0]
   81530:	b29b      	uxth	r3, r3
   81532:	429a      	cmp	r2, r3
   81534:	d344      	bcc.n	815c0 <vTaskIncrementTick+0xf8>
   81536:	4b25      	ldr	r3, [pc, #148]	; (815cc <vTaskIncrementTick+0x104>)
   81538:	681b      	ldr	r3, [r3, #0]
   8153a:	681b      	ldr	r3, [r3, #0]
   8153c:	b16b      	cbz	r3, 8155a <vTaskIncrementTick+0x92>
   8153e:	4b23      	ldr	r3, [pc, #140]	; (815cc <vTaskIncrementTick+0x104>)
   81540:	681b      	ldr	r3, [r3, #0]
   81542:	68db      	ldr	r3, [r3, #12]
   81544:	68dc      	ldr	r4, [r3, #12]
   81546:	88a2      	ldrh	r2, [r4, #4]
   81548:	4b1f      	ldr	r3, [pc, #124]	; (815c8 <vTaskIncrementTick+0x100>)
   8154a:	881b      	ldrh	r3, [r3, #0]
   8154c:	b29b      	uxth	r3, r3
   8154e:	429a      	cmp	r2, r3
   81550:	d813      	bhi.n	8157a <vTaskIncrementTick+0xb2>
   81552:	4d23      	ldr	r5, [pc, #140]	; (815e0 <vTaskIncrementTick+0x118>)
   81554:	4e23      	ldr	r6, [pc, #140]	; (815e4 <vTaskIncrementTick+0x11c>)
   81556:	4f24      	ldr	r7, [pc, #144]	; (815e8 <vTaskIncrementTick+0x120>)
   81558:	e013      	b.n	81582 <vTaskIncrementTick+0xba>
   8155a:	f64f 72ff 	movw	r2, #65535	; 0xffff
   8155e:	4b1f      	ldr	r3, [pc, #124]	; (815dc <vTaskIncrementTick+0x114>)
   81560:	801a      	strh	r2, [r3, #0]
   81562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81566:	4b19      	ldr	r3, [pc, #100]	; (815cc <vTaskIncrementTick+0x104>)
   81568:	681b      	ldr	r3, [r3, #0]
   8156a:	68db      	ldr	r3, [r3, #12]
   8156c:	68dc      	ldr	r4, [r3, #12]
   8156e:	88a2      	ldrh	r2, [r4, #4]
   81570:	4b15      	ldr	r3, [pc, #84]	; (815c8 <vTaskIncrementTick+0x100>)
   81572:	881b      	ldrh	r3, [r3, #0]
   81574:	b29b      	uxth	r3, r3
   81576:	429a      	cmp	r2, r3
   81578:	d903      	bls.n	81582 <vTaskIncrementTick+0xba>
   8157a:	4b18      	ldr	r3, [pc, #96]	; (815dc <vTaskIncrementTick+0x114>)
   8157c:	801a      	strh	r2, [r3, #0]
   8157e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81582:	f104 0804 	add.w	r8, r4, #4
   81586:	4640      	mov	r0, r8
   81588:	47a8      	blx	r5
   8158a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   8158c:	b113      	cbz	r3, 81594 <vTaskIncrementTick+0xcc>
   8158e:	f104 0018 	add.w	r0, r4, #24
   81592:	47a8      	blx	r5
   81594:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81596:	6833      	ldr	r3, [r6, #0]
   81598:	4298      	cmp	r0, r3
   8159a:	bf88      	it	hi
   8159c:	6030      	strhi	r0, [r6, #0]
   8159e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   815a2:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   815a6:	4641      	mov	r1, r8
   815a8:	4b10      	ldr	r3, [pc, #64]	; (815ec <vTaskIncrementTick+0x124>)
   815aa:	4798      	blx	r3
   815ac:	4b07      	ldr	r3, [pc, #28]	; (815cc <vTaskIncrementTick+0x104>)
   815ae:	681b      	ldr	r3, [r3, #0]
   815b0:	681b      	ldr	r3, [r3, #0]
   815b2:	2b00      	cmp	r3, #0
   815b4:	d1d7      	bne.n	81566 <vTaskIncrementTick+0x9e>
   815b6:	e7d0      	b.n	8155a <vTaskIncrementTick+0x92>
	}
	else
	{
		++uxMissedTicks;
   815b8:	4a0d      	ldr	r2, [pc, #52]	; (815f0 <vTaskIncrementTick+0x128>)
   815ba:	6813      	ldr	r3, [r2, #0]
   815bc:	3301      	adds	r3, #1
   815be:	6013      	str	r3, [r2, #0]
   815c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   815c4:	20078c04 	.word	0x20078c04
   815c8:	20078c08 	.word	0x20078c08
   815cc:	20078ad4 	.word	0x20078ad4
   815d0:	00080a19 	.word	0x00080a19
   815d4:	20078c0c 	.word	0x20078c0c
   815d8:	20078be8 	.word	0x20078be8
   815dc:	20070144 	.word	0x20070144
   815e0:	00080991 	.word	0x00080991
   815e4:	20078b08 	.word	0x20078b08
   815e8:	20078b0c 	.word	0x20078b0c
   815ec:	00080931 	.word	0x00080931
   815f0:	20078abc 	.word	0x20078abc

000815f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   815f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   815f8:	4b30      	ldr	r3, [pc, #192]	; (816bc <xTaskResumeAll+0xc8>)
   815fa:	681b      	ldr	r3, [r3, #0]
   815fc:	b91b      	cbnz	r3, 81606 <xTaskResumeAll+0x12>
   815fe:	4b30      	ldr	r3, [pc, #192]	; (816c0 <xTaskResumeAll+0xcc>)
   81600:	4798      	blx	r3
   81602:	bf00      	nop
   81604:	e7fd      	b.n	81602 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81606:	4b2f      	ldr	r3, [pc, #188]	; (816c4 <xTaskResumeAll+0xd0>)
   81608:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   8160a:	4b2c      	ldr	r3, [pc, #176]	; (816bc <xTaskResumeAll+0xc8>)
   8160c:	681a      	ldr	r2, [r3, #0]
   8160e:	3a01      	subs	r2, #1
   81610:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81612:	681b      	ldr	r3, [r3, #0]
   81614:	2b00      	cmp	r3, #0
   81616:	d149      	bne.n	816ac <xTaskResumeAll+0xb8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81618:	4b2b      	ldr	r3, [pc, #172]	; (816c8 <xTaskResumeAll+0xd4>)
   8161a:	681b      	ldr	r3, [r3, #0]
   8161c:	bb03      	cbnz	r3, 81660 <xTaskResumeAll+0x6c>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   8161e:	2400      	movs	r4, #0
   81620:	e047      	b.n	816b2 <xTaskResumeAll+0xbe>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81622:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81626:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81628:	f104 0018 	add.w	r0, r4, #24
   8162c:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   8162e:	f104 0904 	add.w	r9, r4, #4
   81632:	4648      	mov	r0, r9
   81634:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81636:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81638:	6833      	ldr	r3, [r6, #0]
   8163a:	4298      	cmp	r0, r3
   8163c:	bf88      	it	hi
   8163e:	6030      	strhi	r0, [r6, #0]
   81640:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81644:	4b21      	ldr	r3, [pc, #132]	; (816cc <xTaskResumeAll+0xd8>)
   81646:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   8164a:	4649      	mov	r1, r9
   8164c:	4b20      	ldr	r3, [pc, #128]	; (816d0 <xTaskResumeAll+0xdc>)
   8164e:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81650:	4b20      	ldr	r3, [pc, #128]	; (816d4 <xTaskResumeAll+0xe0>)
   81652:	681b      	ldr	r3, [r3, #0]
   81654:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81658:	429a      	cmp	r2, r3
   8165a:	bf28      	it	cs
   8165c:	2501      	movcs	r5, #1
   8165e:	e004      	b.n	8166a <xTaskResumeAll+0x76>
   81660:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81662:	f8df 8090 	ldr.w	r8, [pc, #144]	; 816f4 <xTaskResumeAll+0x100>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81666:	4f1c      	ldr	r7, [pc, #112]	; (816d8 <xTaskResumeAll+0xe4>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81668:	4e1c      	ldr	r6, [pc, #112]	; (816dc <xTaskResumeAll+0xe8>)
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   8166a:	f8d8 3000 	ldr.w	r3, [r8]
   8166e:	2b00      	cmp	r3, #0
   81670:	d1d7      	bne.n	81622 <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81672:	4b1b      	ldr	r3, [pc, #108]	; (816e0 <xTaskResumeAll+0xec>)
   81674:	681b      	ldr	r3, [r3, #0]
   81676:	b163      	cbz	r3, 81692 <xTaskResumeAll+0x9e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81678:	4b19      	ldr	r3, [pc, #100]	; (816e0 <xTaskResumeAll+0xec>)
   8167a:	681b      	ldr	r3, [r3, #0]
   8167c:	b17b      	cbz	r3, 8169e <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
   8167e:	4d19      	ldr	r5, [pc, #100]	; (816e4 <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
   81680:	4c17      	ldr	r4, [pc, #92]	; (816e0 <xTaskResumeAll+0xec>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81682:	47a8      	blx	r5
						--uxMissedTicks;
   81684:	6823      	ldr	r3, [r4, #0]
   81686:	3b01      	subs	r3, #1
   81688:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8168a:	6823      	ldr	r3, [r4, #0]
   8168c:	2b00      	cmp	r3, #0
   8168e:	d1f8      	bne.n	81682 <xTaskResumeAll+0x8e>
   81690:	e005      	b.n	8169e <xTaskResumeAll+0xaa>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81692:	2d01      	cmp	r5, #1
   81694:	d003      	beq.n	8169e <xTaskResumeAll+0xaa>
   81696:	4b14      	ldr	r3, [pc, #80]	; (816e8 <xTaskResumeAll+0xf4>)
   81698:	681b      	ldr	r3, [r3, #0]
   8169a:	2b01      	cmp	r3, #1
   8169c:	d108      	bne.n	816b0 <xTaskResumeAll+0xbc>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   8169e:	2200      	movs	r2, #0
   816a0:	4b11      	ldr	r3, [pc, #68]	; (816e8 <xTaskResumeAll+0xf4>)
   816a2:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   816a4:	4b11      	ldr	r3, [pc, #68]	; (816ec <xTaskResumeAll+0xf8>)
   816a6:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   816a8:	2401      	movs	r4, #1
   816aa:	e002      	b.n	816b2 <xTaskResumeAll+0xbe>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   816ac:	2400      	movs	r4, #0
   816ae:	e000      	b.n	816b2 <xTaskResumeAll+0xbe>
   816b0:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   816b2:	4b0f      	ldr	r3, [pc, #60]	; (816f0 <xTaskResumeAll+0xfc>)
   816b4:	4798      	blx	r3

	return xAlreadyYielded;
}
   816b6:	4620      	mov	r0, r4
   816b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   816bc:	20078c04 	.word	0x20078c04
   816c0:	00080a19 	.word	0x00080a19
   816c4:	00080a29 	.word	0x00080a29
   816c8:	20078c14 	.word	0x20078c14
   816cc:	20078b0c 	.word	0x20078b0c
   816d0:	00080931 	.word	0x00080931
   816d4:	20078bec 	.word	0x20078bec
   816d8:	00080991 	.word	0x00080991
   816dc:	20078b08 	.word	0x20078b08
   816e0:	20078abc 	.word	0x20078abc
   816e4:	000814c9 	.word	0x000814c9
   816e8:	20078c18 	.word	0x20078c18
   816ec:	00080a09 	.word	0x00080a09
   816f0:	00080a49 	.word	0x00080a49
   816f4:	20078bf0 	.word	0x20078bf0

000816f8 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   816f8:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   816fa:	b918      	cbnz	r0, 81704 <vTaskDelayUntil+0xc>
   816fc:	4b1c      	ldr	r3, [pc, #112]	; (81770 <vTaskDelayUntil+0x78>)
   816fe:	4798      	blx	r3
   81700:	bf00      	nop
   81702:	e7fd      	b.n	81700 <vTaskDelayUntil+0x8>
   81704:	460c      	mov	r4, r1
   81706:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
   81708:	b919      	cbnz	r1, 81712 <vTaskDelayUntil+0x1a>
   8170a:	4b19      	ldr	r3, [pc, #100]	; (81770 <vTaskDelayUntil+0x78>)
   8170c:	4798      	blx	r3
   8170e:	bf00      	nop
   81710:	e7fd      	b.n	8170e <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   81712:	4b18      	ldr	r3, [pc, #96]	; (81774 <vTaskDelayUntil+0x7c>)
   81714:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   81716:	882b      	ldrh	r3, [r5, #0]
   81718:	441c      	add	r4, r3
   8171a:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   8171c:	4a16      	ldr	r2, [pc, #88]	; (81778 <vTaskDelayUntil+0x80>)
   8171e:	8812      	ldrh	r2, [r2, #0]
   81720:	b292      	uxth	r2, r2
   81722:	4293      	cmp	r3, r2
   81724:	d908      	bls.n	81738 <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   81726:	42a3      	cmp	r3, r4
   81728:	d91e      	bls.n	81768 <vTaskDelayUntil+0x70>
   8172a:	4b13      	ldr	r3, [pc, #76]	; (81778 <vTaskDelayUntil+0x80>)
   8172c:	881b      	ldrh	r3, [r3, #0]
   8172e:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81730:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   81732:	429c      	cmp	r4, r3
   81734:	d910      	bls.n	81758 <vTaskDelayUntil+0x60>
   81736:	e007      	b.n	81748 <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   81738:	42a3      	cmp	r3, r4
   8173a:	d813      	bhi.n	81764 <vTaskDelayUntil+0x6c>
   8173c:	4b0e      	ldr	r3, [pc, #56]	; (81778 <vTaskDelayUntil+0x80>)
   8173e:	881b      	ldrh	r3, [r3, #0]
   81740:	b29b      	uxth	r3, r3
   81742:	429c      	cmp	r4, r3
   81744:	d80e      	bhi.n	81764 <vTaskDelayUntil+0x6c>
   81746:	e00f      	b.n	81768 <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81748:	4b0c      	ldr	r3, [pc, #48]	; (8177c <vTaskDelayUntil+0x84>)
   8174a:	6818      	ldr	r0, [r3, #0]
   8174c:	3004      	adds	r0, #4
   8174e:	4b0c      	ldr	r3, [pc, #48]	; (81780 <vTaskDelayUntil+0x88>)
   81750:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81752:	4620      	mov	r0, r4
   81754:	4b0b      	ldr	r3, [pc, #44]	; (81784 <vTaskDelayUntil+0x8c>)
   81756:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81758:	4b0b      	ldr	r3, [pc, #44]	; (81788 <vTaskDelayUntil+0x90>)
   8175a:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   8175c:	b930      	cbnz	r0, 8176c <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   8175e:	4b0b      	ldr	r3, [pc, #44]	; (8178c <vTaskDelayUntil+0x94>)
   81760:	4798      	blx	r3
   81762:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81764:	802c      	strh	r4, [r5, #0]
   81766:	e7ef      	b.n	81748 <vTaskDelayUntil+0x50>
   81768:	802c      	strh	r4, [r5, #0]
   8176a:	e7f5      	b.n	81758 <vTaskDelayUntil+0x60>
   8176c:	bd38      	pop	{r3, r4, r5, pc}
   8176e:	bf00      	nop
   81770:	00080a19 	.word	0x00080a19
   81774:	00081499 	.word	0x00081499
   81778:	20078c08 	.word	0x20078c08
   8177c:	20078bec 	.word	0x20078bec
   81780:	00080991 	.word	0x00080991
   81784:	000811cd 	.word	0x000811cd
   81788:	000815f5 	.word	0x000815f5
   8178c:	00080a09 	.word	0x00080a09

00081790 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81790:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81792:	4d15      	ldr	r5, [pc, #84]	; (817e8 <prvIdleTask+0x58>)
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81794:	4e15      	ldr	r6, [pc, #84]	; (817ec <prvIdleTask+0x5c>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81796:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8180c <prvIdleTask+0x7c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			xTaskResumeAll();
   8179a:	4f15      	ldr	r7, [pc, #84]	; (817f0 <prvIdleTask+0x60>)
   8179c:	e019      	b.n	817d2 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   8179e:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   817a0:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
   817a2:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
   817a4:	b1ac      	cbz	r4, 817d2 <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   817a6:	4b13      	ldr	r3, [pc, #76]	; (817f4 <prvIdleTask+0x64>)
   817a8:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   817aa:	68f3      	ldr	r3, [r6, #12]
   817ac:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   817ae:	1d20      	adds	r0, r4, #4
   817b0:	4b11      	ldr	r3, [pc, #68]	; (817f8 <prvIdleTask+0x68>)
   817b2:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   817b4:	4a11      	ldr	r2, [pc, #68]	; (817fc <prvIdleTask+0x6c>)
   817b6:	6813      	ldr	r3, [r2, #0]
   817b8:	3b01      	subs	r3, #1
   817ba:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
   817bc:	682b      	ldr	r3, [r5, #0]
   817be:	3b01      	subs	r3, #1
   817c0:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   817c2:	4b0f      	ldr	r3, [pc, #60]	; (81800 <prvIdleTask+0x70>)
   817c4:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   817c6:	6b20      	ldr	r0, [r4, #48]	; 0x30
   817c8:	f8df 9044 	ldr.w	r9, [pc, #68]	; 81810 <prvIdleTask+0x80>
   817cc:	47c8      	blx	r9
		vPortFree( pxTCB );
   817ce:	4620      	mov	r0, r4
   817d0:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   817d2:	682b      	ldr	r3, [r5, #0]
   817d4:	2b00      	cmp	r3, #0
   817d6:	d1e2      	bne.n	8179e <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   817d8:	4b0a      	ldr	r3, [pc, #40]	; (81804 <prvIdleTask+0x74>)
   817da:	681b      	ldr	r3, [r3, #0]
   817dc:	2b01      	cmp	r3, #1
   817de:	d9f8      	bls.n	817d2 <prvIdleTask+0x42>
			{
				taskYIELD();
   817e0:	4b09      	ldr	r3, [pc, #36]	; (81808 <prvIdleTask+0x78>)
   817e2:	4798      	blx	r3
   817e4:	e7d7      	b.n	81796 <prvIdleTask+0x6>
   817e6:	bf00      	nop
   817e8:	20078adc 	.word	0x20078adc
   817ec:	20078bd4 	.word	0x20078bd4
   817f0:	000815f5 	.word	0x000815f5
   817f4:	00080a29 	.word	0x00080a29
   817f8:	00080991 	.word	0x00080991
   817fc:	20078c14 	.word	0x20078c14
   81800:	00080a49 	.word	0x00080a49
   81804:	20078b0c 	.word	0x20078b0c
   81808:	00080a09 	.word	0x00080a09
   8180c:	00081499 	.word	0x00081499
   81810:	00080c3d 	.word	0x00080c3d

00081814 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81814:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81816:	4b22      	ldr	r3, [pc, #136]	; (818a0 <vTaskSwitchContext+0x8c>)
   81818:	681b      	ldr	r3, [r3, #0]
   8181a:	b96b      	cbnz	r3, 81838 <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   8181c:	4b21      	ldr	r3, [pc, #132]	; (818a4 <vTaskSwitchContext+0x90>)
   8181e:	681b      	ldr	r3, [r3, #0]
   81820:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81824:	009b      	lsls	r3, r3, #2
   81826:	4a20      	ldr	r2, [pc, #128]	; (818a8 <vTaskSwitchContext+0x94>)
   81828:	58d3      	ldr	r3, [r2, r3]
   8182a:	b9cb      	cbnz	r3, 81860 <vTaskSwitchContext+0x4c>
   8182c:	4b1d      	ldr	r3, [pc, #116]	; (818a4 <vTaskSwitchContext+0x90>)
   8182e:	681b      	ldr	r3, [r3, #0]
   81830:	b143      	cbz	r3, 81844 <vTaskSwitchContext+0x30>
   81832:	4a1c      	ldr	r2, [pc, #112]	; (818a4 <vTaskSwitchContext+0x90>)
   81834:	491c      	ldr	r1, [pc, #112]	; (818a8 <vTaskSwitchContext+0x94>)
   81836:	e009      	b.n	8184c <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81838:	2201      	movs	r2, #1
   8183a:	4b1c      	ldr	r3, [pc, #112]	; (818ac <vTaskSwitchContext+0x98>)
   8183c:	601a      	str	r2, [r3, #0]
   8183e:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81840:	6813      	ldr	r3, [r2, #0]
   81842:	b91b      	cbnz	r3, 8184c <vTaskSwitchContext+0x38>
   81844:	4b1a      	ldr	r3, [pc, #104]	; (818b0 <vTaskSwitchContext+0x9c>)
   81846:	4798      	blx	r3
   81848:	bf00      	nop
   8184a:	e7fd      	b.n	81848 <vTaskSwitchContext+0x34>
   8184c:	6813      	ldr	r3, [r2, #0]
   8184e:	3b01      	subs	r3, #1
   81850:	6013      	str	r3, [r2, #0]
   81852:	6813      	ldr	r3, [r2, #0]
   81854:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81858:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   8185c:	2b00      	cmp	r3, #0
   8185e:	d0ef      	beq.n	81840 <vTaskSwitchContext+0x2c>
   81860:	4b10      	ldr	r3, [pc, #64]	; (818a4 <vTaskSwitchContext+0x90>)
   81862:	681b      	ldr	r3, [r3, #0]
   81864:	4a10      	ldr	r2, [pc, #64]	; (818a8 <vTaskSwitchContext+0x94>)
   81866:	0099      	lsls	r1, r3, #2
   81868:	18c8      	adds	r0, r1, r3
   8186a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   8186e:	6844      	ldr	r4, [r0, #4]
   81870:	6864      	ldr	r4, [r4, #4]
   81872:	6044      	str	r4, [r0, #4]
   81874:	4602      	mov	r2, r0
   81876:	3208      	adds	r2, #8
   81878:	4294      	cmp	r4, r2
   8187a:	d106      	bne.n	8188a <vTaskSwitchContext+0x76>
   8187c:	6860      	ldr	r0, [r4, #4]
   8187e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
   81882:	4a09      	ldr	r2, [pc, #36]	; (818a8 <vTaskSwitchContext+0x94>)
   81884:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   81888:	6050      	str	r0, [r2, #4]
   8188a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8188e:	4a06      	ldr	r2, [pc, #24]	; (818a8 <vTaskSwitchContext+0x94>)
   81890:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81894:	685b      	ldr	r3, [r3, #4]
   81896:	68da      	ldr	r2, [r3, #12]
   81898:	4b06      	ldr	r3, [pc, #24]	; (818b4 <vTaskSwitchContext+0xa0>)
   8189a:	601a      	str	r2, [r3, #0]
   8189c:	bd10      	pop	{r4, pc}
   8189e:	bf00      	nop
   818a0:	20078c04 	.word	0x20078c04
   818a4:	20078b08 	.word	0x20078b08
   818a8:	20078b0c 	.word	0x20078b0c
   818ac:	20078c18 	.word	0x20078c18
   818b0:	00080a19 	.word	0x00080a19
   818b4:	20078bec 	.word	0x20078bec

000818b8 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   818b8:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
   818ba:	b918      	cbnz	r0, 818c4 <vTaskPlaceOnEventList+0xc>
   818bc:	4b0f      	ldr	r3, [pc, #60]	; (818fc <vTaskPlaceOnEventList+0x44>)
   818be:	4798      	blx	r3
   818c0:	bf00      	nop
   818c2:	e7fd      	b.n	818c0 <vTaskPlaceOnEventList+0x8>
   818c4:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   818c6:	4d0e      	ldr	r5, [pc, #56]	; (81900 <vTaskPlaceOnEventList+0x48>)
   818c8:	6829      	ldr	r1, [r5, #0]
   818ca:	3118      	adds	r1, #24
   818cc:	4b0d      	ldr	r3, [pc, #52]	; (81904 <vTaskPlaceOnEventList+0x4c>)
   818ce:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   818d0:	6828      	ldr	r0, [r5, #0]
   818d2:	3004      	adds	r0, #4
   818d4:	4b0c      	ldr	r3, [pc, #48]	; (81908 <vTaskPlaceOnEventList+0x50>)
   818d6:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   818d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   818dc:	429c      	cmp	r4, r3
   818de:	d105      	bne.n	818ec <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   818e0:	6829      	ldr	r1, [r5, #0]
   818e2:	480a      	ldr	r0, [pc, #40]	; (8190c <vTaskPlaceOnEventList+0x54>)
   818e4:	3104      	adds	r1, #4
   818e6:	4b0a      	ldr	r3, [pc, #40]	; (81910 <vTaskPlaceOnEventList+0x58>)
   818e8:	4798      	blx	r3
   818ea:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   818ec:	4b09      	ldr	r3, [pc, #36]	; (81914 <vTaskPlaceOnEventList+0x5c>)
   818ee:	8818      	ldrh	r0, [r3, #0]
   818f0:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   818f2:	b280      	uxth	r0, r0
   818f4:	4b08      	ldr	r3, [pc, #32]	; (81918 <vTaskPlaceOnEventList+0x60>)
   818f6:	4798      	blx	r3
   818f8:	bd38      	pop	{r3, r4, r5, pc}
   818fa:	bf00      	nop
   818fc:	00080a19 	.word	0x00080a19
   81900:	20078bec 	.word	0x20078bec
   81904:	0008094d 	.word	0x0008094d
   81908:	00080991 	.word	0x00080991
   8190c:	20078ac0 	.word	0x20078ac0
   81910:	00080931 	.word	0x00080931
   81914:	20078c08 	.word	0x20078c08
   81918:	000811cd 	.word	0x000811cd

0008191c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   8191c:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   8191e:	b918      	cbnz	r0, 81928 <vTaskPlaceOnEventListRestricted+0xc>
   81920:	4b0a      	ldr	r3, [pc, #40]	; (8194c <vTaskPlaceOnEventListRestricted+0x30>)
   81922:	4798      	blx	r3
   81924:	bf00      	nop
   81926:	e7fd      	b.n	81924 <vTaskPlaceOnEventListRestricted+0x8>
   81928:	460d      	mov	r5, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   8192a:	4c09      	ldr	r4, [pc, #36]	; (81950 <vTaskPlaceOnEventListRestricted+0x34>)
   8192c:	6821      	ldr	r1, [r4, #0]
   8192e:	3118      	adds	r1, #24
   81930:	4b08      	ldr	r3, [pc, #32]	; (81954 <vTaskPlaceOnEventListRestricted+0x38>)
   81932:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81934:	6820      	ldr	r0, [r4, #0]
   81936:	3004      	adds	r0, #4
   81938:	4b07      	ldr	r3, [pc, #28]	; (81958 <vTaskPlaceOnEventListRestricted+0x3c>)
   8193a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   8193c:	4b07      	ldr	r3, [pc, #28]	; (8195c <vTaskPlaceOnEventListRestricted+0x40>)
   8193e:	8818      	ldrh	r0, [r3, #0]
   81940:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81942:	b280      	uxth	r0, r0
   81944:	4b06      	ldr	r3, [pc, #24]	; (81960 <vTaskPlaceOnEventListRestricted+0x44>)
   81946:	4798      	blx	r3
   81948:	bd38      	pop	{r3, r4, r5, pc}
   8194a:	bf00      	nop
   8194c:	00080a19 	.word	0x00080a19
   81950:	20078bec 	.word	0x20078bec
   81954:	00080931 	.word	0x00080931
   81958:	00080991 	.word	0x00080991
   8195c:	20078c08 	.word	0x20078c08
   81960:	000811cd 	.word	0x000811cd

00081964 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81964:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81966:	68c3      	ldr	r3, [r0, #12]
   81968:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   8196a:	b91c      	cbnz	r4, 81974 <xTaskRemoveFromEventList+0x10>
   8196c:	4b16      	ldr	r3, [pc, #88]	; (819c8 <xTaskRemoveFromEventList+0x64>)
   8196e:	4798      	blx	r3
   81970:	bf00      	nop
   81972:	e7fd      	b.n	81970 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81974:	f104 0518 	add.w	r5, r4, #24
   81978:	4628      	mov	r0, r5
   8197a:	4b14      	ldr	r3, [pc, #80]	; (819cc <xTaskRemoveFromEventList+0x68>)
   8197c:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8197e:	4b14      	ldr	r3, [pc, #80]	; (819d0 <xTaskRemoveFromEventList+0x6c>)
   81980:	681b      	ldr	r3, [r3, #0]
   81982:	b99b      	cbnz	r3, 819ac <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81984:	1d25      	adds	r5, r4, #4
   81986:	4628      	mov	r0, r5
   81988:	4b10      	ldr	r3, [pc, #64]	; (819cc <xTaskRemoveFromEventList+0x68>)
   8198a:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   8198c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8198e:	4b11      	ldr	r3, [pc, #68]	; (819d4 <xTaskRemoveFromEventList+0x70>)
   81990:	681b      	ldr	r3, [r3, #0]
   81992:	4298      	cmp	r0, r3
   81994:	bf84      	itt	hi
   81996:	4b0f      	ldrhi	r3, [pc, #60]	; (819d4 <xTaskRemoveFromEventList+0x70>)
   81998:	6018      	strhi	r0, [r3, #0]
   8199a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8199e:	4b0e      	ldr	r3, [pc, #56]	; (819d8 <xTaskRemoveFromEventList+0x74>)
   819a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   819a4:	4629      	mov	r1, r5
   819a6:	4b0d      	ldr	r3, [pc, #52]	; (819dc <xTaskRemoveFromEventList+0x78>)
   819a8:	4798      	blx	r3
   819aa:	e003      	b.n	819b4 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   819ac:	480c      	ldr	r0, [pc, #48]	; (819e0 <xTaskRemoveFromEventList+0x7c>)
   819ae:	4629      	mov	r1, r5
   819b0:	4b0a      	ldr	r3, [pc, #40]	; (819dc <xTaskRemoveFromEventList+0x78>)
   819b2:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   819b4:	4b0b      	ldr	r3, [pc, #44]	; (819e4 <xTaskRemoveFromEventList+0x80>)
   819b6:	681b      	ldr	r3, [r3, #0]
   819b8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   819ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   819bc:	4298      	cmp	r0, r3
   819be:	bf34      	ite	cc
   819c0:	2000      	movcc	r0, #0
   819c2:	2001      	movcs	r0, #1
   819c4:	bd38      	pop	{r3, r4, r5, pc}
   819c6:	bf00      	nop
   819c8:	00080a19 	.word	0x00080a19
   819cc:	00080991 	.word	0x00080991
   819d0:	20078c04 	.word	0x20078c04
   819d4:	20078b08 	.word	0x20078b08
   819d8:	20078b0c 	.word	0x20078b0c
   819dc:	00080931 	.word	0x00080931
   819e0:	20078bf0 	.word	0x20078bf0
   819e4:	20078bec 	.word	0x20078bec

000819e8 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   819e8:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   819ea:	b918      	cbnz	r0, 819f4 <vTaskSetTimeOutState+0xc>
   819ec:	4b05      	ldr	r3, [pc, #20]	; (81a04 <vTaskSetTimeOutState+0x1c>)
   819ee:	4798      	blx	r3
   819f0:	bf00      	nop
   819f2:	e7fd      	b.n	819f0 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   819f4:	4a04      	ldr	r2, [pc, #16]	; (81a08 <vTaskSetTimeOutState+0x20>)
   819f6:	6812      	ldr	r2, [r2, #0]
   819f8:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   819fa:	4a04      	ldr	r2, [pc, #16]	; (81a0c <vTaskSetTimeOutState+0x24>)
   819fc:	8812      	ldrh	r2, [r2, #0]
   819fe:	8082      	strh	r2, [r0, #4]
   81a00:	bd08      	pop	{r3, pc}
   81a02:	bf00      	nop
   81a04:	00080a19 	.word	0x00080a19
   81a08:	20078be8 	.word	0x20078be8
   81a0c:	20078c08 	.word	0x20078c08

00081a10 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   81a10:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81a12:	b918      	cbnz	r0, 81a1c <xTaskCheckForTimeOut+0xc>
   81a14:	4b1b      	ldr	r3, [pc, #108]	; (81a84 <xTaskCheckForTimeOut+0x74>)
   81a16:	4798      	blx	r3
   81a18:	bf00      	nop
   81a1a:	e7fd      	b.n	81a18 <xTaskCheckForTimeOut+0x8>
   81a1c:	460d      	mov	r5, r1
   81a1e:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
   81a20:	b919      	cbnz	r1, 81a2a <xTaskCheckForTimeOut+0x1a>
   81a22:	4b18      	ldr	r3, [pc, #96]	; (81a84 <xTaskCheckForTimeOut+0x74>)
   81a24:	4798      	blx	r3
   81a26:	bf00      	nop
   81a28:	e7fd      	b.n	81a26 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   81a2a:	4b17      	ldr	r3, [pc, #92]	; (81a88 <xTaskCheckForTimeOut+0x78>)
   81a2c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   81a2e:	882b      	ldrh	r3, [r5, #0]
   81a30:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81a34:	4293      	cmp	r3, r2
   81a36:	d01b      	beq.n	81a70 <xTaskCheckForTimeOut+0x60>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81a38:	4a14      	ldr	r2, [pc, #80]	; (81a8c <xTaskCheckForTimeOut+0x7c>)
   81a3a:	6812      	ldr	r2, [r2, #0]
   81a3c:	6821      	ldr	r1, [r4, #0]
   81a3e:	4291      	cmp	r1, r2
   81a40:	d005      	beq.n	81a4e <xTaskCheckForTimeOut+0x3e>
   81a42:	4a13      	ldr	r2, [pc, #76]	; (81a90 <xTaskCheckForTimeOut+0x80>)
   81a44:	8812      	ldrh	r2, [r2, #0]
   81a46:	b292      	uxth	r2, r2
   81a48:	88a1      	ldrh	r1, [r4, #4]
   81a4a:	4291      	cmp	r1, r2
   81a4c:	d912      	bls.n	81a74 <xTaskCheckForTimeOut+0x64>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   81a4e:	4a10      	ldr	r2, [pc, #64]	; (81a90 <xTaskCheckForTimeOut+0x80>)
   81a50:	8811      	ldrh	r1, [r2, #0]
   81a52:	88a0      	ldrh	r0, [r4, #4]
   81a54:	1a09      	subs	r1, r1, r0
   81a56:	b289      	uxth	r1, r1
   81a58:	428b      	cmp	r3, r1
   81a5a:	d90d      	bls.n	81a78 <xTaskCheckForTimeOut+0x68>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   81a5c:	8812      	ldrh	r2, [r2, #0]
   81a5e:	b292      	uxth	r2, r2
   81a60:	1a12      	subs	r2, r2, r0
   81a62:	1a9b      	subs	r3, r3, r2
   81a64:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81a66:	4620      	mov	r0, r4
   81a68:	4b0a      	ldr	r3, [pc, #40]	; (81a94 <xTaskCheckForTimeOut+0x84>)
   81a6a:	4798      	blx	r3
			xReturn = pdFALSE;
   81a6c:	2400      	movs	r4, #0
   81a6e:	e004      	b.n	81a7a <xTaskCheckForTimeOut+0x6a>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81a70:	2400      	movs	r4, #0
   81a72:	e002      	b.n	81a7a <xTaskCheckForTimeOut+0x6a>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81a74:	2401      	movs	r4, #1
   81a76:	e000      	b.n	81a7a <xTaskCheckForTimeOut+0x6a>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81a78:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81a7a:	4b07      	ldr	r3, [pc, #28]	; (81a98 <xTaskCheckForTimeOut+0x88>)
   81a7c:	4798      	blx	r3

	return xReturn;
}
   81a7e:	4620      	mov	r0, r4
   81a80:	bd38      	pop	{r3, r4, r5, pc}
   81a82:	bf00      	nop
   81a84:	00080a19 	.word	0x00080a19
   81a88:	00080a29 	.word	0x00080a29
   81a8c:	20078be8 	.word	0x20078be8
   81a90:	20078c08 	.word	0x20078c08
   81a94:	000819e9 	.word	0x000819e9
   81a98:	00080a49 	.word	0x00080a49

00081a9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81a9c:	2201      	movs	r2, #1
   81a9e:	4b01      	ldr	r3, [pc, #4]	; (81aa4 <vTaskMissedYield+0x8>)
   81aa0:	601a      	str	r2, [r3, #0]
   81aa2:	4770      	bx	lr
   81aa4:	20078c18 	.word	0x20078c18

00081aa8 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81aa8:	4b01      	ldr	r3, [pc, #4]	; (81ab0 <xTaskGetCurrentTaskHandle+0x8>)
   81aaa:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81aac:	4770      	bx	lr
   81aae:	bf00      	nop
   81ab0:	20078bec 	.word	0x20078bec

00081ab4 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81ab4:	4b05      	ldr	r3, [pc, #20]	; (81acc <xTaskGetSchedulerState+0x18>)
   81ab6:	681b      	ldr	r3, [r3, #0]
   81ab8:	b133      	cbz	r3, 81ac8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81aba:	4b05      	ldr	r3, [pc, #20]	; (81ad0 <xTaskGetSchedulerState+0x1c>)
   81abc:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   81abe:	2b00      	cmp	r3, #0
   81ac0:	bf0c      	ite	eq
   81ac2:	2001      	moveq	r0, #1
   81ac4:	2002      	movne	r0, #2
   81ac6:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81ac8:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81aca:	4770      	bx	lr
   81acc:	20078ad8 	.word	0x20078ad8
   81ad0:	20078c04 	.word	0x20078c04

00081ad4 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81ad4:	2800      	cmp	r0, #0
   81ad6:	d031      	beq.n	81b3c <vTaskPriorityInherit+0x68>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81ad8:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81ada:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   81adc:	4918      	ldr	r1, [pc, #96]	; (81b40 <vTaskPriorityInherit+0x6c>)
   81ade:	6809      	ldr	r1, [r1, #0]
   81ae0:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
   81ae2:	428b      	cmp	r3, r1
   81ae4:	d229      	bcs.n	81b3a <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81ae6:	4916      	ldr	r1, [pc, #88]	; (81b40 <vTaskPriorityInherit+0x6c>)
   81ae8:	6809      	ldr	r1, [r1, #0]
   81aea:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
   81aec:	f1c1 010a 	rsb	r1, r1, #10
   81af0:	8301      	strh	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   81af2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81af6:	4913      	ldr	r1, [pc, #76]	; (81b44 <vTaskPriorityInherit+0x70>)
   81af8:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   81afc:	6941      	ldr	r1, [r0, #20]
   81afe:	4299      	cmp	r1, r3
   81b00:	d117      	bne.n	81b32 <vTaskPriorityInherit+0x5e>
   81b02:	4605      	mov	r5, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81b04:	1d04      	adds	r4, r0, #4
   81b06:	4620      	mov	r0, r4
   81b08:	4b0f      	ldr	r3, [pc, #60]	; (81b48 <vTaskPriorityInherit+0x74>)
   81b0a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81b0c:	4b0c      	ldr	r3, [pc, #48]	; (81b40 <vTaskPriorityInherit+0x6c>)
   81b0e:	681b      	ldr	r3, [r3, #0]
   81b10:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
   81b12:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   81b14:	4b0d      	ldr	r3, [pc, #52]	; (81b4c <vTaskPriorityInherit+0x78>)
   81b16:	681b      	ldr	r3, [r3, #0]
   81b18:	4298      	cmp	r0, r3
   81b1a:	bf84      	itt	hi
   81b1c:	4b0b      	ldrhi	r3, [pc, #44]	; (81b4c <vTaskPriorityInherit+0x78>)
   81b1e:	6018      	strhi	r0, [r3, #0]
   81b20:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81b24:	4b07      	ldr	r3, [pc, #28]	; (81b44 <vTaskPriorityInherit+0x70>)
   81b26:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81b2a:	4621      	mov	r1, r4
   81b2c:	4b08      	ldr	r3, [pc, #32]	; (81b50 <vTaskPriorityInherit+0x7c>)
   81b2e:	4798      	blx	r3
   81b30:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81b32:	4b03      	ldr	r3, [pc, #12]	; (81b40 <vTaskPriorityInherit+0x6c>)
   81b34:	681b      	ldr	r3, [r3, #0]
   81b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81b38:	62c3      	str	r3, [r0, #44]	; 0x2c
   81b3a:	bd38      	pop	{r3, r4, r5, pc}
   81b3c:	4770      	bx	lr
   81b3e:	bf00      	nop
   81b40:	20078bec 	.word	0x20078bec
   81b44:	20078b0c 	.word	0x20078b0c
   81b48:	00080991 	.word	0x00080991
   81b4c:	20078b08 	.word	0x20078b08
   81b50:	00080931 	.word	0x00080931

00081b54 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   81b54:	b1e8      	cbz	r0, 81b92 <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   81b56:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81b58:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
   81b5a:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
   81b5c:	4291      	cmp	r1, r2
   81b5e:	d017      	beq.n	81b90 <vTaskPriorityDisinherit+0x3c>
   81b60:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81b62:	1d05      	adds	r5, r0, #4
   81b64:	4628      	mov	r0, r5
   81b66:	4b0b      	ldr	r3, [pc, #44]	; (81b94 <vTaskPriorityDisinherit+0x40>)
   81b68:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81b6a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
   81b6c:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81b6e:	f1c0 030a 	rsb	r3, r0, #10
   81b72:	8323      	strh	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   81b74:	4b08      	ldr	r3, [pc, #32]	; (81b98 <vTaskPriorityDisinherit+0x44>)
   81b76:	681b      	ldr	r3, [r3, #0]
   81b78:	4298      	cmp	r0, r3
   81b7a:	bf84      	itt	hi
   81b7c:	4b06      	ldrhi	r3, [pc, #24]	; (81b98 <vTaskPriorityDisinherit+0x44>)
   81b7e:	6018      	strhi	r0, [r3, #0]
   81b80:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81b84:	4b05      	ldr	r3, [pc, #20]	; (81b9c <vTaskPriorityDisinherit+0x48>)
   81b86:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81b8a:	4629      	mov	r1, r5
   81b8c:	4b04      	ldr	r3, [pc, #16]	; (81ba0 <vTaskPriorityDisinherit+0x4c>)
   81b8e:	4798      	blx	r3
   81b90:	bd38      	pop	{r3, r4, r5, pc}
   81b92:	4770      	bx	lr
   81b94:	00080991 	.word	0x00080991
   81b98:	20078b08 	.word	0x20078b08
   81b9c:	20078b0c 	.word	0x20078b0c
   81ba0:	00080931 	.word	0x00080931

00081ba4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   81ba4:	b510      	push	{r4, lr}
   81ba6:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81ba8:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81baa:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81bac:	4291      	cmp	r1, r2
   81bae:	d80b      	bhi.n	81bc8 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81bb0:	1ad2      	subs	r2, r2, r3
   81bb2:	8b03      	ldrh	r3, [r0, #24]
   81bb4:	b292      	uxth	r2, r2
   81bb6:	4293      	cmp	r3, r2
   81bb8:	d911      	bls.n	81bde <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81bba:	4b0b      	ldr	r3, [pc, #44]	; (81be8 <prvInsertTimerInActiveList+0x44>)
   81bbc:	6818      	ldr	r0, [r3, #0]
   81bbe:	1d21      	adds	r1, r4, #4
   81bc0:	4b0a      	ldr	r3, [pc, #40]	; (81bec <prvInsertTimerInActiveList+0x48>)
   81bc2:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81bc4:	2000      	movs	r0, #0
   81bc6:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   81bc8:	429a      	cmp	r2, r3
   81bca:	d201      	bcs.n	81bd0 <prvInsertTimerInActiveList+0x2c>
   81bcc:	4299      	cmp	r1, r3
   81bce:	d208      	bcs.n	81be2 <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81bd0:	4b07      	ldr	r3, [pc, #28]	; (81bf0 <prvInsertTimerInActiveList+0x4c>)
   81bd2:	6818      	ldr	r0, [r3, #0]
   81bd4:	1d21      	adds	r1, r4, #4
   81bd6:	4b05      	ldr	r3, [pc, #20]	; (81bec <prvInsertTimerInActiveList+0x48>)
   81bd8:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81bda:	2000      	movs	r0, #0
   81bdc:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81bde:	2001      	movs	r0, #1
   81be0:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   81be2:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   81be4:	bd10      	pop	{r4, pc}
   81be6:	bf00      	nop
   81be8:	20078c54 	.word	0x20078c54
   81bec:	0008094d 	.word	0x0008094d
   81bf0:	20078c20 	.word	0x20078c20

00081bf4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   81bf4:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   81bf6:	4b0d      	ldr	r3, [pc, #52]	; (81c2c <prvCheckForValidListAndQueue+0x38>)
   81bf8:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   81bfa:	4b0d      	ldr	r3, [pc, #52]	; (81c30 <prvCheckForValidListAndQueue+0x3c>)
   81bfc:	681b      	ldr	r3, [r3, #0]
   81bfe:	b98b      	cbnz	r3, 81c24 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   81c00:	4d0c      	ldr	r5, [pc, #48]	; (81c34 <prvCheckForValidListAndQueue+0x40>)
   81c02:	4628      	mov	r0, r5
   81c04:	4e0c      	ldr	r6, [pc, #48]	; (81c38 <prvCheckForValidListAndQueue+0x44>)
   81c06:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81c08:	4c0c      	ldr	r4, [pc, #48]	; (81c3c <prvCheckForValidListAndQueue+0x48>)
   81c0a:	4620      	mov	r0, r4
   81c0c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   81c0e:	4b0c      	ldr	r3, [pc, #48]	; (81c40 <prvCheckForValidListAndQueue+0x4c>)
   81c10:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   81c12:	4b0c      	ldr	r3, [pc, #48]	; (81c44 <prvCheckForValidListAndQueue+0x50>)
   81c14:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   81c16:	2005      	movs	r0, #5
   81c18:	210c      	movs	r1, #12
   81c1a:	2200      	movs	r2, #0
   81c1c:	4b0a      	ldr	r3, [pc, #40]	; (81c48 <prvCheckForValidListAndQueue+0x54>)
   81c1e:	4798      	blx	r3
   81c20:	4b03      	ldr	r3, [pc, #12]	; (81c30 <prvCheckForValidListAndQueue+0x3c>)
   81c22:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   81c24:	4b09      	ldr	r3, [pc, #36]	; (81c4c <prvCheckForValidListAndQueue+0x58>)
   81c26:	4798      	blx	r3
   81c28:	bd70      	pop	{r4, r5, r6, pc}
   81c2a:	bf00      	nop
   81c2c:	00080a29 	.word	0x00080a29
   81c30:	20078c50 	.word	0x20078c50
   81c34:	20078c24 	.word	0x20078c24
   81c38:	00080911 	.word	0x00080911
   81c3c:	20078c38 	.word	0x20078c38
   81c40:	20078c20 	.word	0x20078c20
   81c44:	20078c54 	.word	0x20078c54
   81c48:	00080e0d 	.word	0x00080e0d
   81c4c:	00080a49 	.word	0x00080a49

00081c50 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   81c50:	b510      	push	{r4, lr}
   81c52:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   81c54:	4b0b      	ldr	r3, [pc, #44]	; (81c84 <xTimerCreateTimerTask+0x34>)
   81c56:	4798      	blx	r3

	if( xTimerQueue != NULL )
   81c58:	4b0b      	ldr	r3, [pc, #44]	; (81c88 <xTimerCreateTimerTask+0x38>)
   81c5a:	681b      	ldr	r3, [r3, #0]
   81c5c:	b163      	cbz	r3, 81c78 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81c5e:	2309      	movs	r3, #9
   81c60:	9300      	str	r3, [sp, #0]
   81c62:	2300      	movs	r3, #0
   81c64:	9301      	str	r3, [sp, #4]
   81c66:	9302      	str	r3, [sp, #8]
   81c68:	9303      	str	r3, [sp, #12]
   81c6a:	4808      	ldr	r0, [pc, #32]	; (81c8c <xTimerCreateTimerTask+0x3c>)
   81c6c:	4908      	ldr	r1, [pc, #32]	; (81c90 <xTimerCreateTimerTask+0x40>)
   81c6e:	f44f 7200 	mov.w	r2, #512	; 0x200
   81c72:	4c08      	ldr	r4, [pc, #32]	; (81c94 <xTimerCreateTimerTask+0x44>)
   81c74:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   81c76:	b918      	cbnz	r0, 81c80 <xTimerCreateTimerTask+0x30>
   81c78:	4b07      	ldr	r3, [pc, #28]	; (81c98 <xTimerCreateTimerTask+0x48>)
   81c7a:	4798      	blx	r3
   81c7c:	bf00      	nop
   81c7e:	e7fd      	b.n	81c7c <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81c80:	b004      	add	sp, #16
   81c82:	bd10      	pop	{r4, pc}
   81c84:	00081bf5 	.word	0x00081bf5
   81c88:	20078c50 	.word	0x20078c50
   81c8c:	00081dad 	.word	0x00081dad
   81c90:	00086478 	.word	0x00086478
   81c94:	00081229 	.word	0x00081229
   81c98:	00080a19 	.word	0x00080a19

00081c9c <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81c9c:	b510      	push	{r4, lr}
   81c9e:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81ca0:	4c10      	ldr	r4, [pc, #64]	; (81ce4 <xTimerGenericCommand+0x48>)
   81ca2:	6824      	ldr	r4, [r4, #0]
   81ca4:	b1d4      	cbz	r4, 81cdc <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   81ca6:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81ca8:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81cac:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81cae:	b973      	cbnz	r3, 81cce <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81cb0:	4b0d      	ldr	r3, [pc, #52]	; (81ce8 <xTimerGenericCommand+0x4c>)
   81cb2:	4798      	blx	r3
   81cb4:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81cb6:	4b0b      	ldr	r3, [pc, #44]	; (81ce4 <xTimerGenericCommand+0x48>)
   81cb8:	6818      	ldr	r0, [r3, #0]
   81cba:	a901      	add	r1, sp, #4
   81cbc:	bf07      	ittee	eq
   81cbe:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   81cc2:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81cc4:	2200      	movne	r2, #0
   81cc6:	4613      	movne	r3, r2
   81cc8:	4c08      	ldr	r4, [pc, #32]	; (81cec <xTimerGenericCommand+0x50>)
   81cca:	47a0      	blx	r4
   81ccc:	e007      	b.n	81cde <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81cce:	4620      	mov	r0, r4
   81cd0:	a901      	add	r1, sp, #4
   81cd2:	461a      	mov	r2, r3
   81cd4:	2300      	movs	r3, #0
   81cd6:	4c06      	ldr	r4, [pc, #24]	; (81cf0 <xTimerGenericCommand+0x54>)
   81cd8:	47a0      	blx	r4
   81cda:	e000      	b.n	81cde <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81cdc:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81cde:	b004      	add	sp, #16
   81ce0:	bd10      	pop	{r4, pc}
   81ce2:	bf00      	nop
   81ce4:	20078c50 	.word	0x20078c50
   81ce8:	00081ab5 	.word	0x00081ab5
   81cec:	00080e65 	.word	0x00080e65
   81cf0:	00080f8d 	.word	0x00080f8d

00081cf4 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81cf8:	b082      	sub	sp, #8
   81cfa:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81cfc:	4b23      	ldr	r3, [pc, #140]	; (81d8c <prvSampleTimeNow+0x98>)
   81cfe:	4798      	blx	r3
   81d00:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   81d02:	4b23      	ldr	r3, [pc, #140]	; (81d90 <prvSampleTimeNow+0x9c>)
   81d04:	881b      	ldrh	r3, [r3, #0]
   81d06:	4283      	cmp	r3, r0
   81d08:	d936      	bls.n	81d78 <prvSampleTimeNow+0x84>
   81d0a:	e026      	b.n	81d5a <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81d0c:	68da      	ldr	r2, [r3, #12]
   81d0e:	8815      	ldrh	r5, [r2, #0]
   81d10:	b2ad      	uxth	r5, r5

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81d12:	68db      	ldr	r3, [r3, #12]
   81d14:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81d16:	f104 0a04 	add.w	sl, r4, #4
   81d1a:	4650      	mov	r0, sl
   81d1c:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81d1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81d20:	4620      	mov	r0, r4
   81d22:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81d24:	69e3      	ldr	r3, [r4, #28]
   81d26:	2b01      	cmp	r3, #1
   81d28:	d119      	bne.n	81d5e <prvSampleTimeNow+0x6a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   81d2a:	8b23      	ldrh	r3, [r4, #24]
   81d2c:	442b      	add	r3, r5
   81d2e:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   81d30:	42ab      	cmp	r3, r5
   81d32:	d906      	bls.n	81d42 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81d34:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81d36:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81d38:	6830      	ldr	r0, [r6, #0]
   81d3a:	4651      	mov	r1, sl
   81d3c:	4b15      	ldr	r3, [pc, #84]	; (81d94 <prvSampleTimeNow+0xa0>)
   81d3e:	4798      	blx	r3
   81d40:	e00d      	b.n	81d5e <prvSampleTimeNow+0x6a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81d42:	2300      	movs	r3, #0
   81d44:	9300      	str	r3, [sp, #0]
   81d46:	4620      	mov	r0, r4
   81d48:	4619      	mov	r1, r3
   81d4a:	462a      	mov	r2, r5
   81d4c:	4c12      	ldr	r4, [pc, #72]	; (81d98 <prvSampleTimeNow+0xa4>)
   81d4e:	47a0      	blx	r4
				configASSERT( xResult );
   81d50:	b928      	cbnz	r0, 81d5e <prvSampleTimeNow+0x6a>
   81d52:	4b12      	ldr	r3, [pc, #72]	; (81d9c <prvSampleTimeNow+0xa8>)
   81d54:	4798      	blx	r3
   81d56:	bf00      	nop
   81d58:	e7fd      	b.n	81d56 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81d5a:	4e11      	ldr	r6, [pc, #68]	; (81da0 <prvSampleTimeNow+0xac>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81d5c:	4f11      	ldr	r7, [pc, #68]	; (81da4 <prvSampleTimeNow+0xb0>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81d5e:	6833      	ldr	r3, [r6, #0]
   81d60:	681a      	ldr	r2, [r3, #0]
   81d62:	2a00      	cmp	r2, #0
   81d64:	d1d2      	bne.n	81d0c <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   81d66:	4a10      	ldr	r2, [pc, #64]	; (81da8 <prvSampleTimeNow+0xb4>)
   81d68:	6810      	ldr	r0, [r2, #0]
   81d6a:	490d      	ldr	r1, [pc, #52]	; (81da0 <prvSampleTimeNow+0xac>)
   81d6c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
   81d6e:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   81d70:	2301      	movs	r3, #1
   81d72:	f8c9 3000 	str.w	r3, [r9]
   81d76:	e002      	b.n	81d7e <prvSampleTimeNow+0x8a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   81d78:	2300      	movs	r3, #0
   81d7a:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   81d7e:	4b04      	ldr	r3, [pc, #16]	; (81d90 <prvSampleTimeNow+0x9c>)
   81d80:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   81d84:	4640      	mov	r0, r8
   81d86:	b002      	add	sp, #8
   81d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81d8c:	000814a9 	.word	0x000814a9
   81d90:	20078c4c 	.word	0x20078c4c
   81d94:	0008094d 	.word	0x0008094d
   81d98:	00081c9d 	.word	0x00081c9d
   81d9c:	00080a19 	.word	0x00080a19
   81da0:	20078c20 	.word	0x20078c20
   81da4:	00080991 	.word	0x00080991
   81da8:	20078c54 	.word	0x20078c54

00081dac <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   81dac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81db0:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81db2:	4d51      	ldr	r5, [pc, #324]	; (81ef8 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81db4:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81f28 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81db8:	4b50      	ldr	r3, [pc, #320]	; (81efc <prvTimerTask+0x150>)
   81dba:	681b      	ldr	r3, [r3, #0]
   81dbc:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   81dbe:	2a00      	cmp	r2, #0
   81dc0:	f000 8090 	beq.w	81ee4 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81dc4:	68db      	ldr	r3, [r3, #12]
   81dc6:	881c      	ldrh	r4, [r3, #0]
   81dc8:	b2a4      	uxth	r4, r4
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81dca:	4b4d      	ldr	r3, [pc, #308]	; (81f00 <prvTimerTask+0x154>)
   81dcc:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81dce:	a803      	add	r0, sp, #12
   81dd0:	4b4c      	ldr	r3, [pc, #304]	; (81f04 <prvTimerTask+0x158>)
   81dd2:	4798      	blx	r3
   81dd4:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81dd6:	9b03      	ldr	r3, [sp, #12]
   81dd8:	2b00      	cmp	r3, #0
   81dda:	d132      	bne.n	81e42 <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81ddc:	4284      	cmp	r4, r0
   81dde:	d825      	bhi.n	81e2c <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   81de0:	4b49      	ldr	r3, [pc, #292]	; (81f08 <prvTimerTask+0x15c>)
   81de2:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81de4:	4b45      	ldr	r3, [pc, #276]	; (81efc <prvTimerTask+0x150>)
   81de6:	681b      	ldr	r3, [r3, #0]
   81de8:	68db      	ldr	r3, [r3, #12]
   81dea:	68de      	ldr	r6, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81dec:	1d30      	adds	r0, r6, #4
   81dee:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81df0:	69f3      	ldr	r3, [r6, #28]
   81df2:	2b01      	cmp	r3, #1
   81df4:	d115      	bne.n	81e22 <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   81df6:	8b31      	ldrh	r1, [r6, #24]
   81df8:	4421      	add	r1, r4
   81dfa:	4630      	mov	r0, r6
   81dfc:	b289      	uxth	r1, r1
   81dfe:	463a      	mov	r2, r7
   81e00:	4623      	mov	r3, r4
   81e02:	4f42      	ldr	r7, [pc, #264]	; (81f0c <prvTimerTask+0x160>)
   81e04:	47b8      	blx	r7
   81e06:	2801      	cmp	r0, #1
   81e08:	d10b      	bne.n	81e22 <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81e0a:	2300      	movs	r3, #0
   81e0c:	9300      	str	r3, [sp, #0]
   81e0e:	4630      	mov	r0, r6
   81e10:	4619      	mov	r1, r3
   81e12:	4622      	mov	r2, r4
   81e14:	4c3e      	ldr	r4, [pc, #248]	; (81f10 <prvTimerTask+0x164>)
   81e16:	47a0      	blx	r4
			configASSERT( xResult );
   81e18:	b918      	cbnz	r0, 81e22 <prvTimerTask+0x76>
   81e1a:	4b3e      	ldr	r3, [pc, #248]	; (81f14 <prvTimerTask+0x168>)
   81e1c:	4798      	blx	r3
   81e1e:	bf00      	nop
   81e20:	e7fd      	b.n	81e1e <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81e22:	6a73      	ldr	r3, [r6, #36]	; 0x24
   81e24:	4630      	mov	r0, r6
   81e26:	4798      	blx	r3
   81e28:	e00d      	b.n	81e46 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   81e2a:	2400      	movs	r4, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81e2c:	1be1      	subs	r1, r4, r7
   81e2e:	6828      	ldr	r0, [r5, #0]
   81e30:	b289      	uxth	r1, r1
   81e32:	4b39      	ldr	r3, [pc, #228]	; (81f18 <prvTimerTask+0x16c>)
   81e34:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   81e36:	4b34      	ldr	r3, [pc, #208]	; (81f08 <prvTimerTask+0x15c>)
   81e38:	4798      	blx	r3
   81e3a:	b920      	cbnz	r0, 81e46 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   81e3c:	4b37      	ldr	r3, [pc, #220]	; (81f1c <prvTimerTask+0x170>)
   81e3e:	4798      	blx	r3
   81e40:	e001      	b.n	81e46 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   81e42:	4b31      	ldr	r3, [pc, #196]	; (81f08 <prvTimerTask+0x15c>)
   81e44:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81e46:	a802      	add	r0, sp, #8
   81e48:	4b2e      	ldr	r3, [pc, #184]	; (81f04 <prvTimerTask+0x158>)
   81e4a:	4798      	blx	r3
   81e4c:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81e4e:	4e34      	ldr	r6, [pc, #208]	; (81f20 <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81e50:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 81f0c <prvTimerTask+0x160>
   81e54:	e03e      	b.n	81ed4 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   81e56:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   81e58:	b11c      	cbz	r4, 81e62 <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   81e5a:	6963      	ldr	r3, [r4, #20]
   81e5c:	b10b      	cbz	r3, 81e62 <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   81e5e:	1d20      	adds	r0, r4, #4
   81e60:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   81e62:	9b03      	ldr	r3, [sp, #12]
   81e64:	2b02      	cmp	r3, #2
   81e66:	d023      	beq.n	81eb0 <prvTimerTask+0x104>
   81e68:	2b03      	cmp	r3, #3
   81e6a:	d030      	beq.n	81ece <prvTimerTask+0x122>
   81e6c:	2b00      	cmp	r3, #0
   81e6e:	d131      	bne.n	81ed4 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   81e70:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   81e74:	8b21      	ldrh	r1, [r4, #24]
   81e76:	4419      	add	r1, r3
   81e78:	4620      	mov	r0, r4
   81e7a:	b289      	uxth	r1, r1
   81e7c:	463a      	mov	r2, r7
   81e7e:	47c8      	blx	r9
   81e80:	2801      	cmp	r0, #1
   81e82:	d127      	bne.n	81ed4 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81e84:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81e86:	4620      	mov	r0, r4
   81e88:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81e8a:	69e3      	ldr	r3, [r4, #28]
   81e8c:	2b01      	cmp	r3, #1
   81e8e:	d121      	bne.n	81ed4 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   81e90:	8b22      	ldrh	r2, [r4, #24]
   81e92:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   81e96:	441a      	add	r2, r3
   81e98:	2300      	movs	r3, #0
   81e9a:	9300      	str	r3, [sp, #0]
   81e9c:	4620      	mov	r0, r4
   81e9e:	4619      	mov	r1, r3
   81ea0:	b292      	uxth	r2, r2
   81ea2:	4c1b      	ldr	r4, [pc, #108]	; (81f10 <prvTimerTask+0x164>)
   81ea4:	47a0      	blx	r4
						configASSERT( xResult );
   81ea6:	b9a8      	cbnz	r0, 81ed4 <prvTimerTask+0x128>
   81ea8:	4b1a      	ldr	r3, [pc, #104]	; (81f14 <prvTimerTask+0x168>)
   81eaa:	4798      	blx	r3
   81eac:	bf00      	nop
   81eae:	e7fd      	b.n	81eac <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   81eb0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   81eb4:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   81eb6:	b91b      	cbnz	r3, 81ec0 <prvTimerTask+0x114>
   81eb8:	4b16      	ldr	r3, [pc, #88]	; (81f14 <prvTimerTask+0x168>)
   81eba:	4798      	blx	r3
   81ebc:	bf00      	nop
   81ebe:	e7fd      	b.n	81ebc <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81ec0:	18f9      	adds	r1, r7, r3
   81ec2:	4620      	mov	r0, r4
   81ec4:	b289      	uxth	r1, r1
   81ec6:	463a      	mov	r2, r7
   81ec8:	463b      	mov	r3, r7
   81eca:	47c8      	blx	r9
   81ecc:	e002      	b.n	81ed4 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   81ece:	4620      	mov	r0, r4
   81ed0:	4b14      	ldr	r3, [pc, #80]	; (81f24 <prvTimerTask+0x178>)
   81ed2:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81ed4:	6828      	ldr	r0, [r5, #0]
   81ed6:	a903      	add	r1, sp, #12
   81ed8:	2200      	movs	r2, #0
   81eda:	4613      	mov	r3, r2
   81edc:	47b0      	blx	r6
   81ede:	2800      	cmp	r0, #0
   81ee0:	d1b9      	bne.n	81e56 <prvTimerTask+0xaa>
   81ee2:	e769      	b.n	81db8 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81ee4:	4b06      	ldr	r3, [pc, #24]	; (81f00 <prvTimerTask+0x154>)
   81ee6:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81ee8:	a803      	add	r0, sp, #12
   81eea:	4b06      	ldr	r3, [pc, #24]	; (81f04 <prvTimerTask+0x158>)
   81eec:	4798      	blx	r3
   81eee:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81ef0:	9b03      	ldr	r3, [sp, #12]
   81ef2:	2b00      	cmp	r3, #0
   81ef4:	d099      	beq.n	81e2a <prvTimerTask+0x7e>
   81ef6:	e7a4      	b.n	81e42 <prvTimerTask+0x96>
   81ef8:	20078c50 	.word	0x20078c50
   81efc:	20078c20 	.word	0x20078c20
   81f00:	00081499 	.word	0x00081499
   81f04:	00081cf5 	.word	0x00081cf5
   81f08:	000815f5 	.word	0x000815f5
   81f0c:	00081ba5 	.word	0x00081ba5
   81f10:	00081c9d 	.word	0x00081c9d
   81f14:	00080a19 	.word	0x00080a19
   81f18:	00081181 	.word	0x00081181
   81f1c:	00080a09 	.word	0x00080a09
   81f20:	0008101d 	.word	0x0008101d
   81f24:	00080c3d 	.word	0x00080c3d
   81f28:	00080991 	.word	0x00080991

00081f2c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81f2c:	3801      	subs	r0, #1
   81f2e:	2802      	cmp	r0, #2
   81f30:	d818      	bhi.n	81f64 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81f36:	460e      	mov	r6, r1
   81f38:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81f3a:	b182      	cbz	r2, 81f5e <_write+0x32>
   81f3c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81f3e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 81f78 <_write+0x4c>
   81f42:	4f0c      	ldr	r7, [pc, #48]	; (81f74 <_write+0x48>)
   81f44:	f8d8 0000 	ldr.w	r0, [r8]
   81f48:	f815 1b01 	ldrb.w	r1, [r5], #1
   81f4c:	683b      	ldr	r3, [r7, #0]
   81f4e:	4798      	blx	r3
   81f50:	2800      	cmp	r0, #0
   81f52:	db0a      	blt.n	81f6a <_write+0x3e>
   81f54:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81f56:	3c01      	subs	r4, #1
   81f58:	d1f4      	bne.n	81f44 <_write+0x18>
   81f5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81f5e:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
   81f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   81f64:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
   81f68:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81f6a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   81f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81f72:	bf00      	nop
   81f74:	20078dd4 	.word	0x20078dd4
   81f78:	20078dd8 	.word	0x20078dd8

00081f7c <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   81f7c:	2a00      	cmp	r2, #0
   81f7e:	d04e      	beq.n	8201e <usart_serial_read_packet+0xa2>
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   81f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81f84:	b085      	sub	sp, #20
   81f86:	4606      	mov	r6, r0
   81f88:	460d      	mov	r5, r1
   81f8a:	4617      	mov	r7, r2

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81f8c:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 82034 <usart_serial_read_packet+0xb8>
		while (uart_read((Uart*)p_usart, data));
   81f90:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 82038 <usart_serial_read_packet+0xbc>
   81f94:	f8cd a000 	str.w	sl, [sp]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81f98:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 8203c <usart_serial_read_packet+0xc0>
		while (usart_read(p_usart, &val));
   81f9c:	4c21      	ldr	r4, [pc, #132]	; (82024 <usart_serial_read_packet+0xa8>)
   81f9e:	f8cd b004 	str.w	fp, [sp, #4]
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   81fa2:	2300      	movs	r3, #0
   81fa4:	9303      	str	r3, [sp, #12]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81fa6:	4556      	cmp	r6, sl
   81fa8:	d105      	bne.n	81fb6 <usart_serial_read_packet+0x3a>
		while (uart_read((Uart*)p_usart, data));
   81faa:	9800      	ldr	r0, [sp, #0]
   81fac:	4629      	mov	r1, r5
   81fae:	47c8      	blx	r9
   81fb0:	2800      	cmp	r0, #0
   81fb2:	d1fa      	bne.n	81faa <usart_serial_read_packet+0x2e>
   81fb4:	e015      	b.n	81fe2 <usart_serial_read_packet+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81fb6:	455e      	cmp	r6, fp
   81fb8:	d107      	bne.n	81fca <usart_serial_read_packet+0x4e>
		while (usart_read(p_usart, &val));
   81fba:	9801      	ldr	r0, [sp, #4]
   81fbc:	a903      	add	r1, sp, #12
   81fbe:	47a0      	blx	r4
   81fc0:	2800      	cmp	r0, #0
   81fc2:	d1fa      	bne.n	81fba <usart_serial_read_packet+0x3e>
		*data = (uint8_t)(val & 0xFF);
   81fc4:	9b03      	ldr	r3, [sp, #12]
   81fc6:	702b      	strb	r3, [r5, #0]
   81fc8:	e017      	b.n	81ffa <usart_serial_read_packet+0x7e>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81fca:	4b17      	ldr	r3, [pc, #92]	; (82028 <usart_serial_read_packet+0xac>)
   81fcc:	429e      	cmp	r6, r3
   81fce:	d108      	bne.n	81fe2 <usart_serial_read_packet+0x66>
		while (usart_read(p_usart, &val));
   81fd0:	4698      	mov	r8, r3
   81fd2:	4640      	mov	r0, r8
   81fd4:	a903      	add	r1, sp, #12
   81fd6:	47a0      	blx	r4
   81fd8:	2800      	cmp	r0, #0
   81fda:	d1fa      	bne.n	81fd2 <usart_serial_read_packet+0x56>
		*data = (uint8_t)(val & 0xFF);
   81fdc:	9b03      	ldr	r3, [sp, #12]
   81fde:	702b      	strb	r3, [r5, #0]
   81fe0:	e016      	b.n	82010 <usart_serial_read_packet+0x94>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81fe2:	4b12      	ldr	r3, [pc, #72]	; (8202c <usart_serial_read_packet+0xb0>)
   81fe4:	429e      	cmp	r6, r3
   81fe6:	d108      	bne.n	81ffa <usart_serial_read_packet+0x7e>
		while (usart_read(p_usart, &val));
   81fe8:	4698      	mov	r8, r3
   81fea:	4640      	mov	r0, r8
   81fec:	a903      	add	r1, sp, #12
   81fee:	47a0      	blx	r4
   81ff0:	2800      	cmp	r0, #0
   81ff2:	d1fa      	bne.n	81fea <usart_serial_read_packet+0x6e>
		*data = (uint8_t)(val & 0xFF);
   81ff4:	9b03      	ldr	r3, [sp, #12]
   81ff6:	702b      	strb	r3, [r5, #0]
   81ff8:	e00a      	b.n	82010 <usart_serial_read_packet+0x94>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81ffa:	4b0d      	ldr	r3, [pc, #52]	; (82030 <usart_serial_read_packet+0xb4>)
   81ffc:	429e      	cmp	r6, r3
   81ffe:	d107      	bne.n	82010 <usart_serial_read_packet+0x94>
		while (usart_read(p_usart, &val));
   82000:	4698      	mov	r8, r3
   82002:	4640      	mov	r0, r8
   82004:	a903      	add	r1, sp, #12
   82006:	47a0      	blx	r4
   82008:	2800      	cmp	r0, #0
   8200a:	d1fa      	bne.n	82002 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   8200c:	9b03      	ldr	r3, [sp, #12]
   8200e:	702b      	strb	r3, [r5, #0]
	while (len) {
		usart_serial_getchar(usart, data);
		len--;
		data++;
   82010:	3501      	adds	r5, #1
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   82012:	3f01      	subs	r7, #1
   82014:	d1c5      	bne.n	81fa2 <usart_serial_read_packet+0x26>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   82016:	2000      	movs	r0, #0
   82018:	b005      	add	sp, #20
   8201a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8201e:	2000      	movs	r0, #0
   82020:	4770      	bx	lr
   82022:	bf00      	nop
   82024:	00080291 	.word	0x00080291
   82028:	4009c000 	.word	0x4009c000
   8202c:	400a0000 	.word	0x400a0000
   82030:	400a4000 	.word	0x400a4000
   82034:	400e0800 	.word	0x400e0800
   82038:	0008225d 	.word	0x0008225d
   8203c:	40098000 	.word	0x40098000

00082040 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   82040:	b4f0      	push	{r4, r5, r6, r7}
   82042:	b08c      	sub	sp, #48	; 0x30
   82044:	4607      	mov	r7, r0
   82046:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   82048:	ac01      	add	r4, sp, #4
   8204a:	4d11      	ldr	r5, [pc, #68]	; (82090 <pwm_clocks_generate+0x50>)
   8204c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8204e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   82050:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   82052:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   82054:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   82058:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   8205c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8205e:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   82060:	f852 3b04 	ldr.w	r3, [r2], #4
   82064:	fbb6 f3f3 	udiv	r3, r6, r3
   82068:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   8206c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   82070:	d905      	bls.n	8207e <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
   82072:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   82074:	280b      	cmp	r0, #11
   82076:	d1f3      	bne.n	82060 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   82078:	f64f 70ff 	movw	r0, #65535	; 0xffff
   8207c:	e005      	b.n	8208a <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   8207e:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
   82080:	bf94      	ite	ls
   82082:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
   82086:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
   8208a:	b00c      	add	sp, #48	; 0x30
   8208c:	bcf0      	pop	{r4, r5, r6, r7}
   8208e:	4770      	bx	lr
   82090:	00086480 	.word	0x00086480

00082094 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   82094:	b570      	push	{r4, r5, r6, lr}
   82096:	4606      	mov	r6, r0
   82098:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   8209a:	6808      	ldr	r0, [r1, #0]
   8209c:	b140      	cbz	r0, 820b0 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   8209e:	6889      	ldr	r1, [r1, #8]
   820a0:	4b0e      	ldr	r3, [pc, #56]	; (820dc <pwm_init+0x48>)
   820a2:	4798      	blx	r3
   820a4:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   820a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
   820aa:	4298      	cmp	r0, r3
   820ac:	d101      	bne.n	820b2 <pwm_init+0x1e>
   820ae:	e00e      	b.n	820ce <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   820b0:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   820b2:	6860      	ldr	r0, [r4, #4]
   820b4:	b140      	cbz	r0, 820c8 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   820b6:	68a1      	ldr	r1, [r4, #8]
   820b8:	4b08      	ldr	r3, [pc, #32]	; (820dc <pwm_init+0x48>)
   820ba:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   820bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
   820c0:	4298      	cmp	r0, r3
   820c2:	d007      	beq.n	820d4 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
   820c4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   820c8:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   820ca:	2000      	movs	r0, #0
   820cc:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
   820ce:	f64f 70ff 	movw	r0, #65535	; 0xffff
   820d2:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
   820d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
   820d8:	bd70      	pop	{r4, r5, r6, pc}
   820da:	bf00      	nop
   820dc:	00082041 	.word	0x00082041

000820e0 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   820e0:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   820e2:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   820e4:	8a8a      	ldrh	r2, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   820e6:	684c      	ldr	r4, [r1, #4]
   820e8:	f004 040f 	and.w	r4, r4, #15
   820ec:	4322      	orrs	r2, r4
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   820ee:	890c      	ldrh	r4, [r1, #8]
   820f0:	4322      	orrs	r2, r4
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   820f2:	7a8c      	ldrb	r4, [r1, #10]
   820f4:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
   820f8:	7d8c      	ldrb	r4, [r1, #22]
   820fa:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   820fe:	7dcc      	ldrb	r4, [r1, #23]
   82100:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   82104:	7e0c      	ldrb	r4, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   82106:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
   8210a:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   8210e:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   82112:	68ca      	ldr	r2, [r1, #12]
   82114:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   82118:	690a      	ldr	r2, [r1, #16]
   8211a:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8211e:	7d8a      	ldrb	r2, [r1, #22]
   82120:	b13a      	cbz	r2, 82132 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   82122:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   82124:	8b4a      	ldrh	r2, [r1, #26]
   82126:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8212a:	eb00 1443 	add.w	r4, r0, r3, lsl #5
   8212e:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   82132:	6c84      	ldr	r4, [r0, #72]	; 0x48
   82134:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   82138:	409a      	lsls	r2, r3
   8213a:	43d2      	mvns	r2, r2
   8213c:	ea02 0504 	and.w	r5, r2, r4
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   82140:	7fcc      	ldrb	r4, [r1, #31]
   82142:	fa04 f603 	lsl.w	r6, r4, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   82146:	7f8c      	ldrb	r4, [r1, #30]
   82148:	409c      	lsls	r4, r3
   8214a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8214e:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   82150:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   82152:	6c44      	ldr	r4, [r0, #68]	; 0x44
   82154:	4014      	ands	r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   82156:	f891 2021 	ldrb.w	r2, [r1, #33]	; 0x21
   8215a:	fa02 f503 	lsl.w	r5, r2, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   8215e:	f891 2020 	ldrb.w	r2, [r1, #32]
   82162:	409a      	lsls	r2, r3
   82164:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
   82168:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   8216a:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   8216c:	2201      	movs	r2, #1
   8216e:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   82170:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   82174:	b11c      	cbz	r4, 8217e <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
   82176:	6a04      	ldr	r4, [r0, #32]
   82178:	4314      	orrs	r4, r2
   8217a:	6204      	str	r4, [r0, #32]
   8217c:	e003      	b.n	82186 <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   8217e:	6a04      	ldr	r4, [r0, #32]
   82180:	ea24 0402 	bic.w	r4, r4, r2
   82184:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   82186:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   8218a:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   8218c:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8218e:	bf0c      	ite	eq
   82190:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   82192:	4394      	bicne	r4, r2
   82194:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   82196:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   8219a:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   8219c:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8219e:	bf0c      	ite	eq
   821a0:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   821a4:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   821a8:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   821aa:	2b03      	cmp	r3, #3
   821ac:	d80b      	bhi.n	821c6 <pwm_channel_init+0xe6>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   821ae:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   821b0:	00dd      	lsls	r5, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   821b2:	22ff      	movs	r2, #255	; 0xff
   821b4:	40aa      	lsls	r2, r5
   821b6:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   821ba:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   821be:	40ab      	lsls	r3, r5
   821c0:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   821c2:	66c3      	str	r3, [r0, #108]	; 0x6c
   821c4:	e00c      	b.n	821e0 <pwm_channel_init+0x100>
	} else {
		ch_num -= 4;
   821c6:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   821c8:	6f02      	ldr	r2, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   821ca:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   821cc:	24ff      	movs	r4, #255	; 0xff
   821ce:	409c      	lsls	r4, r3
   821d0:	ea22 0404 	bic.w	r4, r2, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   821d4:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   821d8:	fa02 f303 	lsl.w	r3, r2, r3
   821dc:	4323      	orrs	r3, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   821de:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   821e0:	2000      	movs	r0, #0
   821e2:	bc70      	pop	{r4, r5, r6}
   821e4:	4770      	bx	lr
   821e6:	bf00      	nop

000821e8 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   821e8:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   821ea:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   821ec:	690b      	ldr	r3, [r1, #16]
   821ee:	4293      	cmp	r3, r2
   821f0:	d306      	bcc.n	82200 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   821f2:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   821f4:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   821f8:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   821fc:	2000      	movs	r0, #0
   821fe:	e001      	b.n	82204 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   82200:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   82204:	f85d 4b04 	ldr.w	r4, [sp], #4
   82208:	4770      	bx	lr
   8220a:	bf00      	nop

0008220c <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   8220c:	2301      	movs	r3, #1
   8220e:	408b      	lsls	r3, r1
   82210:	6043      	str	r3, [r0, #4]
   82212:	4770      	bx	lr

00082214 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   82214:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   82216:	23ac      	movs	r3, #172	; 0xac
   82218:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8221a:	680b      	ldr	r3, [r1, #0]
   8221c:	684a      	ldr	r2, [r1, #4]
   8221e:	fbb3 f3f2 	udiv	r3, r3, r2
   82222:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   82224:	1e5c      	subs	r4, r3, #1
   82226:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8222a:	4294      	cmp	r4, r2
   8222c:	d80a      	bhi.n	82244 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   8222e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   82230:	688b      	ldr	r3, [r1, #8]
   82232:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   82234:	f240 2302 	movw	r3, #514	; 0x202
   82238:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   8223c:	2350      	movs	r3, #80	; 0x50
   8223e:	6003      	str	r3, [r0, #0]

	return 0;
   82240:	2000      	movs	r0, #0
   82242:	e000      	b.n	82246 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   82244:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   82246:	f85d 4b04 	ldr.w	r4, [sp], #4
   8224a:	4770      	bx	lr

0008224c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   8224c:	6943      	ldr	r3, [r0, #20]
   8224e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   82252:	bf1a      	itte	ne
   82254:	61c1      	strne	r1, [r0, #28]
	return 0;
   82256:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   82258:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8225a:	4770      	bx	lr

0008225c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   8225c:	6943      	ldr	r3, [r0, #20]
   8225e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   82262:	bf1d      	ittte	ne
   82264:	6983      	ldrne	r3, [r0, #24]
   82266:	700b      	strbne	r3, [r1, #0]
	return 0;
   82268:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   8226a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   8226c:	4770      	bx	lr
   8226e:	bf00      	nop

00082270 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   82270:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   82272:	480e      	ldr	r0, [pc, #56]	; (822ac <sysclk_init+0x3c>)
   82274:	4b0e      	ldr	r3, [pc, #56]	; (822b0 <sysclk_init+0x40>)
   82276:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   82278:	2000      	movs	r0, #0
   8227a:	213e      	movs	r1, #62	; 0x3e
   8227c:	4b0d      	ldr	r3, [pc, #52]	; (822b4 <sysclk_init+0x44>)
   8227e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   82280:	4c0d      	ldr	r4, [pc, #52]	; (822b8 <sysclk_init+0x48>)
   82282:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82284:	2800      	cmp	r0, #0
   82286:	d0fc      	beq.n	82282 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82288:	4b0c      	ldr	r3, [pc, #48]	; (822bc <sysclk_init+0x4c>)
   8228a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8228c:	4a0c      	ldr	r2, [pc, #48]	; (822c0 <sysclk_init+0x50>)
   8228e:	4b0d      	ldr	r3, [pc, #52]	; (822c4 <sysclk_init+0x54>)
   82290:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   82292:	4c0d      	ldr	r4, [pc, #52]	; (822c8 <sysclk_init+0x58>)
   82294:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   82296:	2800      	cmp	r0, #0
   82298:	d0fc      	beq.n	82294 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8229a:	2010      	movs	r0, #16
   8229c:	4b0b      	ldr	r3, [pc, #44]	; (822cc <sysclk_init+0x5c>)
   8229e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   822a0:	4b0b      	ldr	r3, [pc, #44]	; (822d0 <sysclk_init+0x60>)
   822a2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   822a4:	4801      	ldr	r0, [pc, #4]	; (822ac <sysclk_init+0x3c>)
   822a6:	4b02      	ldr	r3, [pc, #8]	; (822b0 <sysclk_init+0x40>)
   822a8:	4798      	blx	r3
   822aa:	bd10      	pop	{r4, pc}
   822ac:	0501bd00 	.word	0x0501bd00
   822b0:	200700a5 	.word	0x200700a5
   822b4:	00082665 	.word	0x00082665
   822b8:	000826b9 	.word	0x000826b9
   822bc:	000826c9 	.word	0x000826c9
   822c0:	200d3f01 	.word	0x200d3f01
   822c4:	400e0600 	.word	0x400e0600
   822c8:	000826d9 	.word	0x000826d9
   822cc:	000825fd 	.word	0x000825fd
   822d0:	000827f1 	.word	0x000827f1

000822d4 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   822d4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   822d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   822da:	4b12      	ldr	r3, [pc, #72]	; (82324 <board_init+0x50>)
   822dc:	605a      	str	r2, [r3, #4]
   822de:	200b      	movs	r0, #11
   822e0:	4c11      	ldr	r4, [pc, #68]	; (82328 <board_init+0x54>)
   822e2:	47a0      	blx	r4
   822e4:	200c      	movs	r0, #12
   822e6:	47a0      	blx	r4
   822e8:	200d      	movs	r0, #13
   822ea:	47a0      	blx	r4
   822ec:	200e      	movs	r0, #14
   822ee:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   822f0:	203b      	movs	r0, #59	; 0x3b
   822f2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   822f6:	4c0d      	ldr	r4, [pc, #52]	; (8232c <board_init+0x58>)
   822f8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   822fa:	2055      	movs	r0, #85	; 0x55
   822fc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82300:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   82302:	2056      	movs	r0, #86	; 0x56
   82304:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82308:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8230a:	2068      	movs	r0, #104	; 0x68
   8230c:	4908      	ldr	r1, [pc, #32]	; (82330 <board_init+0x5c>)
   8230e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   82310:	205c      	movs	r0, #92	; 0x5c
   82312:	4908      	ldr	r1, [pc, #32]	; (82334 <board_init+0x60>)
   82314:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82316:	4808      	ldr	r0, [pc, #32]	; (82338 <board_init+0x64>)
   82318:	f44f 7140 	mov.w	r1, #768	; 0x300
   8231c:	4a07      	ldr	r2, [pc, #28]	; (8233c <board_init+0x68>)
   8231e:	4b08      	ldr	r3, [pc, #32]	; (82340 <board_init+0x6c>)
   82320:	4798      	blx	r3
   82322:	bd10      	pop	{r4, pc}
   82324:	400e1a50 	.word	0x400e1a50
   82328:	000826e9 	.word	0x000826e9
   8232c:	000823e9 	.word	0x000823e9
   82330:	28000079 	.word	0x28000079
   82334:	28000001 	.word	0x28000001
   82338:	400e0e00 	.word	0x400e0e00
   8233c:	08000001 	.word	0x08000001
   82340:	000824bd 	.word	0x000824bd

00082344 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82344:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   82346:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8234a:	d016      	beq.n	8237a <pio_set_peripheral+0x36>
   8234c:	d804      	bhi.n	82358 <pio_set_peripheral+0x14>
   8234e:	b1c1      	cbz	r1, 82382 <pio_set_peripheral+0x3e>
   82350:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82354:	d00a      	beq.n	8236c <pio_set_peripheral+0x28>
   82356:	e013      	b.n	82380 <pio_set_peripheral+0x3c>
   82358:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8235c:	d011      	beq.n	82382 <pio_set_peripheral+0x3e>
   8235e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82362:	d00e      	beq.n	82382 <pio_set_peripheral+0x3e>
   82364:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82368:	d10a      	bne.n	82380 <pio_set_peripheral+0x3c>
   8236a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8236c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8236e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   82370:	400b      	ands	r3, r1
   82372:	ea23 0302 	bic.w	r3, r3, r2
   82376:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82378:	e002      	b.n	82380 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8237a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8237c:	4313      	orrs	r3, r2
   8237e:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82380:	6042      	str	r2, [r0, #4]
   82382:	4770      	bx	lr

00082384 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82384:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82386:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8238a:	bf14      	ite	ne
   8238c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8238e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   82390:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82394:	bf14      	ite	ne
   82396:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82398:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8239a:	f012 0f02 	tst.w	r2, #2
   8239e:	d002      	beq.n	823a6 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   823a0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   823a4:	e004      	b.n	823b0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   823a6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   823aa:	bf18      	it	ne
   823ac:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   823b0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   823b2:	6001      	str	r1, [r0, #0]
   823b4:	4770      	bx	lr
   823b6:	bf00      	nop

000823b8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   823b8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   823ba:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   823bc:	9c01      	ldr	r4, [sp, #4]
   823be:	b10c      	cbz	r4, 823c4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   823c0:	6641      	str	r1, [r0, #100]	; 0x64
   823c2:	e000      	b.n	823c6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   823c4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   823c6:	b10b      	cbz	r3, 823cc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   823c8:	6501      	str	r1, [r0, #80]	; 0x50
   823ca:	e000      	b.n	823ce <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   823cc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   823ce:	b10a      	cbz	r2, 823d4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   823d0:	6301      	str	r1, [r0, #48]	; 0x30
   823d2:	e000      	b.n	823d6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   823d4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   823d6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   823d8:	6001      	str	r1, [r0, #0]
}
   823da:	f85d 4b04 	ldr.w	r4, [sp], #4
   823de:	4770      	bx	lr

000823e0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   823e0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   823e2:	4770      	bx	lr

000823e4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   823e4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   823e6:	4770      	bx	lr

000823e8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   823e8:	b570      	push	{r4, r5, r6, lr}
   823ea:	b082      	sub	sp, #8
   823ec:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   823ee:	0943      	lsrs	r3, r0, #5
   823f0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   823f4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   823f8:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   823fa:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   823fe:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   82402:	d030      	beq.n	82466 <pio_configure_pin+0x7e>
   82404:	d806      	bhi.n	82414 <pio_configure_pin+0x2c>
   82406:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8240a:	d00a      	beq.n	82422 <pio_configure_pin+0x3a>
   8240c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   82410:	d018      	beq.n	82444 <pio_configure_pin+0x5c>
   82412:	e049      	b.n	824a8 <pio_configure_pin+0xc0>
   82414:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   82418:	d030      	beq.n	8247c <pio_configure_pin+0x94>
   8241a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8241e:	d02d      	beq.n	8247c <pio_configure_pin+0x94>
   82420:	e042      	b.n	824a8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82422:	f000 001f 	and.w	r0, r0, #31
   82426:	2601      	movs	r6, #1
   82428:	4086      	lsls	r6, r0
   8242a:	4620      	mov	r0, r4
   8242c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82430:	4632      	mov	r2, r6
   82432:	4b1f      	ldr	r3, [pc, #124]	; (824b0 <pio_configure_pin+0xc8>)
   82434:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82436:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8243a:	bf14      	ite	ne
   8243c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8243e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82440:	2001      	movs	r0, #1
   82442:	e032      	b.n	824aa <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82444:	f000 001f 	and.w	r0, r0, #31
   82448:	2601      	movs	r6, #1
   8244a:	4086      	lsls	r6, r0
   8244c:	4620      	mov	r0, r4
   8244e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82452:	4632      	mov	r2, r6
   82454:	4b16      	ldr	r3, [pc, #88]	; (824b0 <pio_configure_pin+0xc8>)
   82456:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82458:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8245c:	bf14      	ite	ne
   8245e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82460:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82462:	2001      	movs	r0, #1
   82464:	e021      	b.n	824aa <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   82466:	f000 031f 	and.w	r3, r0, #31
   8246a:	2601      	movs	r6, #1
   8246c:	4620      	mov	r0, r4
   8246e:	fa06 f103 	lsl.w	r1, r6, r3
   82472:	462a      	mov	r2, r5
   82474:	4b0f      	ldr	r3, [pc, #60]	; (824b4 <pio_configure_pin+0xcc>)
   82476:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82478:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8247a:	e016      	b.n	824aa <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8247c:	f000 031f 	and.w	r3, r0, #31
   82480:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82482:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82486:	ea05 0106 	and.w	r1, r5, r6
   8248a:	9100      	str	r1, [sp, #0]
   8248c:	4620      	mov	r0, r4
   8248e:	fa06 f103 	lsl.w	r1, r6, r3
   82492:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82496:	bf14      	ite	ne
   82498:	2200      	movne	r2, #0
   8249a:	2201      	moveq	r2, #1
   8249c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   824a0:	4c05      	ldr	r4, [pc, #20]	; (824b8 <pio_configure_pin+0xd0>)
   824a2:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   824a4:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   824a6:	e000      	b.n	824aa <pio_configure_pin+0xc2>

	default:
		return 0;
   824a8:	2000      	movs	r0, #0
	}

	return 1;
}
   824aa:	b002      	add	sp, #8
   824ac:	bd70      	pop	{r4, r5, r6, pc}
   824ae:	bf00      	nop
   824b0:	00082345 	.word	0x00082345
   824b4:	00082385 	.word	0x00082385
   824b8:	000823b9 	.word	0x000823b9

000824bc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   824bc:	b570      	push	{r4, r5, r6, lr}
   824be:	b082      	sub	sp, #8
   824c0:	4606      	mov	r6, r0
   824c2:	460d      	mov	r5, r1
   824c4:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   824c6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   824ca:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   824ce:	d026      	beq.n	8251e <pio_configure_pin_group+0x62>
   824d0:	d806      	bhi.n	824e0 <pio_configure_pin_group+0x24>
   824d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   824d6:	d00a      	beq.n	824ee <pio_configure_pin_group+0x32>
   824d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   824dc:	d013      	beq.n	82506 <pio_configure_pin_group+0x4a>
   824de:	e034      	b.n	8254a <pio_configure_pin_group+0x8e>
   824e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   824e4:	d01f      	beq.n	82526 <pio_configure_pin_group+0x6a>
   824e6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   824ea:	d01c      	beq.n	82526 <pio_configure_pin_group+0x6a>
   824ec:	e02d      	b.n	8254a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   824ee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   824f2:	462a      	mov	r2, r5
   824f4:	4b16      	ldr	r3, [pc, #88]	; (82550 <pio_configure_pin_group+0x94>)
   824f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   824f8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   824fc:	bf14      	ite	ne
   824fe:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82500:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82502:	2001      	movs	r0, #1
   82504:	e022      	b.n	8254c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   82506:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8250a:	462a      	mov	r2, r5
   8250c:	4b10      	ldr	r3, [pc, #64]	; (82550 <pio_configure_pin_group+0x94>)
   8250e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82510:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   82514:	bf14      	ite	ne
   82516:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82518:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8251a:	2001      	movs	r0, #1
   8251c:	e016      	b.n	8254c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8251e:	4b0d      	ldr	r3, [pc, #52]	; (82554 <pio_configure_pin_group+0x98>)
   82520:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82522:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   82524:	e012      	b.n	8254c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82526:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8252a:	f004 0301 	and.w	r3, r4, #1
   8252e:	9300      	str	r3, [sp, #0]
   82530:	4630      	mov	r0, r6
   82532:	4629      	mov	r1, r5
   82534:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82538:	bf14      	ite	ne
   8253a:	2200      	movne	r2, #0
   8253c:	2201      	moveq	r2, #1
   8253e:	f3c4 0380 	ubfx	r3, r4, #2, #1
   82542:	4c05      	ldr	r4, [pc, #20]	; (82558 <pio_configure_pin_group+0x9c>)
   82544:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   82546:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82548:	e000      	b.n	8254c <pio_configure_pin_group+0x90>

	default:
		return 0;
   8254a:	2000      	movs	r0, #0
	}

	return 1;
}
   8254c:	b002      	add	sp, #8
   8254e:	bd70      	pop	{r4, r5, r6, pc}
   82550:	00082345 	.word	0x00082345
   82554:	00082385 	.word	0x00082385
   82558:	000823b9 	.word	0x000823b9

0008255c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8255c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82560:	4604      	mov	r4, r0
   82562:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   82564:	4b0e      	ldr	r3, [pc, #56]	; (825a0 <pio_handler_process+0x44>)
   82566:	4798      	blx	r3
   82568:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8256a:	4620      	mov	r0, r4
   8256c:	4b0d      	ldr	r3, [pc, #52]	; (825a4 <pio_handler_process+0x48>)
   8256e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82570:	4005      	ands	r5, r0
   82572:	d013      	beq.n	8259c <pio_handler_process+0x40>
   82574:	4c0c      	ldr	r4, [pc, #48]	; (825a8 <pio_handler_process+0x4c>)
   82576:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   8257a:	6823      	ldr	r3, [r4, #0]
   8257c:	4543      	cmp	r3, r8
   8257e:	d108      	bne.n	82592 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82580:	6861      	ldr	r1, [r4, #4]
   82582:	4229      	tst	r1, r5
   82584:	d005      	beq.n	82592 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82586:	68e3      	ldr	r3, [r4, #12]
   82588:	4640      	mov	r0, r8
   8258a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8258c:	6863      	ldr	r3, [r4, #4]
   8258e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   82592:	42b4      	cmp	r4, r6
   82594:	d002      	beq.n	8259c <pio_handler_process+0x40>
   82596:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82598:	2d00      	cmp	r5, #0
   8259a:	d1ee      	bne.n	8257a <pio_handler_process+0x1e>
   8259c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   825a0:	000823e1 	.word	0x000823e1
   825a4:	000823e5 	.word	0x000823e5
   825a8:	20078c58 	.word	0x20078c58

000825ac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   825ac:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   825ae:	4802      	ldr	r0, [pc, #8]	; (825b8 <PIOA_Handler+0xc>)
   825b0:	210b      	movs	r1, #11
   825b2:	4b02      	ldr	r3, [pc, #8]	; (825bc <PIOA_Handler+0x10>)
   825b4:	4798      	blx	r3
   825b6:	bd08      	pop	{r3, pc}
   825b8:	400e0e00 	.word	0x400e0e00
   825bc:	0008255d 	.word	0x0008255d

000825c0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   825c0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   825c2:	4802      	ldr	r0, [pc, #8]	; (825cc <PIOB_Handler+0xc>)
   825c4:	210c      	movs	r1, #12
   825c6:	4b02      	ldr	r3, [pc, #8]	; (825d0 <PIOB_Handler+0x10>)
   825c8:	4798      	blx	r3
   825ca:	bd08      	pop	{r3, pc}
   825cc:	400e1000 	.word	0x400e1000
   825d0:	0008255d 	.word	0x0008255d

000825d4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   825d4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   825d6:	4802      	ldr	r0, [pc, #8]	; (825e0 <PIOC_Handler+0xc>)
   825d8:	210d      	movs	r1, #13
   825da:	4b02      	ldr	r3, [pc, #8]	; (825e4 <PIOC_Handler+0x10>)
   825dc:	4798      	blx	r3
   825de:	bd08      	pop	{r3, pc}
   825e0:	400e1200 	.word	0x400e1200
   825e4:	0008255d 	.word	0x0008255d

000825e8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   825e8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   825ea:	4802      	ldr	r0, [pc, #8]	; (825f4 <PIOD_Handler+0xc>)
   825ec:	210e      	movs	r1, #14
   825ee:	4b02      	ldr	r3, [pc, #8]	; (825f8 <PIOD_Handler+0x10>)
   825f0:	4798      	blx	r3
   825f2:	bd08      	pop	{r3, pc}
   825f4:	400e1400 	.word	0x400e1400
   825f8:	0008255d 	.word	0x0008255d

000825fc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   825fc:	4a18      	ldr	r2, [pc, #96]	; (82660 <pmc_switch_mck_to_pllack+0x64>)
   825fe:	6b13      	ldr	r3, [r2, #48]	; 0x30
   82600:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   82604:	4318      	orrs	r0, r3
   82606:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82608:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8260a:	f013 0f08 	tst.w	r3, #8
   8260e:	d003      	beq.n	82618 <pmc_switch_mck_to_pllack+0x1c>
   82610:	e009      	b.n	82626 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82612:	3b01      	subs	r3, #1
   82614:	d103      	bne.n	8261e <pmc_switch_mck_to_pllack+0x22>
   82616:	e01e      	b.n	82656 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82618:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8261c:	4910      	ldr	r1, [pc, #64]	; (82660 <pmc_switch_mck_to_pllack+0x64>)
   8261e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82620:	f012 0f08 	tst.w	r2, #8
   82624:	d0f5      	beq.n	82612 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   82626:	4a0e      	ldr	r2, [pc, #56]	; (82660 <pmc_switch_mck_to_pllack+0x64>)
   82628:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8262a:	f023 0303 	bic.w	r3, r3, #3
   8262e:	f043 0302 	orr.w	r3, r3, #2
   82632:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82634:	6e90      	ldr	r0, [r2, #104]	; 0x68
   82636:	f010 0008 	ands.w	r0, r0, #8
   8263a:	d004      	beq.n	82646 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   8263c:	2000      	movs	r0, #0
   8263e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   82640:	3b01      	subs	r3, #1
   82642:	d103      	bne.n	8264c <pmc_switch_mck_to_pllack+0x50>
   82644:	e009      	b.n	8265a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82646:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8264a:	4905      	ldr	r1, [pc, #20]	; (82660 <pmc_switch_mck_to_pllack+0x64>)
   8264c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8264e:	f012 0f08 	tst.w	r2, #8
   82652:	d0f5      	beq.n	82640 <pmc_switch_mck_to_pllack+0x44>
   82654:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82656:	2001      	movs	r0, #1
   82658:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8265a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8265c:	4770      	bx	lr
   8265e:	bf00      	nop
   82660:	400e0600 	.word	0x400e0600

00082664 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82664:	b138      	cbz	r0, 82676 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82666:	4911      	ldr	r1, [pc, #68]	; (826ac <pmc_switch_mainck_to_xtal+0x48>)
   82668:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8266a:	4a11      	ldr	r2, [pc, #68]	; (826b0 <pmc_switch_mainck_to_xtal+0x4c>)
   8266c:	401a      	ands	r2, r3
   8266e:	4b11      	ldr	r3, [pc, #68]	; (826b4 <pmc_switch_mainck_to_xtal+0x50>)
   82670:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82672:	620b      	str	r3, [r1, #32]
   82674:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82676:	4a0d      	ldr	r2, [pc, #52]	; (826ac <pmc_switch_mainck_to_xtal+0x48>)
   82678:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8267a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8267e:	f023 0303 	bic.w	r3, r3, #3
   82682:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82686:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8268a:	0209      	lsls	r1, r1, #8
   8268c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8268e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82690:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82692:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82694:	f013 0f01 	tst.w	r3, #1
   82698:	d0fb      	beq.n	82692 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8269a:	4a04      	ldr	r2, [pc, #16]	; (826ac <pmc_switch_mainck_to_xtal+0x48>)
   8269c:	6a13      	ldr	r3, [r2, #32]
   8269e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   826a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   826a6:	6213      	str	r3, [r2, #32]
   826a8:	4770      	bx	lr
   826aa:	bf00      	nop
   826ac:	400e0600 	.word	0x400e0600
   826b0:	fec8fffc 	.word	0xfec8fffc
   826b4:	01370002 	.word	0x01370002

000826b8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   826b8:	4b02      	ldr	r3, [pc, #8]	; (826c4 <pmc_osc_is_ready_mainck+0xc>)
   826ba:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   826bc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   826c0:	4770      	bx	lr
   826c2:	bf00      	nop
   826c4:	400e0600 	.word	0x400e0600

000826c8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   826c8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   826cc:	4b01      	ldr	r3, [pc, #4]	; (826d4 <pmc_disable_pllack+0xc>)
   826ce:	629a      	str	r2, [r3, #40]	; 0x28
   826d0:	4770      	bx	lr
   826d2:	bf00      	nop
   826d4:	400e0600 	.word	0x400e0600

000826d8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   826d8:	4b02      	ldr	r3, [pc, #8]	; (826e4 <pmc_is_locked_pllack+0xc>)
   826da:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   826dc:	f000 0002 	and.w	r0, r0, #2
   826e0:	4770      	bx	lr
   826e2:	bf00      	nop
   826e4:	400e0600 	.word	0x400e0600

000826e8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   826e8:	282c      	cmp	r0, #44	; 0x2c
   826ea:	d81e      	bhi.n	8272a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   826ec:	281f      	cmp	r0, #31
   826ee:	d80c      	bhi.n	8270a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   826f0:	4b11      	ldr	r3, [pc, #68]	; (82738 <pmc_enable_periph_clk+0x50>)
   826f2:	699a      	ldr	r2, [r3, #24]
   826f4:	2301      	movs	r3, #1
   826f6:	4083      	lsls	r3, r0
   826f8:	401a      	ands	r2, r3
   826fa:	4293      	cmp	r3, r2
   826fc:	d017      	beq.n	8272e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   826fe:	2301      	movs	r3, #1
   82700:	4083      	lsls	r3, r0
   82702:	4a0d      	ldr	r2, [pc, #52]	; (82738 <pmc_enable_periph_clk+0x50>)
   82704:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82706:	2000      	movs	r0, #0
   82708:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8270a:	4b0b      	ldr	r3, [pc, #44]	; (82738 <pmc_enable_periph_clk+0x50>)
   8270c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   82710:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82712:	2301      	movs	r3, #1
   82714:	4083      	lsls	r3, r0
   82716:	401a      	ands	r2, r3
   82718:	4293      	cmp	r3, r2
   8271a:	d00a      	beq.n	82732 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   8271c:	2301      	movs	r3, #1
   8271e:	4083      	lsls	r3, r0
   82720:	4a05      	ldr	r2, [pc, #20]	; (82738 <pmc_enable_periph_clk+0x50>)
   82722:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   82726:	2000      	movs	r0, #0
   82728:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8272a:	2001      	movs	r0, #1
   8272c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8272e:	2000      	movs	r0, #0
   82730:	4770      	bx	lr
   82732:	2000      	movs	r0, #0
}
   82734:	4770      	bx	lr
   82736:	bf00      	nop
   82738:	400e0600 	.word	0x400e0600

0008273c <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
   8273c:	e7fe      	b.n	8273c <Dummy_Handler>
   8273e:	bf00      	nop

00082740 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82740:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   82742:	4b1f      	ldr	r3, [pc, #124]	; (827c0 <Reset_Handler+0x80>)
   82744:	4a1f      	ldr	r2, [pc, #124]	; (827c4 <Reset_Handler+0x84>)
   82746:	429a      	cmp	r2, r3
   82748:	d003      	beq.n	82752 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8274a:	4b1f      	ldr	r3, [pc, #124]	; (827c8 <Reset_Handler+0x88>)
   8274c:	4a1c      	ldr	r2, [pc, #112]	; (827c0 <Reset_Handler+0x80>)
   8274e:	429a      	cmp	r2, r3
   82750:	d304      	bcc.n	8275c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82752:	4b1e      	ldr	r3, [pc, #120]	; (827cc <Reset_Handler+0x8c>)
   82754:	4a1e      	ldr	r2, [pc, #120]	; (827d0 <Reset_Handler+0x90>)
   82756:	429a      	cmp	r2, r3
   82758:	d310      	bcc.n	8277c <Reset_Handler+0x3c>
   8275a:	e01b      	b.n	82794 <Reset_Handler+0x54>
   8275c:	4918      	ldr	r1, [pc, #96]	; (827c0 <Reset_Handler+0x80>)
   8275e:	1d0a      	adds	r2, r1, #4
   82760:	4b1c      	ldr	r3, [pc, #112]	; (827d4 <Reset_Handler+0x94>)
   82762:	1a9b      	subs	r3, r3, r2
   82764:	f023 0303 	bic.w	r3, r3, #3
   82768:	3304      	adds	r3, #4
   8276a:	4a16      	ldr	r2, [pc, #88]	; (827c4 <Reset_Handler+0x84>)
   8276c:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   8276e:	f852 0b04 	ldr.w	r0, [r2], #4
   82772:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82776:	429a      	cmp	r2, r3
   82778:	d1f9      	bne.n	8276e <Reset_Handler+0x2e>
   8277a:	e7ea      	b.n	82752 <Reset_Handler+0x12>
   8277c:	4b16      	ldr	r3, [pc, #88]	; (827d8 <Reset_Handler+0x98>)
   8277e:	4a17      	ldr	r2, [pc, #92]	; (827dc <Reset_Handler+0x9c>)
   82780:	1ad2      	subs	r2, r2, r3
   82782:	f022 0203 	bic.w	r2, r2, #3
   82786:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82788:	3b04      	subs	r3, #4
		*pDest++ = 0;
   8278a:	2100      	movs	r1, #0
   8278c:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82790:	4293      	cmp	r3, r2
   82792:	d1fb      	bne.n	8278c <Reset_Handler+0x4c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82794:	4b12      	ldr	r3, [pc, #72]	; (827e0 <Reset_Handler+0xa0>)
   82796:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   8279a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   8279e:	4911      	ldr	r1, [pc, #68]	; (827e4 <Reset_Handler+0xa4>)
   827a0:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   827a2:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   827a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   827aa:	d203      	bcs.n	827b4 <Reset_Handler+0x74>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   827ac:	688b      	ldr	r3, [r1, #8]
   827ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   827b2:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   827b4:	4b0c      	ldr	r3, [pc, #48]	; (827e8 <Reset_Handler+0xa8>)
   827b6:	4798      	blx	r3

	/* Branch to main function */
	main();
   827b8:	4b0c      	ldr	r3, [pc, #48]	; (827ec <Reset_Handler+0xac>)
   827ba:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   827bc:	e7fe      	b.n	827bc <Reset_Handler+0x7c>
   827be:	bf00      	nop
   827c0:	20070000 	.word	0x20070000
   827c4:	00086674 	.word	0x00086674
   827c8:	200709b8 	.word	0x200709b8
   827cc:	20078df4 	.word	0x20078df4
   827d0:	200709b8 	.word	0x200709b8
   827d4:	200709bb 	.word	0x200709bb
   827d8:	200709bc 	.word	0x200709bc
   827dc:	20078df7 	.word	0x20078df7
   827e0:	00080000 	.word	0x00080000
   827e4:	e000ed00 	.word	0xe000ed00
   827e8:	000830e5 	.word	0x000830e5
   827ec:	0008295d 	.word	0x0008295d

000827f0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   827f0:	4b3e      	ldr	r3, [pc, #248]	; (828ec <SystemCoreClockUpdate+0xfc>)
   827f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   827f4:	f003 0303 	and.w	r3, r3, #3
   827f8:	2b03      	cmp	r3, #3
   827fa:	d85f      	bhi.n	828bc <SystemCoreClockUpdate+0xcc>
   827fc:	e8df f003 	tbb	[pc, r3]
   82800:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82804:	4b3a      	ldr	r3, [pc, #232]	; (828f0 <SystemCoreClockUpdate+0x100>)
   82806:	695b      	ldr	r3, [r3, #20]
   82808:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8280c:	bf14      	ite	ne
   8280e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82812:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82816:	4b37      	ldr	r3, [pc, #220]	; (828f4 <SystemCoreClockUpdate+0x104>)
   82818:	601a      	str	r2, [r3, #0]
   8281a:	e04f      	b.n	828bc <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8281c:	4b33      	ldr	r3, [pc, #204]	; (828ec <SystemCoreClockUpdate+0xfc>)
   8281e:	6a1b      	ldr	r3, [r3, #32]
   82820:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82824:	d003      	beq.n	8282e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82826:	4a34      	ldr	r2, [pc, #208]	; (828f8 <SystemCoreClockUpdate+0x108>)
   82828:	4b32      	ldr	r3, [pc, #200]	; (828f4 <SystemCoreClockUpdate+0x104>)
   8282a:	601a      	str	r2, [r3, #0]
   8282c:	e046      	b.n	828bc <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8282e:	4a33      	ldr	r2, [pc, #204]	; (828fc <SystemCoreClockUpdate+0x10c>)
   82830:	4b30      	ldr	r3, [pc, #192]	; (828f4 <SystemCoreClockUpdate+0x104>)
   82832:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82834:	4b2d      	ldr	r3, [pc, #180]	; (828ec <SystemCoreClockUpdate+0xfc>)
   82836:	6a1b      	ldr	r3, [r3, #32]
   82838:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8283c:	2b10      	cmp	r3, #16
   8283e:	d002      	beq.n	82846 <SystemCoreClockUpdate+0x56>
   82840:	2b20      	cmp	r3, #32
   82842:	d004      	beq.n	8284e <SystemCoreClockUpdate+0x5e>
   82844:	e03a      	b.n	828bc <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82846:	4a2e      	ldr	r2, [pc, #184]	; (82900 <SystemCoreClockUpdate+0x110>)
   82848:	4b2a      	ldr	r3, [pc, #168]	; (828f4 <SystemCoreClockUpdate+0x104>)
   8284a:	601a      	str	r2, [r3, #0]
				break;
   8284c:	e036      	b.n	828bc <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8284e:	4a2a      	ldr	r2, [pc, #168]	; (828f8 <SystemCoreClockUpdate+0x108>)
   82850:	4b28      	ldr	r3, [pc, #160]	; (828f4 <SystemCoreClockUpdate+0x104>)
   82852:	601a      	str	r2, [r3, #0]
				break;
   82854:	e032      	b.n	828bc <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82856:	4b25      	ldr	r3, [pc, #148]	; (828ec <SystemCoreClockUpdate+0xfc>)
   82858:	6a1b      	ldr	r3, [r3, #32]
   8285a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8285e:	d003      	beq.n	82868 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82860:	4a25      	ldr	r2, [pc, #148]	; (828f8 <SystemCoreClockUpdate+0x108>)
   82862:	4b24      	ldr	r3, [pc, #144]	; (828f4 <SystemCoreClockUpdate+0x104>)
   82864:	601a      	str	r2, [r3, #0]
   82866:	e012      	b.n	8288e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82868:	4a24      	ldr	r2, [pc, #144]	; (828fc <SystemCoreClockUpdate+0x10c>)
   8286a:	4b22      	ldr	r3, [pc, #136]	; (828f4 <SystemCoreClockUpdate+0x104>)
   8286c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8286e:	4b1f      	ldr	r3, [pc, #124]	; (828ec <SystemCoreClockUpdate+0xfc>)
   82870:	6a1b      	ldr	r3, [r3, #32]
   82872:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82876:	2b10      	cmp	r3, #16
   82878:	d002      	beq.n	82880 <SystemCoreClockUpdate+0x90>
   8287a:	2b20      	cmp	r3, #32
   8287c:	d004      	beq.n	82888 <SystemCoreClockUpdate+0x98>
   8287e:	e006      	b.n	8288e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82880:	4a1f      	ldr	r2, [pc, #124]	; (82900 <SystemCoreClockUpdate+0x110>)
   82882:	4b1c      	ldr	r3, [pc, #112]	; (828f4 <SystemCoreClockUpdate+0x104>)
   82884:	601a      	str	r2, [r3, #0]
				break;
   82886:	e002      	b.n	8288e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82888:	4a1b      	ldr	r2, [pc, #108]	; (828f8 <SystemCoreClockUpdate+0x108>)
   8288a:	4b1a      	ldr	r3, [pc, #104]	; (828f4 <SystemCoreClockUpdate+0x104>)
   8288c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8288e:	4b17      	ldr	r3, [pc, #92]	; (828ec <SystemCoreClockUpdate+0xfc>)
   82890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82892:	f003 0303 	and.w	r3, r3, #3
   82896:	2b02      	cmp	r3, #2
   82898:	d10d      	bne.n	828b6 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8289a:	4a14      	ldr	r2, [pc, #80]	; (828ec <SystemCoreClockUpdate+0xfc>)
   8289c:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8289e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   828a0:	4814      	ldr	r0, [pc, #80]	; (828f4 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   828a2:	f3c3 410a 	ubfx	r1, r3, #16, #11
   828a6:	6803      	ldr	r3, [r0, #0]
   828a8:	fb01 3303 	mla	r3, r1, r3, r3
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   828ac:	b2d2      	uxtb	r2, r2
   828ae:	fbb3 f3f2 	udiv	r3, r3, r2
   828b2:	6003      	str	r3, [r0, #0]
   828b4:	e002      	b.n	828bc <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   828b6:	4a13      	ldr	r2, [pc, #76]	; (82904 <SystemCoreClockUpdate+0x114>)
   828b8:	4b0e      	ldr	r3, [pc, #56]	; (828f4 <SystemCoreClockUpdate+0x104>)
   828ba:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   828bc:	4b0b      	ldr	r3, [pc, #44]	; (828ec <SystemCoreClockUpdate+0xfc>)
   828be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   828c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   828c4:	2b70      	cmp	r3, #112	; 0x70
   828c6:	d107      	bne.n	828d8 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   828c8:	4a0a      	ldr	r2, [pc, #40]	; (828f4 <SystemCoreClockUpdate+0x104>)
   828ca:	6813      	ldr	r3, [r2, #0]
   828cc:	490e      	ldr	r1, [pc, #56]	; (82908 <SystemCoreClockUpdate+0x118>)
   828ce:	fba1 1303 	umull	r1, r3, r1, r3
   828d2:	085b      	lsrs	r3, r3, #1
   828d4:	6013      	str	r3, [r2, #0]
   828d6:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   828d8:	4b04      	ldr	r3, [pc, #16]	; (828ec <SystemCoreClockUpdate+0xfc>)
   828da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   828dc:	4905      	ldr	r1, [pc, #20]	; (828f4 <SystemCoreClockUpdate+0x104>)
   828de:	f3c2 1202 	ubfx	r2, r2, #4, #3
   828e2:	680b      	ldr	r3, [r1, #0]
   828e4:	40d3      	lsrs	r3, r2
   828e6:	600b      	str	r3, [r1, #0]
   828e8:	4770      	bx	lr
   828ea:	bf00      	nop
   828ec:	400e0600 	.word	0x400e0600
   828f0:	400e1a10 	.word	0x400e1a10
   828f4:	20070148 	.word	0x20070148
   828f8:	00b71b00 	.word	0x00b71b00
   828fc:	003d0900 	.word	0x003d0900
   82900:	007a1200 	.word	0x007a1200
   82904:	0e4e1c00 	.word	0x0e4e1c00
   82908:	aaaaaaab 	.word	0xaaaaaaab

0008290c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   8290c:	4b09      	ldr	r3, [pc, #36]	; (82934 <_sbrk+0x28>)
   8290e:	681b      	ldr	r3, [r3, #0]
   82910:	b913      	cbnz	r3, 82918 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82912:	4a09      	ldr	r2, [pc, #36]	; (82938 <_sbrk+0x2c>)
   82914:	4b07      	ldr	r3, [pc, #28]	; (82934 <_sbrk+0x28>)
   82916:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82918:	4b06      	ldr	r3, [pc, #24]	; (82934 <_sbrk+0x28>)
   8291a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   8291c:	181a      	adds	r2, r3, r0
   8291e:	4907      	ldr	r1, [pc, #28]	; (8293c <_sbrk+0x30>)
   82920:	4291      	cmp	r1, r2
   82922:	db04      	blt.n	8292e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82924:	4610      	mov	r0, r2
   82926:	4a03      	ldr	r2, [pc, #12]	; (82934 <_sbrk+0x28>)
   82928:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8292a:	4618      	mov	r0, r3
   8292c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   8292e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82932:	4770      	bx	lr
   82934:	20078cc8 	.word	0x20078cc8
   82938:	2007adf8 	.word	0x2007adf8
   8293c:	20087ffc 	.word	0x20087ffc

00082940 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82940:	f04f 30ff 	mov.w	r0, #4294967295
   82944:	4770      	bx	lr
   82946:	bf00      	nop

00082948 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82948:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8294c:	604b      	str	r3, [r1, #4]

	return 0;
}
   8294e:	2000      	movs	r0, #0
   82950:	4770      	bx	lr
   82952:	bf00      	nop

00082954 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82954:	2001      	movs	r0, #1
   82956:	4770      	bx	lr

00082958 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82958:	2000      	movs	r0, #0
   8295a:	4770      	bx	lr

0008295c <main>:
uint16_t vat_varde = 0;
uint16_t adc_val_in_mm[LINJAR_ARRAY] = {0};
uint16_t timer;

int main (void)
{
   8295c:	b530      	push	{r4, r5, lr}
   8295e:	b085      	sub	sp, #20
	sysclk_init();
   82960:	4b28      	ldr	r3, [pc, #160]	; (82a04 <main+0xa8>)
   82962:	4798      	blx	r3
	board_init();
   82964:	4b28      	ldr	r3, [pc, #160]	; (82a08 <main+0xac>)
   82966:	4798      	blx	r3
	configure_console();
   82968:	4b28      	ldr	r3, [pc, #160]	; (82a0c <main+0xb0>)
   8296a:	4798      	blx	r3
   8296c:	200b      	movs	r0, #11
   8296e:	4c28      	ldr	r4, [pc, #160]	; (82a10 <main+0xb4>)
   82970:	47a0      	blx	r4
   82972:	200c      	movs	r0, #12
   82974:	47a0      	blx	r4
   82976:	200d      	movs	r0, #13
   82978:	47a0      	blx	r4
   8297a:	200e      	movs	r0, #14
   8297c:	47a0      	blx	r4
	ioport_init();
	adc_setup();
   8297e:	4b25      	ldr	r3, [pc, #148]	; (82a14 <main+0xb8>)
   82980:	4798      	blx	r3
	pwm_setup();
   82982:	4b25      	ldr	r3, [pc, #148]	; (82a18 <main+0xbc>)
   82984:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   82986:	4b25      	ldr	r3, [pc, #148]	; (82a1c <main+0xc0>)
   82988:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8298c:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8298e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82992:	4a23      	ldr	r2, [pc, #140]	; (82a20 <main+0xc4>)
   82994:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
   82998:	6111      	str	r1, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8299a:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8299e:	6351      	str	r1, [r2, #52]	; 0x34
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   829a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   829a4:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   829a6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   829aa:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_dir(PWM_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(PWM_PIN, IOPORT_PIN_LEVEL_LOW);
	ioport_set_pin_dir(DIRECTION_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(DIRECTION_PIN, IOPORT_PIN_LEVEL_HIGH);
	
	matlab_values();
   829ac:	4b1d      	ldr	r3, [pc, #116]	; (82a24 <main+0xc8>)
   829ae:	4798      	blx	r3
	
	vSemaphoreCreateBinary(variables);
   829b0:	2001      	movs	r0, #1
   829b2:	2100      	movs	r1, #0
   829b4:	2203      	movs	r2, #3
   829b6:	4b1c      	ldr	r3, [pc, #112]	; (82a28 <main+0xcc>)
   829b8:	4798      	blx	r3
   829ba:	4b1c      	ldr	r3, [pc, #112]	; (82a2c <main+0xd0>)
   829bc:	6018      	str	r0, [r3, #0]
   829be:	b120      	cbz	r0, 829ca <main+0x6e>
   829c0:	2100      	movs	r1, #0
   829c2:	460a      	mov	r2, r1
   829c4:	460b      	mov	r3, r1
   829c6:	4c1a      	ldr	r4, [pc, #104]	; (82a30 <main+0xd4>)
   829c8:	47a0      	blx	r4
	
	xTaskCreate(task_com, (const signed char * const) "task_com", TASK_COM_STACKSIZE, NULL, 1, NULL);
   829ca:	2301      	movs	r3, #1
   829cc:	9300      	str	r3, [sp, #0]
   829ce:	2400      	movs	r4, #0
   829d0:	9401      	str	r4, [sp, #4]
   829d2:	9402      	str	r4, [sp, #8]
   829d4:	9403      	str	r4, [sp, #12]
   829d6:	4817      	ldr	r0, [pc, #92]	; (82a34 <main+0xd8>)
   829d8:	4917      	ldr	r1, [pc, #92]	; (82a38 <main+0xdc>)
   829da:	f44f 7200 	mov.w	r2, #512	; 0x200
   829de:	4623      	mov	r3, r4
   829e0:	4d16      	ldr	r5, [pc, #88]	; (82a3c <main+0xe0>)
   829e2:	47a8      	blx	r5
	xTaskCreate(task_reg, (const signed char * const) "task_reg", TASK_COM_STACKSIZE, NULL, 2, NULL); 
   829e4:	2302      	movs	r3, #2
   829e6:	9300      	str	r3, [sp, #0]
   829e8:	9401      	str	r4, [sp, #4]
   829ea:	9402      	str	r4, [sp, #8]
   829ec:	9403      	str	r4, [sp, #12]
   829ee:	4814      	ldr	r0, [pc, #80]	; (82a40 <main+0xe4>)
   829f0:	4914      	ldr	r1, [pc, #80]	; (82a44 <main+0xe8>)
   829f2:	f44f 7200 	mov.w	r2, #512	; 0x200
   829f6:	4623      	mov	r3, r4
   829f8:	47a8      	blx	r5
	vTaskStartScheduler();
   829fa:	4b13      	ldr	r3, [pc, #76]	; (82a48 <main+0xec>)
   829fc:	4798      	blx	r3
}
   829fe:	4620      	mov	r0, r4
   82a00:	b005      	add	sp, #20
   82a02:	bd30      	pop	{r4, r5, pc}
   82a04:	00082271 	.word	0x00082271
   82a08:	000822d5 	.word	0x000822d5
   82a0c:	00080895 	.word	0x00080895
   82a10:	000826e9 	.word	0x000826e9
   82a14:	00080151 	.word	0x00080151
   82a18:	00080325 	.word	0x00080325
   82a1c:	400e1000 	.word	0x400e1000
   82a20:	400e1200 	.word	0x400e1200
   82a24:	000807d5 	.word	0x000807d5
   82a28:	00080e0d 	.word	0x00080e0d
   82a2c:	2007014c 	.word	0x2007014c
   82a30:	00080e65 	.word	0x00080e65
   82a34:	000803ad 	.word	0x000803ad
   82a38:	000864ac 	.word	0x000864ac
   82a3c:	00081229 	.word	0x00081229
   82a40:	000804dd 	.word	0x000804dd
   82a44:	000864b8 	.word	0x000864b8
   82a48:	0008142d 	.word	0x0008142d

00082a4c <__aeabi_frsub>:
   82a4c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   82a50:	e002      	b.n	82a58 <__addsf3>
   82a52:	bf00      	nop

00082a54 <__aeabi_fsub>:
   82a54:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00082a58 <__addsf3>:
   82a58:	0042      	lsls	r2, r0, #1
   82a5a:	bf1f      	itttt	ne
   82a5c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   82a60:	ea92 0f03 	teqne	r2, r3
   82a64:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   82a68:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   82a6c:	d06a      	beq.n	82b44 <__addsf3+0xec>
   82a6e:	ea4f 6212 	mov.w	r2, r2, lsr #24
   82a72:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   82a76:	bfc1      	itttt	gt
   82a78:	18d2      	addgt	r2, r2, r3
   82a7a:	4041      	eorgt	r1, r0
   82a7c:	4048      	eorgt	r0, r1
   82a7e:	4041      	eorgt	r1, r0
   82a80:	bfb8      	it	lt
   82a82:	425b      	neglt	r3, r3
   82a84:	2b19      	cmp	r3, #25
   82a86:	bf88      	it	hi
   82a88:	4770      	bxhi	lr
   82a8a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   82a8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82a92:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   82a96:	bf18      	it	ne
   82a98:	4240      	negne	r0, r0
   82a9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82a9e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   82aa2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   82aa6:	bf18      	it	ne
   82aa8:	4249      	negne	r1, r1
   82aaa:	ea92 0f03 	teq	r2, r3
   82aae:	d03f      	beq.n	82b30 <__addsf3+0xd8>
   82ab0:	f1a2 0201 	sub.w	r2, r2, #1
   82ab4:	fa41 fc03 	asr.w	ip, r1, r3
   82ab8:	eb10 000c 	adds.w	r0, r0, ip
   82abc:	f1c3 0320 	rsb	r3, r3, #32
   82ac0:	fa01 f103 	lsl.w	r1, r1, r3
   82ac4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   82ac8:	d502      	bpl.n	82ad0 <__addsf3+0x78>
   82aca:	4249      	negs	r1, r1
   82acc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   82ad0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   82ad4:	d313      	bcc.n	82afe <__addsf3+0xa6>
   82ad6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   82ada:	d306      	bcc.n	82aea <__addsf3+0x92>
   82adc:	0840      	lsrs	r0, r0, #1
   82ade:	ea4f 0131 	mov.w	r1, r1, rrx
   82ae2:	f102 0201 	add.w	r2, r2, #1
   82ae6:	2afe      	cmp	r2, #254	; 0xfe
   82ae8:	d251      	bcs.n	82b8e <__addsf3+0x136>
   82aea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   82aee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   82af2:	bf08      	it	eq
   82af4:	f020 0001 	biceq.w	r0, r0, #1
   82af8:	ea40 0003 	orr.w	r0, r0, r3
   82afc:	4770      	bx	lr
   82afe:	0049      	lsls	r1, r1, #1
   82b00:	eb40 0000 	adc.w	r0, r0, r0
   82b04:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   82b08:	f1a2 0201 	sub.w	r2, r2, #1
   82b0c:	d1ed      	bne.n	82aea <__addsf3+0x92>
   82b0e:	fab0 fc80 	clz	ip, r0
   82b12:	f1ac 0c08 	sub.w	ip, ip, #8
   82b16:	ebb2 020c 	subs.w	r2, r2, ip
   82b1a:	fa00 f00c 	lsl.w	r0, r0, ip
   82b1e:	bfaa      	itet	ge
   82b20:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   82b24:	4252      	neglt	r2, r2
   82b26:	4318      	orrge	r0, r3
   82b28:	bfbc      	itt	lt
   82b2a:	40d0      	lsrlt	r0, r2
   82b2c:	4318      	orrlt	r0, r3
   82b2e:	4770      	bx	lr
   82b30:	f092 0f00 	teq	r2, #0
   82b34:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   82b38:	bf06      	itte	eq
   82b3a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   82b3e:	3201      	addeq	r2, #1
   82b40:	3b01      	subne	r3, #1
   82b42:	e7b5      	b.n	82ab0 <__addsf3+0x58>
   82b44:	ea4f 0341 	mov.w	r3, r1, lsl #1
   82b48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   82b4c:	bf18      	it	ne
   82b4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   82b52:	d021      	beq.n	82b98 <__addsf3+0x140>
   82b54:	ea92 0f03 	teq	r2, r3
   82b58:	d004      	beq.n	82b64 <__addsf3+0x10c>
   82b5a:	f092 0f00 	teq	r2, #0
   82b5e:	bf08      	it	eq
   82b60:	4608      	moveq	r0, r1
   82b62:	4770      	bx	lr
   82b64:	ea90 0f01 	teq	r0, r1
   82b68:	bf1c      	itt	ne
   82b6a:	2000      	movne	r0, #0
   82b6c:	4770      	bxne	lr
   82b6e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   82b72:	d104      	bne.n	82b7e <__addsf3+0x126>
   82b74:	0040      	lsls	r0, r0, #1
   82b76:	bf28      	it	cs
   82b78:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   82b7c:	4770      	bx	lr
   82b7e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   82b82:	bf3c      	itt	cc
   82b84:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   82b88:	4770      	bxcc	lr
   82b8a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   82b8e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   82b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82b96:	4770      	bx	lr
   82b98:	ea7f 6222 	mvns.w	r2, r2, asr #24
   82b9c:	bf16      	itet	ne
   82b9e:	4608      	movne	r0, r1
   82ba0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   82ba4:	4601      	movne	r1, r0
   82ba6:	0242      	lsls	r2, r0, #9
   82ba8:	bf06      	itte	eq
   82baa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   82bae:	ea90 0f01 	teqeq	r0, r1
   82bb2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   82bb6:	4770      	bx	lr

00082bb8 <__aeabi_ui2f>:
   82bb8:	f04f 0300 	mov.w	r3, #0
   82bbc:	e004      	b.n	82bc8 <__aeabi_i2f+0x8>
   82bbe:	bf00      	nop

00082bc0 <__aeabi_i2f>:
   82bc0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   82bc4:	bf48      	it	mi
   82bc6:	4240      	negmi	r0, r0
   82bc8:	ea5f 0c00 	movs.w	ip, r0
   82bcc:	bf08      	it	eq
   82bce:	4770      	bxeq	lr
   82bd0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   82bd4:	4601      	mov	r1, r0
   82bd6:	f04f 0000 	mov.w	r0, #0
   82bda:	e01c      	b.n	82c16 <__aeabi_l2f+0x2a>

00082bdc <__aeabi_ul2f>:
   82bdc:	ea50 0201 	orrs.w	r2, r0, r1
   82be0:	bf08      	it	eq
   82be2:	4770      	bxeq	lr
   82be4:	f04f 0300 	mov.w	r3, #0
   82be8:	e00a      	b.n	82c00 <__aeabi_l2f+0x14>
   82bea:	bf00      	nop

00082bec <__aeabi_l2f>:
   82bec:	ea50 0201 	orrs.w	r2, r0, r1
   82bf0:	bf08      	it	eq
   82bf2:	4770      	bxeq	lr
   82bf4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   82bf8:	d502      	bpl.n	82c00 <__aeabi_l2f+0x14>
   82bfa:	4240      	negs	r0, r0
   82bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82c00:	ea5f 0c01 	movs.w	ip, r1
   82c04:	bf02      	ittt	eq
   82c06:	4684      	moveq	ip, r0
   82c08:	4601      	moveq	r1, r0
   82c0a:	2000      	moveq	r0, #0
   82c0c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   82c10:	bf08      	it	eq
   82c12:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   82c16:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   82c1a:	fabc f28c 	clz	r2, ip
   82c1e:	3a08      	subs	r2, #8
   82c20:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   82c24:	db10      	blt.n	82c48 <__aeabi_l2f+0x5c>
   82c26:	fa01 fc02 	lsl.w	ip, r1, r2
   82c2a:	4463      	add	r3, ip
   82c2c:	fa00 fc02 	lsl.w	ip, r0, r2
   82c30:	f1c2 0220 	rsb	r2, r2, #32
   82c34:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82c38:	fa20 f202 	lsr.w	r2, r0, r2
   82c3c:	eb43 0002 	adc.w	r0, r3, r2
   82c40:	bf08      	it	eq
   82c42:	f020 0001 	biceq.w	r0, r0, #1
   82c46:	4770      	bx	lr
   82c48:	f102 0220 	add.w	r2, r2, #32
   82c4c:	fa01 fc02 	lsl.w	ip, r1, r2
   82c50:	f1c2 0220 	rsb	r2, r2, #32
   82c54:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   82c58:	fa21 f202 	lsr.w	r2, r1, r2
   82c5c:	eb43 0002 	adc.w	r0, r3, r2
   82c60:	bf08      	it	eq
   82c62:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   82c66:	4770      	bx	lr

00082c68 <__aeabi_fmul>:
   82c68:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82c6c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   82c70:	bf1e      	ittt	ne
   82c72:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   82c76:	ea92 0f0c 	teqne	r2, ip
   82c7a:	ea93 0f0c 	teqne	r3, ip
   82c7e:	d06f      	beq.n	82d60 <__aeabi_fmul+0xf8>
   82c80:	441a      	add	r2, r3
   82c82:	ea80 0c01 	eor.w	ip, r0, r1
   82c86:	0240      	lsls	r0, r0, #9
   82c88:	bf18      	it	ne
   82c8a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   82c8e:	d01e      	beq.n	82cce <__aeabi_fmul+0x66>
   82c90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   82c94:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   82c98:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   82c9c:	fba0 3101 	umull	r3, r1, r0, r1
   82ca0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   82ca4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   82ca8:	bf3e      	ittt	cc
   82caa:	0049      	lslcc	r1, r1, #1
   82cac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   82cb0:	005b      	lslcc	r3, r3, #1
   82cb2:	ea40 0001 	orr.w	r0, r0, r1
   82cb6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   82cba:	2afd      	cmp	r2, #253	; 0xfd
   82cbc:	d81d      	bhi.n	82cfa <__aeabi_fmul+0x92>
   82cbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   82cc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   82cc6:	bf08      	it	eq
   82cc8:	f020 0001 	biceq.w	r0, r0, #1
   82ccc:	4770      	bx	lr
   82cce:	f090 0f00 	teq	r0, #0
   82cd2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   82cd6:	bf08      	it	eq
   82cd8:	0249      	lsleq	r1, r1, #9
   82cda:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   82cde:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   82ce2:	3a7f      	subs	r2, #127	; 0x7f
   82ce4:	bfc2      	ittt	gt
   82ce6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   82cea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   82cee:	4770      	bxgt	lr
   82cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82cf4:	f04f 0300 	mov.w	r3, #0
   82cf8:	3a01      	subs	r2, #1
   82cfa:	dc5d      	bgt.n	82db8 <__aeabi_fmul+0x150>
   82cfc:	f112 0f19 	cmn.w	r2, #25
   82d00:	bfdc      	itt	le
   82d02:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   82d06:	4770      	bxle	lr
   82d08:	f1c2 0200 	rsb	r2, r2, #0
   82d0c:	0041      	lsls	r1, r0, #1
   82d0e:	fa21 f102 	lsr.w	r1, r1, r2
   82d12:	f1c2 0220 	rsb	r2, r2, #32
   82d16:	fa00 fc02 	lsl.w	ip, r0, r2
   82d1a:	ea5f 0031 	movs.w	r0, r1, rrx
   82d1e:	f140 0000 	adc.w	r0, r0, #0
   82d22:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   82d26:	bf08      	it	eq
   82d28:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   82d2c:	4770      	bx	lr
   82d2e:	f092 0f00 	teq	r2, #0
   82d32:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   82d36:	bf02      	ittt	eq
   82d38:	0040      	lsleq	r0, r0, #1
   82d3a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   82d3e:	3a01      	subeq	r2, #1
   82d40:	d0f9      	beq.n	82d36 <__aeabi_fmul+0xce>
   82d42:	ea40 000c 	orr.w	r0, r0, ip
   82d46:	f093 0f00 	teq	r3, #0
   82d4a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   82d4e:	bf02      	ittt	eq
   82d50:	0049      	lsleq	r1, r1, #1
   82d52:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   82d56:	3b01      	subeq	r3, #1
   82d58:	d0f9      	beq.n	82d4e <__aeabi_fmul+0xe6>
   82d5a:	ea41 010c 	orr.w	r1, r1, ip
   82d5e:	e78f      	b.n	82c80 <__aeabi_fmul+0x18>
   82d60:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   82d64:	ea92 0f0c 	teq	r2, ip
   82d68:	bf18      	it	ne
   82d6a:	ea93 0f0c 	teqne	r3, ip
   82d6e:	d00a      	beq.n	82d86 <__aeabi_fmul+0x11e>
   82d70:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   82d74:	bf18      	it	ne
   82d76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   82d7a:	d1d8      	bne.n	82d2e <__aeabi_fmul+0xc6>
   82d7c:	ea80 0001 	eor.w	r0, r0, r1
   82d80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   82d84:	4770      	bx	lr
   82d86:	f090 0f00 	teq	r0, #0
   82d8a:	bf17      	itett	ne
   82d8c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   82d90:	4608      	moveq	r0, r1
   82d92:	f091 0f00 	teqne	r1, #0
   82d96:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   82d9a:	d014      	beq.n	82dc6 <__aeabi_fmul+0x15e>
   82d9c:	ea92 0f0c 	teq	r2, ip
   82da0:	d101      	bne.n	82da6 <__aeabi_fmul+0x13e>
   82da2:	0242      	lsls	r2, r0, #9
   82da4:	d10f      	bne.n	82dc6 <__aeabi_fmul+0x15e>
   82da6:	ea93 0f0c 	teq	r3, ip
   82daa:	d103      	bne.n	82db4 <__aeabi_fmul+0x14c>
   82dac:	024b      	lsls	r3, r1, #9
   82dae:	bf18      	it	ne
   82db0:	4608      	movne	r0, r1
   82db2:	d108      	bne.n	82dc6 <__aeabi_fmul+0x15e>
   82db4:	ea80 0001 	eor.w	r0, r0, r1
   82db8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   82dbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   82dc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82dc4:	4770      	bx	lr
   82dc6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   82dca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   82dce:	4770      	bx	lr

00082dd0 <__aeabi_fdiv>:
   82dd0:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82dd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   82dd8:	bf1e      	ittt	ne
   82dda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   82dde:	ea92 0f0c 	teqne	r2, ip
   82de2:	ea93 0f0c 	teqne	r3, ip
   82de6:	d069      	beq.n	82ebc <__aeabi_fdiv+0xec>
   82de8:	eba2 0203 	sub.w	r2, r2, r3
   82dec:	ea80 0c01 	eor.w	ip, r0, r1
   82df0:	0249      	lsls	r1, r1, #9
   82df2:	ea4f 2040 	mov.w	r0, r0, lsl #9
   82df6:	d037      	beq.n	82e68 <__aeabi_fdiv+0x98>
   82df8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   82dfc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   82e00:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   82e04:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   82e08:	428b      	cmp	r3, r1
   82e0a:	bf38      	it	cc
   82e0c:	005b      	lslcc	r3, r3, #1
   82e0e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   82e12:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   82e16:	428b      	cmp	r3, r1
   82e18:	bf24      	itt	cs
   82e1a:	1a5b      	subcs	r3, r3, r1
   82e1c:	ea40 000c 	orrcs.w	r0, r0, ip
   82e20:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   82e24:	bf24      	itt	cs
   82e26:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   82e2a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   82e2e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   82e32:	bf24      	itt	cs
   82e34:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   82e38:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   82e3c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   82e40:	bf24      	itt	cs
   82e42:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   82e46:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   82e4a:	011b      	lsls	r3, r3, #4
   82e4c:	bf18      	it	ne
   82e4e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   82e52:	d1e0      	bne.n	82e16 <__aeabi_fdiv+0x46>
   82e54:	2afd      	cmp	r2, #253	; 0xfd
   82e56:	f63f af50 	bhi.w	82cfa <__aeabi_fmul+0x92>
   82e5a:	428b      	cmp	r3, r1
   82e5c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   82e60:	bf08      	it	eq
   82e62:	f020 0001 	biceq.w	r0, r0, #1
   82e66:	4770      	bx	lr
   82e68:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   82e6c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   82e70:	327f      	adds	r2, #127	; 0x7f
   82e72:	bfc2      	ittt	gt
   82e74:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   82e78:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   82e7c:	4770      	bxgt	lr
   82e7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82e82:	f04f 0300 	mov.w	r3, #0
   82e86:	3a01      	subs	r2, #1
   82e88:	e737      	b.n	82cfa <__aeabi_fmul+0x92>
   82e8a:	f092 0f00 	teq	r2, #0
   82e8e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   82e92:	bf02      	ittt	eq
   82e94:	0040      	lsleq	r0, r0, #1
   82e96:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   82e9a:	3a01      	subeq	r2, #1
   82e9c:	d0f9      	beq.n	82e92 <__aeabi_fdiv+0xc2>
   82e9e:	ea40 000c 	orr.w	r0, r0, ip
   82ea2:	f093 0f00 	teq	r3, #0
   82ea6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   82eaa:	bf02      	ittt	eq
   82eac:	0049      	lsleq	r1, r1, #1
   82eae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   82eb2:	3b01      	subeq	r3, #1
   82eb4:	d0f9      	beq.n	82eaa <__aeabi_fdiv+0xda>
   82eb6:	ea41 010c 	orr.w	r1, r1, ip
   82eba:	e795      	b.n	82de8 <__aeabi_fdiv+0x18>
   82ebc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   82ec0:	ea92 0f0c 	teq	r2, ip
   82ec4:	d108      	bne.n	82ed8 <__aeabi_fdiv+0x108>
   82ec6:	0242      	lsls	r2, r0, #9
   82ec8:	f47f af7d 	bne.w	82dc6 <__aeabi_fmul+0x15e>
   82ecc:	ea93 0f0c 	teq	r3, ip
   82ed0:	f47f af70 	bne.w	82db4 <__aeabi_fmul+0x14c>
   82ed4:	4608      	mov	r0, r1
   82ed6:	e776      	b.n	82dc6 <__aeabi_fmul+0x15e>
   82ed8:	ea93 0f0c 	teq	r3, ip
   82edc:	d104      	bne.n	82ee8 <__aeabi_fdiv+0x118>
   82ede:	024b      	lsls	r3, r1, #9
   82ee0:	f43f af4c 	beq.w	82d7c <__aeabi_fmul+0x114>
   82ee4:	4608      	mov	r0, r1
   82ee6:	e76e      	b.n	82dc6 <__aeabi_fmul+0x15e>
   82ee8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   82eec:	bf18      	it	ne
   82eee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   82ef2:	d1ca      	bne.n	82e8a <__aeabi_fdiv+0xba>
   82ef4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   82ef8:	f47f af5c 	bne.w	82db4 <__aeabi_fmul+0x14c>
   82efc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   82f00:	f47f af3c 	bne.w	82d7c <__aeabi_fmul+0x114>
   82f04:	e75f      	b.n	82dc6 <__aeabi_fmul+0x15e>
   82f06:	bf00      	nop

00082f08 <__gesf2>:
   82f08:	f04f 3cff 	mov.w	ip, #4294967295
   82f0c:	e006      	b.n	82f1c <__cmpsf2+0x4>
   82f0e:	bf00      	nop

00082f10 <__lesf2>:
   82f10:	f04f 0c01 	mov.w	ip, #1
   82f14:	e002      	b.n	82f1c <__cmpsf2+0x4>
   82f16:	bf00      	nop

00082f18 <__cmpsf2>:
   82f18:	f04f 0c01 	mov.w	ip, #1
   82f1c:	f84d cd04 	str.w	ip, [sp, #-4]!
   82f20:	ea4f 0240 	mov.w	r2, r0, lsl #1
   82f24:	ea4f 0341 	mov.w	r3, r1, lsl #1
   82f28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   82f2c:	bf18      	it	ne
   82f2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   82f32:	d011      	beq.n	82f58 <__cmpsf2+0x40>
   82f34:	b001      	add	sp, #4
   82f36:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   82f3a:	bf18      	it	ne
   82f3c:	ea90 0f01 	teqne	r0, r1
   82f40:	bf58      	it	pl
   82f42:	ebb2 0003 	subspl.w	r0, r2, r3
   82f46:	bf88      	it	hi
   82f48:	17c8      	asrhi	r0, r1, #31
   82f4a:	bf38      	it	cc
   82f4c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   82f50:	bf18      	it	ne
   82f52:	f040 0001 	orrne.w	r0, r0, #1
   82f56:	4770      	bx	lr
   82f58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   82f5c:	d102      	bne.n	82f64 <__cmpsf2+0x4c>
   82f5e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   82f62:	d105      	bne.n	82f70 <__cmpsf2+0x58>
   82f64:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   82f68:	d1e4      	bne.n	82f34 <__cmpsf2+0x1c>
   82f6a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   82f6e:	d0e1      	beq.n	82f34 <__cmpsf2+0x1c>
   82f70:	f85d 0b04 	ldr.w	r0, [sp], #4
   82f74:	4770      	bx	lr
   82f76:	bf00      	nop

00082f78 <__aeabi_cfrcmple>:
   82f78:	4684      	mov	ip, r0
   82f7a:	4608      	mov	r0, r1
   82f7c:	4661      	mov	r1, ip
   82f7e:	e7ff      	b.n	82f80 <__aeabi_cfcmpeq>

00082f80 <__aeabi_cfcmpeq>:
   82f80:	b50f      	push	{r0, r1, r2, r3, lr}
   82f82:	f7ff ffc9 	bl	82f18 <__cmpsf2>
   82f86:	2800      	cmp	r0, #0
   82f88:	bf48      	it	mi
   82f8a:	f110 0f00 	cmnmi.w	r0, #0
   82f8e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00082f90 <__aeabi_fcmpeq>:
   82f90:	f84d ed08 	str.w	lr, [sp, #-8]!
   82f94:	f7ff fff4 	bl	82f80 <__aeabi_cfcmpeq>
   82f98:	bf0c      	ite	eq
   82f9a:	2001      	moveq	r0, #1
   82f9c:	2000      	movne	r0, #0
   82f9e:	f85d fb08 	ldr.w	pc, [sp], #8
   82fa2:	bf00      	nop

00082fa4 <__aeabi_fcmplt>:
   82fa4:	f84d ed08 	str.w	lr, [sp, #-8]!
   82fa8:	f7ff ffea 	bl	82f80 <__aeabi_cfcmpeq>
   82fac:	bf34      	ite	cc
   82fae:	2001      	movcc	r0, #1
   82fb0:	2000      	movcs	r0, #0
   82fb2:	f85d fb08 	ldr.w	pc, [sp], #8
   82fb6:	bf00      	nop

00082fb8 <__aeabi_fcmple>:
   82fb8:	f84d ed08 	str.w	lr, [sp, #-8]!
   82fbc:	f7ff ffe0 	bl	82f80 <__aeabi_cfcmpeq>
   82fc0:	bf94      	ite	ls
   82fc2:	2001      	movls	r0, #1
   82fc4:	2000      	movhi	r0, #0
   82fc6:	f85d fb08 	ldr.w	pc, [sp], #8
   82fca:	bf00      	nop

00082fcc <__aeabi_fcmpge>:
   82fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
   82fd0:	f7ff ffd2 	bl	82f78 <__aeabi_cfrcmple>
   82fd4:	bf94      	ite	ls
   82fd6:	2001      	movls	r0, #1
   82fd8:	2000      	movhi	r0, #0
   82fda:	f85d fb08 	ldr.w	pc, [sp], #8
   82fde:	bf00      	nop

00082fe0 <__aeabi_fcmpgt>:
   82fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
   82fe4:	f7ff ffc8 	bl	82f78 <__aeabi_cfrcmple>
   82fe8:	bf34      	ite	cc
   82fea:	2001      	movcc	r0, #1
   82fec:	2000      	movcs	r0, #0
   82fee:	f85d fb08 	ldr.w	pc, [sp], #8
   82ff2:	bf00      	nop

00082ff4 <__aeabi_f2iz>:
   82ff4:	ea4f 0240 	mov.w	r2, r0, lsl #1
   82ff8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   82ffc:	d30f      	bcc.n	8301e <__aeabi_f2iz+0x2a>
   82ffe:	f04f 039e 	mov.w	r3, #158	; 0x9e
   83002:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   83006:	d90d      	bls.n	83024 <__aeabi_f2iz+0x30>
   83008:	ea4f 2300 	mov.w	r3, r0, lsl #8
   8300c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83010:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   83014:	fa23 f002 	lsr.w	r0, r3, r2
   83018:	bf18      	it	ne
   8301a:	4240      	negne	r0, r0
   8301c:	4770      	bx	lr
   8301e:	f04f 0000 	mov.w	r0, #0
   83022:	4770      	bx	lr
   83024:	f112 0f61 	cmn.w	r2, #97	; 0x61
   83028:	d101      	bne.n	8302e <__aeabi_f2iz+0x3a>
   8302a:	0242      	lsls	r2, r0, #9
   8302c:	d105      	bne.n	8303a <__aeabi_f2iz+0x46>
   8302e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   83032:	bf08      	it	eq
   83034:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   83038:	4770      	bx	lr
   8303a:	f04f 0000 	mov.w	r0, #0
   8303e:	4770      	bx	lr

00083040 <__aeabi_f2uiz>:
   83040:	0042      	lsls	r2, r0, #1
   83042:	d20e      	bcs.n	83062 <__aeabi_f2uiz+0x22>
   83044:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   83048:	d30b      	bcc.n	83062 <__aeabi_f2uiz+0x22>
   8304a:	f04f 039e 	mov.w	r3, #158	; 0x9e
   8304e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   83052:	d409      	bmi.n	83068 <__aeabi_f2uiz+0x28>
   83054:	ea4f 2300 	mov.w	r3, r0, lsl #8
   83058:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8305c:	fa23 f002 	lsr.w	r0, r3, r2
   83060:	4770      	bx	lr
   83062:	f04f 0000 	mov.w	r0, #0
   83066:	4770      	bx	lr
   83068:	f112 0f61 	cmn.w	r2, #97	; 0x61
   8306c:	d101      	bne.n	83072 <__aeabi_f2uiz+0x32>
   8306e:	0242      	lsls	r2, r0, #9
   83070:	d102      	bne.n	83078 <__aeabi_f2uiz+0x38>
   83072:	f04f 30ff 	mov.w	r0, #4294967295
   83076:	4770      	bx	lr
   83078:	f04f 0000 	mov.w	r0, #0
   8307c:	4770      	bx	lr
   8307e:	bf00      	nop

00083080 <atoi>:
   83080:	2100      	movs	r1, #0
   83082:	220a      	movs	r2, #10
   83084:	f000 bad6 	b.w	83634 <strtol>

00083088 <_gets_r>:
   83088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8308a:	460f      	mov	r7, r1
   8308c:	4605      	mov	r5, r0
   8308e:	460c      	mov	r4, r1
   83090:	4e0f      	ldr	r6, [pc, #60]	; (830d0 <_gets_r+0x48>)
   83092:	e007      	b.n	830a4 <_gets_r+0x1c>
   83094:	680b      	ldr	r3, [r1, #0]
   83096:	1c5a      	adds	r2, r3, #1
   83098:	600a      	str	r2, [r1, #0]
   8309a:	7818      	ldrb	r0, [r3, #0]
   8309c:	280a      	cmp	r0, #10
   8309e:	d011      	beq.n	830c4 <_gets_r+0x3c>
   830a0:	f804 0b01 	strb.w	r0, [r4], #1
   830a4:	6833      	ldr	r3, [r6, #0]
   830a6:	6859      	ldr	r1, [r3, #4]
   830a8:	684b      	ldr	r3, [r1, #4]
   830aa:	3b01      	subs	r3, #1
   830ac:	2b00      	cmp	r3, #0
   830ae:	604b      	str	r3, [r1, #4]
   830b0:	daf0      	bge.n	83094 <_gets_r+0xc>
   830b2:	4628      	mov	r0, r5
   830b4:	f000 f930 	bl	83318 <__srget_r>
   830b8:	280a      	cmp	r0, #10
   830ba:	d003      	beq.n	830c4 <_gets_r+0x3c>
   830bc:	1c43      	adds	r3, r0, #1
   830be:	d1ef      	bne.n	830a0 <_gets_r+0x18>
   830c0:	42a7      	cmp	r7, r4
   830c2:	d003      	beq.n	830cc <_gets_r+0x44>
   830c4:	2300      	movs	r3, #0
   830c6:	7023      	strb	r3, [r4, #0]
   830c8:	4638      	mov	r0, r7
   830ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   830cc:	2000      	movs	r0, #0
   830ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   830d0:	20070578 	.word	0x20070578

000830d4 <gets>:
   830d4:	4b02      	ldr	r3, [pc, #8]	; (830e0 <gets+0xc>)
   830d6:	4601      	mov	r1, r0
   830d8:	6818      	ldr	r0, [r3, #0]
   830da:	f7ff bfd5 	b.w	83088 <_gets_r>
   830de:	bf00      	nop
   830e0:	20070578 	.word	0x20070578

000830e4 <__libc_init_array>:
   830e4:	b570      	push	{r4, r5, r6, lr}
   830e6:	4e0f      	ldr	r6, [pc, #60]	; (83124 <__libc_init_array+0x40>)
   830e8:	4d0f      	ldr	r5, [pc, #60]	; (83128 <__libc_init_array+0x44>)
   830ea:	1b76      	subs	r6, r6, r5
   830ec:	10b6      	asrs	r6, r6, #2
   830ee:	bf18      	it	ne
   830f0:	2400      	movne	r4, #0
   830f2:	d005      	beq.n	83100 <__libc_init_array+0x1c>
   830f4:	3401      	adds	r4, #1
   830f6:	f855 3b04 	ldr.w	r3, [r5], #4
   830fa:	4798      	blx	r3
   830fc:	42a6      	cmp	r6, r4
   830fe:	d1f9      	bne.n	830f4 <__libc_init_array+0x10>
   83100:	4e0a      	ldr	r6, [pc, #40]	; (8312c <__libc_init_array+0x48>)
   83102:	4d0b      	ldr	r5, [pc, #44]	; (83130 <__libc_init_array+0x4c>)
   83104:	f003 faa0 	bl	86648 <_init>
   83108:	1b76      	subs	r6, r6, r5
   8310a:	10b6      	asrs	r6, r6, #2
   8310c:	bf18      	it	ne
   8310e:	2400      	movne	r4, #0
   83110:	d006      	beq.n	83120 <__libc_init_array+0x3c>
   83112:	3401      	adds	r4, #1
   83114:	f855 3b04 	ldr.w	r3, [r5], #4
   83118:	4798      	blx	r3
   8311a:	42a6      	cmp	r6, r4
   8311c:	d1f9      	bne.n	83112 <__libc_init_array+0x2e>
   8311e:	bd70      	pop	{r4, r5, r6, pc}
   83120:	bd70      	pop	{r4, r5, r6, pc}
   83122:	bf00      	nop
   83124:	00086654 	.word	0x00086654
   83128:	00086654 	.word	0x00086654
   8312c:	0008665c 	.word	0x0008665c
   83130:	00086654 	.word	0x00086654

00083134 <iprintf>:
   83134:	b40f      	push	{r0, r1, r2, r3}
   83136:	b510      	push	{r4, lr}
   83138:	4b07      	ldr	r3, [pc, #28]	; (83158 <iprintf+0x24>)
   8313a:	b082      	sub	sp, #8
   8313c:	ac04      	add	r4, sp, #16
   8313e:	f854 2b04 	ldr.w	r2, [r4], #4
   83142:	6818      	ldr	r0, [r3, #0]
   83144:	4623      	mov	r3, r4
   83146:	6881      	ldr	r1, [r0, #8]
   83148:	9401      	str	r4, [sp, #4]
   8314a:	f000 fafb 	bl	83744 <_vfiprintf_r>
   8314e:	b002      	add	sp, #8
   83150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83154:	b004      	add	sp, #16
   83156:	4770      	bx	lr
   83158:	20070578 	.word	0x20070578

0008315c <__itoa>:
   8315c:	1e93      	subs	r3, r2, #2
   8315e:	2b22      	cmp	r3, #34	; 0x22
   83160:	d810      	bhi.n	83184 <__itoa+0x28>
   83162:	2a0a      	cmp	r2, #10
   83164:	b510      	push	{r4, lr}
   83166:	d006      	beq.n	83176 <__itoa+0x1a>
   83168:	2300      	movs	r3, #0
   8316a:	460c      	mov	r4, r1
   8316c:	4419      	add	r1, r3
   8316e:	f000 fa6d 	bl	8364c <__utoa>
   83172:	4620      	mov	r0, r4
   83174:	bd10      	pop	{r4, pc}
   83176:	2800      	cmp	r0, #0
   83178:	daf6      	bge.n	83168 <__itoa+0xc>
   8317a:	232d      	movs	r3, #45	; 0x2d
   8317c:	700b      	strb	r3, [r1, #0]
   8317e:	4240      	negs	r0, r0
   83180:	2301      	movs	r3, #1
   83182:	e7f2      	b.n	8316a <__itoa+0xe>
   83184:	2000      	movs	r0, #0
   83186:	7008      	strb	r0, [r1, #0]
   83188:	4770      	bx	lr
   8318a:	bf00      	nop

0008318c <itoa>:
   8318c:	f7ff bfe6 	b.w	8315c <__itoa>

00083190 <memcpy>:
   83190:	4684      	mov	ip, r0
   83192:	ea41 0300 	orr.w	r3, r1, r0
   83196:	f013 0303 	ands.w	r3, r3, #3
   8319a:	d149      	bne.n	83230 <memcpy+0xa0>
   8319c:	3a40      	subs	r2, #64	; 0x40
   8319e:	d323      	bcc.n	831e8 <memcpy+0x58>
   831a0:	680b      	ldr	r3, [r1, #0]
   831a2:	6003      	str	r3, [r0, #0]
   831a4:	684b      	ldr	r3, [r1, #4]
   831a6:	6043      	str	r3, [r0, #4]
   831a8:	688b      	ldr	r3, [r1, #8]
   831aa:	6083      	str	r3, [r0, #8]
   831ac:	68cb      	ldr	r3, [r1, #12]
   831ae:	60c3      	str	r3, [r0, #12]
   831b0:	690b      	ldr	r3, [r1, #16]
   831b2:	6103      	str	r3, [r0, #16]
   831b4:	694b      	ldr	r3, [r1, #20]
   831b6:	6143      	str	r3, [r0, #20]
   831b8:	698b      	ldr	r3, [r1, #24]
   831ba:	6183      	str	r3, [r0, #24]
   831bc:	69cb      	ldr	r3, [r1, #28]
   831be:	61c3      	str	r3, [r0, #28]
   831c0:	6a0b      	ldr	r3, [r1, #32]
   831c2:	6203      	str	r3, [r0, #32]
   831c4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   831c6:	6243      	str	r3, [r0, #36]	; 0x24
   831c8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   831ca:	6283      	str	r3, [r0, #40]	; 0x28
   831cc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   831ce:	62c3      	str	r3, [r0, #44]	; 0x2c
   831d0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   831d2:	6303      	str	r3, [r0, #48]	; 0x30
   831d4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   831d6:	6343      	str	r3, [r0, #52]	; 0x34
   831d8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   831da:	6383      	str	r3, [r0, #56]	; 0x38
   831dc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   831de:	63c3      	str	r3, [r0, #60]	; 0x3c
   831e0:	3040      	adds	r0, #64	; 0x40
   831e2:	3140      	adds	r1, #64	; 0x40
   831e4:	3a40      	subs	r2, #64	; 0x40
   831e6:	d2db      	bcs.n	831a0 <memcpy+0x10>
   831e8:	3230      	adds	r2, #48	; 0x30
   831ea:	d30b      	bcc.n	83204 <memcpy+0x74>
   831ec:	680b      	ldr	r3, [r1, #0]
   831ee:	6003      	str	r3, [r0, #0]
   831f0:	684b      	ldr	r3, [r1, #4]
   831f2:	6043      	str	r3, [r0, #4]
   831f4:	688b      	ldr	r3, [r1, #8]
   831f6:	6083      	str	r3, [r0, #8]
   831f8:	68cb      	ldr	r3, [r1, #12]
   831fa:	60c3      	str	r3, [r0, #12]
   831fc:	3010      	adds	r0, #16
   831fe:	3110      	adds	r1, #16
   83200:	3a10      	subs	r2, #16
   83202:	d2f3      	bcs.n	831ec <memcpy+0x5c>
   83204:	320c      	adds	r2, #12
   83206:	d305      	bcc.n	83214 <memcpy+0x84>
   83208:	f851 3b04 	ldr.w	r3, [r1], #4
   8320c:	f840 3b04 	str.w	r3, [r0], #4
   83210:	3a04      	subs	r2, #4
   83212:	d2f9      	bcs.n	83208 <memcpy+0x78>
   83214:	3204      	adds	r2, #4
   83216:	d008      	beq.n	8322a <memcpy+0x9a>
   83218:	07d2      	lsls	r2, r2, #31
   8321a:	bf1c      	itt	ne
   8321c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83220:	f800 3b01 	strbne.w	r3, [r0], #1
   83224:	d301      	bcc.n	8322a <memcpy+0x9a>
   83226:	880b      	ldrh	r3, [r1, #0]
   83228:	8003      	strh	r3, [r0, #0]
   8322a:	4660      	mov	r0, ip
   8322c:	4770      	bx	lr
   8322e:	bf00      	nop
   83230:	2a08      	cmp	r2, #8
   83232:	d313      	bcc.n	8325c <memcpy+0xcc>
   83234:	078b      	lsls	r3, r1, #30
   83236:	d0b1      	beq.n	8319c <memcpy+0xc>
   83238:	f010 0303 	ands.w	r3, r0, #3
   8323c:	d0ae      	beq.n	8319c <memcpy+0xc>
   8323e:	f1c3 0304 	rsb	r3, r3, #4
   83242:	1ad2      	subs	r2, r2, r3
   83244:	07db      	lsls	r3, r3, #31
   83246:	bf1c      	itt	ne
   83248:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8324c:	f800 3b01 	strbne.w	r3, [r0], #1
   83250:	d3a4      	bcc.n	8319c <memcpy+0xc>
   83252:	f831 3b02 	ldrh.w	r3, [r1], #2
   83256:	f820 3b02 	strh.w	r3, [r0], #2
   8325a:	e79f      	b.n	8319c <memcpy+0xc>
   8325c:	3a04      	subs	r2, #4
   8325e:	d3d9      	bcc.n	83214 <memcpy+0x84>
   83260:	3a01      	subs	r2, #1
   83262:	f811 3b01 	ldrb.w	r3, [r1], #1
   83266:	f800 3b01 	strb.w	r3, [r0], #1
   8326a:	d2f9      	bcs.n	83260 <memcpy+0xd0>
   8326c:	780b      	ldrb	r3, [r1, #0]
   8326e:	7003      	strb	r3, [r0, #0]
   83270:	784b      	ldrb	r3, [r1, #1]
   83272:	7043      	strb	r3, [r0, #1]
   83274:	788b      	ldrb	r3, [r1, #2]
   83276:	7083      	strb	r3, [r0, #2]
   83278:	4660      	mov	r0, ip
   8327a:	4770      	bx	lr

0008327c <memset>:
   8327c:	b470      	push	{r4, r5, r6}
   8327e:	0784      	lsls	r4, r0, #30
   83280:	d046      	beq.n	83310 <memset+0x94>
   83282:	1e54      	subs	r4, r2, #1
   83284:	2a00      	cmp	r2, #0
   83286:	d041      	beq.n	8330c <memset+0x90>
   83288:	b2cd      	uxtb	r5, r1
   8328a:	4603      	mov	r3, r0
   8328c:	e002      	b.n	83294 <memset+0x18>
   8328e:	1e62      	subs	r2, r4, #1
   83290:	b3e4      	cbz	r4, 8330c <memset+0x90>
   83292:	4614      	mov	r4, r2
   83294:	f803 5b01 	strb.w	r5, [r3], #1
   83298:	079a      	lsls	r2, r3, #30
   8329a:	d1f8      	bne.n	8328e <memset+0x12>
   8329c:	2c03      	cmp	r4, #3
   8329e:	d92e      	bls.n	832fe <memset+0x82>
   832a0:	b2cd      	uxtb	r5, r1
   832a2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   832a6:	2c0f      	cmp	r4, #15
   832a8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   832ac:	d919      	bls.n	832e2 <memset+0x66>
   832ae:	4626      	mov	r6, r4
   832b0:	f103 0210 	add.w	r2, r3, #16
   832b4:	3e10      	subs	r6, #16
   832b6:	2e0f      	cmp	r6, #15
   832b8:	f842 5c10 	str.w	r5, [r2, #-16]
   832bc:	f842 5c0c 	str.w	r5, [r2, #-12]
   832c0:	f842 5c08 	str.w	r5, [r2, #-8]
   832c4:	f842 5c04 	str.w	r5, [r2, #-4]
   832c8:	f102 0210 	add.w	r2, r2, #16
   832cc:	d8f2      	bhi.n	832b4 <memset+0x38>
   832ce:	f1a4 0210 	sub.w	r2, r4, #16
   832d2:	f022 020f 	bic.w	r2, r2, #15
   832d6:	f004 040f 	and.w	r4, r4, #15
   832da:	3210      	adds	r2, #16
   832dc:	2c03      	cmp	r4, #3
   832de:	4413      	add	r3, r2
   832e0:	d90d      	bls.n	832fe <memset+0x82>
   832e2:	461e      	mov	r6, r3
   832e4:	4622      	mov	r2, r4
   832e6:	3a04      	subs	r2, #4
   832e8:	2a03      	cmp	r2, #3
   832ea:	f846 5b04 	str.w	r5, [r6], #4
   832ee:	d8fa      	bhi.n	832e6 <memset+0x6a>
   832f0:	1f22      	subs	r2, r4, #4
   832f2:	f022 0203 	bic.w	r2, r2, #3
   832f6:	3204      	adds	r2, #4
   832f8:	4413      	add	r3, r2
   832fa:	f004 0403 	and.w	r4, r4, #3
   832fe:	b12c      	cbz	r4, 8330c <memset+0x90>
   83300:	b2c9      	uxtb	r1, r1
   83302:	441c      	add	r4, r3
   83304:	f803 1b01 	strb.w	r1, [r3], #1
   83308:	42a3      	cmp	r3, r4
   8330a:	d1fb      	bne.n	83304 <memset+0x88>
   8330c:	bc70      	pop	{r4, r5, r6}
   8330e:	4770      	bx	lr
   83310:	4614      	mov	r4, r2
   83312:	4603      	mov	r3, r0
   83314:	e7c2      	b.n	8329c <memset+0x20>
   83316:	bf00      	nop

00083318 <__srget_r>:
   83318:	b538      	push	{r3, r4, r5, lr}
   8331a:	460c      	mov	r4, r1
   8331c:	4605      	mov	r5, r0
   8331e:	b108      	cbz	r0, 83324 <__srget_r+0xc>
   83320:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83322:	b163      	cbz	r3, 8333e <__srget_r+0x26>
   83324:	4628      	mov	r0, r5
   83326:	4621      	mov	r1, r4
   83328:	f002 fb4e 	bl	859c8 <__srefill_r>
   8332c:	b950      	cbnz	r0, 83344 <__srget_r+0x2c>
   8332e:	e894 000c 	ldmia.w	r4, {r2, r3}
   83332:	3b01      	subs	r3, #1
   83334:	1c51      	adds	r1, r2, #1
   83336:	e884 000a 	stmia.w	r4, {r1, r3}
   8333a:	7810      	ldrb	r0, [r2, #0]
   8333c:	bd38      	pop	{r3, r4, r5, pc}
   8333e:	f001 fa03 	bl	84748 <__sinit>
   83342:	e7ef      	b.n	83324 <__srget_r+0xc>
   83344:	f04f 30ff 	mov.w	r0, #4294967295
   83348:	bd38      	pop	{r3, r4, r5, pc}
   8334a:	bf00      	nop

0008334c <setbuf>:
   8334c:	2900      	cmp	r1, #0
   8334e:	bf0c      	ite	eq
   83350:	2202      	moveq	r2, #2
   83352:	2200      	movne	r2, #0
   83354:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83358:	f000 b800 	b.w	8335c <setvbuf>

0008335c <setvbuf>:
   8335c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83360:	4d3a      	ldr	r5, [pc, #232]	; (8344c <setvbuf+0xf0>)
   83362:	4604      	mov	r4, r0
   83364:	682e      	ldr	r6, [r5, #0]
   83366:	4690      	mov	r8, r2
   83368:	460d      	mov	r5, r1
   8336a:	461f      	mov	r7, r3
   8336c:	b116      	cbz	r6, 83374 <setvbuf+0x18>
   8336e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   83370:	2b00      	cmp	r3, #0
   83372:	d03c      	beq.n	833ee <setvbuf+0x92>
   83374:	f1b8 0f02 	cmp.w	r8, #2
   83378:	d82f      	bhi.n	833da <setvbuf+0x7e>
   8337a:	2f00      	cmp	r7, #0
   8337c:	db2d      	blt.n	833da <setvbuf+0x7e>
   8337e:	4621      	mov	r1, r4
   83380:	4630      	mov	r0, r6
   83382:	f001 f93b 	bl	845fc <_fflush_r>
   83386:	89a1      	ldrh	r1, [r4, #12]
   83388:	2300      	movs	r3, #0
   8338a:	6063      	str	r3, [r4, #4]
   8338c:	61a3      	str	r3, [r4, #24]
   8338e:	060b      	lsls	r3, r1, #24
   83390:	d427      	bmi.n	833e2 <setvbuf+0x86>
   83392:	f021 0183 	bic.w	r1, r1, #131	; 0x83
   83396:	b289      	uxth	r1, r1
   83398:	f1b8 0f02 	cmp.w	r8, #2
   8339c:	81a1      	strh	r1, [r4, #12]
   8339e:	d02a      	beq.n	833f6 <setvbuf+0x9a>
   833a0:	2d00      	cmp	r5, #0
   833a2:	d036      	beq.n	83412 <setvbuf+0xb6>
   833a4:	f1b8 0f01 	cmp.w	r8, #1
   833a8:	d011      	beq.n	833ce <setvbuf+0x72>
   833aa:	b289      	uxth	r1, r1
   833ac:	f001 0008 	and.w	r0, r1, #8
   833b0:	4b27      	ldr	r3, [pc, #156]	; (83450 <setvbuf+0xf4>)
   833b2:	b280      	uxth	r0, r0
   833b4:	63f3      	str	r3, [r6, #60]	; 0x3c
   833b6:	6025      	str	r5, [r4, #0]
   833b8:	6125      	str	r5, [r4, #16]
   833ba:	6167      	str	r7, [r4, #20]
   833bc:	b178      	cbz	r0, 833de <setvbuf+0x82>
   833be:	f011 0f03 	tst.w	r1, #3
   833c2:	bf18      	it	ne
   833c4:	2700      	movne	r7, #0
   833c6:	2000      	movs	r0, #0
   833c8:	60a7      	str	r7, [r4, #8]
   833ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   833ce:	f041 0101 	orr.w	r1, r1, #1
   833d2:	427b      	negs	r3, r7
   833d4:	81a1      	strh	r1, [r4, #12]
   833d6:	61a3      	str	r3, [r4, #24]
   833d8:	e7e7      	b.n	833aa <setvbuf+0x4e>
   833da:	f04f 30ff 	mov.w	r0, #4294967295
   833de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   833e2:	6921      	ldr	r1, [r4, #16]
   833e4:	4630      	mov	r0, r6
   833e6:	f001 fa87 	bl	848f8 <_free_r>
   833ea:	89a1      	ldrh	r1, [r4, #12]
   833ec:	e7d1      	b.n	83392 <setvbuf+0x36>
   833ee:	4630      	mov	r0, r6
   833f0:	f001 f9aa 	bl	84748 <__sinit>
   833f4:	e7be      	b.n	83374 <setvbuf+0x18>
   833f6:	2000      	movs	r0, #0
   833f8:	f104 0343 	add.w	r3, r4, #67	; 0x43
   833fc:	f041 0102 	orr.w	r1, r1, #2
   83400:	2500      	movs	r5, #0
   83402:	2201      	movs	r2, #1
   83404:	81a1      	strh	r1, [r4, #12]
   83406:	60a5      	str	r5, [r4, #8]
   83408:	6023      	str	r3, [r4, #0]
   8340a:	6123      	str	r3, [r4, #16]
   8340c:	6162      	str	r2, [r4, #20]
   8340e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83412:	2f00      	cmp	r7, #0
   83414:	bf08      	it	eq
   83416:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   8341a:	4638      	mov	r0, r7
   8341c:	f001 fd9a 	bl	84f54 <malloc>
   83420:	4605      	mov	r5, r0
   83422:	b128      	cbz	r0, 83430 <setvbuf+0xd4>
   83424:	89a1      	ldrh	r1, [r4, #12]
   83426:	f041 0180 	orr.w	r1, r1, #128	; 0x80
   8342a:	b289      	uxth	r1, r1
   8342c:	81a1      	strh	r1, [r4, #12]
   8342e:	e7b9      	b.n	833a4 <setvbuf+0x48>
   83430:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83434:	f001 fd8e 	bl	84f54 <malloc>
   83438:	4605      	mov	r5, r0
   8343a:	b918      	cbnz	r0, 83444 <setvbuf+0xe8>
   8343c:	89a1      	ldrh	r1, [r4, #12]
   8343e:	f04f 30ff 	mov.w	r0, #4294967295
   83442:	e7d9      	b.n	833f8 <setvbuf+0x9c>
   83444:	f44f 6780 	mov.w	r7, #1024	; 0x400
   83448:	e7ec      	b.n	83424 <setvbuf+0xc8>
   8344a:	bf00      	nop
   8344c:	20070578 	.word	0x20070578
   83450:	0008464d 	.word	0x0008464d

00083454 <strlen>:
   83454:	f020 0103 	bic.w	r1, r0, #3
   83458:	f010 0003 	ands.w	r0, r0, #3
   8345c:	f1c0 0000 	rsb	r0, r0, #0
   83460:	f851 3b04 	ldr.w	r3, [r1], #4
   83464:	f100 0c04 	add.w	ip, r0, #4
   83468:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   8346c:	f06f 0200 	mvn.w	r2, #0
   83470:	bf1c      	itt	ne
   83472:	fa22 f20c 	lsrne.w	r2, r2, ip
   83476:	4313      	orrne	r3, r2
   83478:	f04f 0c01 	mov.w	ip, #1
   8347c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83480:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83484:	eba3 020c 	sub.w	r2, r3, ip
   83488:	ea22 0203 	bic.w	r2, r2, r3
   8348c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83490:	bf04      	itt	eq
   83492:	f851 3b04 	ldreq.w	r3, [r1], #4
   83496:	3004      	addeq	r0, #4
   83498:	d0f4      	beq.n	83484 <strlen+0x30>
   8349a:	f1c2 0100 	rsb	r1, r2, #0
   8349e:	ea02 0201 	and.w	r2, r2, r1
   834a2:	fab2 f282 	clz	r2, r2
   834a6:	f1c2 021f 	rsb	r2, r2, #31
   834aa:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   834ae:	4770      	bx	lr

000834b0 <strncpy>:
   834b0:	ea40 0301 	orr.w	r3, r0, r1
   834b4:	079b      	lsls	r3, r3, #30
   834b6:	b470      	push	{r4, r5, r6}
   834b8:	d12b      	bne.n	83512 <strncpy+0x62>
   834ba:	2a03      	cmp	r2, #3
   834bc:	d929      	bls.n	83512 <strncpy+0x62>
   834be:	460c      	mov	r4, r1
   834c0:	4603      	mov	r3, r0
   834c2:	4621      	mov	r1, r4
   834c4:	f854 6b04 	ldr.w	r6, [r4], #4
   834c8:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
   834cc:	ea25 0506 	bic.w	r5, r5, r6
   834d0:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
   834d4:	d105      	bne.n	834e2 <strncpy+0x32>
   834d6:	3a04      	subs	r2, #4
   834d8:	2a03      	cmp	r2, #3
   834da:	f843 6b04 	str.w	r6, [r3], #4
   834de:	4621      	mov	r1, r4
   834e0:	d8ef      	bhi.n	834c2 <strncpy+0x12>
   834e2:	b1a2      	cbz	r2, 8350e <strncpy+0x5e>
   834e4:	780c      	ldrb	r4, [r1, #0]
   834e6:	3a01      	subs	r2, #1
   834e8:	701c      	strb	r4, [r3, #0]
   834ea:	3101      	adds	r1, #1
   834ec:	3301      	adds	r3, #1
   834ee:	b13c      	cbz	r4, 83500 <strncpy+0x50>
   834f0:	b16a      	cbz	r2, 8350e <strncpy+0x5e>
   834f2:	f811 4b01 	ldrb.w	r4, [r1], #1
   834f6:	3a01      	subs	r2, #1
   834f8:	f803 4b01 	strb.w	r4, [r3], #1
   834fc:	2c00      	cmp	r4, #0
   834fe:	d1f7      	bne.n	834f0 <strncpy+0x40>
   83500:	b12a      	cbz	r2, 8350e <strncpy+0x5e>
   83502:	441a      	add	r2, r3
   83504:	2100      	movs	r1, #0
   83506:	f803 1b01 	strb.w	r1, [r3], #1
   8350a:	4293      	cmp	r3, r2
   8350c:	d1fb      	bne.n	83506 <strncpy+0x56>
   8350e:	bc70      	pop	{r4, r5, r6}
   83510:	4770      	bx	lr
   83512:	4603      	mov	r3, r0
   83514:	e7e5      	b.n	834e2 <strncpy+0x32>
   83516:	bf00      	nop

00083518 <_strtol_r>:
   83518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8351c:	4c44      	ldr	r4, [pc, #272]	; (83630 <_strtol_r+0x118>)
   8351e:	4683      	mov	fp, r0
   83520:	460e      	mov	r6, r1
   83522:	f8d4 e000 	ldr.w	lr, [r4]
   83526:	e000      	b.n	8352a <_strtol_r+0x12>
   83528:	4626      	mov	r6, r4
   8352a:	4634      	mov	r4, r6
   8352c:	f814 5b01 	ldrb.w	r5, [r4], #1
   83530:	eb0e 0005 	add.w	r0, lr, r5
   83534:	7840      	ldrb	r0, [r0, #1]
   83536:	f000 0008 	and.w	r0, r0, #8
   8353a:	f000 08ff 	and.w	r8, r0, #255	; 0xff
   8353e:	2800      	cmp	r0, #0
   83540:	d1f2      	bne.n	83528 <_strtol_r+0x10>
   83542:	2d2d      	cmp	r5, #45	; 0x2d
   83544:	d04b      	beq.n	835de <_strtol_r+0xc6>
   83546:	2d2b      	cmp	r5, #43	; 0x2b
   83548:	bf04      	itt	eq
   8354a:	7875      	ldrbeq	r5, [r6, #1]
   8354c:	1cb4      	addeq	r4, r6, #2
   8354e:	b11b      	cbz	r3, 83558 <_strtol_r+0x40>
   83550:	2b10      	cmp	r3, #16
   83552:	d060      	beq.n	83616 <_strtol_r+0xfe>
   83554:	469a      	mov	sl, r3
   83556:	e003      	b.n	83560 <_strtol_r+0x48>
   83558:	2d30      	cmp	r5, #48	; 0x30
   8355a:	d054      	beq.n	83606 <_strtol_r+0xee>
   8355c:	230a      	movs	r3, #10
   8355e:	469a      	mov	sl, r3
   83560:	f1b8 0f00 	cmp.w	r8, #0
   83564:	bf14      	ite	ne
   83566:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   8356a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8356e:	fbb0 f9fa 	udiv	r9, r0, sl
   83572:	2700      	movs	r7, #0
   83574:	46bc      	mov	ip, r7
   83576:	fb0a 0019 	mls	r0, sl, r9, r0
   8357a:	e00c      	b.n	83596 <_strtol_r+0x7e>
   8357c:	3d30      	subs	r5, #48	; 0x30
   8357e:	42ab      	cmp	r3, r5
   83580:	dd19      	ble.n	835b6 <_strtol_r+0x9e>
   83582:	1c7e      	adds	r6, r7, #1
   83584:	d005      	beq.n	83592 <_strtol_r+0x7a>
   83586:	45cc      	cmp	ip, r9
   83588:	d824      	bhi.n	835d4 <_strtol_r+0xbc>
   8358a:	d021      	beq.n	835d0 <_strtol_r+0xb8>
   8358c:	fb0a 5c0c 	mla	ip, sl, ip, r5
   83590:	2701      	movs	r7, #1
   83592:	f814 5b01 	ldrb.w	r5, [r4], #1
   83596:	eb0e 0605 	add.w	r6, lr, r5
   8359a:	7876      	ldrb	r6, [r6, #1]
   8359c:	f016 0f04 	tst.w	r6, #4
   835a0:	d1ec      	bne.n	8357c <_strtol_r+0x64>
   835a2:	f016 0603 	ands.w	r6, r6, #3
   835a6:	d006      	beq.n	835b6 <_strtol_r+0x9e>
   835a8:	2e01      	cmp	r6, #1
   835aa:	bf0c      	ite	eq
   835ac:	2637      	moveq	r6, #55	; 0x37
   835ae:	2657      	movne	r6, #87	; 0x57
   835b0:	1bad      	subs	r5, r5, r6
   835b2:	42ab      	cmp	r3, r5
   835b4:	dce5      	bgt.n	83582 <_strtol_r+0x6a>
   835b6:	1c7b      	adds	r3, r7, #1
   835b8:	d016      	beq.n	835e8 <_strtol_r+0xd0>
   835ba:	f1c8 0000 	rsb	r0, r8, #0
   835be:	ea8c 0000 	eor.w	r0, ip, r0
   835c2:	4440      	add	r0, r8
   835c4:	b14a      	cbz	r2, 835da <_strtol_r+0xc2>
   835c6:	b107      	cbz	r7, 835ca <_strtol_r+0xb2>
   835c8:	1e61      	subs	r1, r4, #1
   835ca:	6011      	str	r1, [r2, #0]
   835cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   835d0:	4285      	cmp	r5, r0
   835d2:	dddb      	ble.n	8358c <_strtol_r+0x74>
   835d4:	f04f 37ff 	mov.w	r7, #4294967295
   835d8:	e7db      	b.n	83592 <_strtol_r+0x7a>
   835da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   835de:	1cb4      	adds	r4, r6, #2
   835e0:	7875      	ldrb	r5, [r6, #1]
   835e2:	f04f 0801 	mov.w	r8, #1
   835e6:	e7b2      	b.n	8354e <_strtol_r+0x36>
   835e8:	f1b8 0f00 	cmp.w	r8, #0
   835ec:	f04f 0322 	mov.w	r3, #34	; 0x22
   835f0:	bf14      	ite	ne
   835f2:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   835f6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   835fa:	f8cb 3000 	str.w	r3, [fp]
   835fe:	2a00      	cmp	r2, #0
   83600:	d1e2      	bne.n	835c8 <_strtol_r+0xb0>
   83602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83606:	7823      	ldrb	r3, [r4, #0]
   83608:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   8360c:	2b58      	cmp	r3, #88	; 0x58
   8360e:	d009      	beq.n	83624 <_strtol_r+0x10c>
   83610:	2308      	movs	r3, #8
   83612:	469a      	mov	sl, r3
   83614:	e7a4      	b.n	83560 <_strtol_r+0x48>
   83616:	2d30      	cmp	r5, #48	; 0x30
   83618:	d19c      	bne.n	83554 <_strtol_r+0x3c>
   8361a:	7820      	ldrb	r0, [r4, #0]
   8361c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   83620:	2858      	cmp	r0, #88	; 0x58
   83622:	d197      	bne.n	83554 <_strtol_r+0x3c>
   83624:	f04f 0a10 	mov.w	sl, #16
   83628:	7865      	ldrb	r5, [r4, #1]
   8362a:	4653      	mov	r3, sl
   8362c:	3402      	adds	r4, #2
   8362e:	e797      	b.n	83560 <_strtol_r+0x48>
   83630:	2007057c 	.word	0x2007057c

00083634 <strtol>:
   83634:	b430      	push	{r4, r5}
   83636:	460d      	mov	r5, r1
   83638:	4c03      	ldr	r4, [pc, #12]	; (83648 <strtol+0x14>)
   8363a:	4613      	mov	r3, r2
   8363c:	4601      	mov	r1, r0
   8363e:	462a      	mov	r2, r5
   83640:	6820      	ldr	r0, [r4, #0]
   83642:	bc30      	pop	{r4, r5}
   83644:	f7ff bf68 	b.w	83518 <_strtol_r>
   83648:	20070578 	.word	0x20070578

0008364c <__utoa>:
   8364c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8364e:	b08b      	sub	sp, #44	; 0x2c
   83650:	466f      	mov	r7, sp
   83652:	4615      	mov	r5, r2
   83654:	f8df e070 	ldr.w	lr, [pc, #112]	; 836c8 <__utoa+0x7c>
   83658:	4604      	mov	r4, r0
   8365a:	460e      	mov	r6, r1
   8365c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   83660:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   83662:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   83666:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   83668:	e89e 0003 	ldmia.w	lr, {r0, r1}
   8366c:	1eab      	subs	r3, r5, #2
   8366e:	f847 0b04 	str.w	r0, [r7], #4
   83672:	2b22      	cmp	r3, #34	; 0x22
   83674:	7039      	strb	r1, [r7, #0]
   83676:	d822      	bhi.n	836be <__utoa+0x72>
   83678:	1e71      	subs	r1, r6, #1
   8367a:	4608      	mov	r0, r1
   8367c:	2300      	movs	r3, #0
   8367e:	e000      	b.n	83682 <__utoa+0x36>
   83680:	4613      	mov	r3, r2
   83682:	fbb4 f2f5 	udiv	r2, r4, r5
   83686:	fb05 4412 	mls	r4, r5, r2, r4
   8368a:	af0a      	add	r7, sp, #40	; 0x28
   8368c:	443c      	add	r4, r7
   8368e:	f814 7c28 	ldrb.w	r7, [r4, #-40]
   83692:	4614      	mov	r4, r2
   83694:	f800 7f01 	strb.w	r7, [r0, #1]!
   83698:	1c5a      	adds	r2, r3, #1
   8369a:	2c00      	cmp	r4, #0
   8369c:	d1f0      	bne.n	83680 <__utoa+0x34>
   8369e:	54b4      	strb	r4, [r6, r2]
   836a0:	18f2      	adds	r2, r6, r3
   836a2:	b14b      	cbz	r3, 836b8 <__utoa+0x6c>
   836a4:	3401      	adds	r4, #1
   836a6:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   836aa:	7817      	ldrb	r7, [r2, #0]
   836ac:	1b18      	subs	r0, r3, r4
   836ae:	4284      	cmp	r4, r0
   836b0:	700f      	strb	r7, [r1, #0]
   836b2:	f802 5901 	strb.w	r5, [r2], #-1
   836b6:	dbf5      	blt.n	836a4 <__utoa+0x58>
   836b8:	4630      	mov	r0, r6
   836ba:	b00b      	add	sp, #44	; 0x2c
   836bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   836be:	2000      	movs	r0, #0
   836c0:	7030      	strb	r0, [r6, #0]
   836c2:	b00b      	add	sp, #44	; 0x2c
   836c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   836c6:	bf00      	nop
   836c8:	000864cc 	.word	0x000864cc

000836cc <__sprint_r.part.0>:
   836cc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   836ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   836d2:	049c      	lsls	r4, r3, #18
   836d4:	460f      	mov	r7, r1
   836d6:	4692      	mov	sl, r2
   836d8:	d52b      	bpl.n	83732 <__sprint_r.part.0+0x66>
   836da:	6893      	ldr	r3, [r2, #8]
   836dc:	6812      	ldr	r2, [r2, #0]
   836de:	b333      	cbz	r3, 8372e <__sprint_r.part.0+0x62>
   836e0:	4680      	mov	r8, r0
   836e2:	f102 0908 	add.w	r9, r2, #8
   836e6:	e919 0060 	ldmdb	r9, {r5, r6}
   836ea:	08b6      	lsrs	r6, r6, #2
   836ec:	d017      	beq.n	8371e <__sprint_r.part.0+0x52>
   836ee:	3d04      	subs	r5, #4
   836f0:	2400      	movs	r4, #0
   836f2:	e001      	b.n	836f8 <__sprint_r.part.0+0x2c>
   836f4:	42a6      	cmp	r6, r4
   836f6:	d010      	beq.n	8371a <__sprint_r.part.0+0x4e>
   836f8:	4640      	mov	r0, r8
   836fa:	f855 1f04 	ldr.w	r1, [r5, #4]!
   836fe:	463a      	mov	r2, r7
   83700:	f001 f89a 	bl	84838 <_fputwc_r>
   83704:	1c43      	adds	r3, r0, #1
   83706:	f104 0401 	add.w	r4, r4, #1
   8370a:	d1f3      	bne.n	836f4 <__sprint_r.part.0+0x28>
   8370c:	2300      	movs	r3, #0
   8370e:	f8ca 3008 	str.w	r3, [sl, #8]
   83712:	f8ca 3004 	str.w	r3, [sl, #4]
   83716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8371a:	f8da 3008 	ldr.w	r3, [sl, #8]
   8371e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
   83722:	f8ca 3008 	str.w	r3, [sl, #8]
   83726:	f109 0908 	add.w	r9, r9, #8
   8372a:	2b00      	cmp	r3, #0
   8372c:	d1db      	bne.n	836e6 <__sprint_r.part.0+0x1a>
   8372e:	2000      	movs	r0, #0
   83730:	e7ec      	b.n	8370c <__sprint_r.part.0+0x40>
   83732:	f001 f9b9 	bl	84aa8 <__sfvwrite_r>
   83736:	2300      	movs	r3, #0
   83738:	f8ca 3008 	str.w	r3, [sl, #8]
   8373c:	f8ca 3004 	str.w	r3, [sl, #4]
   83740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083744 <_vfiprintf_r>:
   83744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83748:	b0ab      	sub	sp, #172	; 0xac
   8374a:	461c      	mov	r4, r3
   8374c:	9100      	str	r1, [sp, #0]
   8374e:	4693      	mov	fp, r2
   83750:	9304      	str	r3, [sp, #16]
   83752:	9001      	str	r0, [sp, #4]
   83754:	b118      	cbz	r0, 8375e <_vfiprintf_r+0x1a>
   83756:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83758:	2b00      	cmp	r3, #0
   8375a:	f000 80e3 	beq.w	83924 <_vfiprintf_r+0x1e0>
   8375e:	9b00      	ldr	r3, [sp, #0]
   83760:	8999      	ldrh	r1, [r3, #12]
   83762:	b28a      	uxth	r2, r1
   83764:	0490      	lsls	r0, r2, #18
   83766:	d408      	bmi.n	8377a <_vfiprintf_r+0x36>
   83768:	4618      	mov	r0, r3
   8376a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   8376c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   83770:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   83774:	8182      	strh	r2, [r0, #12]
   83776:	6643      	str	r3, [r0, #100]	; 0x64
   83778:	b292      	uxth	r2, r2
   8377a:	0711      	lsls	r1, r2, #28
   8377c:	f140 80b2 	bpl.w	838e4 <_vfiprintf_r+0x1a0>
   83780:	9b00      	ldr	r3, [sp, #0]
   83782:	691b      	ldr	r3, [r3, #16]
   83784:	2b00      	cmp	r3, #0
   83786:	f000 80ad 	beq.w	838e4 <_vfiprintf_r+0x1a0>
   8378a:	f002 021a 	and.w	r2, r2, #26
   8378e:	2a0a      	cmp	r2, #10
   83790:	f000 80b4 	beq.w	838fc <_vfiprintf_r+0x1b8>
   83794:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
   83798:	4654      	mov	r4, sl
   8379a:	2300      	movs	r3, #0
   8379c:	9309      	str	r3, [sp, #36]	; 0x24
   8379e:	9302      	str	r3, [sp, #8]
   837a0:	930f      	str	r3, [sp, #60]	; 0x3c
   837a2:	930e      	str	r3, [sp, #56]	; 0x38
   837a4:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   837a8:	f89b 3000 	ldrb.w	r3, [fp]
   837ac:	2b00      	cmp	r3, #0
   837ae:	f000 84a3 	beq.w	840f8 <_vfiprintf_r+0x9b4>
   837b2:	2b25      	cmp	r3, #37	; 0x25
   837b4:	f000 84a0 	beq.w	840f8 <_vfiprintf_r+0x9b4>
   837b8:	465a      	mov	r2, fp
   837ba:	e001      	b.n	837c0 <_vfiprintf_r+0x7c>
   837bc:	2b25      	cmp	r3, #37	; 0x25
   837be:	d003      	beq.n	837c8 <_vfiprintf_r+0x84>
   837c0:	f812 3f01 	ldrb.w	r3, [r2, #1]!
   837c4:	2b00      	cmp	r3, #0
   837c6:	d1f9      	bne.n	837bc <_vfiprintf_r+0x78>
   837c8:	ebcb 0602 	rsb	r6, fp, r2
   837cc:	4615      	mov	r5, r2
   837ce:	b196      	cbz	r6, 837f6 <_vfiprintf_r+0xb2>
   837d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   837d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   837d4:	3301      	adds	r3, #1
   837d6:	4432      	add	r2, r6
   837d8:	2b07      	cmp	r3, #7
   837da:	f8c4 b000 	str.w	fp, [r4]
   837de:	6066      	str	r6, [r4, #4]
   837e0:	920f      	str	r2, [sp, #60]	; 0x3c
   837e2:	930e      	str	r3, [sp, #56]	; 0x38
   837e4:	dd79      	ble.n	838da <_vfiprintf_r+0x196>
   837e6:	2a00      	cmp	r2, #0
   837e8:	f040 84ad 	bne.w	84146 <_vfiprintf_r+0xa02>
   837ec:	4654      	mov	r4, sl
   837ee:	9b02      	ldr	r3, [sp, #8]
   837f0:	920e      	str	r2, [sp, #56]	; 0x38
   837f2:	4433      	add	r3, r6
   837f4:	9302      	str	r3, [sp, #8]
   837f6:	782b      	ldrb	r3, [r5, #0]
   837f8:	2b00      	cmp	r3, #0
   837fa:	f000 835f 	beq.w	83ebc <_vfiprintf_r+0x778>
   837fe:	f04f 0300 	mov.w	r3, #0
   83802:	2100      	movs	r1, #0
   83804:	f04f 3cff 	mov.w	ip, #4294967295
   83808:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8380c:	1c68      	adds	r0, r5, #1
   8380e:	786b      	ldrb	r3, [r5, #1]
   83810:	4688      	mov	r8, r1
   83812:	460d      	mov	r5, r1
   83814:	4666      	mov	r6, ip
   83816:	f100 0b01 	add.w	fp, r0, #1
   8381a:	f1a3 0220 	sub.w	r2, r3, #32
   8381e:	2a58      	cmp	r2, #88	; 0x58
   83820:	f200 82aa 	bhi.w	83d78 <_vfiprintf_r+0x634>
   83824:	e8df f012 	tbh	[pc, r2, lsl #1]
   83828:	02a8029a 	.word	0x02a8029a
   8382c:	02a202a8 	.word	0x02a202a8
   83830:	02a802a8 	.word	0x02a802a8
   83834:	02a802a8 	.word	0x02a802a8
   83838:	02a802a8 	.word	0x02a802a8
   8383c:	02600254 	.word	0x02600254
   83840:	010d02a8 	.word	0x010d02a8
   83844:	02a8026c 	.word	0x02a8026c
   83848:	012f0129 	.word	0x012f0129
   8384c:	012f012f 	.word	0x012f012f
   83850:	012f012f 	.word	0x012f012f
   83854:	012f012f 	.word	0x012f012f
   83858:	012f012f 	.word	0x012f012f
   8385c:	02a802a8 	.word	0x02a802a8
   83860:	02a802a8 	.word	0x02a802a8
   83864:	02a802a8 	.word	0x02a802a8
   83868:	02a802a8 	.word	0x02a802a8
   8386c:	02a802a8 	.word	0x02a802a8
   83870:	02a8013d 	.word	0x02a8013d
   83874:	02a802a8 	.word	0x02a802a8
   83878:	02a802a8 	.word	0x02a802a8
   8387c:	02a802a8 	.word	0x02a802a8
   83880:	02a802a8 	.word	0x02a802a8
   83884:	017402a8 	.word	0x017402a8
   83888:	02a802a8 	.word	0x02a802a8
   8388c:	02a802a8 	.word	0x02a802a8
   83890:	018b02a8 	.word	0x018b02a8
   83894:	02a802a8 	.word	0x02a802a8
   83898:	02a801a3 	.word	0x02a801a3
   8389c:	02a802a8 	.word	0x02a802a8
   838a0:	02a802a8 	.word	0x02a802a8
   838a4:	02a802a8 	.word	0x02a802a8
   838a8:	02a802a8 	.word	0x02a802a8
   838ac:	01c702a8 	.word	0x01c702a8
   838b0:	02a801da 	.word	0x02a801da
   838b4:	02a802a8 	.word	0x02a802a8
   838b8:	01da0123 	.word	0x01da0123
   838bc:	02a802a8 	.word	0x02a802a8
   838c0:	02a8024b 	.word	0x02a8024b
   838c4:	01130288 	.word	0x01130288
   838c8:	020701f4 	.word	0x020701f4
   838cc:	020d02a8 	.word	0x020d02a8
   838d0:	008102a8 	.word	0x008102a8
   838d4:	02a802a8 	.word	0x02a802a8
   838d8:	0232      	.short	0x0232
   838da:	3408      	adds	r4, #8
   838dc:	9b02      	ldr	r3, [sp, #8]
   838de:	4433      	add	r3, r6
   838e0:	9302      	str	r3, [sp, #8]
   838e2:	e788      	b.n	837f6 <_vfiprintf_r+0xb2>
   838e4:	9801      	ldr	r0, [sp, #4]
   838e6:	9900      	ldr	r1, [sp, #0]
   838e8:	f000 fd72 	bl	843d0 <__swsetup_r>
   838ec:	b9a8      	cbnz	r0, 8391a <_vfiprintf_r+0x1d6>
   838ee:	9b00      	ldr	r3, [sp, #0]
   838f0:	899a      	ldrh	r2, [r3, #12]
   838f2:	f002 021a 	and.w	r2, r2, #26
   838f6:	2a0a      	cmp	r2, #10
   838f8:	f47f af4c 	bne.w	83794 <_vfiprintf_r+0x50>
   838fc:	9b00      	ldr	r3, [sp, #0]
   838fe:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
   83902:	2b00      	cmp	r3, #0
   83904:	f6ff af46 	blt.w	83794 <_vfiprintf_r+0x50>
   83908:	9801      	ldr	r0, [sp, #4]
   8390a:	9900      	ldr	r1, [sp, #0]
   8390c:	465a      	mov	r2, fp
   8390e:	4623      	mov	r3, r4
   83910:	f000 fd20 	bl	84354 <__sbprintf>
   83914:	b02b      	add	sp, #172	; 0xac
   83916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8391a:	f04f 30ff 	mov.w	r0, #4294967295
   8391e:	b02b      	add	sp, #172	; 0xac
   83920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83924:	f000 ff10 	bl	84748 <__sinit>
   83928:	e719      	b.n	8375e <_vfiprintf_r+0x1a>
   8392a:	f018 0f20 	tst.w	r8, #32
   8392e:	9503      	str	r5, [sp, #12]
   83930:	46b4      	mov	ip, r6
   83932:	f000 810c 	beq.w	83b4e <_vfiprintf_r+0x40a>
   83936:	9b04      	ldr	r3, [sp, #16]
   83938:	3307      	adds	r3, #7
   8393a:	f023 0307 	bic.w	r3, r3, #7
   8393e:	f103 0208 	add.w	r2, r3, #8
   83942:	e9d3 6700 	ldrd	r6, r7, [r3]
   83946:	9204      	str	r2, [sp, #16]
   83948:	2301      	movs	r3, #1
   8394a:	f04f 0200 	mov.w	r2, #0
   8394e:	46e1      	mov	r9, ip
   83950:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   83954:	2500      	movs	r5, #0
   83956:	f1bc 0f00 	cmp.w	ip, #0
   8395a:	bfa8      	it	ge
   8395c:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
   83960:	ea56 0207 	orrs.w	r2, r6, r7
   83964:	f040 80c4 	bne.w	83af0 <_vfiprintf_r+0x3ac>
   83968:	f1bc 0f00 	cmp.w	ip, #0
   8396c:	f000 8380 	beq.w	84070 <_vfiprintf_r+0x92c>
   83970:	2b01      	cmp	r3, #1
   83972:	f000 80c5 	beq.w	83b00 <_vfiprintf_r+0x3bc>
   83976:	2b02      	cmp	r3, #2
   83978:	f000 8386 	beq.w	84088 <_vfiprintf_r+0x944>
   8397c:	4651      	mov	r1, sl
   8397e:	08f2      	lsrs	r2, r6, #3
   83980:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   83984:	08f8      	lsrs	r0, r7, #3
   83986:	f006 0307 	and.w	r3, r6, #7
   8398a:	4607      	mov	r7, r0
   8398c:	4616      	mov	r6, r2
   8398e:	3330      	adds	r3, #48	; 0x30
   83990:	ea56 0207 	orrs.w	r2, r6, r7
   83994:	f801 3d01 	strb.w	r3, [r1, #-1]!
   83998:	d1f1      	bne.n	8397e <_vfiprintf_r+0x23a>
   8399a:	f018 0f01 	tst.w	r8, #1
   8399e:	9107      	str	r1, [sp, #28]
   839a0:	f040 83fa 	bne.w	84198 <_vfiprintf_r+0xa54>
   839a4:	ebc1 090a 	rsb	r9, r1, sl
   839a8:	45e1      	cmp	r9, ip
   839aa:	464e      	mov	r6, r9
   839ac:	bfb8      	it	lt
   839ae:	4666      	movlt	r6, ip
   839b0:	b105      	cbz	r5, 839b4 <_vfiprintf_r+0x270>
   839b2:	3601      	adds	r6, #1
   839b4:	f018 0302 	ands.w	r3, r8, #2
   839b8:	9305      	str	r3, [sp, #20]
   839ba:	bf18      	it	ne
   839bc:	3602      	addne	r6, #2
   839be:	f018 0384 	ands.w	r3, r8, #132	; 0x84
   839c2:	9306      	str	r3, [sp, #24]
   839c4:	f040 81f9 	bne.w	83dba <_vfiprintf_r+0x676>
   839c8:	9b03      	ldr	r3, [sp, #12]
   839ca:	1b9d      	subs	r5, r3, r6
   839cc:	2d00      	cmp	r5, #0
   839ce:	f340 81f4 	ble.w	83dba <_vfiprintf_r+0x676>
   839d2:	2d10      	cmp	r5, #16
   839d4:	f340 848a 	ble.w	842ec <_vfiprintf_r+0xba8>
   839d8:	4620      	mov	r0, r4
   839da:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
   839de:	4664      	mov	r4, ip
   839e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   839e2:	4fc4      	ldr	r7, [pc, #784]	; (83cf4 <_vfiprintf_r+0x5b0>)
   839e4:	2310      	movs	r3, #16
   839e6:	4671      	mov	r1, lr
   839e8:	4684      	mov	ip, r0
   839ea:	e007      	b.n	839fc <_vfiprintf_r+0x2b8>
   839ec:	f101 0e02 	add.w	lr, r1, #2
   839f0:	4601      	mov	r1, r0
   839f2:	f10c 0c08 	add.w	ip, ip, #8
   839f6:	3d10      	subs	r5, #16
   839f8:	2d10      	cmp	r5, #16
   839fa:	dd13      	ble.n	83a24 <_vfiprintf_r+0x2e0>
   839fc:	1c48      	adds	r0, r1, #1
   839fe:	3210      	adds	r2, #16
   83a00:	2807      	cmp	r0, #7
   83a02:	920f      	str	r2, [sp, #60]	; 0x3c
   83a04:	f8cc 7000 	str.w	r7, [ip]
   83a08:	f8cc 3004 	str.w	r3, [ip, #4]
   83a0c:	900e      	str	r0, [sp, #56]	; 0x38
   83a0e:	dded      	ble.n	839ec <_vfiprintf_r+0x2a8>
   83a10:	2a00      	cmp	r2, #0
   83a12:	f040 81c2 	bne.w	83d9a <_vfiprintf_r+0x656>
   83a16:	3d10      	subs	r5, #16
   83a18:	2d10      	cmp	r5, #16
   83a1a:	4611      	mov	r1, r2
   83a1c:	f04f 0e01 	mov.w	lr, #1
   83a20:	46d4      	mov	ip, sl
   83a22:	dceb      	bgt.n	839fc <_vfiprintf_r+0x2b8>
   83a24:	4663      	mov	r3, ip
   83a26:	4671      	mov	r1, lr
   83a28:	46a4      	mov	ip, r4
   83a2a:	461c      	mov	r4, r3
   83a2c:	442a      	add	r2, r5
   83a2e:	2907      	cmp	r1, #7
   83a30:	920f      	str	r2, [sp, #60]	; 0x3c
   83a32:	6027      	str	r7, [r4, #0]
   83a34:	6065      	str	r5, [r4, #4]
   83a36:	910e      	str	r1, [sp, #56]	; 0x38
   83a38:	f300 8346 	bgt.w	840c8 <_vfiprintf_r+0x984>
   83a3c:	3408      	adds	r4, #8
   83a3e:	1c48      	adds	r0, r1, #1
   83a40:	e1be      	b.n	83dc0 <_vfiprintf_r+0x67c>
   83a42:	4658      	mov	r0, fp
   83a44:	f048 0804 	orr.w	r8, r8, #4
   83a48:	f89b 3000 	ldrb.w	r3, [fp]
   83a4c:	e6e3      	b.n	83816 <_vfiprintf_r+0xd2>
   83a4e:	f018 0320 	ands.w	r3, r8, #32
   83a52:	9503      	str	r5, [sp, #12]
   83a54:	46b4      	mov	ip, r6
   83a56:	d062      	beq.n	83b1e <_vfiprintf_r+0x3da>
   83a58:	9b04      	ldr	r3, [sp, #16]
   83a5a:	3307      	adds	r3, #7
   83a5c:	f023 0307 	bic.w	r3, r3, #7
   83a60:	f103 0208 	add.w	r2, r3, #8
   83a64:	e9d3 6700 	ldrd	r6, r7, [r3]
   83a68:	9204      	str	r2, [sp, #16]
   83a6a:	2300      	movs	r3, #0
   83a6c:	e76d      	b.n	8394a <_vfiprintf_r+0x206>
   83a6e:	f048 0840 	orr.w	r8, r8, #64	; 0x40
   83a72:	f89b 3000 	ldrb.w	r3, [fp]
   83a76:	4658      	mov	r0, fp
   83a78:	e6cd      	b.n	83816 <_vfiprintf_r+0xd2>
   83a7a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
   83a7e:	f89b 3000 	ldrb.w	r3, [fp]
   83a82:	4658      	mov	r0, fp
   83a84:	e6c7      	b.n	83816 <_vfiprintf_r+0xd2>
   83a86:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83a8a:	2500      	movs	r5, #0
   83a8c:	f81b 3b01 	ldrb.w	r3, [fp], #1
   83a90:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   83a94:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   83a98:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83a9c:	2a09      	cmp	r2, #9
   83a9e:	d9f5      	bls.n	83a8c <_vfiprintf_r+0x348>
   83aa0:	e6bb      	b.n	8381a <_vfiprintf_r+0xd6>
   83aa2:	f048 0810 	orr.w	r8, r8, #16
   83aa6:	f018 0f20 	tst.w	r8, #32
   83aaa:	9503      	str	r5, [sp, #12]
   83aac:	46b4      	mov	ip, r6
   83aae:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   83ab2:	f000 809b 	beq.w	83bec <_vfiprintf_r+0x4a8>
   83ab6:	9904      	ldr	r1, [sp, #16]
   83ab8:	3107      	adds	r1, #7
   83aba:	f021 0107 	bic.w	r1, r1, #7
   83abe:	e9d1 2300 	ldrd	r2, r3, [r1]
   83ac2:	4616      	mov	r6, r2
   83ac4:	461f      	mov	r7, r3
   83ac6:	3108      	adds	r1, #8
   83ac8:	9104      	str	r1, [sp, #16]
   83aca:	2a00      	cmp	r2, #0
   83acc:	f173 0300 	sbcs.w	r3, r3, #0
   83ad0:	f2c0 83a4 	blt.w	8421c <_vfiprintf_r+0xad8>
   83ad4:	f1bc 0f00 	cmp.w	ip, #0
   83ad8:	bfa8      	it	ge
   83ada:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
   83ade:	ea56 0207 	orrs.w	r2, r6, r7
   83ae2:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   83ae6:	46e1      	mov	r9, ip
   83ae8:	f04f 0301 	mov.w	r3, #1
   83aec:	f43f af3c 	beq.w	83968 <_vfiprintf_r+0x224>
   83af0:	2b01      	cmp	r3, #1
   83af2:	f47f af40 	bne.w	83976 <_vfiprintf_r+0x232>
   83af6:	2f00      	cmp	r7, #0
   83af8:	bf08      	it	eq
   83afa:	2e0a      	cmpeq	r6, #10
   83afc:	f080 8332 	bcs.w	84164 <_vfiprintf_r+0xa20>
   83b00:	ab2a      	add	r3, sp, #168	; 0xa8
   83b02:	3630      	adds	r6, #48	; 0x30
   83b04:	f803 6d41 	strb.w	r6, [r3, #-65]!
   83b08:	ebc3 090a 	rsb	r9, r3, sl
   83b0c:	9307      	str	r3, [sp, #28]
   83b0e:	e74b      	b.n	839a8 <_vfiprintf_r+0x264>
   83b10:	f048 0810 	orr.w	r8, r8, #16
   83b14:	f018 0320 	ands.w	r3, r8, #32
   83b18:	9503      	str	r5, [sp, #12]
   83b1a:	46b4      	mov	ip, r6
   83b1c:	d19c      	bne.n	83a58 <_vfiprintf_r+0x314>
   83b1e:	f018 0210 	ands.w	r2, r8, #16
   83b22:	f040 82f7 	bne.w	84114 <_vfiprintf_r+0x9d0>
   83b26:	f018 0340 	ands.w	r3, r8, #64	; 0x40
   83b2a:	f000 82f3 	beq.w	84114 <_vfiprintf_r+0x9d0>
   83b2e:	9904      	ldr	r1, [sp, #16]
   83b30:	4613      	mov	r3, r2
   83b32:	460a      	mov	r2, r1
   83b34:	3204      	adds	r2, #4
   83b36:	880e      	ldrh	r6, [r1, #0]
   83b38:	2700      	movs	r7, #0
   83b3a:	9204      	str	r2, [sp, #16]
   83b3c:	e705      	b.n	8394a <_vfiprintf_r+0x206>
   83b3e:	f048 0810 	orr.w	r8, r8, #16
   83b42:	f018 0f20 	tst.w	r8, #32
   83b46:	9503      	str	r5, [sp, #12]
   83b48:	46b4      	mov	ip, r6
   83b4a:	f47f aef4 	bne.w	83936 <_vfiprintf_r+0x1f2>
   83b4e:	9a04      	ldr	r2, [sp, #16]
   83b50:	f018 0f10 	tst.w	r8, #16
   83b54:	4613      	mov	r3, r2
   83b56:	f040 82e4 	bne.w	84122 <_vfiprintf_r+0x9de>
   83b5a:	f018 0f40 	tst.w	r8, #64	; 0x40
   83b5e:	f000 82e0 	beq.w	84122 <_vfiprintf_r+0x9de>
   83b62:	8816      	ldrh	r6, [r2, #0]
   83b64:	3204      	adds	r2, #4
   83b66:	2700      	movs	r7, #0
   83b68:	2301      	movs	r3, #1
   83b6a:	9204      	str	r2, [sp, #16]
   83b6c:	e6ed      	b.n	8394a <_vfiprintf_r+0x206>
   83b6e:	4a62      	ldr	r2, [pc, #392]	; (83cf8 <_vfiprintf_r+0x5b4>)
   83b70:	f018 0f20 	tst.w	r8, #32
   83b74:	9503      	str	r5, [sp, #12]
   83b76:	46b4      	mov	ip, r6
   83b78:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   83b7c:	9209      	str	r2, [sp, #36]	; 0x24
   83b7e:	f000 808f 	beq.w	83ca0 <_vfiprintf_r+0x55c>
   83b82:	9a04      	ldr	r2, [sp, #16]
   83b84:	3207      	adds	r2, #7
   83b86:	f022 0207 	bic.w	r2, r2, #7
   83b8a:	f102 0108 	add.w	r1, r2, #8
   83b8e:	9104      	str	r1, [sp, #16]
   83b90:	e9d2 6700 	ldrd	r6, r7, [r2]
   83b94:	f018 0f01 	tst.w	r8, #1
   83b98:	f000 828f 	beq.w	840ba <_vfiprintf_r+0x976>
   83b9c:	ea56 0207 	orrs.w	r2, r6, r7
   83ba0:	f000 828b 	beq.w	840ba <_vfiprintf_r+0x976>
   83ba4:	2230      	movs	r2, #48	; 0x30
   83ba6:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   83baa:	f048 0802 	orr.w	r8, r8, #2
   83bae:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   83bb2:	2302      	movs	r3, #2
   83bb4:	e6c9      	b.n	8394a <_vfiprintf_r+0x206>
   83bb6:	9a04      	ldr	r2, [sp, #16]
   83bb8:	2601      	movs	r6, #1
   83bba:	6813      	ldr	r3, [r2, #0]
   83bbc:	f04f 0100 	mov.w	r1, #0
   83bc0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   83bc4:	4613      	mov	r3, r2
   83bc6:	46b1      	mov	r9, r6
   83bc8:	3304      	adds	r3, #4
   83bca:	9304      	str	r3, [sp, #16]
   83bcc:	ab10      	add	r3, sp, #64	; 0x40
   83bce:	9503      	str	r5, [sp, #12]
   83bd0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   83bd4:	9307      	str	r3, [sp, #28]
   83bd6:	f04f 0c00 	mov.w	ip, #0
   83bda:	e6eb      	b.n	839b4 <_vfiprintf_r+0x270>
   83bdc:	f018 0f20 	tst.w	r8, #32
   83be0:	9503      	str	r5, [sp, #12]
   83be2:	46b4      	mov	ip, r6
   83be4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   83be8:	f47f af65 	bne.w	83ab6 <_vfiprintf_r+0x372>
   83bec:	9a04      	ldr	r2, [sp, #16]
   83bee:	f018 0f10 	tst.w	r8, #16
   83bf2:	4613      	mov	r3, r2
   83bf4:	f040 82a0 	bne.w	84138 <_vfiprintf_r+0x9f4>
   83bf8:	f018 0f40 	tst.w	r8, #64	; 0x40
   83bfc:	f000 829c 	beq.w	84138 <_vfiprintf_r+0x9f4>
   83c00:	f9b2 6000 	ldrsh.w	r6, [r2]
   83c04:	3304      	adds	r3, #4
   83c06:	17f7      	asrs	r7, r6, #31
   83c08:	9304      	str	r3, [sp, #16]
   83c0a:	4632      	mov	r2, r6
   83c0c:	463b      	mov	r3, r7
   83c0e:	e75c      	b.n	83aca <_vfiprintf_r+0x386>
   83c10:	9904      	ldr	r1, [sp, #16]
   83c12:	2378      	movs	r3, #120	; 0x78
   83c14:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   83c18:	4b38      	ldr	r3, [pc, #224]	; (83cfc <_vfiprintf_r+0x5b8>)
   83c1a:	46b4      	mov	ip, r6
   83c1c:	2230      	movs	r2, #48	; 0x30
   83c1e:	680e      	ldr	r6, [r1, #0]
   83c20:	3104      	adds	r1, #4
   83c22:	9309      	str	r3, [sp, #36]	; 0x24
   83c24:	9503      	str	r5, [sp, #12]
   83c26:	f048 0802 	orr.w	r8, r8, #2
   83c2a:	9104      	str	r1, [sp, #16]
   83c2c:	2700      	movs	r7, #0
   83c2e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   83c32:	2302      	movs	r3, #2
   83c34:	e689      	b.n	8394a <_vfiprintf_r+0x206>
   83c36:	f048 0820 	orr.w	r8, r8, #32
   83c3a:	f89b 3000 	ldrb.w	r3, [fp]
   83c3e:	4658      	mov	r0, fp
   83c40:	e5e9      	b.n	83816 <_vfiprintf_r+0xd2>
   83c42:	f04f 0100 	mov.w	r1, #0
   83c46:	9a04      	ldr	r2, [sp, #16]
   83c48:	9503      	str	r5, [sp, #12]
   83c4a:	6813      	ldr	r3, [r2, #0]
   83c4c:	46b4      	mov	ip, r6
   83c4e:	9307      	str	r3, [sp, #28]
   83c50:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   83c54:	1d15      	adds	r5, r2, #4
   83c56:	2b00      	cmp	r3, #0
   83c58:	f000 834e 	beq.w	842f8 <_vfiprintf_r+0xbb4>
   83c5c:	2e00      	cmp	r6, #0
   83c5e:	f2c0 8329 	blt.w	842b4 <_vfiprintf_r+0xb70>
   83c62:	9e07      	ldr	r6, [sp, #28]
   83c64:	4662      	mov	r2, ip
   83c66:	4630      	mov	r0, r6
   83c68:	2100      	movs	r1, #0
   83c6a:	f8cd c010 	str.w	ip, [sp, #16]
   83c6e:	f001 fbff 	bl	85470 <memchr>
   83c72:	f8dd c010 	ldr.w	ip, [sp, #16]
   83c76:	2800      	cmp	r0, #0
   83c78:	f000 834e 	beq.w	84318 <_vfiprintf_r+0xbd4>
   83c7c:	9504      	str	r5, [sp, #16]
   83c7e:	ebc6 0900 	rsb	r9, r6, r0
   83c82:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   83c86:	f04f 0c00 	mov.w	ip, #0
   83c8a:	e68d      	b.n	839a8 <_vfiprintf_r+0x264>
   83c8c:	4a1b      	ldr	r2, [pc, #108]	; (83cfc <_vfiprintf_r+0x5b8>)
   83c8e:	f018 0f20 	tst.w	r8, #32
   83c92:	9503      	str	r5, [sp, #12]
   83c94:	46b4      	mov	ip, r6
   83c96:	9209      	str	r2, [sp, #36]	; 0x24
   83c98:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   83c9c:	f47f af71 	bne.w	83b82 <_vfiprintf_r+0x43e>
   83ca0:	9904      	ldr	r1, [sp, #16]
   83ca2:	f018 0f10 	tst.w	r8, #16
   83ca6:	460a      	mov	r2, r1
   83ca8:	f040 8241 	bne.w	8412e <_vfiprintf_r+0x9ea>
   83cac:	f018 0f40 	tst.w	r8, #64	; 0x40
   83cb0:	f000 823d 	beq.w	8412e <_vfiprintf_r+0x9ea>
   83cb4:	3204      	adds	r2, #4
   83cb6:	880e      	ldrh	r6, [r1, #0]
   83cb8:	2700      	movs	r7, #0
   83cba:	9204      	str	r2, [sp, #16]
   83cbc:	e76a      	b.n	83b94 <_vfiprintf_r+0x450>
   83cbe:	f89b 3000 	ldrb.w	r3, [fp]
   83cc2:	2b6c      	cmp	r3, #108	; 0x6c
   83cc4:	f000 82e9 	beq.w	8429a <_vfiprintf_r+0xb56>
   83cc8:	f048 0810 	orr.w	r8, r8, #16
   83ccc:	4658      	mov	r0, fp
   83cce:	e5a2      	b.n	83816 <_vfiprintf_r+0xd2>
   83cd0:	9a04      	ldr	r2, [sp, #16]
   83cd2:	4613      	mov	r3, r2
   83cd4:	6815      	ldr	r5, [r2, #0]
   83cd6:	3304      	adds	r3, #4
   83cd8:	2d00      	cmp	r5, #0
   83cda:	f2c0 82e6 	blt.w	842aa <_vfiprintf_r+0xb66>
   83cde:	9304      	str	r3, [sp, #16]
   83ce0:	f89b 3000 	ldrb.w	r3, [fp]
   83ce4:	4658      	mov	r0, fp
   83ce6:	e596      	b.n	83816 <_vfiprintf_r+0xd2>
   83ce8:	f89b 3000 	ldrb.w	r3, [fp]
   83cec:	4658      	mov	r0, fp
   83cee:	212b      	movs	r1, #43	; 0x2b
   83cf0:	e591      	b.n	83816 <_vfiprintf_r+0xd2>
   83cf2:	bf00      	nop
   83cf4:	00086534 	.word	0x00086534
   83cf8:	00086504 	.word	0x00086504
   83cfc:	00086518 	.word	0x00086518
   83d00:	f89b 3000 	ldrb.w	r3, [fp]
   83d04:	f10b 0001 	add.w	r0, fp, #1
   83d08:	2b2a      	cmp	r3, #42	; 0x2a
   83d0a:	f000 830f 	beq.w	8432c <_vfiprintf_r+0xbe8>
   83d0e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83d12:	2a09      	cmp	r2, #9
   83d14:	4683      	mov	fp, r0
   83d16:	f04f 0600 	mov.w	r6, #0
   83d1a:	f63f ad7e 	bhi.w	8381a <_vfiprintf_r+0xd6>
   83d1e:	f81b 3b01 	ldrb.w	r3, [fp], #1
   83d22:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   83d26:	eb02 0646 	add.w	r6, r2, r6, lsl #1
   83d2a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83d2e:	2a09      	cmp	r2, #9
   83d30:	d9f5      	bls.n	83d1e <_vfiprintf_r+0x5da>
   83d32:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
   83d36:	e570      	b.n	8381a <_vfiprintf_r+0xd6>
   83d38:	f018 0f20 	tst.w	r8, #32
   83d3c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   83d40:	f000 8283 	beq.w	8424a <_vfiprintf_r+0xb06>
   83d44:	9a04      	ldr	r2, [sp, #16]
   83d46:	4613      	mov	r3, r2
   83d48:	3304      	adds	r3, #4
   83d4a:	9304      	str	r3, [sp, #16]
   83d4c:	9b02      	ldr	r3, [sp, #8]
   83d4e:	6811      	ldr	r1, [r2, #0]
   83d50:	17df      	asrs	r7, r3, #31
   83d52:	461a      	mov	r2, r3
   83d54:	463b      	mov	r3, r7
   83d56:	e9c1 2300 	strd	r2, r3, [r1]
   83d5a:	e525      	b.n	837a8 <_vfiprintf_r+0x64>
   83d5c:	4658      	mov	r0, fp
   83d5e:	f89b 3000 	ldrb.w	r3, [fp]
   83d62:	2900      	cmp	r1, #0
   83d64:	f47f ad57 	bne.w	83816 <_vfiprintf_r+0xd2>
   83d68:	2120      	movs	r1, #32
   83d6a:	e554      	b.n	83816 <_vfiprintf_r+0xd2>
   83d6c:	f048 0801 	orr.w	r8, r8, #1
   83d70:	4658      	mov	r0, fp
   83d72:	f89b 3000 	ldrb.w	r3, [fp]
   83d76:	e54e      	b.n	83816 <_vfiprintf_r+0xd2>
   83d78:	9503      	str	r5, [sp, #12]
   83d7a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   83d7e:	2b00      	cmp	r3, #0
   83d80:	f000 809c 	beq.w	83ebc <_vfiprintf_r+0x778>
   83d84:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   83d88:	f04f 0300 	mov.w	r3, #0
   83d8c:	2601      	movs	r6, #1
   83d8e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   83d92:	ab10      	add	r3, sp, #64	; 0x40
   83d94:	46b1      	mov	r9, r6
   83d96:	9307      	str	r3, [sp, #28]
   83d98:	e71d      	b.n	83bd6 <_vfiprintf_r+0x492>
   83d9a:	9801      	ldr	r0, [sp, #4]
   83d9c:	9900      	ldr	r1, [sp, #0]
   83d9e:	aa0d      	add	r2, sp, #52	; 0x34
   83da0:	9308      	str	r3, [sp, #32]
   83da2:	f7ff fc93 	bl	836cc <__sprint_r.part.0>
   83da6:	2800      	cmp	r0, #0
   83da8:	f040 808f 	bne.w	83eca <_vfiprintf_r+0x786>
   83dac:	990e      	ldr	r1, [sp, #56]	; 0x38
   83dae:	46d4      	mov	ip, sl
   83db0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83db2:	f101 0e01 	add.w	lr, r1, #1
   83db6:	9b08      	ldr	r3, [sp, #32]
   83db8:	e61d      	b.n	839f6 <_vfiprintf_r+0x2b2>
   83dba:	990e      	ldr	r1, [sp, #56]	; 0x38
   83dbc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83dbe:	1c48      	adds	r0, r1, #1
   83dc0:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   83dc4:	b16b      	cbz	r3, 83de2 <_vfiprintf_r+0x69e>
   83dc6:	3201      	adds	r2, #1
   83dc8:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
   83dcc:	2101      	movs	r1, #1
   83dce:	2807      	cmp	r0, #7
   83dd0:	920f      	str	r2, [sp, #60]	; 0x3c
   83dd2:	900e      	str	r0, [sp, #56]	; 0x38
   83dd4:	6023      	str	r3, [r4, #0]
   83dd6:	6061      	str	r1, [r4, #4]
   83dd8:	f300 8134 	bgt.w	84044 <_vfiprintf_r+0x900>
   83ddc:	4601      	mov	r1, r0
   83dde:	3408      	adds	r4, #8
   83de0:	3001      	adds	r0, #1
   83de2:	9b05      	ldr	r3, [sp, #20]
   83de4:	b163      	cbz	r3, 83e00 <_vfiprintf_r+0x6bc>
   83de6:	3202      	adds	r2, #2
   83de8:	a90c      	add	r1, sp, #48	; 0x30
   83dea:	2302      	movs	r3, #2
   83dec:	2807      	cmp	r0, #7
   83dee:	920f      	str	r2, [sp, #60]	; 0x3c
   83df0:	900e      	str	r0, [sp, #56]	; 0x38
   83df2:	e884 000a 	stmia.w	r4, {r1, r3}
   83df6:	f300 8134 	bgt.w	84062 <_vfiprintf_r+0x91e>
   83dfa:	4601      	mov	r1, r0
   83dfc:	3408      	adds	r4, #8
   83dfe:	3001      	adds	r0, #1
   83e00:	9b06      	ldr	r3, [sp, #24]
   83e02:	2b80      	cmp	r3, #128	; 0x80
   83e04:	f000 80d4 	beq.w	83fb0 <_vfiprintf_r+0x86c>
   83e08:	ebc9 070c 	rsb	r7, r9, ip
   83e0c:	2f00      	cmp	r7, #0
   83e0e:	dd2b      	ble.n	83e68 <_vfiprintf_r+0x724>
   83e10:	2f10      	cmp	r7, #16
   83e12:	4dab      	ldr	r5, [pc, #684]	; (840c0 <_vfiprintf_r+0x97c>)
   83e14:	dd1f      	ble.n	83e56 <_vfiprintf_r+0x712>
   83e16:	46a6      	mov	lr, r4
   83e18:	2310      	movs	r3, #16
   83e1a:	9c01      	ldr	r4, [sp, #4]
   83e1c:	e007      	b.n	83e2e <_vfiprintf_r+0x6ea>
   83e1e:	f101 0c02 	add.w	ip, r1, #2
   83e22:	4601      	mov	r1, r0
   83e24:	f10e 0e08 	add.w	lr, lr, #8
   83e28:	3f10      	subs	r7, #16
   83e2a:	2f10      	cmp	r7, #16
   83e2c:	dd11      	ble.n	83e52 <_vfiprintf_r+0x70e>
   83e2e:	1c48      	adds	r0, r1, #1
   83e30:	3210      	adds	r2, #16
   83e32:	2807      	cmp	r0, #7
   83e34:	920f      	str	r2, [sp, #60]	; 0x3c
   83e36:	f8ce 5000 	str.w	r5, [lr]
   83e3a:	f8ce 3004 	str.w	r3, [lr, #4]
   83e3e:	900e      	str	r0, [sp, #56]	; 0x38
   83e40:	dded      	ble.n	83e1e <_vfiprintf_r+0x6da>
   83e42:	bb6a      	cbnz	r2, 83ea0 <_vfiprintf_r+0x75c>
   83e44:	3f10      	subs	r7, #16
   83e46:	2f10      	cmp	r7, #16
   83e48:	f04f 0c01 	mov.w	ip, #1
   83e4c:	4611      	mov	r1, r2
   83e4e:	46d6      	mov	lr, sl
   83e50:	dced      	bgt.n	83e2e <_vfiprintf_r+0x6ea>
   83e52:	4674      	mov	r4, lr
   83e54:	4660      	mov	r0, ip
   83e56:	443a      	add	r2, r7
   83e58:	2807      	cmp	r0, #7
   83e5a:	920f      	str	r2, [sp, #60]	; 0x3c
   83e5c:	e884 00a0 	stmia.w	r4, {r5, r7}
   83e60:	900e      	str	r0, [sp, #56]	; 0x38
   83e62:	dc3b      	bgt.n	83edc <_vfiprintf_r+0x798>
   83e64:	3408      	adds	r4, #8
   83e66:	3001      	adds	r0, #1
   83e68:	eb02 0309 	add.w	r3, r2, r9
   83e6c:	9a07      	ldr	r2, [sp, #28]
   83e6e:	2807      	cmp	r0, #7
   83e70:	930f      	str	r3, [sp, #60]	; 0x3c
   83e72:	e884 0204 	stmia.w	r4, {r2, r9}
   83e76:	900e      	str	r0, [sp, #56]	; 0x38
   83e78:	dd3d      	ble.n	83ef6 <_vfiprintf_r+0x7b2>
   83e7a:	2b00      	cmp	r3, #0
   83e7c:	f040 813f 	bne.w	840fe <_vfiprintf_r+0x9ba>
   83e80:	f018 0f04 	tst.w	r8, #4
   83e84:	930e      	str	r3, [sp, #56]	; 0x38
   83e86:	f040 8130 	bne.w	840ea <_vfiprintf_r+0x9a6>
   83e8a:	9b02      	ldr	r3, [sp, #8]
   83e8c:	9a03      	ldr	r2, [sp, #12]
   83e8e:	4296      	cmp	r6, r2
   83e90:	bfac      	ite	ge
   83e92:	199b      	addge	r3, r3, r6
   83e94:	189b      	addlt	r3, r3, r2
   83e96:	9302      	str	r3, [sp, #8]
   83e98:	2300      	movs	r3, #0
   83e9a:	930e      	str	r3, [sp, #56]	; 0x38
   83e9c:	4654      	mov	r4, sl
   83e9e:	e483      	b.n	837a8 <_vfiprintf_r+0x64>
   83ea0:	4620      	mov	r0, r4
   83ea2:	9900      	ldr	r1, [sp, #0]
   83ea4:	aa0d      	add	r2, sp, #52	; 0x34
   83ea6:	9305      	str	r3, [sp, #20]
   83ea8:	f7ff fc10 	bl	836cc <__sprint_r.part.0>
   83eac:	b968      	cbnz	r0, 83eca <_vfiprintf_r+0x786>
   83eae:	990e      	ldr	r1, [sp, #56]	; 0x38
   83eb0:	46d6      	mov	lr, sl
   83eb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83eb4:	f101 0c01 	add.w	ip, r1, #1
   83eb8:	9b05      	ldr	r3, [sp, #20]
   83eba:	e7b5      	b.n	83e28 <_vfiprintf_r+0x6e4>
   83ebc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   83ebe:	b123      	cbz	r3, 83eca <_vfiprintf_r+0x786>
   83ec0:	9801      	ldr	r0, [sp, #4]
   83ec2:	9900      	ldr	r1, [sp, #0]
   83ec4:	aa0d      	add	r2, sp, #52	; 0x34
   83ec6:	f7ff fc01 	bl	836cc <__sprint_r.part.0>
   83eca:	9b00      	ldr	r3, [sp, #0]
   83ecc:	899b      	ldrh	r3, [r3, #12]
   83ece:	065b      	lsls	r3, r3, #25
   83ed0:	f53f ad23 	bmi.w	8391a <_vfiprintf_r+0x1d6>
   83ed4:	9802      	ldr	r0, [sp, #8]
   83ed6:	b02b      	add	sp, #172	; 0xac
   83ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83edc:	2a00      	cmp	r2, #0
   83ede:	f040 8190 	bne.w	84202 <_vfiprintf_r+0xabe>
   83ee2:	464b      	mov	r3, r9
   83ee4:	4654      	mov	r4, sl
   83ee6:	9907      	ldr	r1, [sp, #28]
   83ee8:	2201      	movs	r2, #1
   83eea:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
   83eee:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
   83ef2:	911a      	str	r1, [sp, #104]	; 0x68
   83ef4:	920e      	str	r2, [sp, #56]	; 0x38
   83ef6:	f104 0208 	add.w	r2, r4, #8
   83efa:	f018 0f04 	tst.w	r8, #4
   83efe:	d039      	beq.n	83f74 <_vfiprintf_r+0x830>
   83f00:	9903      	ldr	r1, [sp, #12]
   83f02:	1b8d      	subs	r5, r1, r6
   83f04:	2d00      	cmp	r5, #0
   83f06:	dd35      	ble.n	83f74 <_vfiprintf_r+0x830>
   83f08:	2d10      	cmp	r5, #16
   83f0a:	f340 8200 	ble.w	8430e <_vfiprintf_r+0xbca>
   83f0e:	980e      	ldr	r0, [sp, #56]	; 0x38
   83f10:	4f6c      	ldr	r7, [pc, #432]	; (840c4 <_vfiprintf_r+0x980>)
   83f12:	2410      	movs	r4, #16
   83f14:	f8dd 8004 	ldr.w	r8, [sp, #4]
   83f18:	f8dd 9000 	ldr.w	r9, [sp]
   83f1c:	e006      	b.n	83f2c <_vfiprintf_r+0x7e8>
   83f1e:	f100 0e02 	add.w	lr, r0, #2
   83f22:	4608      	mov	r0, r1
   83f24:	3208      	adds	r2, #8
   83f26:	3d10      	subs	r5, #16
   83f28:	2d10      	cmp	r5, #16
   83f2a:	dd10      	ble.n	83f4e <_vfiprintf_r+0x80a>
   83f2c:	1c41      	adds	r1, r0, #1
   83f2e:	3310      	adds	r3, #16
   83f30:	2907      	cmp	r1, #7
   83f32:	930f      	str	r3, [sp, #60]	; 0x3c
   83f34:	6017      	str	r7, [r2, #0]
   83f36:	6054      	str	r4, [r2, #4]
   83f38:	910e      	str	r1, [sp, #56]	; 0x38
   83f3a:	ddf0      	ble.n	83f1e <_vfiprintf_r+0x7da>
   83f3c:	2b00      	cmp	r3, #0
   83f3e:	d12a      	bne.n	83f96 <_vfiprintf_r+0x852>
   83f40:	3d10      	subs	r5, #16
   83f42:	2d10      	cmp	r5, #16
   83f44:	f04f 0e01 	mov.w	lr, #1
   83f48:	4618      	mov	r0, r3
   83f4a:	4652      	mov	r2, sl
   83f4c:	dcee      	bgt.n	83f2c <_vfiprintf_r+0x7e8>
   83f4e:	442b      	add	r3, r5
   83f50:	f1be 0f07 	cmp.w	lr, #7
   83f54:	930f      	str	r3, [sp, #60]	; 0x3c
   83f56:	6017      	str	r7, [r2, #0]
   83f58:	6055      	str	r5, [r2, #4]
   83f5a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   83f5e:	dd09      	ble.n	83f74 <_vfiprintf_r+0x830>
   83f60:	2b00      	cmp	r3, #0
   83f62:	d092      	beq.n	83e8a <_vfiprintf_r+0x746>
   83f64:	9801      	ldr	r0, [sp, #4]
   83f66:	9900      	ldr	r1, [sp, #0]
   83f68:	aa0d      	add	r2, sp, #52	; 0x34
   83f6a:	f7ff fbaf 	bl	836cc <__sprint_r.part.0>
   83f6e:	2800      	cmp	r0, #0
   83f70:	d1ab      	bne.n	83eca <_vfiprintf_r+0x786>
   83f72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   83f74:	9a02      	ldr	r2, [sp, #8]
   83f76:	9903      	ldr	r1, [sp, #12]
   83f78:	428e      	cmp	r6, r1
   83f7a:	bfac      	ite	ge
   83f7c:	1992      	addge	r2, r2, r6
   83f7e:	1852      	addlt	r2, r2, r1
   83f80:	9202      	str	r2, [sp, #8]
   83f82:	2b00      	cmp	r3, #0
   83f84:	d088      	beq.n	83e98 <_vfiprintf_r+0x754>
   83f86:	9801      	ldr	r0, [sp, #4]
   83f88:	9900      	ldr	r1, [sp, #0]
   83f8a:	aa0d      	add	r2, sp, #52	; 0x34
   83f8c:	f7ff fb9e 	bl	836cc <__sprint_r.part.0>
   83f90:	2800      	cmp	r0, #0
   83f92:	d081      	beq.n	83e98 <_vfiprintf_r+0x754>
   83f94:	e799      	b.n	83eca <_vfiprintf_r+0x786>
   83f96:	4640      	mov	r0, r8
   83f98:	4649      	mov	r1, r9
   83f9a:	aa0d      	add	r2, sp, #52	; 0x34
   83f9c:	f7ff fb96 	bl	836cc <__sprint_r.part.0>
   83fa0:	2800      	cmp	r0, #0
   83fa2:	d192      	bne.n	83eca <_vfiprintf_r+0x786>
   83fa4:	980e      	ldr	r0, [sp, #56]	; 0x38
   83fa6:	4652      	mov	r2, sl
   83fa8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   83faa:	f100 0e01 	add.w	lr, r0, #1
   83fae:	e7ba      	b.n	83f26 <_vfiprintf_r+0x7e2>
   83fb0:	9b03      	ldr	r3, [sp, #12]
   83fb2:	1b9f      	subs	r7, r3, r6
   83fb4:	2f00      	cmp	r7, #0
   83fb6:	f77f af27 	ble.w	83e08 <_vfiprintf_r+0x6c4>
   83fba:	2f10      	cmp	r7, #16
   83fbc:	f340 81b3 	ble.w	84326 <_vfiprintf_r+0xbe2>
   83fc0:	4620      	mov	r0, r4
   83fc2:	4d3f      	ldr	r5, [pc, #252]	; (840c0 <_vfiprintf_r+0x97c>)
   83fc4:	4664      	mov	r4, ip
   83fc6:	2310      	movs	r3, #16
   83fc8:	4684      	mov	ip, r0
   83fca:	e007      	b.n	83fdc <_vfiprintf_r+0x898>
   83fcc:	f101 0e02 	add.w	lr, r1, #2
   83fd0:	4601      	mov	r1, r0
   83fd2:	f10c 0c08 	add.w	ip, ip, #8
   83fd6:	3f10      	subs	r7, #16
   83fd8:	2f10      	cmp	r7, #16
   83fda:	dd11      	ble.n	84000 <_vfiprintf_r+0x8bc>
   83fdc:	1c48      	adds	r0, r1, #1
   83fde:	3210      	adds	r2, #16
   83fe0:	2807      	cmp	r0, #7
   83fe2:	920f      	str	r2, [sp, #60]	; 0x3c
   83fe4:	f8cc 5000 	str.w	r5, [ip]
   83fe8:	f8cc 3004 	str.w	r3, [ip, #4]
   83fec:	900e      	str	r0, [sp, #56]	; 0x38
   83fee:	dded      	ble.n	83fcc <_vfiprintf_r+0x888>
   83ff0:	b9c2      	cbnz	r2, 84024 <_vfiprintf_r+0x8e0>
   83ff2:	3f10      	subs	r7, #16
   83ff4:	2f10      	cmp	r7, #16
   83ff6:	f04f 0e01 	mov.w	lr, #1
   83ffa:	4611      	mov	r1, r2
   83ffc:	46d4      	mov	ip, sl
   83ffe:	dced      	bgt.n	83fdc <_vfiprintf_r+0x898>
   84000:	4663      	mov	r3, ip
   84002:	46a4      	mov	ip, r4
   84004:	461c      	mov	r4, r3
   84006:	443a      	add	r2, r7
   84008:	f1be 0f07 	cmp.w	lr, #7
   8400c:	920f      	str	r2, [sp, #60]	; 0x3c
   8400e:	e884 00a0 	stmia.w	r4, {r5, r7}
   84012:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   84016:	f300 80ee 	bgt.w	841f6 <_vfiprintf_r+0xab2>
   8401a:	3408      	adds	r4, #8
   8401c:	f10e 0001 	add.w	r0, lr, #1
   84020:	4671      	mov	r1, lr
   84022:	e6f1      	b.n	83e08 <_vfiprintf_r+0x6c4>
   84024:	9801      	ldr	r0, [sp, #4]
   84026:	9900      	ldr	r1, [sp, #0]
   84028:	aa0d      	add	r2, sp, #52	; 0x34
   8402a:	9305      	str	r3, [sp, #20]
   8402c:	f7ff fb4e 	bl	836cc <__sprint_r.part.0>
   84030:	2800      	cmp	r0, #0
   84032:	f47f af4a 	bne.w	83eca <_vfiprintf_r+0x786>
   84036:	990e      	ldr	r1, [sp, #56]	; 0x38
   84038:	46d4      	mov	ip, sl
   8403a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8403c:	f101 0e01 	add.w	lr, r1, #1
   84040:	9b05      	ldr	r3, [sp, #20]
   84042:	e7c8      	b.n	83fd6 <_vfiprintf_r+0x892>
   84044:	2a00      	cmp	r2, #0
   84046:	f040 80c5 	bne.w	841d4 <_vfiprintf_r+0xa90>
   8404a:	9b05      	ldr	r3, [sp, #20]
   8404c:	2b00      	cmp	r3, #0
   8404e:	f000 8085 	beq.w	8415c <_vfiprintf_r+0xa18>
   84052:	aa0c      	add	r2, sp, #48	; 0x30
   84054:	2302      	movs	r3, #2
   84056:	921a      	str	r2, [sp, #104]	; 0x68
   84058:	4608      	mov	r0, r1
   8405a:	931b      	str	r3, [sp, #108]	; 0x6c
   8405c:	461a      	mov	r2, r3
   8405e:	4654      	mov	r4, sl
   84060:	e6cb      	b.n	83dfa <_vfiprintf_r+0x6b6>
   84062:	2a00      	cmp	r2, #0
   84064:	f040 80a5 	bne.w	841b2 <_vfiprintf_r+0xa6e>
   84068:	2001      	movs	r0, #1
   8406a:	4611      	mov	r1, r2
   8406c:	4654      	mov	r4, sl
   8406e:	e6c7      	b.n	83e00 <_vfiprintf_r+0x6bc>
   84070:	bb03      	cbnz	r3, 840b4 <_vfiprintf_r+0x970>
   84072:	f018 0f01 	tst.w	r8, #1
   84076:	d01d      	beq.n	840b4 <_vfiprintf_r+0x970>
   84078:	ab2a      	add	r3, sp, #168	; 0xa8
   8407a:	2230      	movs	r2, #48	; 0x30
   8407c:	f803 2d41 	strb.w	r2, [r3, #-65]!
   84080:	ebc3 090a 	rsb	r9, r3, sl
   84084:	9307      	str	r3, [sp, #28]
   84086:	e48f      	b.n	839a8 <_vfiprintf_r+0x264>
   84088:	46d1      	mov	r9, sl
   8408a:	9809      	ldr	r0, [sp, #36]	; 0x24
   8408c:	0933      	lsrs	r3, r6, #4
   8408e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   84092:	0939      	lsrs	r1, r7, #4
   84094:	f006 020f 	and.w	r2, r6, #15
   84098:	460f      	mov	r7, r1
   8409a:	461e      	mov	r6, r3
   8409c:	5c83      	ldrb	r3, [r0, r2]
   8409e:	f809 3d01 	strb.w	r3, [r9, #-1]!
   840a2:	ea56 0307 	orrs.w	r3, r6, r7
   840a6:	d1f1      	bne.n	8408c <_vfiprintf_r+0x948>
   840a8:	464b      	mov	r3, r9
   840aa:	f8cd 901c 	str.w	r9, [sp, #28]
   840ae:	ebc3 090a 	rsb	r9, r3, sl
   840b2:	e479      	b.n	839a8 <_vfiprintf_r+0x264>
   840b4:	f8cd a01c 	str.w	sl, [sp, #28]
   840b8:	e476      	b.n	839a8 <_vfiprintf_r+0x264>
   840ba:	2302      	movs	r3, #2
   840bc:	e445      	b.n	8394a <_vfiprintf_r+0x206>
   840be:	bf00      	nop
   840c0:	000864f4 	.word	0x000864f4
   840c4:	00086534 	.word	0x00086534
   840c8:	2a00      	cmp	r2, #0
   840ca:	f040 80d5 	bne.w	84278 <_vfiprintf_r+0xb34>
   840ce:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   840d2:	2b00      	cmp	r3, #0
   840d4:	f000 80ac 	beq.w	84230 <_vfiprintf_r+0xaec>
   840d8:	2301      	movs	r3, #1
   840da:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   840de:	4618      	mov	r0, r3
   840e0:	931b      	str	r3, [sp, #108]	; 0x6c
   840e2:	461a      	mov	r2, r3
   840e4:	911a      	str	r1, [sp, #104]	; 0x68
   840e6:	4654      	mov	r4, sl
   840e8:	e678      	b.n	83ddc <_vfiprintf_r+0x698>
   840ea:	9a03      	ldr	r2, [sp, #12]
   840ec:	1b95      	subs	r5, r2, r6
   840ee:	2d00      	cmp	r5, #0
   840f0:	4652      	mov	r2, sl
   840f2:	f73f af09 	bgt.w	83f08 <_vfiprintf_r+0x7c4>
   840f6:	e6c8      	b.n	83e8a <_vfiprintf_r+0x746>
   840f8:	465d      	mov	r5, fp
   840fa:	f7ff bb7c 	b.w	837f6 <_vfiprintf_r+0xb2>
   840fe:	9801      	ldr	r0, [sp, #4]
   84100:	9900      	ldr	r1, [sp, #0]
   84102:	aa0d      	add	r2, sp, #52	; 0x34
   84104:	f7ff fae2 	bl	836cc <__sprint_r.part.0>
   84108:	2800      	cmp	r0, #0
   8410a:	f47f aede 	bne.w	83eca <_vfiprintf_r+0x786>
   8410e:	4652      	mov	r2, sl
   84110:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   84112:	e6f2      	b.n	83efa <_vfiprintf_r+0x7b6>
   84114:	9904      	ldr	r1, [sp, #16]
   84116:	2700      	movs	r7, #0
   84118:	460a      	mov	r2, r1
   8411a:	3204      	adds	r2, #4
   8411c:	680e      	ldr	r6, [r1, #0]
   8411e:	9204      	str	r2, [sp, #16]
   84120:	e413      	b.n	8394a <_vfiprintf_r+0x206>
   84122:	3204      	adds	r2, #4
   84124:	681e      	ldr	r6, [r3, #0]
   84126:	2700      	movs	r7, #0
   84128:	2301      	movs	r3, #1
   8412a:	9204      	str	r2, [sp, #16]
   8412c:	e40d      	b.n	8394a <_vfiprintf_r+0x206>
   8412e:	6816      	ldr	r6, [r2, #0]
   84130:	3204      	adds	r2, #4
   84132:	9204      	str	r2, [sp, #16]
   84134:	2700      	movs	r7, #0
   84136:	e52d      	b.n	83b94 <_vfiprintf_r+0x450>
   84138:	681e      	ldr	r6, [r3, #0]
   8413a:	3304      	adds	r3, #4
   8413c:	17f7      	asrs	r7, r6, #31
   8413e:	9304      	str	r3, [sp, #16]
   84140:	4632      	mov	r2, r6
   84142:	463b      	mov	r3, r7
   84144:	e4c1      	b.n	83aca <_vfiprintf_r+0x386>
   84146:	9801      	ldr	r0, [sp, #4]
   84148:	9900      	ldr	r1, [sp, #0]
   8414a:	aa0d      	add	r2, sp, #52	; 0x34
   8414c:	f7ff fabe 	bl	836cc <__sprint_r.part.0>
   84150:	2800      	cmp	r0, #0
   84152:	f47f aeba 	bne.w	83eca <_vfiprintf_r+0x786>
   84156:	4654      	mov	r4, sl
   84158:	f7ff bbc0 	b.w	838dc <_vfiprintf_r+0x198>
   8415c:	4608      	mov	r0, r1
   8415e:	4654      	mov	r4, sl
   84160:	4611      	mov	r1, r2
   84162:	e64d      	b.n	83e00 <_vfiprintf_r+0x6bc>
   84164:	46d1      	mov	r9, sl
   84166:	f8cd c014 	str.w	ip, [sp, #20]
   8416a:	4630      	mov	r0, r6
   8416c:	4639      	mov	r1, r7
   8416e:	220a      	movs	r2, #10
   84170:	2300      	movs	r3, #0
   84172:	f001 fe99 	bl	85ea8 <__aeabi_uldivmod>
   84176:	3230      	adds	r2, #48	; 0x30
   84178:	4630      	mov	r0, r6
   8417a:	4639      	mov	r1, r7
   8417c:	f809 2d01 	strb.w	r2, [r9, #-1]!
   84180:	2300      	movs	r3, #0
   84182:	220a      	movs	r2, #10
   84184:	f001 fe90 	bl	85ea8 <__aeabi_uldivmod>
   84188:	4606      	mov	r6, r0
   8418a:	460f      	mov	r7, r1
   8418c:	ea56 0307 	orrs.w	r3, r6, r7
   84190:	d1eb      	bne.n	8416a <_vfiprintf_r+0xa26>
   84192:	f8dd c014 	ldr.w	ip, [sp, #20]
   84196:	e787      	b.n	840a8 <_vfiprintf_r+0x964>
   84198:	2b30      	cmp	r3, #48	; 0x30
   8419a:	9b07      	ldr	r3, [sp, #28]
   8419c:	d087      	beq.n	840ae <_vfiprintf_r+0x96a>
   8419e:	3b01      	subs	r3, #1
   841a0:	461a      	mov	r2, r3
   841a2:	9307      	str	r3, [sp, #28]
   841a4:	2330      	movs	r3, #48	; 0x30
   841a6:	ebc2 090a 	rsb	r9, r2, sl
   841aa:	f801 3c01 	strb.w	r3, [r1, #-1]
   841ae:	f7ff bbfb 	b.w	839a8 <_vfiprintf_r+0x264>
   841b2:	9801      	ldr	r0, [sp, #4]
   841b4:	9900      	ldr	r1, [sp, #0]
   841b6:	aa0d      	add	r2, sp, #52	; 0x34
   841b8:	f8cd c014 	str.w	ip, [sp, #20]
   841bc:	f7ff fa86 	bl	836cc <__sprint_r.part.0>
   841c0:	2800      	cmp	r0, #0
   841c2:	f47f ae82 	bne.w	83eca <_vfiprintf_r+0x786>
   841c6:	990e      	ldr	r1, [sp, #56]	; 0x38
   841c8:	4654      	mov	r4, sl
   841ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   841cc:	1c48      	adds	r0, r1, #1
   841ce:	f8dd c014 	ldr.w	ip, [sp, #20]
   841d2:	e615      	b.n	83e00 <_vfiprintf_r+0x6bc>
   841d4:	9801      	ldr	r0, [sp, #4]
   841d6:	9900      	ldr	r1, [sp, #0]
   841d8:	aa0d      	add	r2, sp, #52	; 0x34
   841da:	f8cd c020 	str.w	ip, [sp, #32]
   841de:	f7ff fa75 	bl	836cc <__sprint_r.part.0>
   841e2:	2800      	cmp	r0, #0
   841e4:	f47f ae71 	bne.w	83eca <_vfiprintf_r+0x786>
   841e8:	990e      	ldr	r1, [sp, #56]	; 0x38
   841ea:	4654      	mov	r4, sl
   841ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   841ee:	1c48      	adds	r0, r1, #1
   841f0:	f8dd c020 	ldr.w	ip, [sp, #32]
   841f4:	e5f5      	b.n	83de2 <_vfiprintf_r+0x69e>
   841f6:	2a00      	cmp	r2, #0
   841f8:	d167      	bne.n	842ca <_vfiprintf_r+0xb86>
   841fa:	2001      	movs	r0, #1
   841fc:	4611      	mov	r1, r2
   841fe:	4654      	mov	r4, sl
   84200:	e602      	b.n	83e08 <_vfiprintf_r+0x6c4>
   84202:	9801      	ldr	r0, [sp, #4]
   84204:	9900      	ldr	r1, [sp, #0]
   84206:	aa0d      	add	r2, sp, #52	; 0x34
   84208:	f7ff fa60 	bl	836cc <__sprint_r.part.0>
   8420c:	2800      	cmp	r0, #0
   8420e:	f47f ae5c 	bne.w	83eca <_vfiprintf_r+0x786>
   84212:	980e      	ldr	r0, [sp, #56]	; 0x38
   84214:	4654      	mov	r4, sl
   84216:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84218:	3001      	adds	r0, #1
   8421a:	e625      	b.n	83e68 <_vfiprintf_r+0x724>
   8421c:	252d      	movs	r5, #45	; 0x2d
   8421e:	4276      	negs	r6, r6
   84220:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   84224:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
   84228:	46e1      	mov	r9, ip
   8422a:	2301      	movs	r3, #1
   8422c:	f7ff bb93 	b.w	83956 <_vfiprintf_r+0x212>
   84230:	9b05      	ldr	r3, [sp, #20]
   84232:	4611      	mov	r1, r2
   84234:	2001      	movs	r0, #1
   84236:	4654      	mov	r4, sl
   84238:	2b00      	cmp	r3, #0
   8423a:	f43f ade5 	beq.w	83e08 <_vfiprintf_r+0x6c4>
   8423e:	aa0c      	add	r2, sp, #48	; 0x30
   84240:	2302      	movs	r3, #2
   84242:	e88a 000c 	stmia.w	sl, {r2, r3}
   84246:	461a      	mov	r2, r3
   84248:	e5d7      	b.n	83dfa <_vfiprintf_r+0x6b6>
   8424a:	f018 0f10 	tst.w	r8, #16
   8424e:	d10b      	bne.n	84268 <_vfiprintf_r+0xb24>
   84250:	f018 0f40 	tst.w	r8, #64	; 0x40
   84254:	d008      	beq.n	84268 <_vfiprintf_r+0xb24>
   84256:	9a04      	ldr	r2, [sp, #16]
   84258:	6813      	ldr	r3, [r2, #0]
   8425a:	3204      	adds	r2, #4
   8425c:	9204      	str	r2, [sp, #16]
   8425e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
   84262:	801a      	strh	r2, [r3, #0]
   84264:	f7ff baa0 	b.w	837a8 <_vfiprintf_r+0x64>
   84268:	9a04      	ldr	r2, [sp, #16]
   8426a:	6813      	ldr	r3, [r2, #0]
   8426c:	3204      	adds	r2, #4
   8426e:	9204      	str	r2, [sp, #16]
   84270:	9a02      	ldr	r2, [sp, #8]
   84272:	601a      	str	r2, [r3, #0]
   84274:	f7ff ba98 	b.w	837a8 <_vfiprintf_r+0x64>
   84278:	9801      	ldr	r0, [sp, #4]
   8427a:	9900      	ldr	r1, [sp, #0]
   8427c:	aa0d      	add	r2, sp, #52	; 0x34
   8427e:	f8cd c020 	str.w	ip, [sp, #32]
   84282:	f7ff fa23 	bl	836cc <__sprint_r.part.0>
   84286:	2800      	cmp	r0, #0
   84288:	f47f ae1f 	bne.w	83eca <_vfiprintf_r+0x786>
   8428c:	990e      	ldr	r1, [sp, #56]	; 0x38
   8428e:	4654      	mov	r4, sl
   84290:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84292:	1c48      	adds	r0, r1, #1
   84294:	f8dd c020 	ldr.w	ip, [sp, #32]
   84298:	e592      	b.n	83dc0 <_vfiprintf_r+0x67c>
   8429a:	f048 0820 	orr.w	r8, r8, #32
   8429e:	f10b 0001 	add.w	r0, fp, #1
   842a2:	f89b 3001 	ldrb.w	r3, [fp, #1]
   842a6:	f7ff bab6 	b.w	83816 <_vfiprintf_r+0xd2>
   842aa:	426d      	negs	r5, r5
   842ac:	9304      	str	r3, [sp, #16]
   842ae:	4658      	mov	r0, fp
   842b0:	f7ff bbc8 	b.w	83a44 <_vfiprintf_r+0x300>
   842b4:	9807      	ldr	r0, [sp, #28]
   842b6:	9504      	str	r5, [sp, #16]
   842b8:	f7ff f8cc 	bl	83454 <strlen>
   842bc:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   842c0:	4681      	mov	r9, r0
   842c2:	f04f 0c00 	mov.w	ip, #0
   842c6:	f7ff bb6f 	b.w	839a8 <_vfiprintf_r+0x264>
   842ca:	9801      	ldr	r0, [sp, #4]
   842cc:	9900      	ldr	r1, [sp, #0]
   842ce:	aa0d      	add	r2, sp, #52	; 0x34
   842d0:	f8cd c014 	str.w	ip, [sp, #20]
   842d4:	f7ff f9fa 	bl	836cc <__sprint_r.part.0>
   842d8:	2800      	cmp	r0, #0
   842da:	f47f adf6 	bne.w	83eca <_vfiprintf_r+0x786>
   842de:	990e      	ldr	r1, [sp, #56]	; 0x38
   842e0:	4654      	mov	r4, sl
   842e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   842e4:	1c48      	adds	r0, r1, #1
   842e6:	f8dd c014 	ldr.w	ip, [sp, #20]
   842ea:	e58d      	b.n	83e08 <_vfiprintf_r+0x6c4>
   842ec:	990e      	ldr	r1, [sp, #56]	; 0x38
   842ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   842f0:	3101      	adds	r1, #1
   842f2:	4f15      	ldr	r7, [pc, #84]	; (84348 <_vfiprintf_r+0xc04>)
   842f4:	f7ff bb9a 	b.w	83a2c <_vfiprintf_r+0x2e8>
   842f8:	2e06      	cmp	r6, #6
   842fa:	4b14      	ldr	r3, [pc, #80]	; (8434c <_vfiprintf_r+0xc08>)
   842fc:	bf28      	it	cs
   842fe:	f04f 0c06 	movcs.w	ip, #6
   84302:	46e1      	mov	r9, ip
   84304:	9504      	str	r5, [sp, #16]
   84306:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
   8430a:	9307      	str	r3, [sp, #28]
   8430c:	e463      	b.n	83bd6 <_vfiprintf_r+0x492>
   8430e:	990e      	ldr	r1, [sp, #56]	; 0x38
   84310:	4f0d      	ldr	r7, [pc, #52]	; (84348 <_vfiprintf_r+0xc04>)
   84312:	f101 0e01 	add.w	lr, r1, #1
   84316:	e61a      	b.n	83f4e <_vfiprintf_r+0x80a>
   84318:	46e1      	mov	r9, ip
   8431a:	9504      	str	r5, [sp, #16]
   8431c:	4684      	mov	ip, r0
   8431e:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   84322:	f7ff bb41 	b.w	839a8 <_vfiprintf_r+0x264>
   84326:	4686      	mov	lr, r0
   84328:	4d09      	ldr	r5, [pc, #36]	; (84350 <_vfiprintf_r+0xc0c>)
   8432a:	e66c      	b.n	84006 <_vfiprintf_r+0x8c2>
   8432c:	9a04      	ldr	r2, [sp, #16]
   8432e:	f89b 3001 	ldrb.w	r3, [fp, #1]
   84332:	6816      	ldr	r6, [r2, #0]
   84334:	3204      	adds	r2, #4
   84336:	2e00      	cmp	r6, #0
   84338:	9204      	str	r2, [sp, #16]
   8433a:	f6bf aa6c 	bge.w	83816 <_vfiprintf_r+0xd2>
   8433e:	f04f 36ff 	mov.w	r6, #4294967295
   84342:	f7ff ba68 	b.w	83816 <_vfiprintf_r+0xd2>
   84346:	bf00      	nop
   84348:	00086534 	.word	0x00086534
   8434c:	0008652c 	.word	0x0008652c
   84350:	000864f4 	.word	0x000864f4

00084354 <__sbprintf>:
   84354:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   84358:	4688      	mov	r8, r1
   8435a:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   8435c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   84360:	9719      	str	r7, [sp, #100]	; 0x64
   84362:	f8d8 701c 	ldr.w	r7, [r8, #28]
   84366:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
   8436a:	f8b1 a00e 	ldrh.w	sl, [r1, #14]
   8436e:	9707      	str	r7, [sp, #28]
   84370:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   84374:	ac1a      	add	r4, sp, #104	; 0x68
   84376:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8437a:	f02e 0e02 	bic.w	lr, lr, #2
   8437e:	2600      	movs	r6, #0
   84380:	4669      	mov	r1, sp
   84382:	9400      	str	r4, [sp, #0]
   84384:	9404      	str	r4, [sp, #16]
   84386:	9502      	str	r5, [sp, #8]
   84388:	9505      	str	r5, [sp, #20]
   8438a:	f8ad e00c 	strh.w	lr, [sp, #12]
   8438e:	f8ad a00e 	strh.w	sl, [sp, #14]
   84392:	9709      	str	r7, [sp, #36]	; 0x24
   84394:	9606      	str	r6, [sp, #24]
   84396:	4605      	mov	r5, r0
   84398:	f7ff f9d4 	bl	83744 <_vfiprintf_r>
   8439c:	1e04      	subs	r4, r0, #0
   8439e:	db07      	blt.n	843b0 <__sbprintf+0x5c>
   843a0:	4628      	mov	r0, r5
   843a2:	4669      	mov	r1, sp
   843a4:	f000 f92a 	bl	845fc <_fflush_r>
   843a8:	42b0      	cmp	r0, r6
   843aa:	bf18      	it	ne
   843ac:	f04f 34ff 	movne.w	r4, #4294967295
   843b0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   843b4:	065b      	lsls	r3, r3, #25
   843b6:	d505      	bpl.n	843c4 <__sbprintf+0x70>
   843b8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   843bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   843c0:	f8a8 300c 	strh.w	r3, [r8, #12]
   843c4:	4620      	mov	r0, r4
   843c6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   843ca:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   843ce:	bf00      	nop

000843d0 <__swsetup_r>:
   843d0:	b538      	push	{r3, r4, r5, lr}
   843d2:	4b2f      	ldr	r3, [pc, #188]	; (84490 <__swsetup_r+0xc0>)
   843d4:	4605      	mov	r5, r0
   843d6:	6818      	ldr	r0, [r3, #0]
   843d8:	460c      	mov	r4, r1
   843da:	b110      	cbz	r0, 843e2 <__swsetup_r+0x12>
   843dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
   843de:	2b00      	cmp	r3, #0
   843e0:	d036      	beq.n	84450 <__swsetup_r+0x80>
   843e2:	89a2      	ldrh	r2, [r4, #12]
   843e4:	b293      	uxth	r3, r2
   843e6:	0718      	lsls	r0, r3, #28
   843e8:	d50c      	bpl.n	84404 <__swsetup_r+0x34>
   843ea:	6920      	ldr	r0, [r4, #16]
   843ec:	b1a8      	cbz	r0, 8441a <__swsetup_r+0x4a>
   843ee:	f013 0201 	ands.w	r2, r3, #1
   843f2:	d01e      	beq.n	84432 <__swsetup_r+0x62>
   843f4:	6963      	ldr	r3, [r4, #20]
   843f6:	2200      	movs	r2, #0
   843f8:	425b      	negs	r3, r3
   843fa:	61a3      	str	r3, [r4, #24]
   843fc:	60a2      	str	r2, [r4, #8]
   843fe:	b1f0      	cbz	r0, 8443e <__swsetup_r+0x6e>
   84400:	2000      	movs	r0, #0
   84402:	bd38      	pop	{r3, r4, r5, pc}
   84404:	06d9      	lsls	r1, r3, #27
   84406:	d53a      	bpl.n	8447e <__swsetup_r+0xae>
   84408:	0758      	lsls	r0, r3, #29
   8440a:	d424      	bmi.n	84456 <__swsetup_r+0x86>
   8440c:	6920      	ldr	r0, [r4, #16]
   8440e:	f042 0308 	orr.w	r3, r2, #8
   84412:	81a3      	strh	r3, [r4, #12]
   84414:	b29b      	uxth	r3, r3
   84416:	2800      	cmp	r0, #0
   84418:	d1e9      	bne.n	843ee <__swsetup_r+0x1e>
   8441a:	f403 7220 	and.w	r2, r3, #640	; 0x280
   8441e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   84422:	d0e4      	beq.n	843ee <__swsetup_r+0x1e>
   84424:	4628      	mov	r0, r5
   84426:	4621      	mov	r1, r4
   84428:	f000 fd24 	bl	84e74 <__smakebuf_r>
   8442c:	89a3      	ldrh	r3, [r4, #12]
   8442e:	6920      	ldr	r0, [r4, #16]
   84430:	e7dd      	b.n	843ee <__swsetup_r+0x1e>
   84432:	0799      	lsls	r1, r3, #30
   84434:	bf58      	it	pl
   84436:	6962      	ldrpl	r2, [r4, #20]
   84438:	60a2      	str	r2, [r4, #8]
   8443a:	2800      	cmp	r0, #0
   8443c:	d1e0      	bne.n	84400 <__swsetup_r+0x30>
   8443e:	89a3      	ldrh	r3, [r4, #12]
   84440:	061a      	lsls	r2, r3, #24
   84442:	d5de      	bpl.n	84402 <__swsetup_r+0x32>
   84444:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84448:	81a3      	strh	r3, [r4, #12]
   8444a:	f04f 30ff 	mov.w	r0, #4294967295
   8444e:	bd38      	pop	{r3, r4, r5, pc}
   84450:	f000 f97a 	bl	84748 <__sinit>
   84454:	e7c5      	b.n	843e2 <__swsetup_r+0x12>
   84456:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84458:	b149      	cbz	r1, 8446e <__swsetup_r+0x9e>
   8445a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8445e:	4299      	cmp	r1, r3
   84460:	d003      	beq.n	8446a <__swsetup_r+0x9a>
   84462:	4628      	mov	r0, r5
   84464:	f000 fa48 	bl	848f8 <_free_r>
   84468:	89a2      	ldrh	r2, [r4, #12]
   8446a:	2300      	movs	r3, #0
   8446c:	6323      	str	r3, [r4, #48]	; 0x30
   8446e:	6920      	ldr	r0, [r4, #16]
   84470:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   84474:	2300      	movs	r3, #0
   84476:	b292      	uxth	r2, r2
   84478:	e884 0009 	stmia.w	r4, {r0, r3}
   8447c:	e7c7      	b.n	8440e <__swsetup_r+0x3e>
   8447e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   84482:	2309      	movs	r3, #9
   84484:	602b      	str	r3, [r5, #0]
   84486:	f04f 30ff 	mov.w	r0, #4294967295
   8448a:	81a2      	strh	r2, [r4, #12]
   8448c:	bd38      	pop	{r3, r4, r5, pc}
   8448e:	bf00      	nop
   84490:	20070578 	.word	0x20070578

00084494 <register_fini>:
   84494:	4b02      	ldr	r3, [pc, #8]	; (844a0 <register_fini+0xc>)
   84496:	b113      	cbz	r3, 8449e <register_fini+0xa>
   84498:	4802      	ldr	r0, [pc, #8]	; (844a4 <register_fini+0x10>)
   8449a:	f000 b805 	b.w	844a8 <atexit>
   8449e:	4770      	bx	lr
   844a0:	00000000 	.word	0x00000000
   844a4:	0008475d 	.word	0x0008475d

000844a8 <atexit>:
   844a8:	4601      	mov	r1, r0
   844aa:	2000      	movs	r0, #0
   844ac:	4602      	mov	r2, r0
   844ae:	4603      	mov	r3, r0
   844b0:	f001 bc06 	b.w	85cc0 <__register_exitproc>

000844b4 <__sflush_r>:
   844b4:	898b      	ldrh	r3, [r1, #12]
   844b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   844ba:	b29a      	uxth	r2, r3
   844bc:	460d      	mov	r5, r1
   844be:	0711      	lsls	r1, r2, #28
   844c0:	4680      	mov	r8, r0
   844c2:	d43c      	bmi.n	8453e <__sflush_r+0x8a>
   844c4:	686a      	ldr	r2, [r5, #4]
   844c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   844ca:	2a00      	cmp	r2, #0
   844cc:	81ab      	strh	r3, [r5, #12]
   844ce:	dd65      	ble.n	8459c <__sflush_r+0xe8>
   844d0:	6aae      	ldr	r6, [r5, #40]	; 0x28
   844d2:	2e00      	cmp	r6, #0
   844d4:	d04b      	beq.n	8456e <__sflush_r+0xba>
   844d6:	b29b      	uxth	r3, r3
   844d8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   844dc:	2100      	movs	r1, #0
   844de:	b292      	uxth	r2, r2
   844e0:	f8d8 4000 	ldr.w	r4, [r8]
   844e4:	f8c8 1000 	str.w	r1, [r8]
   844e8:	2a00      	cmp	r2, #0
   844ea:	d05b      	beq.n	845a4 <__sflush_r+0xf0>
   844ec:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   844ee:	075f      	lsls	r7, r3, #29
   844f0:	d505      	bpl.n	844fe <__sflush_r+0x4a>
   844f2:	6869      	ldr	r1, [r5, #4]
   844f4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   844f6:	1a52      	subs	r2, r2, r1
   844f8:	b10b      	cbz	r3, 844fe <__sflush_r+0x4a>
   844fa:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   844fc:	1ad2      	subs	r2, r2, r3
   844fe:	4640      	mov	r0, r8
   84500:	69e9      	ldr	r1, [r5, #28]
   84502:	2300      	movs	r3, #0
   84504:	47b0      	blx	r6
   84506:	1c46      	adds	r6, r0, #1
   84508:	d056      	beq.n	845b8 <__sflush_r+0x104>
   8450a:	89ab      	ldrh	r3, [r5, #12]
   8450c:	692a      	ldr	r2, [r5, #16]
   8450e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84512:	b29b      	uxth	r3, r3
   84514:	2100      	movs	r1, #0
   84516:	602a      	str	r2, [r5, #0]
   84518:	04da      	lsls	r2, r3, #19
   8451a:	81ab      	strh	r3, [r5, #12]
   8451c:	6069      	str	r1, [r5, #4]
   8451e:	d43b      	bmi.n	84598 <__sflush_r+0xe4>
   84520:	6b29      	ldr	r1, [r5, #48]	; 0x30
   84522:	f8c8 4000 	str.w	r4, [r8]
   84526:	b311      	cbz	r1, 8456e <__sflush_r+0xba>
   84528:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8452c:	4299      	cmp	r1, r3
   8452e:	d002      	beq.n	84536 <__sflush_r+0x82>
   84530:	4640      	mov	r0, r8
   84532:	f000 f9e1 	bl	848f8 <_free_r>
   84536:	2000      	movs	r0, #0
   84538:	6328      	str	r0, [r5, #48]	; 0x30
   8453a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8453e:	692e      	ldr	r6, [r5, #16]
   84540:	b1ae      	cbz	r6, 8456e <__sflush_r+0xba>
   84542:	0791      	lsls	r1, r2, #30
   84544:	682c      	ldr	r4, [r5, #0]
   84546:	bf0c      	ite	eq
   84548:	696b      	ldreq	r3, [r5, #20]
   8454a:	2300      	movne	r3, #0
   8454c:	602e      	str	r6, [r5, #0]
   8454e:	1ba4      	subs	r4, r4, r6
   84550:	60ab      	str	r3, [r5, #8]
   84552:	e00a      	b.n	8456a <__sflush_r+0xb6>
   84554:	4632      	mov	r2, r6
   84556:	4623      	mov	r3, r4
   84558:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8455a:	4640      	mov	r0, r8
   8455c:	69e9      	ldr	r1, [r5, #28]
   8455e:	47b8      	blx	r7
   84560:	2800      	cmp	r0, #0
   84562:	eba4 0400 	sub.w	r4, r4, r0
   84566:	4406      	add	r6, r0
   84568:	dd04      	ble.n	84574 <__sflush_r+0xc0>
   8456a:	2c00      	cmp	r4, #0
   8456c:	dcf2      	bgt.n	84554 <__sflush_r+0xa0>
   8456e:	2000      	movs	r0, #0
   84570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84574:	89ab      	ldrh	r3, [r5, #12]
   84576:	f04f 30ff 	mov.w	r0, #4294967295
   8457a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8457e:	81ab      	strh	r3, [r5, #12]
   84580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84584:	89ab      	ldrh	r3, [r5, #12]
   84586:	692a      	ldr	r2, [r5, #16]
   84588:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8458c:	b29b      	uxth	r3, r3
   8458e:	81ab      	strh	r3, [r5, #12]
   84590:	04db      	lsls	r3, r3, #19
   84592:	6069      	str	r1, [r5, #4]
   84594:	602a      	str	r2, [r5, #0]
   84596:	d5c3      	bpl.n	84520 <__sflush_r+0x6c>
   84598:	6528      	str	r0, [r5, #80]	; 0x50
   8459a:	e7c1      	b.n	84520 <__sflush_r+0x6c>
   8459c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8459e:	2a00      	cmp	r2, #0
   845a0:	dc96      	bgt.n	844d0 <__sflush_r+0x1c>
   845a2:	e7e4      	b.n	8456e <__sflush_r+0xba>
   845a4:	2301      	movs	r3, #1
   845a6:	4640      	mov	r0, r8
   845a8:	69e9      	ldr	r1, [r5, #28]
   845aa:	47b0      	blx	r6
   845ac:	1c43      	adds	r3, r0, #1
   845ae:	4602      	mov	r2, r0
   845b0:	d019      	beq.n	845e6 <__sflush_r+0x132>
   845b2:	89ab      	ldrh	r3, [r5, #12]
   845b4:	6aae      	ldr	r6, [r5, #40]	; 0x28
   845b6:	e79a      	b.n	844ee <__sflush_r+0x3a>
   845b8:	f8d8 1000 	ldr.w	r1, [r8]
   845bc:	2900      	cmp	r1, #0
   845be:	d0e1      	beq.n	84584 <__sflush_r+0xd0>
   845c0:	291d      	cmp	r1, #29
   845c2:	d007      	beq.n	845d4 <__sflush_r+0x120>
   845c4:	2916      	cmp	r1, #22
   845c6:	d005      	beq.n	845d4 <__sflush_r+0x120>
   845c8:	89ab      	ldrh	r3, [r5, #12]
   845ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   845ce:	81ab      	strh	r3, [r5, #12]
   845d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   845d4:	89ab      	ldrh	r3, [r5, #12]
   845d6:	6929      	ldr	r1, [r5, #16]
   845d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   845dc:	2200      	movs	r2, #0
   845de:	81ab      	strh	r3, [r5, #12]
   845e0:	e885 0006 	stmia.w	r5, {r1, r2}
   845e4:	e79c      	b.n	84520 <__sflush_r+0x6c>
   845e6:	f8d8 3000 	ldr.w	r3, [r8]
   845ea:	2b00      	cmp	r3, #0
   845ec:	d0e1      	beq.n	845b2 <__sflush_r+0xfe>
   845ee:	2b1d      	cmp	r3, #29
   845f0:	d001      	beq.n	845f6 <__sflush_r+0x142>
   845f2:	2b16      	cmp	r3, #22
   845f4:	d1be      	bne.n	84574 <__sflush_r+0xc0>
   845f6:	f8c8 4000 	str.w	r4, [r8]
   845fa:	e7b8      	b.n	8456e <__sflush_r+0xba>

000845fc <_fflush_r>:
   845fc:	b510      	push	{r4, lr}
   845fe:	4604      	mov	r4, r0
   84600:	b082      	sub	sp, #8
   84602:	b108      	cbz	r0, 84608 <_fflush_r+0xc>
   84604:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84606:	b153      	cbz	r3, 8461e <_fflush_r+0x22>
   84608:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   8460c:	b908      	cbnz	r0, 84612 <_fflush_r+0x16>
   8460e:	b002      	add	sp, #8
   84610:	bd10      	pop	{r4, pc}
   84612:	4620      	mov	r0, r4
   84614:	b002      	add	sp, #8
   84616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8461a:	f7ff bf4b 	b.w	844b4 <__sflush_r>
   8461e:	9101      	str	r1, [sp, #4]
   84620:	f000 f892 	bl	84748 <__sinit>
   84624:	9901      	ldr	r1, [sp, #4]
   84626:	e7ef      	b.n	84608 <_fflush_r+0xc>

00084628 <fflush>:
   84628:	b120      	cbz	r0, 84634 <fflush+0xc>
   8462a:	4b05      	ldr	r3, [pc, #20]	; (84640 <fflush+0x18>)
   8462c:	4601      	mov	r1, r0
   8462e:	6818      	ldr	r0, [r3, #0]
   84630:	f7ff bfe4 	b.w	845fc <_fflush_r>
   84634:	4b03      	ldr	r3, [pc, #12]	; (84644 <fflush+0x1c>)
   84636:	4904      	ldr	r1, [pc, #16]	; (84648 <fflush+0x20>)
   84638:	6818      	ldr	r0, [r3, #0]
   8463a:	f000 bbe9 	b.w	84e10 <_fwalk_reent>
   8463e:	bf00      	nop
   84640:	20070578 	.word	0x20070578
   84644:	000864c8 	.word	0x000864c8
   84648:	000845fd 	.word	0x000845fd

0008464c <_cleanup_r>:
   8464c:	4901      	ldr	r1, [pc, #4]	; (84654 <_cleanup_r+0x8>)
   8464e:	f000 bbdf 	b.w	84e10 <_fwalk_reent>
   84652:	bf00      	nop
   84654:	00085d89 	.word	0x00085d89

00084658 <__sinit.part.1>:
   84658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8465c:	4607      	mov	r7, r0
   8465e:	4835      	ldr	r0, [pc, #212]	; (84734 <__sinit.part.1+0xdc>)
   84660:	687d      	ldr	r5, [r7, #4]
   84662:	2400      	movs	r4, #0
   84664:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   84668:	2304      	movs	r3, #4
   8466a:	2103      	movs	r1, #3
   8466c:	63f8      	str	r0, [r7, #60]	; 0x3c
   8466e:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   84672:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   84676:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   8467a:	b083      	sub	sp, #12
   8467c:	602c      	str	r4, [r5, #0]
   8467e:	606c      	str	r4, [r5, #4]
   84680:	60ac      	str	r4, [r5, #8]
   84682:	666c      	str	r4, [r5, #100]	; 0x64
   84684:	81ec      	strh	r4, [r5, #14]
   84686:	612c      	str	r4, [r5, #16]
   84688:	616c      	str	r4, [r5, #20]
   8468a:	61ac      	str	r4, [r5, #24]
   8468c:	81ab      	strh	r3, [r5, #12]
   8468e:	4621      	mov	r1, r4
   84690:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84694:	2208      	movs	r2, #8
   84696:	f7fe fdf1 	bl	8327c <memset>
   8469a:	f8df b09c 	ldr.w	fp, [pc, #156]	; 84738 <__sinit.part.1+0xe0>
   8469e:	68be      	ldr	r6, [r7, #8]
   846a0:	f8df a098 	ldr.w	sl, [pc, #152]	; 8473c <__sinit.part.1+0xe4>
   846a4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 84740 <__sinit.part.1+0xe8>
   846a8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84744 <__sinit.part.1+0xec>
   846ac:	2301      	movs	r3, #1
   846ae:	2209      	movs	r2, #9
   846b0:	f8c5 b020 	str.w	fp, [r5, #32]
   846b4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   846b8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   846bc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   846c0:	61ed      	str	r5, [r5, #28]
   846c2:	4621      	mov	r1, r4
   846c4:	81f3      	strh	r3, [r6, #14]
   846c6:	81b2      	strh	r2, [r6, #12]
   846c8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   846cc:	6034      	str	r4, [r6, #0]
   846ce:	6074      	str	r4, [r6, #4]
   846d0:	60b4      	str	r4, [r6, #8]
   846d2:	6674      	str	r4, [r6, #100]	; 0x64
   846d4:	6134      	str	r4, [r6, #16]
   846d6:	6174      	str	r4, [r6, #20]
   846d8:	61b4      	str	r4, [r6, #24]
   846da:	2208      	movs	r2, #8
   846dc:	9301      	str	r3, [sp, #4]
   846de:	f7fe fdcd 	bl	8327c <memset>
   846e2:	68fd      	ldr	r5, [r7, #12]
   846e4:	2012      	movs	r0, #18
   846e6:	2202      	movs	r2, #2
   846e8:	61f6      	str	r6, [r6, #28]
   846ea:	f8c6 b020 	str.w	fp, [r6, #32]
   846ee:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   846f2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   846f6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   846fa:	4621      	mov	r1, r4
   846fc:	81a8      	strh	r0, [r5, #12]
   846fe:	81ea      	strh	r2, [r5, #14]
   84700:	602c      	str	r4, [r5, #0]
   84702:	606c      	str	r4, [r5, #4]
   84704:	60ac      	str	r4, [r5, #8]
   84706:	666c      	str	r4, [r5, #100]	; 0x64
   84708:	612c      	str	r4, [r5, #16]
   8470a:	616c      	str	r4, [r5, #20]
   8470c:	61ac      	str	r4, [r5, #24]
   8470e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84712:	2208      	movs	r2, #8
   84714:	f7fe fdb2 	bl	8327c <memset>
   84718:	9b01      	ldr	r3, [sp, #4]
   8471a:	61ed      	str	r5, [r5, #28]
   8471c:	f8c5 b020 	str.w	fp, [r5, #32]
   84720:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84724:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84728:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8472c:	63bb      	str	r3, [r7, #56]	; 0x38
   8472e:	b003      	add	sp, #12
   84730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84734:	0008464d 	.word	0x0008464d
   84738:	00085afd 	.word	0x00085afd
   8473c:	00085b21 	.word	0x00085b21
   84740:	00085b59 	.word	0x00085b59
   84744:	00085b79 	.word	0x00085b79

00084748 <__sinit>:
   84748:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8474a:	b103      	cbz	r3, 8474e <__sinit+0x6>
   8474c:	4770      	bx	lr
   8474e:	f7ff bf83 	b.w	84658 <__sinit.part.1>
   84752:	bf00      	nop

00084754 <__sfp_lock_acquire>:
   84754:	4770      	bx	lr
   84756:	bf00      	nop

00084758 <__sfp_lock_release>:
   84758:	4770      	bx	lr
   8475a:	bf00      	nop

0008475c <__libc_fini_array>:
   8475c:	b538      	push	{r3, r4, r5, lr}
   8475e:	4b08      	ldr	r3, [pc, #32]	; (84780 <__libc_fini_array+0x24>)
   84760:	4d08      	ldr	r5, [pc, #32]	; (84784 <__libc_fini_array+0x28>)
   84762:	1aed      	subs	r5, r5, r3
   84764:	10ac      	asrs	r4, r5, #2
   84766:	bf18      	it	ne
   84768:	18ed      	addne	r5, r5, r3
   8476a:	d005      	beq.n	84778 <__libc_fini_array+0x1c>
   8476c:	3c01      	subs	r4, #1
   8476e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84772:	4798      	blx	r3
   84774:	2c00      	cmp	r4, #0
   84776:	d1f9      	bne.n	8476c <__libc_fini_array+0x10>
   84778:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8477c:	f001 bf6e 	b.w	8665c <_fini>
   84780:	00086668 	.word	0x00086668
   84784:	0008666c 	.word	0x0008666c

00084788 <__fputwc>:
   84788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8478c:	b082      	sub	sp, #8
   8478e:	4607      	mov	r7, r0
   84790:	460e      	mov	r6, r1
   84792:	4614      	mov	r4, r2
   84794:	f000 fb68 	bl	84e68 <__locale_mb_cur_max>
   84798:	2801      	cmp	r0, #1
   8479a:	d040      	beq.n	8481e <__fputwc+0x96>
   8479c:	4638      	mov	r0, r7
   8479e:	a901      	add	r1, sp, #4
   847a0:	4632      	mov	r2, r6
   847a2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   847a6:	f001 fa3f 	bl	85c28 <_wcrtomb_r>
   847aa:	f1b0 3fff 	cmp.w	r0, #4294967295
   847ae:	4680      	mov	r8, r0
   847b0:	d02e      	beq.n	84810 <__fputwc+0x88>
   847b2:	2800      	cmp	r0, #0
   847b4:	d03b      	beq.n	8482e <__fputwc+0xa6>
   847b6:	f89d 1004 	ldrb.w	r1, [sp, #4]
   847ba:	2500      	movs	r5, #0
   847bc:	e009      	b.n	847d2 <__fputwc+0x4a>
   847be:	6823      	ldr	r3, [r4, #0]
   847c0:	7019      	strb	r1, [r3, #0]
   847c2:	6823      	ldr	r3, [r4, #0]
   847c4:	3301      	adds	r3, #1
   847c6:	6023      	str	r3, [r4, #0]
   847c8:	3501      	adds	r5, #1
   847ca:	45a8      	cmp	r8, r5
   847cc:	d92f      	bls.n	8482e <__fputwc+0xa6>
   847ce:	ab01      	add	r3, sp, #4
   847d0:	5d59      	ldrb	r1, [r3, r5]
   847d2:	68a3      	ldr	r3, [r4, #8]
   847d4:	3b01      	subs	r3, #1
   847d6:	2b00      	cmp	r3, #0
   847d8:	60a3      	str	r3, [r4, #8]
   847da:	daf0      	bge.n	847be <__fputwc+0x36>
   847dc:	69a2      	ldr	r2, [r4, #24]
   847de:	4293      	cmp	r3, r2
   847e0:	db06      	blt.n	847f0 <__fputwc+0x68>
   847e2:	6823      	ldr	r3, [r4, #0]
   847e4:	7019      	strb	r1, [r3, #0]
   847e6:	6823      	ldr	r3, [r4, #0]
   847e8:	7819      	ldrb	r1, [r3, #0]
   847ea:	3301      	adds	r3, #1
   847ec:	290a      	cmp	r1, #10
   847ee:	d1ea      	bne.n	847c6 <__fputwc+0x3e>
   847f0:	4638      	mov	r0, r7
   847f2:	4622      	mov	r2, r4
   847f4:	f001 f9c4 	bl	85b80 <__swbuf_r>
   847f8:	f1a0 30ff 	sub.w	r0, r0, #4294967295
   847fc:	fab0 f080 	clz	r0, r0
   84800:	0940      	lsrs	r0, r0, #5
   84802:	2800      	cmp	r0, #0
   84804:	d0e0      	beq.n	847c8 <__fputwc+0x40>
   84806:	f04f 30ff 	mov.w	r0, #4294967295
   8480a:	b002      	add	sp, #8
   8480c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84810:	89a3      	ldrh	r3, [r4, #12]
   84812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84816:	81a3      	strh	r3, [r4, #12]
   84818:	b002      	add	sp, #8
   8481a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8481e:	1e73      	subs	r3, r6, #1
   84820:	2bfe      	cmp	r3, #254	; 0xfe
   84822:	d8bb      	bhi.n	8479c <__fputwc+0x14>
   84824:	b2f1      	uxtb	r1, r6
   84826:	4680      	mov	r8, r0
   84828:	f88d 1004 	strb.w	r1, [sp, #4]
   8482c:	e7c5      	b.n	847ba <__fputwc+0x32>
   8482e:	4630      	mov	r0, r6
   84830:	b002      	add	sp, #8
   84832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84836:	bf00      	nop

00084838 <_fputwc_r>:
   84838:	8993      	ldrh	r3, [r2, #12]
   8483a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   8483e:	d10b      	bne.n	84858 <_fputwc_r+0x20>
   84840:	b410      	push	{r4}
   84842:	6e54      	ldr	r4, [r2, #100]	; 0x64
   84844:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84848:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
   8484c:	6654      	str	r4, [r2, #100]	; 0x64
   8484e:	8193      	strh	r3, [r2, #12]
   84850:	f85d 4b04 	ldr.w	r4, [sp], #4
   84854:	f7ff bf98 	b.w	84788 <__fputwc>
   84858:	f7ff bf96 	b.w	84788 <__fputwc>

0008485c <_malloc_trim_r>:
   8485c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8485e:	460c      	mov	r4, r1
   84860:	4f22      	ldr	r7, [pc, #136]	; (848ec <_malloc_trim_r+0x90>)
   84862:	4606      	mov	r6, r0
   84864:	f000 feb2 	bl	855cc <__malloc_lock>
   84868:	68bb      	ldr	r3, [r7, #8]
   8486a:	685d      	ldr	r5, [r3, #4]
   8486c:	f025 0503 	bic.w	r5, r5, #3
   84870:	1b29      	subs	r1, r5, r4
   84872:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   84876:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   8487a:	f021 010f 	bic.w	r1, r1, #15
   8487e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   84882:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   84886:	db07      	blt.n	84898 <_malloc_trim_r+0x3c>
   84888:	4630      	mov	r0, r6
   8488a:	2100      	movs	r1, #0
   8488c:	f001 f924 	bl	85ad8 <_sbrk_r>
   84890:	68bb      	ldr	r3, [r7, #8]
   84892:	442b      	add	r3, r5
   84894:	4298      	cmp	r0, r3
   84896:	d004      	beq.n	848a2 <_malloc_trim_r+0x46>
   84898:	4630      	mov	r0, r6
   8489a:	f000 fe99 	bl	855d0 <__malloc_unlock>
   8489e:	2000      	movs	r0, #0
   848a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   848a2:	4630      	mov	r0, r6
   848a4:	4261      	negs	r1, r4
   848a6:	f001 f917 	bl	85ad8 <_sbrk_r>
   848aa:	3001      	adds	r0, #1
   848ac:	d00d      	beq.n	848ca <_malloc_trim_r+0x6e>
   848ae:	4b10      	ldr	r3, [pc, #64]	; (848f0 <_malloc_trim_r+0x94>)
   848b0:	68ba      	ldr	r2, [r7, #8]
   848b2:	6819      	ldr	r1, [r3, #0]
   848b4:	1b2d      	subs	r5, r5, r4
   848b6:	f045 0501 	orr.w	r5, r5, #1
   848ba:	4630      	mov	r0, r6
   848bc:	1b09      	subs	r1, r1, r4
   848be:	6055      	str	r5, [r2, #4]
   848c0:	6019      	str	r1, [r3, #0]
   848c2:	f000 fe85 	bl	855d0 <__malloc_unlock>
   848c6:	2001      	movs	r0, #1
   848c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   848ca:	4630      	mov	r0, r6
   848cc:	2100      	movs	r1, #0
   848ce:	f001 f903 	bl	85ad8 <_sbrk_r>
   848d2:	68ba      	ldr	r2, [r7, #8]
   848d4:	1a83      	subs	r3, r0, r2
   848d6:	2b0f      	cmp	r3, #15
   848d8:	ddde      	ble.n	84898 <_malloc_trim_r+0x3c>
   848da:	4c06      	ldr	r4, [pc, #24]	; (848f4 <_malloc_trim_r+0x98>)
   848dc:	4904      	ldr	r1, [pc, #16]	; (848f0 <_malloc_trim_r+0x94>)
   848de:	6824      	ldr	r4, [r4, #0]
   848e0:	f043 0301 	orr.w	r3, r3, #1
   848e4:	1b00      	subs	r0, r0, r4
   848e6:	6053      	str	r3, [r2, #4]
   848e8:	6008      	str	r0, [r1, #0]
   848ea:	e7d5      	b.n	84898 <_malloc_trim_r+0x3c>
   848ec:	200705a4 	.word	0x200705a4
   848f0:	20078da8 	.word	0x20078da8
   848f4:	200709b0 	.word	0x200709b0

000848f8 <_free_r>:
   848f8:	2900      	cmp	r1, #0
   848fa:	d04e      	beq.n	8499a <_free_r+0xa2>
   848fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84900:	460c      	mov	r4, r1
   84902:	4680      	mov	r8, r0
   84904:	f000 fe62 	bl	855cc <__malloc_lock>
   84908:	f854 7c04 	ldr.w	r7, [r4, #-4]
   8490c:	4962      	ldr	r1, [pc, #392]	; (84a98 <_free_r+0x1a0>)
   8490e:	f1a4 0508 	sub.w	r5, r4, #8
   84912:	f027 0201 	bic.w	r2, r7, #1
   84916:	18ab      	adds	r3, r5, r2
   84918:	688e      	ldr	r6, [r1, #8]
   8491a:	6858      	ldr	r0, [r3, #4]
   8491c:	429e      	cmp	r6, r3
   8491e:	f020 0003 	bic.w	r0, r0, #3
   84922:	d05a      	beq.n	849da <_free_r+0xe2>
   84924:	07fe      	lsls	r6, r7, #31
   84926:	6058      	str	r0, [r3, #4]
   84928:	d40b      	bmi.n	84942 <_free_r+0x4a>
   8492a:	f854 7c08 	ldr.w	r7, [r4, #-8]
   8492e:	f101 0e08 	add.w	lr, r1, #8
   84932:	1bed      	subs	r5, r5, r7
   84934:	68ac      	ldr	r4, [r5, #8]
   84936:	443a      	add	r2, r7
   84938:	4574      	cmp	r4, lr
   8493a:	d067      	beq.n	84a0c <_free_r+0x114>
   8493c:	68ef      	ldr	r7, [r5, #12]
   8493e:	60e7      	str	r7, [r4, #12]
   84940:	60bc      	str	r4, [r7, #8]
   84942:	181c      	adds	r4, r3, r0
   84944:	6864      	ldr	r4, [r4, #4]
   84946:	07e4      	lsls	r4, r4, #31
   84948:	d40c      	bmi.n	84964 <_free_r+0x6c>
   8494a:	4f54      	ldr	r7, [pc, #336]	; (84a9c <_free_r+0x1a4>)
   8494c:	689c      	ldr	r4, [r3, #8]
   8494e:	4402      	add	r2, r0
   84950:	42bc      	cmp	r4, r7
   84952:	d07c      	beq.n	84a4e <_free_r+0x156>
   84954:	68d8      	ldr	r0, [r3, #12]
   84956:	f042 0301 	orr.w	r3, r2, #1
   8495a:	60e0      	str	r0, [r4, #12]
   8495c:	6084      	str	r4, [r0, #8]
   8495e:	606b      	str	r3, [r5, #4]
   84960:	50aa      	str	r2, [r5, r2]
   84962:	e003      	b.n	8496c <_free_r+0x74>
   84964:	f042 0301 	orr.w	r3, r2, #1
   84968:	606b      	str	r3, [r5, #4]
   8496a:	50aa      	str	r2, [r5, r2]
   8496c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   84970:	d214      	bcs.n	8499c <_free_r+0xa4>
   84972:	08d2      	lsrs	r2, r2, #3
   84974:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
   84978:	2401      	movs	r4, #1
   8497a:	6848      	ldr	r0, [r1, #4]
   8497c:	1092      	asrs	r2, r2, #2
   8497e:	fa04 f202 	lsl.w	r2, r4, r2
   84982:	689c      	ldr	r4, [r3, #8]
   84984:	4310      	orrs	r0, r2
   84986:	60ac      	str	r4, [r5, #8]
   84988:	60eb      	str	r3, [r5, #12]
   8498a:	6048      	str	r0, [r1, #4]
   8498c:	609d      	str	r5, [r3, #8]
   8498e:	60e5      	str	r5, [r4, #12]
   84990:	4640      	mov	r0, r8
   84992:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84996:	f000 be1b 	b.w	855d0 <__malloc_unlock>
   8499a:	4770      	bx	lr
   8499c:	0a53      	lsrs	r3, r2, #9
   8499e:	2b04      	cmp	r3, #4
   849a0:	d847      	bhi.n	84a32 <_free_r+0x13a>
   849a2:	0993      	lsrs	r3, r2, #6
   849a4:	f103 0438 	add.w	r4, r3, #56	; 0x38
   849a8:	0060      	lsls	r0, r4, #1
   849aa:	eb01 0080 	add.w	r0, r1, r0, lsl #2
   849ae:	6883      	ldr	r3, [r0, #8]
   849b0:	4939      	ldr	r1, [pc, #228]	; (84a98 <_free_r+0x1a0>)
   849b2:	4283      	cmp	r3, r0
   849b4:	d043      	beq.n	84a3e <_free_r+0x146>
   849b6:	6859      	ldr	r1, [r3, #4]
   849b8:	f021 0103 	bic.w	r1, r1, #3
   849bc:	4291      	cmp	r1, r2
   849be:	d902      	bls.n	849c6 <_free_r+0xce>
   849c0:	689b      	ldr	r3, [r3, #8]
   849c2:	4298      	cmp	r0, r3
   849c4:	d1f7      	bne.n	849b6 <_free_r+0xbe>
   849c6:	68da      	ldr	r2, [r3, #12]
   849c8:	60ea      	str	r2, [r5, #12]
   849ca:	60ab      	str	r3, [r5, #8]
   849cc:	4640      	mov	r0, r8
   849ce:	6095      	str	r5, [r2, #8]
   849d0:	60dd      	str	r5, [r3, #12]
   849d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   849d6:	f000 bdfb 	b.w	855d0 <__malloc_unlock>
   849da:	07ff      	lsls	r7, r7, #31
   849dc:	4402      	add	r2, r0
   849de:	d407      	bmi.n	849f0 <_free_r+0xf8>
   849e0:	f854 4c08 	ldr.w	r4, [r4, #-8]
   849e4:	1b2d      	subs	r5, r5, r4
   849e6:	68eb      	ldr	r3, [r5, #12]
   849e8:	68a8      	ldr	r0, [r5, #8]
   849ea:	4422      	add	r2, r4
   849ec:	60c3      	str	r3, [r0, #12]
   849ee:	6098      	str	r0, [r3, #8]
   849f0:	4b2b      	ldr	r3, [pc, #172]	; (84aa0 <_free_r+0x1a8>)
   849f2:	f042 0001 	orr.w	r0, r2, #1
   849f6:	681b      	ldr	r3, [r3, #0]
   849f8:	6068      	str	r0, [r5, #4]
   849fa:	429a      	cmp	r2, r3
   849fc:	608d      	str	r5, [r1, #8]
   849fe:	d3c7      	bcc.n	84990 <_free_r+0x98>
   84a00:	4b28      	ldr	r3, [pc, #160]	; (84aa4 <_free_r+0x1ac>)
   84a02:	4640      	mov	r0, r8
   84a04:	6819      	ldr	r1, [r3, #0]
   84a06:	f7ff ff29 	bl	8485c <_malloc_trim_r>
   84a0a:	e7c1      	b.n	84990 <_free_r+0x98>
   84a0c:	1819      	adds	r1, r3, r0
   84a0e:	6849      	ldr	r1, [r1, #4]
   84a10:	07c9      	lsls	r1, r1, #31
   84a12:	d409      	bmi.n	84a28 <_free_r+0x130>
   84a14:	68d9      	ldr	r1, [r3, #12]
   84a16:	4402      	add	r2, r0
   84a18:	689b      	ldr	r3, [r3, #8]
   84a1a:	f042 0001 	orr.w	r0, r2, #1
   84a1e:	60d9      	str	r1, [r3, #12]
   84a20:	608b      	str	r3, [r1, #8]
   84a22:	6068      	str	r0, [r5, #4]
   84a24:	50aa      	str	r2, [r5, r2]
   84a26:	e7b3      	b.n	84990 <_free_r+0x98>
   84a28:	f042 0301 	orr.w	r3, r2, #1
   84a2c:	606b      	str	r3, [r5, #4]
   84a2e:	50aa      	str	r2, [r5, r2]
   84a30:	e7ae      	b.n	84990 <_free_r+0x98>
   84a32:	2b14      	cmp	r3, #20
   84a34:	d814      	bhi.n	84a60 <_free_r+0x168>
   84a36:	f103 045b 	add.w	r4, r3, #91	; 0x5b
   84a3a:	0060      	lsls	r0, r4, #1
   84a3c:	e7b5      	b.n	849aa <_free_r+0xb2>
   84a3e:	684a      	ldr	r2, [r1, #4]
   84a40:	10a4      	asrs	r4, r4, #2
   84a42:	2001      	movs	r0, #1
   84a44:	40a0      	lsls	r0, r4
   84a46:	4302      	orrs	r2, r0
   84a48:	604a      	str	r2, [r1, #4]
   84a4a:	461a      	mov	r2, r3
   84a4c:	e7bc      	b.n	849c8 <_free_r+0xd0>
   84a4e:	f042 0301 	orr.w	r3, r2, #1
   84a52:	614d      	str	r5, [r1, #20]
   84a54:	610d      	str	r5, [r1, #16]
   84a56:	60ec      	str	r4, [r5, #12]
   84a58:	60ac      	str	r4, [r5, #8]
   84a5a:	606b      	str	r3, [r5, #4]
   84a5c:	50aa      	str	r2, [r5, r2]
   84a5e:	e797      	b.n	84990 <_free_r+0x98>
   84a60:	2b54      	cmp	r3, #84	; 0x54
   84a62:	d804      	bhi.n	84a6e <_free_r+0x176>
   84a64:	0b13      	lsrs	r3, r2, #12
   84a66:	f103 046e 	add.w	r4, r3, #110	; 0x6e
   84a6a:	0060      	lsls	r0, r4, #1
   84a6c:	e79d      	b.n	849aa <_free_r+0xb2>
   84a6e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   84a72:	d804      	bhi.n	84a7e <_free_r+0x186>
   84a74:	0bd3      	lsrs	r3, r2, #15
   84a76:	f103 0477 	add.w	r4, r3, #119	; 0x77
   84a7a:	0060      	lsls	r0, r4, #1
   84a7c:	e795      	b.n	849aa <_free_r+0xb2>
   84a7e:	f240 5054 	movw	r0, #1364	; 0x554
   84a82:	4283      	cmp	r3, r0
   84a84:	d804      	bhi.n	84a90 <_free_r+0x198>
   84a86:	0c93      	lsrs	r3, r2, #18
   84a88:	f103 047c 	add.w	r4, r3, #124	; 0x7c
   84a8c:	0060      	lsls	r0, r4, #1
   84a8e:	e78c      	b.n	849aa <_free_r+0xb2>
   84a90:	20fc      	movs	r0, #252	; 0xfc
   84a92:	247e      	movs	r4, #126	; 0x7e
   84a94:	e789      	b.n	849aa <_free_r+0xb2>
   84a96:	bf00      	nop
   84a98:	200705a4 	.word	0x200705a4
   84a9c:	200705ac 	.word	0x200705ac
   84aa0:	200709ac 	.word	0x200709ac
   84aa4:	20078da4 	.word	0x20078da4

00084aa8 <__sfvwrite_r>:
   84aa8:	6893      	ldr	r3, [r2, #8]
   84aaa:	2b00      	cmp	r3, #0
   84aac:	f000 80b1 	beq.w	84c12 <__sfvwrite_r+0x16a>
   84ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84ab4:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
   84ab8:	b083      	sub	sp, #12
   84aba:	f01e 0f08 	tst.w	lr, #8
   84abe:	460c      	mov	r4, r1
   84ac0:	4681      	mov	r9, r0
   84ac2:	4616      	mov	r6, r2
   84ac4:	d028      	beq.n	84b18 <__sfvwrite_r+0x70>
   84ac6:	690b      	ldr	r3, [r1, #16]
   84ac8:	b333      	cbz	r3, 84b18 <__sfvwrite_r+0x70>
   84aca:	f00e 0802 	and.w	r8, lr, #2
   84ace:	fa1f f088 	uxth.w	r0, r8
   84ad2:	6835      	ldr	r5, [r6, #0]
   84ad4:	b380      	cbz	r0, 84b38 <__sfvwrite_r+0x90>
   84ad6:	f04f 0b00 	mov.w	fp, #0
   84ada:	46d8      	mov	r8, fp
   84adc:	f8df a2e4 	ldr.w	sl, [pc, #740]	; 84dc4 <__sfvwrite_r+0x31c>
   84ae0:	f1b8 0f00 	cmp.w	r8, #0
   84ae4:	f000 808f 	beq.w	84c06 <__sfvwrite_r+0x15e>
   84ae8:	45d0      	cmp	r8, sl
   84aea:	4643      	mov	r3, r8
   84aec:	4648      	mov	r0, r9
   84aee:	bf28      	it	cs
   84af0:	4653      	movcs	r3, sl
   84af2:	69e1      	ldr	r1, [r4, #28]
   84af4:	465a      	mov	r2, fp
   84af6:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84af8:	47b8      	blx	r7
   84afa:	2800      	cmp	r0, #0
   84afc:	f340 80a8 	ble.w	84c50 <__sfvwrite_r+0x1a8>
   84b00:	68b3      	ldr	r3, [r6, #8]
   84b02:	4483      	add	fp, r0
   84b04:	1a1b      	subs	r3, r3, r0
   84b06:	ebc0 0808 	rsb	r8, r0, r8
   84b0a:	60b3      	str	r3, [r6, #8]
   84b0c:	2b00      	cmp	r3, #0
   84b0e:	d1e7      	bne.n	84ae0 <__sfvwrite_r+0x38>
   84b10:	2000      	movs	r0, #0
   84b12:	b003      	add	sp, #12
   84b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84b18:	4648      	mov	r0, r9
   84b1a:	4621      	mov	r1, r4
   84b1c:	f7ff fc58 	bl	843d0 <__swsetup_r>
   84b20:	2800      	cmp	r0, #0
   84b22:	f040 8146 	bne.w	84db2 <__sfvwrite_r+0x30a>
   84b26:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
   84b2a:	6835      	ldr	r5, [r6, #0]
   84b2c:	f00e 0802 	and.w	r8, lr, #2
   84b30:	fa1f f088 	uxth.w	r0, r8
   84b34:	2800      	cmp	r0, #0
   84b36:	d1ce      	bne.n	84ad6 <__sfvwrite_r+0x2e>
   84b38:	f01e 0b01 	ands.w	fp, lr, #1
   84b3c:	f040 8091 	bne.w	84c62 <__sfvwrite_r+0x1ba>
   84b40:	46d8      	mov	r8, fp
   84b42:	f1b8 0f00 	cmp.w	r8, #0
   84b46:	d058      	beq.n	84bfa <__sfvwrite_r+0x152>
   84b48:	f41e 7f00 	tst.w	lr, #512	; 0x200
   84b4c:	68a7      	ldr	r7, [r4, #8]
   84b4e:	d062      	beq.n	84c16 <__sfvwrite_r+0x16e>
   84b50:	45b8      	cmp	r8, r7
   84b52:	46ba      	mov	sl, r7
   84b54:	f0c0 80c2 	bcc.w	84cdc <__sfvwrite_r+0x234>
   84b58:	f41e 6f90 	tst.w	lr, #1152	; 0x480
   84b5c:	f000 80c0 	beq.w	84ce0 <__sfvwrite_r+0x238>
   84b60:	6967      	ldr	r7, [r4, #20]
   84b62:	6921      	ldr	r1, [r4, #16]
   84b64:	6823      	ldr	r3, [r4, #0]
   84b66:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   84b6a:	1a5b      	subs	r3, r3, r1
   84b6c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   84b70:	1c58      	adds	r0, r3, #1
   84b72:	107f      	asrs	r7, r7, #1
   84b74:	4440      	add	r0, r8
   84b76:	4287      	cmp	r7, r0
   84b78:	463a      	mov	r2, r7
   84b7a:	bf3c      	itt	cc
   84b7c:	4607      	movcc	r7, r0
   84b7e:	463a      	movcc	r2, r7
   84b80:	f41e 6f80 	tst.w	lr, #1024	; 0x400
   84b84:	9300      	str	r3, [sp, #0]
   84b86:	f000 80fb 	beq.w	84d80 <__sfvwrite_r+0x2d8>
   84b8a:	4611      	mov	r1, r2
   84b8c:	4648      	mov	r0, r9
   84b8e:	f000 f9e9 	bl	84f64 <_malloc_r>
   84b92:	9b00      	ldr	r3, [sp, #0]
   84b94:	4682      	mov	sl, r0
   84b96:	2800      	cmp	r0, #0
   84b98:	f000 810e 	beq.w	84db8 <__sfvwrite_r+0x310>
   84b9c:	461a      	mov	r2, r3
   84b9e:	6921      	ldr	r1, [r4, #16]
   84ba0:	9300      	str	r3, [sp, #0]
   84ba2:	f7fe faf5 	bl	83190 <memcpy>
   84ba6:	89a2      	ldrh	r2, [r4, #12]
   84ba8:	9b00      	ldr	r3, [sp, #0]
   84baa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   84bae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   84bb2:	81a2      	strh	r2, [r4, #12]
   84bb4:	eb0a 0003 	add.w	r0, sl, r3
   84bb8:	f8c4 a010 	str.w	sl, [r4, #16]
   84bbc:	1afb      	subs	r3, r7, r3
   84bbe:	6167      	str	r7, [r4, #20]
   84bc0:	46c2      	mov	sl, r8
   84bc2:	4647      	mov	r7, r8
   84bc4:	6020      	str	r0, [r4, #0]
   84bc6:	60a3      	str	r3, [r4, #8]
   84bc8:	4652      	mov	r2, sl
   84bca:	4659      	mov	r1, fp
   84bcc:	f000 fc9a 	bl	85504 <memmove>
   84bd0:	68a0      	ldr	r0, [r4, #8]
   84bd2:	6822      	ldr	r2, [r4, #0]
   84bd4:	1bc0      	subs	r0, r0, r7
   84bd6:	60a0      	str	r0, [r4, #8]
   84bd8:	4640      	mov	r0, r8
   84bda:	eb02 030a 	add.w	r3, r2, sl
   84bde:	6023      	str	r3, [r4, #0]
   84be0:	68b3      	ldr	r3, [r6, #8]
   84be2:	4483      	add	fp, r0
   84be4:	1a1b      	subs	r3, r3, r0
   84be6:	ebc0 0808 	rsb	r8, r0, r8
   84bea:	60b3      	str	r3, [r6, #8]
   84bec:	2b00      	cmp	r3, #0
   84bee:	d08f      	beq.n	84b10 <__sfvwrite_r+0x68>
   84bf0:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
   84bf4:	f1b8 0f00 	cmp.w	r8, #0
   84bf8:	d1a6      	bne.n	84b48 <__sfvwrite_r+0xa0>
   84bfa:	f8d5 b000 	ldr.w	fp, [r5]
   84bfe:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84c02:	3508      	adds	r5, #8
   84c04:	e79d      	b.n	84b42 <__sfvwrite_r+0x9a>
   84c06:	f8d5 b000 	ldr.w	fp, [r5]
   84c0a:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84c0e:	3508      	adds	r5, #8
   84c10:	e766      	b.n	84ae0 <__sfvwrite_r+0x38>
   84c12:	2000      	movs	r0, #0
   84c14:	4770      	bx	lr
   84c16:	6820      	ldr	r0, [r4, #0]
   84c18:	6923      	ldr	r3, [r4, #16]
   84c1a:	4298      	cmp	r0, r3
   84c1c:	d803      	bhi.n	84c26 <__sfvwrite_r+0x17e>
   84c1e:	6962      	ldr	r2, [r4, #20]
   84c20:	4590      	cmp	r8, r2
   84c22:	f080 8085 	bcs.w	84d30 <__sfvwrite_r+0x288>
   84c26:	4547      	cmp	r7, r8
   84c28:	bf28      	it	cs
   84c2a:	4647      	movcs	r7, r8
   84c2c:	4659      	mov	r1, fp
   84c2e:	463a      	mov	r2, r7
   84c30:	f000 fc68 	bl	85504 <memmove>
   84c34:	68a3      	ldr	r3, [r4, #8]
   84c36:	6822      	ldr	r2, [r4, #0]
   84c38:	1bdb      	subs	r3, r3, r7
   84c3a:	443a      	add	r2, r7
   84c3c:	60a3      	str	r3, [r4, #8]
   84c3e:	6022      	str	r2, [r4, #0]
   84c40:	2b00      	cmp	r3, #0
   84c42:	d149      	bne.n	84cd8 <__sfvwrite_r+0x230>
   84c44:	4648      	mov	r0, r9
   84c46:	4621      	mov	r1, r4
   84c48:	f7ff fcd8 	bl	845fc <_fflush_r>
   84c4c:	2800      	cmp	r0, #0
   84c4e:	d043      	beq.n	84cd8 <__sfvwrite_r+0x230>
   84c50:	89a3      	ldrh	r3, [r4, #12]
   84c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84c56:	f04f 30ff 	mov.w	r0, #4294967295
   84c5a:	81a3      	strh	r3, [r4, #12]
   84c5c:	b003      	add	sp, #12
   84c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84c62:	4680      	mov	r8, r0
   84c64:	4683      	mov	fp, r0
   84c66:	4682      	mov	sl, r0
   84c68:	9000      	str	r0, [sp, #0]
   84c6a:	f1ba 0f00 	cmp.w	sl, #0
   84c6e:	d02b      	beq.n	84cc8 <__sfvwrite_r+0x220>
   84c70:	9b00      	ldr	r3, [sp, #0]
   84c72:	2b00      	cmp	r3, #0
   84c74:	d04f      	beq.n	84d16 <__sfvwrite_r+0x26e>
   84c76:	45d0      	cmp	r8, sl
   84c78:	4643      	mov	r3, r8
   84c7a:	bf28      	it	cs
   84c7c:	4653      	movcs	r3, sl
   84c7e:	6820      	ldr	r0, [r4, #0]
   84c80:	6921      	ldr	r1, [r4, #16]
   84c82:	461f      	mov	r7, r3
   84c84:	4288      	cmp	r0, r1
   84c86:	f8d4 e008 	ldr.w	lr, [r4, #8]
   84c8a:	6962      	ldr	r2, [r4, #20]
   84c8c:	d903      	bls.n	84c96 <__sfvwrite_r+0x1ee>
   84c8e:	eb0e 0c02 	add.w	ip, lr, r2
   84c92:	4563      	cmp	r3, ip
   84c94:	dc5e      	bgt.n	84d54 <__sfvwrite_r+0x2ac>
   84c96:	4293      	cmp	r3, r2
   84c98:	db24      	blt.n	84ce4 <__sfvwrite_r+0x23c>
   84c9a:	4613      	mov	r3, r2
   84c9c:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84c9e:	4648      	mov	r0, r9
   84ca0:	69e1      	ldr	r1, [r4, #28]
   84ca2:	465a      	mov	r2, fp
   84ca4:	47b8      	blx	r7
   84ca6:	1e07      	subs	r7, r0, #0
   84ca8:	ddd2      	ble.n	84c50 <__sfvwrite_r+0x1a8>
   84caa:	ebb8 0807 	subs.w	r8, r8, r7
   84cae:	d029      	beq.n	84d04 <__sfvwrite_r+0x25c>
   84cb0:	68b3      	ldr	r3, [r6, #8]
   84cb2:	44bb      	add	fp, r7
   84cb4:	1bdb      	subs	r3, r3, r7
   84cb6:	ebc7 0a0a 	rsb	sl, r7, sl
   84cba:	60b3      	str	r3, [r6, #8]
   84cbc:	2b00      	cmp	r3, #0
   84cbe:	f43f af27 	beq.w	84b10 <__sfvwrite_r+0x68>
   84cc2:	f1ba 0f00 	cmp.w	sl, #0
   84cc6:	d1d3      	bne.n	84c70 <__sfvwrite_r+0x1c8>
   84cc8:	2300      	movs	r3, #0
   84cca:	f8d5 b000 	ldr.w	fp, [r5]
   84cce:	f8d5 a004 	ldr.w	sl, [r5, #4]
   84cd2:	9300      	str	r3, [sp, #0]
   84cd4:	3508      	adds	r5, #8
   84cd6:	e7c8      	b.n	84c6a <__sfvwrite_r+0x1c2>
   84cd8:	4638      	mov	r0, r7
   84cda:	e781      	b.n	84be0 <__sfvwrite_r+0x138>
   84cdc:	4647      	mov	r7, r8
   84cde:	46c2      	mov	sl, r8
   84ce0:	6820      	ldr	r0, [r4, #0]
   84ce2:	e771      	b.n	84bc8 <__sfvwrite_r+0x120>
   84ce4:	461a      	mov	r2, r3
   84ce6:	4659      	mov	r1, fp
   84ce8:	9301      	str	r3, [sp, #4]
   84cea:	f000 fc0b 	bl	85504 <memmove>
   84cee:	68a2      	ldr	r2, [r4, #8]
   84cf0:	6821      	ldr	r1, [r4, #0]
   84cf2:	9b01      	ldr	r3, [sp, #4]
   84cf4:	ebb8 0807 	subs.w	r8, r8, r7
   84cf8:	eba2 0203 	sub.w	r2, r2, r3
   84cfc:	440b      	add	r3, r1
   84cfe:	60a2      	str	r2, [r4, #8]
   84d00:	6023      	str	r3, [r4, #0]
   84d02:	d1d5      	bne.n	84cb0 <__sfvwrite_r+0x208>
   84d04:	4648      	mov	r0, r9
   84d06:	4621      	mov	r1, r4
   84d08:	f7ff fc78 	bl	845fc <_fflush_r>
   84d0c:	2800      	cmp	r0, #0
   84d0e:	d19f      	bne.n	84c50 <__sfvwrite_r+0x1a8>
   84d10:	f8cd 8000 	str.w	r8, [sp]
   84d14:	e7cc      	b.n	84cb0 <__sfvwrite_r+0x208>
   84d16:	4658      	mov	r0, fp
   84d18:	210a      	movs	r1, #10
   84d1a:	4652      	mov	r2, sl
   84d1c:	f000 fba8 	bl	85470 <memchr>
   84d20:	2800      	cmp	r0, #0
   84d22:	d041      	beq.n	84da8 <__sfvwrite_r+0x300>
   84d24:	3001      	adds	r0, #1
   84d26:	2301      	movs	r3, #1
   84d28:	ebcb 0800 	rsb	r8, fp, r0
   84d2c:	9300      	str	r3, [sp, #0]
   84d2e:	e7a2      	b.n	84c76 <__sfvwrite_r+0x1ce>
   84d30:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   84d34:	4543      	cmp	r3, r8
   84d36:	bf28      	it	cs
   84d38:	4643      	movcs	r3, r8
   84d3a:	fb93 f3f2 	sdiv	r3, r3, r2
   84d3e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84d40:	fb03 f302 	mul.w	r3, r3, r2
   84d44:	4648      	mov	r0, r9
   84d46:	69e1      	ldr	r1, [r4, #28]
   84d48:	465a      	mov	r2, fp
   84d4a:	47b8      	blx	r7
   84d4c:	2800      	cmp	r0, #0
   84d4e:	f73f af47 	bgt.w	84be0 <__sfvwrite_r+0x138>
   84d52:	e77d      	b.n	84c50 <__sfvwrite_r+0x1a8>
   84d54:	4662      	mov	r2, ip
   84d56:	4659      	mov	r1, fp
   84d58:	f8cd c004 	str.w	ip, [sp, #4]
   84d5c:	f000 fbd2 	bl	85504 <memmove>
   84d60:	6823      	ldr	r3, [r4, #0]
   84d62:	f8dd c004 	ldr.w	ip, [sp, #4]
   84d66:	4648      	mov	r0, r9
   84d68:	4463      	add	r3, ip
   84d6a:	6023      	str	r3, [r4, #0]
   84d6c:	4621      	mov	r1, r4
   84d6e:	f7ff fc45 	bl	845fc <_fflush_r>
   84d72:	f8dd c004 	ldr.w	ip, [sp, #4]
   84d76:	2800      	cmp	r0, #0
   84d78:	f47f af6a 	bne.w	84c50 <__sfvwrite_r+0x1a8>
   84d7c:	4667      	mov	r7, ip
   84d7e:	e794      	b.n	84caa <__sfvwrite_r+0x202>
   84d80:	4648      	mov	r0, r9
   84d82:	f000 fc27 	bl	855d4 <_realloc_r>
   84d86:	9b00      	ldr	r3, [sp, #0]
   84d88:	4682      	mov	sl, r0
   84d8a:	2800      	cmp	r0, #0
   84d8c:	f47f af12 	bne.w	84bb4 <__sfvwrite_r+0x10c>
   84d90:	4648      	mov	r0, r9
   84d92:	6921      	ldr	r1, [r4, #16]
   84d94:	f7ff fdb0 	bl	848f8 <_free_r>
   84d98:	89a3      	ldrh	r3, [r4, #12]
   84d9a:	220c      	movs	r2, #12
   84d9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   84da0:	b29b      	uxth	r3, r3
   84da2:	f8c9 2000 	str.w	r2, [r9]
   84da6:	e754      	b.n	84c52 <__sfvwrite_r+0x1aa>
   84da8:	2301      	movs	r3, #1
   84daa:	f10a 0801 	add.w	r8, sl, #1
   84dae:	9300      	str	r3, [sp, #0]
   84db0:	e761      	b.n	84c76 <__sfvwrite_r+0x1ce>
   84db2:	f04f 30ff 	mov.w	r0, #4294967295
   84db6:	e6ac      	b.n	84b12 <__sfvwrite_r+0x6a>
   84db8:	230c      	movs	r3, #12
   84dba:	f8c9 3000 	str.w	r3, [r9]
   84dbe:	89a3      	ldrh	r3, [r4, #12]
   84dc0:	e747      	b.n	84c52 <__sfvwrite_r+0x1aa>
   84dc2:	bf00      	nop
   84dc4:	7ffffc00 	.word	0x7ffffc00

00084dc8 <_fwalk>:
   84dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84dcc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   84dd0:	d01a      	beq.n	84e08 <_fwalk+0x40>
   84dd2:	4688      	mov	r8, r1
   84dd4:	2600      	movs	r6, #0
   84dd6:	687d      	ldr	r5, [r7, #4]
   84dd8:	68bc      	ldr	r4, [r7, #8]
   84dda:	3d01      	subs	r5, #1
   84ddc:	d40e      	bmi.n	84dfc <_fwalk+0x34>
   84dde:	89a3      	ldrh	r3, [r4, #12]
   84de0:	3d01      	subs	r5, #1
   84de2:	2b01      	cmp	r3, #1
   84de4:	d906      	bls.n	84df4 <_fwalk+0x2c>
   84de6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   84dea:	3301      	adds	r3, #1
   84dec:	d002      	beq.n	84df4 <_fwalk+0x2c>
   84dee:	4620      	mov	r0, r4
   84df0:	47c0      	blx	r8
   84df2:	4306      	orrs	r6, r0
   84df4:	1c6b      	adds	r3, r5, #1
   84df6:	f104 0468 	add.w	r4, r4, #104	; 0x68
   84dfa:	d1f0      	bne.n	84dde <_fwalk+0x16>
   84dfc:	683f      	ldr	r7, [r7, #0]
   84dfe:	2f00      	cmp	r7, #0
   84e00:	d1e9      	bne.n	84dd6 <_fwalk+0xe>
   84e02:	4630      	mov	r0, r6
   84e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e08:	463e      	mov	r6, r7
   84e0a:	4630      	mov	r0, r6
   84e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00084e10 <_fwalk_reent>:
   84e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   84e14:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   84e18:	d01e      	beq.n	84e58 <_fwalk_reent+0x48>
   84e1a:	4688      	mov	r8, r1
   84e1c:	4607      	mov	r7, r0
   84e1e:	f04f 0900 	mov.w	r9, #0
   84e22:	6875      	ldr	r5, [r6, #4]
   84e24:	68b4      	ldr	r4, [r6, #8]
   84e26:	3d01      	subs	r5, #1
   84e28:	d410      	bmi.n	84e4c <_fwalk_reent+0x3c>
   84e2a:	89a3      	ldrh	r3, [r4, #12]
   84e2c:	3d01      	subs	r5, #1
   84e2e:	2b01      	cmp	r3, #1
   84e30:	d908      	bls.n	84e44 <_fwalk_reent+0x34>
   84e32:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   84e36:	3301      	adds	r3, #1
   84e38:	d004      	beq.n	84e44 <_fwalk_reent+0x34>
   84e3a:	4638      	mov	r0, r7
   84e3c:	4621      	mov	r1, r4
   84e3e:	47c0      	blx	r8
   84e40:	ea49 0900 	orr.w	r9, r9, r0
   84e44:	1c6b      	adds	r3, r5, #1
   84e46:	f104 0468 	add.w	r4, r4, #104	; 0x68
   84e4a:	d1ee      	bne.n	84e2a <_fwalk_reent+0x1a>
   84e4c:	6836      	ldr	r6, [r6, #0]
   84e4e:	2e00      	cmp	r6, #0
   84e50:	d1e7      	bne.n	84e22 <_fwalk_reent+0x12>
   84e52:	4648      	mov	r0, r9
   84e54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84e58:	46b1      	mov	r9, r6
   84e5a:	4648      	mov	r0, r9
   84e5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00084e60 <__locale_charset>:
   84e60:	4800      	ldr	r0, [pc, #0]	; (84e64 <__locale_charset+0x4>)
   84e62:	4770      	bx	lr
   84e64:	20070580 	.word	0x20070580

00084e68 <__locale_mb_cur_max>:
   84e68:	4b01      	ldr	r3, [pc, #4]	; (84e70 <__locale_mb_cur_max+0x8>)
   84e6a:	6818      	ldr	r0, [r3, #0]
   84e6c:	4770      	bx	lr
   84e6e:	bf00      	nop
   84e70:	200705a0 	.word	0x200705a0

00084e74 <__smakebuf_r>:
   84e74:	898b      	ldrh	r3, [r1, #12]
   84e76:	b29a      	uxth	r2, r3
   84e78:	f012 0f02 	tst.w	r2, #2
   84e7c:	d13c      	bne.n	84ef8 <__smakebuf_r+0x84>
   84e7e:	b5f0      	push	{r4, r5, r6, r7, lr}
   84e80:	460c      	mov	r4, r1
   84e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84e86:	b091      	sub	sp, #68	; 0x44
   84e88:	2900      	cmp	r1, #0
   84e8a:	4605      	mov	r5, r0
   84e8c:	db19      	blt.n	84ec2 <__smakebuf_r+0x4e>
   84e8e:	aa01      	add	r2, sp, #4
   84e90:	f000 ffbc 	bl	85e0c <_fstat_r>
   84e94:	2800      	cmp	r0, #0
   84e96:	db12      	blt.n	84ebe <__smakebuf_r+0x4a>
   84e98:	9b02      	ldr	r3, [sp, #8]
   84e9a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   84e9e:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
   84ea2:	fab7 f787 	clz	r7, r7
   84ea6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   84eaa:	ea4f 1757 	mov.w	r7, r7, lsr #5
   84eae:	d02a      	beq.n	84f06 <__smakebuf_r+0x92>
   84eb0:	89a3      	ldrh	r3, [r4, #12]
   84eb2:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84eb6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84eba:	81a3      	strh	r3, [r4, #12]
   84ebc:	e00b      	b.n	84ed6 <__smakebuf_r+0x62>
   84ebe:	89a3      	ldrh	r3, [r4, #12]
   84ec0:	b29a      	uxth	r2, r3
   84ec2:	f012 0f80 	tst.w	r2, #128	; 0x80
   84ec6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84eca:	81a3      	strh	r3, [r4, #12]
   84ecc:	bf0c      	ite	eq
   84ece:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   84ed2:	2640      	movne	r6, #64	; 0x40
   84ed4:	2700      	movs	r7, #0
   84ed6:	4628      	mov	r0, r5
   84ed8:	4631      	mov	r1, r6
   84eda:	f000 f843 	bl	84f64 <_malloc_r>
   84ede:	89a3      	ldrh	r3, [r4, #12]
   84ee0:	b340      	cbz	r0, 84f34 <__smakebuf_r+0xc0>
   84ee2:	4a1a      	ldr	r2, [pc, #104]	; (84f4c <__smakebuf_r+0xd8>)
   84ee4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84ee8:	63ea      	str	r2, [r5, #60]	; 0x3c
   84eea:	81a3      	strh	r3, [r4, #12]
   84eec:	6020      	str	r0, [r4, #0]
   84eee:	6120      	str	r0, [r4, #16]
   84ef0:	6166      	str	r6, [r4, #20]
   84ef2:	b99f      	cbnz	r7, 84f1c <__smakebuf_r+0xa8>
   84ef4:	b011      	add	sp, #68	; 0x44
   84ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84ef8:	f101 0343 	add.w	r3, r1, #67	; 0x43
   84efc:	2201      	movs	r2, #1
   84efe:	600b      	str	r3, [r1, #0]
   84f00:	610b      	str	r3, [r1, #16]
   84f02:	614a      	str	r2, [r1, #20]
   84f04:	4770      	bx	lr
   84f06:	4b12      	ldr	r3, [pc, #72]	; (84f50 <__smakebuf_r+0xdc>)
   84f08:	6aa2      	ldr	r2, [r4, #40]	; 0x28
   84f0a:	429a      	cmp	r2, r3
   84f0c:	d1d0      	bne.n	84eb0 <__smakebuf_r+0x3c>
   84f0e:	89a3      	ldrh	r3, [r4, #12]
   84f10:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84f14:	4333      	orrs	r3, r6
   84f16:	81a3      	strh	r3, [r4, #12]
   84f18:	64e6      	str	r6, [r4, #76]	; 0x4c
   84f1a:	e7dc      	b.n	84ed6 <__smakebuf_r+0x62>
   84f1c:	4628      	mov	r0, r5
   84f1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84f22:	f000 ff87 	bl	85e34 <_isatty_r>
   84f26:	2800      	cmp	r0, #0
   84f28:	d0e4      	beq.n	84ef4 <__smakebuf_r+0x80>
   84f2a:	89a3      	ldrh	r3, [r4, #12]
   84f2c:	f043 0301 	orr.w	r3, r3, #1
   84f30:	81a3      	strh	r3, [r4, #12]
   84f32:	e7df      	b.n	84ef4 <__smakebuf_r+0x80>
   84f34:	059a      	lsls	r2, r3, #22
   84f36:	d4dd      	bmi.n	84ef4 <__smakebuf_r+0x80>
   84f38:	f104 0243 	add.w	r2, r4, #67	; 0x43
   84f3c:	f043 0302 	orr.w	r3, r3, #2
   84f40:	2101      	movs	r1, #1
   84f42:	81a3      	strh	r3, [r4, #12]
   84f44:	6022      	str	r2, [r4, #0]
   84f46:	6122      	str	r2, [r4, #16]
   84f48:	6161      	str	r1, [r4, #20]
   84f4a:	e7d3      	b.n	84ef4 <__smakebuf_r+0x80>
   84f4c:	0008464d 	.word	0x0008464d
   84f50:	00085b59 	.word	0x00085b59

00084f54 <malloc>:
   84f54:	4b02      	ldr	r3, [pc, #8]	; (84f60 <malloc+0xc>)
   84f56:	4601      	mov	r1, r0
   84f58:	6818      	ldr	r0, [r3, #0]
   84f5a:	f000 b803 	b.w	84f64 <_malloc_r>
   84f5e:	bf00      	nop
   84f60:	20070578 	.word	0x20070578

00084f64 <_malloc_r>:
   84f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84f68:	f101 050b 	add.w	r5, r1, #11
   84f6c:	2d16      	cmp	r5, #22
   84f6e:	b083      	sub	sp, #12
   84f70:	4606      	mov	r6, r0
   84f72:	d927      	bls.n	84fc4 <_malloc_r+0x60>
   84f74:	f035 0507 	bics.w	r5, r5, #7
   84f78:	f100 80b6 	bmi.w	850e8 <_malloc_r+0x184>
   84f7c:	42a9      	cmp	r1, r5
   84f7e:	f200 80b3 	bhi.w	850e8 <_malloc_r+0x184>
   84f82:	f000 fb23 	bl	855cc <__malloc_lock>
   84f86:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   84f8a:	d222      	bcs.n	84fd2 <_malloc_r+0x6e>
   84f8c:	4fbc      	ldr	r7, [pc, #752]	; (85280 <_malloc_r+0x31c>)
   84f8e:	08e8      	lsrs	r0, r5, #3
   84f90:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
   84f94:	68dc      	ldr	r4, [r3, #12]
   84f96:	429c      	cmp	r4, r3
   84f98:	f000 81bc 	beq.w	85314 <_malloc_r+0x3b0>
   84f9c:	6863      	ldr	r3, [r4, #4]
   84f9e:	68e1      	ldr	r1, [r4, #12]
   84fa0:	f023 0303 	bic.w	r3, r3, #3
   84fa4:	4423      	add	r3, r4
   84fa6:	685a      	ldr	r2, [r3, #4]
   84fa8:	68a5      	ldr	r5, [r4, #8]
   84faa:	f042 0201 	orr.w	r2, r2, #1
   84fae:	60e9      	str	r1, [r5, #12]
   84fb0:	4630      	mov	r0, r6
   84fb2:	608d      	str	r5, [r1, #8]
   84fb4:	605a      	str	r2, [r3, #4]
   84fb6:	f000 fb0b 	bl	855d0 <__malloc_unlock>
   84fba:	3408      	adds	r4, #8
   84fbc:	4620      	mov	r0, r4
   84fbe:	b003      	add	sp, #12
   84fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84fc4:	2910      	cmp	r1, #16
   84fc6:	f200 808f 	bhi.w	850e8 <_malloc_r+0x184>
   84fca:	f000 faff 	bl	855cc <__malloc_lock>
   84fce:	2510      	movs	r5, #16
   84fd0:	e7dc      	b.n	84f8c <_malloc_r+0x28>
   84fd2:	0a68      	lsrs	r0, r5, #9
   84fd4:	f000 808f 	beq.w	850f6 <_malloc_r+0x192>
   84fd8:	2804      	cmp	r0, #4
   84fda:	f200 8147 	bhi.w	8526c <_malloc_r+0x308>
   84fde:	09a8      	lsrs	r0, r5, #6
   84fe0:	3038      	adds	r0, #56	; 0x38
   84fe2:	0041      	lsls	r1, r0, #1
   84fe4:	4fa6      	ldr	r7, [pc, #664]	; (85280 <_malloc_r+0x31c>)
   84fe6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   84fea:	68cc      	ldr	r4, [r1, #12]
   84fec:	42a1      	cmp	r1, r4
   84fee:	d106      	bne.n	84ffe <_malloc_r+0x9a>
   84ff0:	e00c      	b.n	8500c <_malloc_r+0xa8>
   84ff2:	2a00      	cmp	r2, #0
   84ff4:	f280 8082 	bge.w	850fc <_malloc_r+0x198>
   84ff8:	68e4      	ldr	r4, [r4, #12]
   84ffa:	42a1      	cmp	r1, r4
   84ffc:	d006      	beq.n	8500c <_malloc_r+0xa8>
   84ffe:	6863      	ldr	r3, [r4, #4]
   85000:	f023 0303 	bic.w	r3, r3, #3
   85004:	1b5a      	subs	r2, r3, r5
   85006:	2a0f      	cmp	r2, #15
   85008:	ddf3      	ble.n	84ff2 <_malloc_r+0x8e>
   8500a:	3801      	subs	r0, #1
   8500c:	3001      	adds	r0, #1
   8500e:	499c      	ldr	r1, [pc, #624]	; (85280 <_malloc_r+0x31c>)
   85010:	693c      	ldr	r4, [r7, #16]
   85012:	f101 0e08 	add.w	lr, r1, #8
   85016:	4574      	cmp	r4, lr
   85018:	f000 8171 	beq.w	852fe <_malloc_r+0x39a>
   8501c:	6863      	ldr	r3, [r4, #4]
   8501e:	f023 0303 	bic.w	r3, r3, #3
   85022:	1b5a      	subs	r2, r3, r5
   85024:	2a0f      	cmp	r2, #15
   85026:	f300 8157 	bgt.w	852d8 <_malloc_r+0x374>
   8502a:	2a00      	cmp	r2, #0
   8502c:	f8c1 e014 	str.w	lr, [r1, #20]
   85030:	f8c1 e010 	str.w	lr, [r1, #16]
   85034:	da66      	bge.n	85104 <_malloc_r+0x1a0>
   85036:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8503a:	f080 812d 	bcs.w	85298 <_malloc_r+0x334>
   8503e:	08db      	lsrs	r3, r3, #3
   85040:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
   85044:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   85048:	684a      	ldr	r2, [r1, #4]
   8504a:	2301      	movs	r3, #1
   8504c:	fa03 f30c 	lsl.w	r3, r3, ip
   85050:	f8d8 c008 	ldr.w	ip, [r8, #8]
   85054:	4313      	orrs	r3, r2
   85056:	f8c4 c008 	str.w	ip, [r4, #8]
   8505a:	f8c4 800c 	str.w	r8, [r4, #12]
   8505e:	604b      	str	r3, [r1, #4]
   85060:	f8c8 4008 	str.w	r4, [r8, #8]
   85064:	f8cc 400c 	str.w	r4, [ip, #12]
   85068:	1082      	asrs	r2, r0, #2
   8506a:	2401      	movs	r4, #1
   8506c:	4094      	lsls	r4, r2
   8506e:	429c      	cmp	r4, r3
   85070:	d855      	bhi.n	8511e <_malloc_r+0x1ba>
   85072:	4223      	tst	r3, r4
   85074:	d106      	bne.n	85084 <_malloc_r+0x120>
   85076:	f020 0003 	bic.w	r0, r0, #3
   8507a:	0064      	lsls	r4, r4, #1
   8507c:	4223      	tst	r3, r4
   8507e:	f100 0004 	add.w	r0, r0, #4
   85082:	d0fa      	beq.n	8507a <_malloc_r+0x116>
   85084:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
   85088:	46c4      	mov	ip, r8
   8508a:	4681      	mov	r9, r0
   8508c:	f8dc 300c 	ldr.w	r3, [ip, #12]
   85090:	459c      	cmp	ip, r3
   85092:	d107      	bne.n	850a4 <_malloc_r+0x140>
   85094:	e135      	b.n	85302 <_malloc_r+0x39e>
   85096:	2900      	cmp	r1, #0
   85098:	f280 8145 	bge.w	85326 <_malloc_r+0x3c2>
   8509c:	68db      	ldr	r3, [r3, #12]
   8509e:	459c      	cmp	ip, r3
   850a0:	f000 812f 	beq.w	85302 <_malloc_r+0x39e>
   850a4:	685a      	ldr	r2, [r3, #4]
   850a6:	f022 0203 	bic.w	r2, r2, #3
   850aa:	1b51      	subs	r1, r2, r5
   850ac:	290f      	cmp	r1, #15
   850ae:	ddf2      	ble.n	85096 <_malloc_r+0x132>
   850b0:	461c      	mov	r4, r3
   850b2:	68da      	ldr	r2, [r3, #12]
   850b4:	f854 cf08 	ldr.w	ip, [r4, #8]!
   850b8:	f045 0901 	orr.w	r9, r5, #1
   850bc:	f041 0801 	orr.w	r8, r1, #1
   850c0:	441d      	add	r5, r3
   850c2:	f8c3 9004 	str.w	r9, [r3, #4]
   850c6:	4630      	mov	r0, r6
   850c8:	f8cc 200c 	str.w	r2, [ip, #12]
   850cc:	f8c2 c008 	str.w	ip, [r2, #8]
   850d0:	617d      	str	r5, [r7, #20]
   850d2:	613d      	str	r5, [r7, #16]
   850d4:	f8c5 e00c 	str.w	lr, [r5, #12]
   850d8:	f8c5 e008 	str.w	lr, [r5, #8]
   850dc:	f8c5 8004 	str.w	r8, [r5, #4]
   850e0:	5069      	str	r1, [r5, r1]
   850e2:	f000 fa75 	bl	855d0 <__malloc_unlock>
   850e6:	e769      	b.n	84fbc <_malloc_r+0x58>
   850e8:	2400      	movs	r4, #0
   850ea:	4620      	mov	r0, r4
   850ec:	230c      	movs	r3, #12
   850ee:	6033      	str	r3, [r6, #0]
   850f0:	b003      	add	sp, #12
   850f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   850f6:	217e      	movs	r1, #126	; 0x7e
   850f8:	203f      	movs	r0, #63	; 0x3f
   850fa:	e773      	b.n	84fe4 <_malloc_r+0x80>
   850fc:	4423      	add	r3, r4
   850fe:	685a      	ldr	r2, [r3, #4]
   85100:	68e1      	ldr	r1, [r4, #12]
   85102:	e751      	b.n	84fa8 <_malloc_r+0x44>
   85104:	4423      	add	r3, r4
   85106:	685a      	ldr	r2, [r3, #4]
   85108:	4630      	mov	r0, r6
   8510a:	f042 0201 	orr.w	r2, r2, #1
   8510e:	605a      	str	r2, [r3, #4]
   85110:	3408      	adds	r4, #8
   85112:	f000 fa5d 	bl	855d0 <__malloc_unlock>
   85116:	4620      	mov	r0, r4
   85118:	b003      	add	sp, #12
   8511a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8511e:	68bc      	ldr	r4, [r7, #8]
   85120:	6863      	ldr	r3, [r4, #4]
   85122:	f023 0803 	bic.w	r8, r3, #3
   85126:	4545      	cmp	r5, r8
   85128:	d804      	bhi.n	85134 <_malloc_r+0x1d0>
   8512a:	ebc5 0308 	rsb	r3, r5, r8
   8512e:	2b0f      	cmp	r3, #15
   85130:	f300 808c 	bgt.w	8524c <_malloc_r+0x2e8>
   85134:	4b53      	ldr	r3, [pc, #332]	; (85284 <_malloc_r+0x320>)
   85136:	f8df a15c 	ldr.w	sl, [pc, #348]	; 85294 <_malloc_r+0x330>
   8513a:	681a      	ldr	r2, [r3, #0]
   8513c:	f8da 3000 	ldr.w	r3, [sl]
   85140:	442a      	add	r2, r5
   85142:	3301      	adds	r3, #1
   85144:	eb04 0b08 	add.w	fp, r4, r8
   85148:	f000 8151 	beq.w	853ee <_malloc_r+0x48a>
   8514c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   85150:	320f      	adds	r2, #15
   85152:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   85156:	f022 020f 	bic.w	r2, r2, #15
   8515a:	4611      	mov	r1, r2
   8515c:	4630      	mov	r0, r6
   8515e:	9201      	str	r2, [sp, #4]
   85160:	f000 fcba 	bl	85ad8 <_sbrk_r>
   85164:	f1b0 3fff 	cmp.w	r0, #4294967295
   85168:	4681      	mov	r9, r0
   8516a:	9a01      	ldr	r2, [sp, #4]
   8516c:	f000 8148 	beq.w	85400 <_malloc_r+0x49c>
   85170:	4583      	cmp	fp, r0
   85172:	f200 80ef 	bhi.w	85354 <_malloc_r+0x3f0>
   85176:	4b44      	ldr	r3, [pc, #272]	; (85288 <_malloc_r+0x324>)
   85178:	45cb      	cmp	fp, r9
   8517a:	6819      	ldr	r1, [r3, #0]
   8517c:	4411      	add	r1, r2
   8517e:	6019      	str	r1, [r3, #0]
   85180:	f000 8143 	beq.w	8540a <_malloc_r+0x4a6>
   85184:	f8da 0000 	ldr.w	r0, [sl]
   85188:	f8df e108 	ldr.w	lr, [pc, #264]	; 85294 <_malloc_r+0x330>
   8518c:	3001      	adds	r0, #1
   8518e:	bf1b      	ittet	ne
   85190:	ebcb 0b09 	rsbne	fp, fp, r9
   85194:	4459      	addne	r1, fp
   85196:	f8ce 9000 	streq.w	r9, [lr]
   8519a:	6019      	strne	r1, [r3, #0]
   8519c:	f019 0107 	ands.w	r1, r9, #7
   851a0:	f000 8108 	beq.w	853b4 <_malloc_r+0x450>
   851a4:	f1c1 0008 	rsb	r0, r1, #8
   851a8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   851ac:	4481      	add	r9, r0
   851ae:	3108      	adds	r1, #8
   851b0:	444a      	add	r2, r9
   851b2:	f3c2 020b 	ubfx	r2, r2, #0, #12
   851b6:	ebc2 0a01 	rsb	sl, r2, r1
   851ba:	4651      	mov	r1, sl
   851bc:	4630      	mov	r0, r6
   851be:	9301      	str	r3, [sp, #4]
   851c0:	f000 fc8a 	bl	85ad8 <_sbrk_r>
   851c4:	1c43      	adds	r3, r0, #1
   851c6:	9b01      	ldr	r3, [sp, #4]
   851c8:	f000 812d 	beq.w	85426 <_malloc_r+0x4c2>
   851cc:	ebc9 0200 	rsb	r2, r9, r0
   851d0:	4452      	add	r2, sl
   851d2:	f042 0201 	orr.w	r2, r2, #1
   851d6:	6819      	ldr	r1, [r3, #0]
   851d8:	42bc      	cmp	r4, r7
   851da:	4451      	add	r1, sl
   851dc:	f8c7 9008 	str.w	r9, [r7, #8]
   851e0:	6019      	str	r1, [r3, #0]
   851e2:	f8c9 2004 	str.w	r2, [r9, #4]
   851e6:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 85288 <_malloc_r+0x324>
   851ea:	d016      	beq.n	8521a <_malloc_r+0x2b6>
   851ec:	f1b8 0f0f 	cmp.w	r8, #15
   851f0:	f240 80ef 	bls.w	853d2 <_malloc_r+0x46e>
   851f4:	6862      	ldr	r2, [r4, #4]
   851f6:	f1a8 030c 	sub.w	r3, r8, #12
   851fa:	f023 0307 	bic.w	r3, r3, #7
   851fe:	f002 0201 	and.w	r2, r2, #1
   85202:	18e0      	adds	r0, r4, r3
   85204:	f04f 0e05 	mov.w	lr, #5
   85208:	431a      	orrs	r2, r3
   8520a:	2b0f      	cmp	r3, #15
   8520c:	6062      	str	r2, [r4, #4]
   8520e:	f8c0 e004 	str.w	lr, [r0, #4]
   85212:	f8c0 e008 	str.w	lr, [r0, #8]
   85216:	f200 810a 	bhi.w	8542e <_malloc_r+0x4ca>
   8521a:	4b1c      	ldr	r3, [pc, #112]	; (8528c <_malloc_r+0x328>)
   8521c:	68bc      	ldr	r4, [r7, #8]
   8521e:	681a      	ldr	r2, [r3, #0]
   85220:	4291      	cmp	r1, r2
   85222:	bf88      	it	hi
   85224:	6019      	strhi	r1, [r3, #0]
   85226:	4b1a      	ldr	r3, [pc, #104]	; (85290 <_malloc_r+0x32c>)
   85228:	681a      	ldr	r2, [r3, #0]
   8522a:	4291      	cmp	r1, r2
   8522c:	6862      	ldr	r2, [r4, #4]
   8522e:	bf88      	it	hi
   85230:	6019      	strhi	r1, [r3, #0]
   85232:	f022 0203 	bic.w	r2, r2, #3
   85236:	4295      	cmp	r5, r2
   85238:	eba2 0305 	sub.w	r3, r2, r5
   8523c:	d801      	bhi.n	85242 <_malloc_r+0x2de>
   8523e:	2b0f      	cmp	r3, #15
   85240:	dc04      	bgt.n	8524c <_malloc_r+0x2e8>
   85242:	4630      	mov	r0, r6
   85244:	f000 f9c4 	bl	855d0 <__malloc_unlock>
   85248:	2400      	movs	r4, #0
   8524a:	e6b7      	b.n	84fbc <_malloc_r+0x58>
   8524c:	f045 0201 	orr.w	r2, r5, #1
   85250:	f043 0301 	orr.w	r3, r3, #1
   85254:	4425      	add	r5, r4
   85256:	6062      	str	r2, [r4, #4]
   85258:	4630      	mov	r0, r6
   8525a:	60bd      	str	r5, [r7, #8]
   8525c:	3408      	adds	r4, #8
   8525e:	606b      	str	r3, [r5, #4]
   85260:	f000 f9b6 	bl	855d0 <__malloc_unlock>
   85264:	4620      	mov	r0, r4
   85266:	b003      	add	sp, #12
   85268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8526c:	2814      	cmp	r0, #20
   8526e:	d969      	bls.n	85344 <_malloc_r+0x3e0>
   85270:	2854      	cmp	r0, #84	; 0x54
   85272:	f200 8098 	bhi.w	853a6 <_malloc_r+0x442>
   85276:	0b28      	lsrs	r0, r5, #12
   85278:	306e      	adds	r0, #110	; 0x6e
   8527a:	0041      	lsls	r1, r0, #1
   8527c:	e6b2      	b.n	84fe4 <_malloc_r+0x80>
   8527e:	bf00      	nop
   85280:	200705a4 	.word	0x200705a4
   85284:	20078da4 	.word	0x20078da4
   85288:	20078da8 	.word	0x20078da8
   8528c:	20078da0 	.word	0x20078da0
   85290:	20078d9c 	.word	0x20078d9c
   85294:	200709b0 	.word	0x200709b0
   85298:	0a5a      	lsrs	r2, r3, #9
   8529a:	2a04      	cmp	r2, #4
   8529c:	d955      	bls.n	8534a <_malloc_r+0x3e6>
   8529e:	2a14      	cmp	r2, #20
   852a0:	f200 80a7 	bhi.w	853f2 <_malloc_r+0x48e>
   852a4:	325b      	adds	r2, #91	; 0x5b
   852a6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   852aa:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
   852ae:	f8dc 1008 	ldr.w	r1, [ip, #8]
   852b2:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 8546c <_malloc_r+0x508>
   852b6:	4561      	cmp	r1, ip
   852b8:	d07f      	beq.n	853ba <_malloc_r+0x456>
   852ba:	684a      	ldr	r2, [r1, #4]
   852bc:	f022 0203 	bic.w	r2, r2, #3
   852c0:	4293      	cmp	r3, r2
   852c2:	d202      	bcs.n	852ca <_malloc_r+0x366>
   852c4:	6889      	ldr	r1, [r1, #8]
   852c6:	458c      	cmp	ip, r1
   852c8:	d1f7      	bne.n	852ba <_malloc_r+0x356>
   852ca:	68ca      	ldr	r2, [r1, #12]
   852cc:	687b      	ldr	r3, [r7, #4]
   852ce:	60e2      	str	r2, [r4, #12]
   852d0:	60a1      	str	r1, [r4, #8]
   852d2:	6094      	str	r4, [r2, #8]
   852d4:	60cc      	str	r4, [r1, #12]
   852d6:	e6c7      	b.n	85068 <_malloc_r+0x104>
   852d8:	f045 0701 	orr.w	r7, r5, #1
   852dc:	f042 0301 	orr.w	r3, r2, #1
   852e0:	4425      	add	r5, r4
   852e2:	6067      	str	r7, [r4, #4]
   852e4:	4630      	mov	r0, r6
   852e6:	614d      	str	r5, [r1, #20]
   852e8:	610d      	str	r5, [r1, #16]
   852ea:	f8c5 e00c 	str.w	lr, [r5, #12]
   852ee:	f8c5 e008 	str.w	lr, [r5, #8]
   852f2:	606b      	str	r3, [r5, #4]
   852f4:	50aa      	str	r2, [r5, r2]
   852f6:	3408      	adds	r4, #8
   852f8:	f000 f96a 	bl	855d0 <__malloc_unlock>
   852fc:	e65e      	b.n	84fbc <_malloc_r+0x58>
   852fe:	684b      	ldr	r3, [r1, #4]
   85300:	e6b2      	b.n	85068 <_malloc_r+0x104>
   85302:	f109 0901 	add.w	r9, r9, #1
   85306:	f019 0f03 	tst.w	r9, #3
   8530a:	f10c 0c08 	add.w	ip, ip, #8
   8530e:	f47f aebd 	bne.w	8508c <_malloc_r+0x128>
   85312:	e02c      	b.n	8536e <_malloc_r+0x40a>
   85314:	f104 0308 	add.w	r3, r4, #8
   85318:	6964      	ldr	r4, [r4, #20]
   8531a:	42a3      	cmp	r3, r4
   8531c:	bf08      	it	eq
   8531e:	3002      	addeq	r0, #2
   85320:	f43f ae75 	beq.w	8500e <_malloc_r+0xaa>
   85324:	e63a      	b.n	84f9c <_malloc_r+0x38>
   85326:	461c      	mov	r4, r3
   85328:	441a      	add	r2, r3
   8532a:	6851      	ldr	r1, [r2, #4]
   8532c:	68db      	ldr	r3, [r3, #12]
   8532e:	f854 5f08 	ldr.w	r5, [r4, #8]!
   85332:	f041 0101 	orr.w	r1, r1, #1
   85336:	6051      	str	r1, [r2, #4]
   85338:	4630      	mov	r0, r6
   8533a:	60eb      	str	r3, [r5, #12]
   8533c:	609d      	str	r5, [r3, #8]
   8533e:	f000 f947 	bl	855d0 <__malloc_unlock>
   85342:	e63b      	b.n	84fbc <_malloc_r+0x58>
   85344:	305b      	adds	r0, #91	; 0x5b
   85346:	0041      	lsls	r1, r0, #1
   85348:	e64c      	b.n	84fe4 <_malloc_r+0x80>
   8534a:	099a      	lsrs	r2, r3, #6
   8534c:	3238      	adds	r2, #56	; 0x38
   8534e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   85352:	e7aa      	b.n	852aa <_malloc_r+0x346>
   85354:	42bc      	cmp	r4, r7
   85356:	4b45      	ldr	r3, [pc, #276]	; (8546c <_malloc_r+0x508>)
   85358:	f43f af0d 	beq.w	85176 <_malloc_r+0x212>
   8535c:	689c      	ldr	r4, [r3, #8]
   8535e:	6862      	ldr	r2, [r4, #4]
   85360:	f022 0203 	bic.w	r2, r2, #3
   85364:	e767      	b.n	85236 <_malloc_r+0x2d2>
   85366:	f8d8 8000 	ldr.w	r8, [r8]
   8536a:	4598      	cmp	r8, r3
   8536c:	d17c      	bne.n	85468 <_malloc_r+0x504>
   8536e:	f010 0f03 	tst.w	r0, #3
   85372:	f1a8 0308 	sub.w	r3, r8, #8
   85376:	f100 30ff 	add.w	r0, r0, #4294967295
   8537a:	d1f4      	bne.n	85366 <_malloc_r+0x402>
   8537c:	687b      	ldr	r3, [r7, #4]
   8537e:	ea23 0304 	bic.w	r3, r3, r4
   85382:	607b      	str	r3, [r7, #4]
   85384:	0064      	lsls	r4, r4, #1
   85386:	429c      	cmp	r4, r3
   85388:	f63f aec9 	bhi.w	8511e <_malloc_r+0x1ba>
   8538c:	2c00      	cmp	r4, #0
   8538e:	f43f aec6 	beq.w	8511e <_malloc_r+0x1ba>
   85392:	4223      	tst	r3, r4
   85394:	4648      	mov	r0, r9
   85396:	f47f ae75 	bne.w	85084 <_malloc_r+0x120>
   8539a:	0064      	lsls	r4, r4, #1
   8539c:	4223      	tst	r3, r4
   8539e:	f100 0004 	add.w	r0, r0, #4
   853a2:	d0fa      	beq.n	8539a <_malloc_r+0x436>
   853a4:	e66e      	b.n	85084 <_malloc_r+0x120>
   853a6:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   853aa:	d818      	bhi.n	853de <_malloc_r+0x47a>
   853ac:	0be8      	lsrs	r0, r5, #15
   853ae:	3077      	adds	r0, #119	; 0x77
   853b0:	0041      	lsls	r1, r0, #1
   853b2:	e617      	b.n	84fe4 <_malloc_r+0x80>
   853b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   853b8:	e6fa      	b.n	851b0 <_malloc_r+0x24c>
   853ba:	f8d8 3004 	ldr.w	r3, [r8, #4]
   853be:	1092      	asrs	r2, r2, #2
   853c0:	f04f 0c01 	mov.w	ip, #1
   853c4:	fa0c f202 	lsl.w	r2, ip, r2
   853c8:	4313      	orrs	r3, r2
   853ca:	f8c8 3004 	str.w	r3, [r8, #4]
   853ce:	460a      	mov	r2, r1
   853d0:	e77d      	b.n	852ce <_malloc_r+0x36a>
   853d2:	2301      	movs	r3, #1
   853d4:	f8c9 3004 	str.w	r3, [r9, #4]
   853d8:	464c      	mov	r4, r9
   853da:	2200      	movs	r2, #0
   853dc:	e72b      	b.n	85236 <_malloc_r+0x2d2>
   853de:	f240 5354 	movw	r3, #1364	; 0x554
   853e2:	4298      	cmp	r0, r3
   853e4:	d81c      	bhi.n	85420 <_malloc_r+0x4bc>
   853e6:	0ca8      	lsrs	r0, r5, #18
   853e8:	307c      	adds	r0, #124	; 0x7c
   853ea:	0041      	lsls	r1, r0, #1
   853ec:	e5fa      	b.n	84fe4 <_malloc_r+0x80>
   853ee:	3210      	adds	r2, #16
   853f0:	e6b3      	b.n	8515a <_malloc_r+0x1f6>
   853f2:	2a54      	cmp	r2, #84	; 0x54
   853f4:	d823      	bhi.n	8543e <_malloc_r+0x4da>
   853f6:	0b1a      	lsrs	r2, r3, #12
   853f8:	326e      	adds	r2, #110	; 0x6e
   853fa:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   853fe:	e754      	b.n	852aa <_malloc_r+0x346>
   85400:	68bc      	ldr	r4, [r7, #8]
   85402:	6862      	ldr	r2, [r4, #4]
   85404:	f022 0203 	bic.w	r2, r2, #3
   85408:	e715      	b.n	85236 <_malloc_r+0x2d2>
   8540a:	f3cb 000b 	ubfx	r0, fp, #0, #12
   8540e:	2800      	cmp	r0, #0
   85410:	f47f aeb8 	bne.w	85184 <_malloc_r+0x220>
   85414:	4442      	add	r2, r8
   85416:	68bb      	ldr	r3, [r7, #8]
   85418:	f042 0201 	orr.w	r2, r2, #1
   8541c:	605a      	str	r2, [r3, #4]
   8541e:	e6fc      	b.n	8521a <_malloc_r+0x2b6>
   85420:	21fc      	movs	r1, #252	; 0xfc
   85422:	207e      	movs	r0, #126	; 0x7e
   85424:	e5de      	b.n	84fe4 <_malloc_r+0x80>
   85426:	2201      	movs	r2, #1
   85428:	f04f 0a00 	mov.w	sl, #0
   8542c:	e6d3      	b.n	851d6 <_malloc_r+0x272>
   8542e:	f104 0108 	add.w	r1, r4, #8
   85432:	4630      	mov	r0, r6
   85434:	f7ff fa60 	bl	848f8 <_free_r>
   85438:	f8da 1000 	ldr.w	r1, [sl]
   8543c:	e6ed      	b.n	8521a <_malloc_r+0x2b6>
   8543e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   85442:	d804      	bhi.n	8544e <_malloc_r+0x4ea>
   85444:	0bda      	lsrs	r2, r3, #15
   85446:	3277      	adds	r2, #119	; 0x77
   85448:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   8544c:	e72d      	b.n	852aa <_malloc_r+0x346>
   8544e:	f240 5154 	movw	r1, #1364	; 0x554
   85452:	428a      	cmp	r2, r1
   85454:	d804      	bhi.n	85460 <_malloc_r+0x4fc>
   85456:	0c9a      	lsrs	r2, r3, #18
   85458:	327c      	adds	r2, #124	; 0x7c
   8545a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   8545e:	e724      	b.n	852aa <_malloc_r+0x346>
   85460:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
   85464:	227e      	movs	r2, #126	; 0x7e
   85466:	e720      	b.n	852aa <_malloc_r+0x346>
   85468:	687b      	ldr	r3, [r7, #4]
   8546a:	e78b      	b.n	85384 <_malloc_r+0x420>
   8546c:	200705a4 	.word	0x200705a4

00085470 <memchr>:
   85470:	0783      	lsls	r3, r0, #30
   85472:	b470      	push	{r4, r5, r6}
   85474:	b2c9      	uxtb	r1, r1
   85476:	d040      	beq.n	854fa <memchr+0x8a>
   85478:	1e54      	subs	r4, r2, #1
   8547a:	2a00      	cmp	r2, #0
   8547c:	d03f      	beq.n	854fe <memchr+0x8e>
   8547e:	7803      	ldrb	r3, [r0, #0]
   85480:	428b      	cmp	r3, r1
   85482:	bf18      	it	ne
   85484:	1c43      	addne	r3, r0, #1
   85486:	d105      	bne.n	85494 <memchr+0x24>
   85488:	e01c      	b.n	854c4 <memchr+0x54>
   8548a:	b1ec      	cbz	r4, 854c8 <memchr+0x58>
   8548c:	7802      	ldrb	r2, [r0, #0]
   8548e:	3c01      	subs	r4, #1
   85490:	428a      	cmp	r2, r1
   85492:	d017      	beq.n	854c4 <memchr+0x54>
   85494:	f013 0f03 	tst.w	r3, #3
   85498:	4618      	mov	r0, r3
   8549a:	f103 0301 	add.w	r3, r3, #1
   8549e:	d1f4      	bne.n	8548a <memchr+0x1a>
   854a0:	2c03      	cmp	r4, #3
   854a2:	d814      	bhi.n	854ce <memchr+0x5e>
   854a4:	b184      	cbz	r4, 854c8 <memchr+0x58>
   854a6:	7803      	ldrb	r3, [r0, #0]
   854a8:	428b      	cmp	r3, r1
   854aa:	d00b      	beq.n	854c4 <memchr+0x54>
   854ac:	1905      	adds	r5, r0, r4
   854ae:	1c43      	adds	r3, r0, #1
   854b0:	e002      	b.n	854b8 <memchr+0x48>
   854b2:	7802      	ldrb	r2, [r0, #0]
   854b4:	428a      	cmp	r2, r1
   854b6:	d005      	beq.n	854c4 <memchr+0x54>
   854b8:	42ab      	cmp	r3, r5
   854ba:	4618      	mov	r0, r3
   854bc:	f103 0301 	add.w	r3, r3, #1
   854c0:	d1f7      	bne.n	854b2 <memchr+0x42>
   854c2:	2000      	movs	r0, #0
   854c4:	bc70      	pop	{r4, r5, r6}
   854c6:	4770      	bx	lr
   854c8:	4620      	mov	r0, r4
   854ca:	bc70      	pop	{r4, r5, r6}
   854cc:	4770      	bx	lr
   854ce:	4602      	mov	r2, r0
   854d0:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   854d4:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   854d8:	6813      	ldr	r3, [r2, #0]
   854da:	4610      	mov	r0, r2
   854dc:	4073      	eors	r3, r6
   854de:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
   854e2:	ea25 0303 	bic.w	r3, r5, r3
   854e6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   854ea:	f102 0204 	add.w	r2, r2, #4
   854ee:	d1d9      	bne.n	854a4 <memchr+0x34>
   854f0:	3c04      	subs	r4, #4
   854f2:	2c03      	cmp	r4, #3
   854f4:	4610      	mov	r0, r2
   854f6:	d8ef      	bhi.n	854d8 <memchr+0x68>
   854f8:	e7d4      	b.n	854a4 <memchr+0x34>
   854fa:	4614      	mov	r4, r2
   854fc:	e7d0      	b.n	854a0 <memchr+0x30>
   854fe:	4610      	mov	r0, r2
   85500:	e7e0      	b.n	854c4 <memchr+0x54>
   85502:	bf00      	nop

00085504 <memmove>:
   85504:	4288      	cmp	r0, r1
   85506:	b5f0      	push	{r4, r5, r6, r7, lr}
   85508:	d90d      	bls.n	85526 <memmove+0x22>
   8550a:	188b      	adds	r3, r1, r2
   8550c:	4298      	cmp	r0, r3
   8550e:	d20a      	bcs.n	85526 <memmove+0x22>
   85510:	1881      	adds	r1, r0, r2
   85512:	2a00      	cmp	r2, #0
   85514:	d054      	beq.n	855c0 <memmove+0xbc>
   85516:	1a9a      	subs	r2, r3, r2
   85518:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   8551c:	4293      	cmp	r3, r2
   8551e:	f801 4d01 	strb.w	r4, [r1, #-1]!
   85522:	d1f9      	bne.n	85518 <memmove+0x14>
   85524:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85526:	2a0f      	cmp	r2, #15
   85528:	d948      	bls.n	855bc <memmove+0xb8>
   8552a:	ea40 0301 	orr.w	r3, r0, r1
   8552e:	079b      	lsls	r3, r3, #30
   85530:	d147      	bne.n	855c2 <memmove+0xbe>
   85532:	4615      	mov	r5, r2
   85534:	f100 0410 	add.w	r4, r0, #16
   85538:	f101 0310 	add.w	r3, r1, #16
   8553c:	f853 6c10 	ldr.w	r6, [r3, #-16]
   85540:	3d10      	subs	r5, #16
   85542:	f844 6c10 	str.w	r6, [r4, #-16]
   85546:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   8554a:	2d0f      	cmp	r5, #15
   8554c:	f844 6c0c 	str.w	r6, [r4, #-12]
   85550:	f853 6c08 	ldr.w	r6, [r3, #-8]
   85554:	f104 0410 	add.w	r4, r4, #16
   85558:	f844 6c18 	str.w	r6, [r4, #-24]
   8555c:	f853 6c04 	ldr.w	r6, [r3, #-4]
   85560:	f103 0310 	add.w	r3, r3, #16
   85564:	f844 6c14 	str.w	r6, [r4, #-20]
   85568:	d8e8      	bhi.n	8553c <memmove+0x38>
   8556a:	f1a2 0310 	sub.w	r3, r2, #16
   8556e:	f023 030f 	bic.w	r3, r3, #15
   85572:	f002 0e0f 	and.w	lr, r2, #15
   85576:	3310      	adds	r3, #16
   85578:	f1be 0f03 	cmp.w	lr, #3
   8557c:	4419      	add	r1, r3
   8557e:	4403      	add	r3, r0
   85580:	d921      	bls.n	855c6 <memmove+0xc2>
   85582:	460e      	mov	r6, r1
   85584:	4674      	mov	r4, lr
   85586:	1f1d      	subs	r5, r3, #4
   85588:	f856 7b04 	ldr.w	r7, [r6], #4
   8558c:	3c04      	subs	r4, #4
   8558e:	2c03      	cmp	r4, #3
   85590:	f845 7f04 	str.w	r7, [r5, #4]!
   85594:	d8f8      	bhi.n	85588 <memmove+0x84>
   85596:	f1ae 0404 	sub.w	r4, lr, #4
   8559a:	f024 0403 	bic.w	r4, r4, #3
   8559e:	3404      	adds	r4, #4
   855a0:	4423      	add	r3, r4
   855a2:	4421      	add	r1, r4
   855a4:	f002 0203 	and.w	r2, r2, #3
   855a8:	b152      	cbz	r2, 855c0 <memmove+0xbc>
   855aa:	3b01      	subs	r3, #1
   855ac:	440a      	add	r2, r1
   855ae:	f811 4b01 	ldrb.w	r4, [r1], #1
   855b2:	4291      	cmp	r1, r2
   855b4:	f803 4f01 	strb.w	r4, [r3, #1]!
   855b8:	d1f9      	bne.n	855ae <memmove+0xaa>
   855ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   855bc:	4603      	mov	r3, r0
   855be:	e7f3      	b.n	855a8 <memmove+0xa4>
   855c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   855c2:	4603      	mov	r3, r0
   855c4:	e7f1      	b.n	855aa <memmove+0xa6>
   855c6:	4672      	mov	r2, lr
   855c8:	e7ee      	b.n	855a8 <memmove+0xa4>
   855ca:	bf00      	nop

000855cc <__malloc_lock>:
   855cc:	4770      	bx	lr
   855ce:	bf00      	nop

000855d0 <__malloc_unlock>:
   855d0:	4770      	bx	lr
   855d2:	bf00      	nop

000855d4 <_realloc_r>:
   855d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   855d8:	4617      	mov	r7, r2
   855da:	b083      	sub	sp, #12
   855dc:	460d      	mov	r5, r1
   855de:	2900      	cmp	r1, #0
   855e0:	f000 80e2 	beq.w	857a8 <_realloc_r+0x1d4>
   855e4:	4681      	mov	r9, r0
   855e6:	f107 040b 	add.w	r4, r7, #11
   855ea:	f7ff ffef 	bl	855cc <__malloc_lock>
   855ee:	f855 3c04 	ldr.w	r3, [r5, #-4]
   855f2:	2c16      	cmp	r4, #22
   855f4:	f023 0603 	bic.w	r6, r3, #3
   855f8:	f1a5 0808 	sub.w	r8, r5, #8
   855fc:	d84b      	bhi.n	85696 <_realloc_r+0xc2>
   855fe:	2210      	movs	r2, #16
   85600:	4614      	mov	r4, r2
   85602:	42a7      	cmp	r7, r4
   85604:	d84c      	bhi.n	856a0 <_realloc_r+0xcc>
   85606:	4296      	cmp	r6, r2
   85608:	da51      	bge.n	856ae <_realloc_r+0xda>
   8560a:	f8df b3a4 	ldr.w	fp, [pc, #932]	; 859b0 <_realloc_r+0x3dc>
   8560e:	eb08 0106 	add.w	r1, r8, r6
   85612:	f8db 0008 	ldr.w	r0, [fp, #8]
   85616:	4288      	cmp	r0, r1
   85618:	f000 80d3 	beq.w	857c2 <_realloc_r+0x1ee>
   8561c:	6848      	ldr	r0, [r1, #4]
   8561e:	f020 0e01 	bic.w	lr, r0, #1
   85622:	448e      	add	lr, r1
   85624:	f8de e004 	ldr.w	lr, [lr, #4]
   85628:	f01e 0f01 	tst.w	lr, #1
   8562c:	d154      	bne.n	856d8 <_realloc_r+0x104>
   8562e:	f020 0003 	bic.w	r0, r0, #3
   85632:	4430      	add	r0, r6
   85634:	4290      	cmp	r0, r2
   85636:	f280 80bd 	bge.w	857b4 <_realloc_r+0x1e0>
   8563a:	07db      	lsls	r3, r3, #31
   8563c:	f100 8090 	bmi.w	85760 <_realloc_r+0x18c>
   85640:	f855 3c08 	ldr.w	r3, [r5, #-8]
   85644:	ebc3 0a08 	rsb	sl, r3, r8
   85648:	f8da 3004 	ldr.w	r3, [sl, #4]
   8564c:	f023 0303 	bic.w	r3, r3, #3
   85650:	eb00 0e03 	add.w	lr, r0, r3
   85654:	4596      	cmp	lr, r2
   85656:	db49      	blt.n	856ec <_realloc_r+0x118>
   85658:	4657      	mov	r7, sl
   8565a:	68cb      	ldr	r3, [r1, #12]
   8565c:	6889      	ldr	r1, [r1, #8]
   8565e:	1f32      	subs	r2, r6, #4
   85660:	60cb      	str	r3, [r1, #12]
   85662:	6099      	str	r1, [r3, #8]
   85664:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85668:	f8da 300c 	ldr.w	r3, [sl, #12]
   8566c:	2a24      	cmp	r2, #36	; 0x24
   8566e:	60cb      	str	r3, [r1, #12]
   85670:	6099      	str	r1, [r3, #8]
   85672:	f200 8133 	bhi.w	858dc <_realloc_r+0x308>
   85676:	2a13      	cmp	r2, #19
   85678:	f240 80fa 	bls.w	85870 <_realloc_r+0x29c>
   8567c:	682b      	ldr	r3, [r5, #0]
   8567e:	2a1b      	cmp	r2, #27
   85680:	f8ca 3008 	str.w	r3, [sl, #8]
   85684:	686b      	ldr	r3, [r5, #4]
   85686:	f8ca 300c 	str.w	r3, [sl, #12]
   8568a:	f200 813b 	bhi.w	85904 <_realloc_r+0x330>
   8568e:	3508      	adds	r5, #8
   85690:	f10a 0310 	add.w	r3, sl, #16
   85694:	e0ed      	b.n	85872 <_realloc_r+0x29e>
   85696:	f024 0407 	bic.w	r4, r4, #7
   8569a:	2c00      	cmp	r4, #0
   8569c:	4622      	mov	r2, r4
   8569e:	dab0      	bge.n	85602 <_realloc_r+0x2e>
   856a0:	230c      	movs	r3, #12
   856a2:	2000      	movs	r0, #0
   856a4:	f8c9 3000 	str.w	r3, [r9]
   856a8:	b003      	add	sp, #12
   856aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   856ae:	462f      	mov	r7, r5
   856b0:	1b32      	subs	r2, r6, r4
   856b2:	2a0f      	cmp	r2, #15
   856b4:	f003 0301 	and.w	r3, r3, #1
   856b8:	d840      	bhi.n	8573c <_realloc_r+0x168>
   856ba:	4333      	orrs	r3, r6
   856bc:	f8c8 3004 	str.w	r3, [r8, #4]
   856c0:	4446      	add	r6, r8
   856c2:	6873      	ldr	r3, [r6, #4]
   856c4:	f043 0301 	orr.w	r3, r3, #1
   856c8:	6073      	str	r3, [r6, #4]
   856ca:	4648      	mov	r0, r9
   856cc:	f7ff ff80 	bl	855d0 <__malloc_unlock>
   856d0:	4638      	mov	r0, r7
   856d2:	b003      	add	sp, #12
   856d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   856d8:	07d9      	lsls	r1, r3, #31
   856da:	d441      	bmi.n	85760 <_realloc_r+0x18c>
   856dc:	f855 3c08 	ldr.w	r3, [r5, #-8]
   856e0:	ebc3 0a08 	rsb	sl, r3, r8
   856e4:	f8da 3004 	ldr.w	r3, [sl, #4]
   856e8:	f023 0303 	bic.w	r3, r3, #3
   856ec:	4433      	add	r3, r6
   856ee:	4293      	cmp	r3, r2
   856f0:	db36      	blt.n	85760 <_realloc_r+0x18c>
   856f2:	4657      	mov	r7, sl
   856f4:	f8da 100c 	ldr.w	r1, [sl, #12]
   856f8:	f857 0f08 	ldr.w	r0, [r7, #8]!
   856fc:	1f32      	subs	r2, r6, #4
   856fe:	2a24      	cmp	r2, #36	; 0x24
   85700:	60c1      	str	r1, [r0, #12]
   85702:	6088      	str	r0, [r1, #8]
   85704:	f200 80f5 	bhi.w	858f2 <_realloc_r+0x31e>
   85708:	2a13      	cmp	r2, #19
   8570a:	f240 80f0 	bls.w	858ee <_realloc_r+0x31a>
   8570e:	6829      	ldr	r1, [r5, #0]
   85710:	2a1b      	cmp	r2, #27
   85712:	f8ca 1008 	str.w	r1, [sl, #8]
   85716:	6869      	ldr	r1, [r5, #4]
   85718:	f8ca 100c 	str.w	r1, [sl, #12]
   8571c:	f200 8107 	bhi.w	8592e <_realloc_r+0x35a>
   85720:	3508      	adds	r5, #8
   85722:	f10a 0210 	add.w	r2, sl, #16
   85726:	6829      	ldr	r1, [r5, #0]
   85728:	461e      	mov	r6, r3
   8572a:	6011      	str	r1, [r2, #0]
   8572c:	6869      	ldr	r1, [r5, #4]
   8572e:	46d0      	mov	r8, sl
   85730:	6051      	str	r1, [r2, #4]
   85732:	68ab      	ldr	r3, [r5, #8]
   85734:	6093      	str	r3, [r2, #8]
   85736:	f8da 3004 	ldr.w	r3, [sl, #4]
   8573a:	e7b9      	b.n	856b0 <_realloc_r+0xdc>
   8573c:	eb08 0104 	add.w	r1, r8, r4
   85740:	4323      	orrs	r3, r4
   85742:	f042 0001 	orr.w	r0, r2, #1
   85746:	f8c8 3004 	str.w	r3, [r8, #4]
   8574a:	440a      	add	r2, r1
   8574c:	6048      	str	r0, [r1, #4]
   8574e:	6853      	ldr	r3, [r2, #4]
   85750:	3108      	adds	r1, #8
   85752:	f043 0301 	orr.w	r3, r3, #1
   85756:	6053      	str	r3, [r2, #4]
   85758:	4648      	mov	r0, r9
   8575a:	f7ff f8cd 	bl	848f8 <_free_r>
   8575e:	e7b4      	b.n	856ca <_realloc_r+0xf6>
   85760:	4639      	mov	r1, r7
   85762:	4648      	mov	r0, r9
   85764:	f7ff fbfe 	bl	84f64 <_malloc_r>
   85768:	4607      	mov	r7, r0
   8576a:	2800      	cmp	r0, #0
   8576c:	d0ad      	beq.n	856ca <_realloc_r+0xf6>
   8576e:	f855 3c04 	ldr.w	r3, [r5, #-4]
   85772:	f1a0 0108 	sub.w	r1, r0, #8
   85776:	f023 0201 	bic.w	r2, r3, #1
   8577a:	4442      	add	r2, r8
   8577c:	4291      	cmp	r1, r2
   8577e:	f000 80a6 	beq.w	858ce <_realloc_r+0x2fa>
   85782:	1f32      	subs	r2, r6, #4
   85784:	2a24      	cmp	r2, #36	; 0x24
   85786:	f200 8093 	bhi.w	858b0 <_realloc_r+0x2dc>
   8578a:	2a13      	cmp	r2, #19
   8578c:	d865      	bhi.n	8585a <_realloc_r+0x286>
   8578e:	4603      	mov	r3, r0
   85790:	462a      	mov	r2, r5
   85792:	6811      	ldr	r1, [r2, #0]
   85794:	6019      	str	r1, [r3, #0]
   85796:	6851      	ldr	r1, [r2, #4]
   85798:	6059      	str	r1, [r3, #4]
   8579a:	6892      	ldr	r2, [r2, #8]
   8579c:	609a      	str	r2, [r3, #8]
   8579e:	4629      	mov	r1, r5
   857a0:	4648      	mov	r0, r9
   857a2:	f7ff f8a9 	bl	848f8 <_free_r>
   857a6:	e790      	b.n	856ca <_realloc_r+0xf6>
   857a8:	4611      	mov	r1, r2
   857aa:	b003      	add	sp, #12
   857ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   857b0:	f7ff bbd8 	b.w	84f64 <_malloc_r>
   857b4:	68ca      	ldr	r2, [r1, #12]
   857b6:	6889      	ldr	r1, [r1, #8]
   857b8:	462f      	mov	r7, r5
   857ba:	60ca      	str	r2, [r1, #12]
   857bc:	4606      	mov	r6, r0
   857be:	6091      	str	r1, [r2, #8]
   857c0:	e776      	b.n	856b0 <_realloc_r+0xdc>
   857c2:	6841      	ldr	r1, [r0, #4]
   857c4:	f104 0010 	add.w	r0, r4, #16
   857c8:	f021 0103 	bic.w	r1, r1, #3
   857cc:	4431      	add	r1, r6
   857ce:	4281      	cmp	r1, r0
   857d0:	da5a      	bge.n	85888 <_realloc_r+0x2b4>
   857d2:	07db      	lsls	r3, r3, #31
   857d4:	d4c4      	bmi.n	85760 <_realloc_r+0x18c>
   857d6:	f855 3c08 	ldr.w	r3, [r5, #-8]
   857da:	ebc3 0a08 	rsb	sl, r3, r8
   857de:	f8da 3004 	ldr.w	r3, [sl, #4]
   857e2:	f023 0303 	bic.w	r3, r3, #3
   857e6:	eb01 0c03 	add.w	ip, r1, r3
   857ea:	4560      	cmp	r0, ip
   857ec:	f73f af7e 	bgt.w	856ec <_realloc_r+0x118>
   857f0:	4657      	mov	r7, sl
   857f2:	f8da 300c 	ldr.w	r3, [sl, #12]
   857f6:	f857 1f08 	ldr.w	r1, [r7, #8]!
   857fa:	1f32      	subs	r2, r6, #4
   857fc:	2a24      	cmp	r2, #36	; 0x24
   857fe:	60cb      	str	r3, [r1, #12]
   85800:	6099      	str	r1, [r3, #8]
   85802:	f200 80b6 	bhi.w	85972 <_realloc_r+0x39e>
   85806:	2a13      	cmp	r2, #19
   85808:	f240 80a7 	bls.w	8595a <_realloc_r+0x386>
   8580c:	682b      	ldr	r3, [r5, #0]
   8580e:	2a1b      	cmp	r2, #27
   85810:	f8ca 3008 	str.w	r3, [sl, #8]
   85814:	686b      	ldr	r3, [r5, #4]
   85816:	f8ca 300c 	str.w	r3, [sl, #12]
   8581a:	f200 80b3 	bhi.w	85984 <_realloc_r+0x3b0>
   8581e:	3508      	adds	r5, #8
   85820:	f10a 0310 	add.w	r3, sl, #16
   85824:	682a      	ldr	r2, [r5, #0]
   85826:	601a      	str	r2, [r3, #0]
   85828:	686a      	ldr	r2, [r5, #4]
   8582a:	605a      	str	r2, [r3, #4]
   8582c:	68aa      	ldr	r2, [r5, #8]
   8582e:	609a      	str	r2, [r3, #8]
   85830:	ebc4 030c 	rsb	r3, r4, ip
   85834:	eb0a 0204 	add.w	r2, sl, r4
   85838:	f043 0301 	orr.w	r3, r3, #1
   8583c:	f8cb 2008 	str.w	r2, [fp, #8]
   85840:	6053      	str	r3, [r2, #4]
   85842:	f8da 3004 	ldr.w	r3, [sl, #4]
   85846:	4648      	mov	r0, r9
   85848:	f003 0301 	and.w	r3, r3, #1
   8584c:	431c      	orrs	r4, r3
   8584e:	f8ca 4004 	str.w	r4, [sl, #4]
   85852:	f7ff febd 	bl	855d0 <__malloc_unlock>
   85856:	4638      	mov	r0, r7
   85858:	e73b      	b.n	856d2 <_realloc_r+0xfe>
   8585a:	682b      	ldr	r3, [r5, #0]
   8585c:	2a1b      	cmp	r2, #27
   8585e:	6003      	str	r3, [r0, #0]
   85860:	686b      	ldr	r3, [r5, #4]
   85862:	6043      	str	r3, [r0, #4]
   85864:	d828      	bhi.n	858b8 <_realloc_r+0x2e4>
   85866:	f100 0308 	add.w	r3, r0, #8
   8586a:	f105 0208 	add.w	r2, r5, #8
   8586e:	e790      	b.n	85792 <_realloc_r+0x1be>
   85870:	463b      	mov	r3, r7
   85872:	682a      	ldr	r2, [r5, #0]
   85874:	4676      	mov	r6, lr
   85876:	601a      	str	r2, [r3, #0]
   85878:	686a      	ldr	r2, [r5, #4]
   8587a:	46d0      	mov	r8, sl
   8587c:	605a      	str	r2, [r3, #4]
   8587e:	68aa      	ldr	r2, [r5, #8]
   85880:	609a      	str	r2, [r3, #8]
   85882:	f8da 3004 	ldr.w	r3, [sl, #4]
   85886:	e713      	b.n	856b0 <_realloc_r+0xdc>
   85888:	1b0b      	subs	r3, r1, r4
   8588a:	eb08 0204 	add.w	r2, r8, r4
   8588e:	f043 0301 	orr.w	r3, r3, #1
   85892:	f8cb 2008 	str.w	r2, [fp, #8]
   85896:	6053      	str	r3, [r2, #4]
   85898:	f855 3c04 	ldr.w	r3, [r5, #-4]
   8589c:	4648      	mov	r0, r9
   8589e:	f003 0301 	and.w	r3, r3, #1
   858a2:	431c      	orrs	r4, r3
   858a4:	f845 4c04 	str.w	r4, [r5, #-4]
   858a8:	f7ff fe92 	bl	855d0 <__malloc_unlock>
   858ac:	4628      	mov	r0, r5
   858ae:	e710      	b.n	856d2 <_realloc_r+0xfe>
   858b0:	4629      	mov	r1, r5
   858b2:	f7ff fe27 	bl	85504 <memmove>
   858b6:	e772      	b.n	8579e <_realloc_r+0x1ca>
   858b8:	68ab      	ldr	r3, [r5, #8]
   858ba:	2a24      	cmp	r2, #36	; 0x24
   858bc:	6083      	str	r3, [r0, #8]
   858be:	68eb      	ldr	r3, [r5, #12]
   858c0:	60c3      	str	r3, [r0, #12]
   858c2:	d02b      	beq.n	8591c <_realloc_r+0x348>
   858c4:	f100 0310 	add.w	r3, r0, #16
   858c8:	f105 0210 	add.w	r2, r5, #16
   858cc:	e761      	b.n	85792 <_realloc_r+0x1be>
   858ce:	f850 2c04 	ldr.w	r2, [r0, #-4]
   858d2:	462f      	mov	r7, r5
   858d4:	f022 0203 	bic.w	r2, r2, #3
   858d8:	4416      	add	r6, r2
   858da:	e6e9      	b.n	856b0 <_realloc_r+0xdc>
   858dc:	4629      	mov	r1, r5
   858de:	4638      	mov	r0, r7
   858e0:	4676      	mov	r6, lr
   858e2:	46d0      	mov	r8, sl
   858e4:	f7ff fe0e 	bl	85504 <memmove>
   858e8:	f8da 3004 	ldr.w	r3, [sl, #4]
   858ec:	e6e0      	b.n	856b0 <_realloc_r+0xdc>
   858ee:	463a      	mov	r2, r7
   858f0:	e719      	b.n	85726 <_realloc_r+0x152>
   858f2:	4629      	mov	r1, r5
   858f4:	4638      	mov	r0, r7
   858f6:	461e      	mov	r6, r3
   858f8:	46d0      	mov	r8, sl
   858fa:	f7ff fe03 	bl	85504 <memmove>
   858fe:	f8da 3004 	ldr.w	r3, [sl, #4]
   85902:	e6d5      	b.n	856b0 <_realloc_r+0xdc>
   85904:	68ab      	ldr	r3, [r5, #8]
   85906:	2a24      	cmp	r2, #36	; 0x24
   85908:	f8ca 3010 	str.w	r3, [sl, #16]
   8590c:	68eb      	ldr	r3, [r5, #12]
   8590e:	f8ca 3014 	str.w	r3, [sl, #20]
   85912:	d018      	beq.n	85946 <_realloc_r+0x372>
   85914:	3510      	adds	r5, #16
   85916:	f10a 0318 	add.w	r3, sl, #24
   8591a:	e7aa      	b.n	85872 <_realloc_r+0x29e>
   8591c:	692a      	ldr	r2, [r5, #16]
   8591e:	f100 0318 	add.w	r3, r0, #24
   85922:	6102      	str	r2, [r0, #16]
   85924:	6969      	ldr	r1, [r5, #20]
   85926:	f105 0218 	add.w	r2, r5, #24
   8592a:	6141      	str	r1, [r0, #20]
   8592c:	e731      	b.n	85792 <_realloc_r+0x1be>
   8592e:	68a9      	ldr	r1, [r5, #8]
   85930:	2a24      	cmp	r2, #36	; 0x24
   85932:	f8ca 1010 	str.w	r1, [sl, #16]
   85936:	68e9      	ldr	r1, [r5, #12]
   85938:	f8ca 1014 	str.w	r1, [sl, #20]
   8593c:	d00f      	beq.n	8595e <_realloc_r+0x38a>
   8593e:	3510      	adds	r5, #16
   85940:	f10a 0218 	add.w	r2, sl, #24
   85944:	e6ef      	b.n	85726 <_realloc_r+0x152>
   85946:	692a      	ldr	r2, [r5, #16]
   85948:	f10a 0320 	add.w	r3, sl, #32
   8594c:	f8ca 2018 	str.w	r2, [sl, #24]
   85950:	696a      	ldr	r2, [r5, #20]
   85952:	3518      	adds	r5, #24
   85954:	f8ca 201c 	str.w	r2, [sl, #28]
   85958:	e78b      	b.n	85872 <_realloc_r+0x29e>
   8595a:	463b      	mov	r3, r7
   8595c:	e762      	b.n	85824 <_realloc_r+0x250>
   8595e:	6929      	ldr	r1, [r5, #16]
   85960:	f10a 0220 	add.w	r2, sl, #32
   85964:	f8ca 1018 	str.w	r1, [sl, #24]
   85968:	6969      	ldr	r1, [r5, #20]
   8596a:	3518      	adds	r5, #24
   8596c:	f8ca 101c 	str.w	r1, [sl, #28]
   85970:	e6d9      	b.n	85726 <_realloc_r+0x152>
   85972:	4629      	mov	r1, r5
   85974:	4638      	mov	r0, r7
   85976:	f8cd c004 	str.w	ip, [sp, #4]
   8597a:	f7ff fdc3 	bl	85504 <memmove>
   8597e:	f8dd c004 	ldr.w	ip, [sp, #4]
   85982:	e755      	b.n	85830 <_realloc_r+0x25c>
   85984:	68ab      	ldr	r3, [r5, #8]
   85986:	2a24      	cmp	r2, #36	; 0x24
   85988:	f8ca 3010 	str.w	r3, [sl, #16]
   8598c:	68eb      	ldr	r3, [r5, #12]
   8598e:	f8ca 3014 	str.w	r3, [sl, #20]
   85992:	d003      	beq.n	8599c <_realloc_r+0x3c8>
   85994:	3510      	adds	r5, #16
   85996:	f10a 0318 	add.w	r3, sl, #24
   8599a:	e743      	b.n	85824 <_realloc_r+0x250>
   8599c:	692a      	ldr	r2, [r5, #16]
   8599e:	f10a 0320 	add.w	r3, sl, #32
   859a2:	f8ca 2018 	str.w	r2, [sl, #24]
   859a6:	696a      	ldr	r2, [r5, #20]
   859a8:	3518      	adds	r5, #24
   859aa:	f8ca 201c 	str.w	r2, [sl, #28]
   859ae:	e739      	b.n	85824 <_realloc_r+0x250>
   859b0:	200705a4 	.word	0x200705a4

000859b4 <lflush>:
   859b4:	8983      	ldrh	r3, [r0, #12]
   859b6:	f003 0309 	and.w	r3, r3, #9
   859ba:	2b09      	cmp	r3, #9
   859bc:	d001      	beq.n	859c2 <lflush+0xe>
   859be:	2000      	movs	r0, #0
   859c0:	4770      	bx	lr
   859c2:	f7fe be31 	b.w	84628 <fflush>
   859c6:	bf00      	nop

000859c8 <__srefill_r>:
   859c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   859ca:	460c      	mov	r4, r1
   859cc:	4605      	mov	r5, r0
   859ce:	b110      	cbz	r0, 859d6 <__srefill_r+0xe>
   859d0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   859d2:	2b00      	cmp	r3, #0
   859d4:	d045      	beq.n	85a62 <__srefill_r+0x9a>
   859d6:	89a3      	ldrh	r3, [r4, #12]
   859d8:	b29a      	uxth	r2, r3
   859da:	0497      	lsls	r7, r2, #18
   859dc:	d407      	bmi.n	859ee <__srefill_r+0x26>
   859de:	6e62      	ldr	r2, [r4, #100]	; 0x64
   859e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   859e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   859e8:	6662      	str	r2, [r4, #100]	; 0x64
   859ea:	81a3      	strh	r3, [r4, #12]
   859ec:	b29a      	uxth	r2, r3
   859ee:	2100      	movs	r1, #0
   859f0:	0696      	lsls	r6, r2, #26
   859f2:	6061      	str	r1, [r4, #4]
   859f4:	d432      	bmi.n	85a5c <__srefill_r+0x94>
   859f6:	0750      	lsls	r0, r2, #29
   859f8:	d521      	bpl.n	85a3e <__srefill_r+0x76>
   859fa:	6b21      	ldr	r1, [r4, #48]	; 0x30
   859fc:	b161      	cbz	r1, 85a18 <__srefill_r+0x50>
   859fe:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85a02:	4299      	cmp	r1, r3
   85a04:	d002      	beq.n	85a0c <__srefill_r+0x44>
   85a06:	4628      	mov	r0, r5
   85a08:	f7fe ff76 	bl	848f8 <_free_r>
   85a0c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   85a0e:	2000      	movs	r0, #0
   85a10:	6063      	str	r3, [r4, #4]
   85a12:	6320      	str	r0, [r4, #48]	; 0x30
   85a14:	2b00      	cmp	r3, #0
   85a16:	d13e      	bne.n	85a96 <__srefill_r+0xce>
   85a18:	6923      	ldr	r3, [r4, #16]
   85a1a:	2b00      	cmp	r3, #0
   85a1c:	d04b      	beq.n	85ab6 <__srefill_r+0xee>
   85a1e:	89a7      	ldrh	r7, [r4, #12]
   85a20:	b2be      	uxth	r6, r7
   85a22:	07b3      	lsls	r3, r6, #30
   85a24:	d120      	bne.n	85a68 <__srefill_r+0xa0>
   85a26:	6922      	ldr	r2, [r4, #16]
   85a28:	4628      	mov	r0, r5
   85a2a:	6022      	str	r2, [r4, #0]
   85a2c:	6a25      	ldr	r5, [r4, #32]
   85a2e:	69e1      	ldr	r1, [r4, #28]
   85a30:	6963      	ldr	r3, [r4, #20]
   85a32:	47a8      	blx	r5
   85a34:	2800      	cmp	r0, #0
   85a36:	6060      	str	r0, [r4, #4]
   85a38:	dd09      	ble.n	85a4e <__srefill_r+0x86>
   85a3a:	2000      	movs	r0, #0
   85a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85a3e:	06d1      	lsls	r1, r2, #27
   85a40:	d53e      	bpl.n	85ac0 <__srefill_r+0xf8>
   85a42:	0712      	lsls	r2, r2, #28
   85a44:	d42a      	bmi.n	85a9c <__srefill_r+0xd4>
   85a46:	f043 0304 	orr.w	r3, r3, #4
   85a4a:	81a3      	strh	r3, [r4, #12]
   85a4c:	e7e4      	b.n	85a18 <__srefill_r+0x50>
   85a4e:	89a3      	ldrh	r3, [r4, #12]
   85a50:	d01b      	beq.n	85a8a <__srefill_r+0xc2>
   85a52:	2200      	movs	r2, #0
   85a54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85a58:	81a3      	strh	r3, [r4, #12]
   85a5a:	6062      	str	r2, [r4, #4]
   85a5c:	f04f 30ff 	mov.w	r0, #4294967295
   85a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85a62:	f7fe fe71 	bl	84748 <__sinit>
   85a66:	e7b6      	b.n	859d6 <__srefill_r+0xe>
   85a68:	4a19      	ldr	r2, [pc, #100]	; (85ad0 <__srefill_r+0x108>)
   85a6a:	2301      	movs	r3, #1
   85a6c:	6810      	ldr	r0, [r2, #0]
   85a6e:	81a3      	strh	r3, [r4, #12]
   85a70:	4918      	ldr	r1, [pc, #96]	; (85ad4 <__srefill_r+0x10c>)
   85a72:	f006 0609 	and.w	r6, r6, #9
   85a76:	f7ff f9a7 	bl	84dc8 <_fwalk>
   85a7a:	2e09      	cmp	r6, #9
   85a7c:	81a7      	strh	r7, [r4, #12]
   85a7e:	d1d2      	bne.n	85a26 <__srefill_r+0x5e>
   85a80:	4628      	mov	r0, r5
   85a82:	4621      	mov	r1, r4
   85a84:	f7fe fd16 	bl	844b4 <__sflush_r>
   85a88:	e7cd      	b.n	85a26 <__srefill_r+0x5e>
   85a8a:	f043 0320 	orr.w	r3, r3, #32
   85a8e:	f04f 30ff 	mov.w	r0, #4294967295
   85a92:	81a3      	strh	r3, [r4, #12]
   85a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85a96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   85a98:	6023      	str	r3, [r4, #0]
   85a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85a9c:	4628      	mov	r0, r5
   85a9e:	4621      	mov	r1, r4
   85aa0:	f7fe fdac 	bl	845fc <_fflush_r>
   85aa4:	2800      	cmp	r0, #0
   85aa6:	d1d9      	bne.n	85a5c <__srefill_r+0x94>
   85aa8:	89a3      	ldrh	r3, [r4, #12]
   85aaa:	60a0      	str	r0, [r4, #8]
   85aac:	f023 0308 	bic.w	r3, r3, #8
   85ab0:	61a0      	str	r0, [r4, #24]
   85ab2:	b29b      	uxth	r3, r3
   85ab4:	e7c7      	b.n	85a46 <__srefill_r+0x7e>
   85ab6:	4628      	mov	r0, r5
   85ab8:	4621      	mov	r1, r4
   85aba:	f7ff f9db 	bl	84e74 <__smakebuf_r>
   85abe:	e7ae      	b.n	85a1e <__srefill_r+0x56>
   85ac0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85ac4:	2209      	movs	r2, #9
   85ac6:	602a      	str	r2, [r5, #0]
   85ac8:	f04f 30ff 	mov.w	r0, #4294967295
   85acc:	81a3      	strh	r3, [r4, #12]
   85ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85ad0:	000864c8 	.word	0x000864c8
   85ad4:	000859b5 	.word	0x000859b5

00085ad8 <_sbrk_r>:
   85ad8:	b538      	push	{r3, r4, r5, lr}
   85ada:	4c07      	ldr	r4, [pc, #28]	; (85af8 <_sbrk_r+0x20>)
   85adc:	2300      	movs	r3, #0
   85ade:	4605      	mov	r5, r0
   85ae0:	4608      	mov	r0, r1
   85ae2:	6023      	str	r3, [r4, #0]
   85ae4:	f7fc ff12 	bl	8290c <_sbrk>
   85ae8:	1c43      	adds	r3, r0, #1
   85aea:	d000      	beq.n	85aee <_sbrk_r+0x16>
   85aec:	bd38      	pop	{r3, r4, r5, pc}
   85aee:	6823      	ldr	r3, [r4, #0]
   85af0:	2b00      	cmp	r3, #0
   85af2:	d0fb      	beq.n	85aec <_sbrk_r+0x14>
   85af4:	602b      	str	r3, [r5, #0]
   85af6:	bd38      	pop	{r3, r4, r5, pc}
   85af8:	20078df0 	.word	0x20078df0

00085afc <__sread>:
   85afc:	b510      	push	{r4, lr}
   85afe:	460c      	mov	r4, r1
   85b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85b04:	f000 f9bc 	bl	85e80 <_read_r>
   85b08:	2800      	cmp	r0, #0
   85b0a:	db03      	blt.n	85b14 <__sread+0x18>
   85b0c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   85b0e:	4403      	add	r3, r0
   85b10:	6523      	str	r3, [r4, #80]	; 0x50
   85b12:	bd10      	pop	{r4, pc}
   85b14:	89a3      	ldrh	r3, [r4, #12]
   85b16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85b1a:	81a3      	strh	r3, [r4, #12]
   85b1c:	bd10      	pop	{r4, pc}
   85b1e:	bf00      	nop

00085b20 <__swrite>:
   85b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85b24:	460c      	mov	r4, r1
   85b26:	8989      	ldrh	r1, [r1, #12]
   85b28:	461d      	mov	r5, r3
   85b2a:	05cb      	lsls	r3, r1, #23
   85b2c:	4616      	mov	r6, r2
   85b2e:	4607      	mov	r7, r0
   85b30:	d506      	bpl.n	85b40 <__swrite+0x20>
   85b32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85b36:	2200      	movs	r2, #0
   85b38:	2302      	movs	r3, #2
   85b3a:	f000 f98d 	bl	85e58 <_lseek_r>
   85b3e:	89a1      	ldrh	r1, [r4, #12]
   85b40:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   85b44:	81a1      	strh	r1, [r4, #12]
   85b46:	4638      	mov	r0, r7
   85b48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85b4c:	4632      	mov	r2, r6
   85b4e:	462b      	mov	r3, r5
   85b50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85b54:	f000 b8a0 	b.w	85c98 <_write_r>

00085b58 <__sseek>:
   85b58:	b510      	push	{r4, lr}
   85b5a:	460c      	mov	r4, r1
   85b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85b60:	f000 f97a 	bl	85e58 <_lseek_r>
   85b64:	89a3      	ldrh	r3, [r4, #12]
   85b66:	1c42      	adds	r2, r0, #1
   85b68:	bf0e      	itee	eq
   85b6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   85b6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   85b72:	6520      	strne	r0, [r4, #80]	; 0x50
   85b74:	81a3      	strh	r3, [r4, #12]
   85b76:	bd10      	pop	{r4, pc}

00085b78 <__sclose>:
   85b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85b7c:	f000 b8f2 	b.w	85d64 <_close_r>

00085b80 <__swbuf_r>:
   85b80:	b570      	push	{r4, r5, r6, lr}
   85b82:	460d      	mov	r5, r1
   85b84:	4614      	mov	r4, r2
   85b86:	4606      	mov	r6, r0
   85b88:	b110      	cbz	r0, 85b90 <__swbuf_r+0x10>
   85b8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85b8c:	2b00      	cmp	r3, #0
   85b8e:	d048      	beq.n	85c22 <__swbuf_r+0xa2>
   85b90:	89a2      	ldrh	r2, [r4, #12]
   85b92:	69a3      	ldr	r3, [r4, #24]
   85b94:	b291      	uxth	r1, r2
   85b96:	0708      	lsls	r0, r1, #28
   85b98:	60a3      	str	r3, [r4, #8]
   85b9a:	d538      	bpl.n	85c0e <__swbuf_r+0x8e>
   85b9c:	6923      	ldr	r3, [r4, #16]
   85b9e:	2b00      	cmp	r3, #0
   85ba0:	d035      	beq.n	85c0e <__swbuf_r+0x8e>
   85ba2:	0489      	lsls	r1, r1, #18
   85ba4:	b2ed      	uxtb	r5, r5
   85ba6:	d515      	bpl.n	85bd4 <__swbuf_r+0x54>
   85ba8:	6822      	ldr	r2, [r4, #0]
   85baa:	6961      	ldr	r1, [r4, #20]
   85bac:	1ad3      	subs	r3, r2, r3
   85bae:	428b      	cmp	r3, r1
   85bb0:	da1c      	bge.n	85bec <__swbuf_r+0x6c>
   85bb2:	3301      	adds	r3, #1
   85bb4:	68a1      	ldr	r1, [r4, #8]
   85bb6:	1c50      	adds	r0, r2, #1
   85bb8:	3901      	subs	r1, #1
   85bba:	60a1      	str	r1, [r4, #8]
   85bbc:	6020      	str	r0, [r4, #0]
   85bbe:	7015      	strb	r5, [r2, #0]
   85bc0:	6962      	ldr	r2, [r4, #20]
   85bc2:	429a      	cmp	r2, r3
   85bc4:	d01a      	beq.n	85bfc <__swbuf_r+0x7c>
   85bc6:	89a3      	ldrh	r3, [r4, #12]
   85bc8:	07db      	lsls	r3, r3, #31
   85bca:	d501      	bpl.n	85bd0 <__swbuf_r+0x50>
   85bcc:	2d0a      	cmp	r5, #10
   85bce:	d015      	beq.n	85bfc <__swbuf_r+0x7c>
   85bd0:	4628      	mov	r0, r5
   85bd2:	bd70      	pop	{r4, r5, r6, pc}
   85bd4:	6e61      	ldr	r1, [r4, #100]	; 0x64
   85bd6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   85bda:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   85bde:	81a2      	strh	r2, [r4, #12]
   85be0:	6822      	ldr	r2, [r4, #0]
   85be2:	6661      	str	r1, [r4, #100]	; 0x64
   85be4:	6961      	ldr	r1, [r4, #20]
   85be6:	1ad3      	subs	r3, r2, r3
   85be8:	428b      	cmp	r3, r1
   85bea:	dbe2      	blt.n	85bb2 <__swbuf_r+0x32>
   85bec:	4630      	mov	r0, r6
   85bee:	4621      	mov	r1, r4
   85bf0:	f7fe fd04 	bl	845fc <_fflush_r>
   85bf4:	b940      	cbnz	r0, 85c08 <__swbuf_r+0x88>
   85bf6:	6822      	ldr	r2, [r4, #0]
   85bf8:	2301      	movs	r3, #1
   85bfa:	e7db      	b.n	85bb4 <__swbuf_r+0x34>
   85bfc:	4630      	mov	r0, r6
   85bfe:	4621      	mov	r1, r4
   85c00:	f7fe fcfc 	bl	845fc <_fflush_r>
   85c04:	2800      	cmp	r0, #0
   85c06:	d0e3      	beq.n	85bd0 <__swbuf_r+0x50>
   85c08:	f04f 30ff 	mov.w	r0, #4294967295
   85c0c:	bd70      	pop	{r4, r5, r6, pc}
   85c0e:	4630      	mov	r0, r6
   85c10:	4621      	mov	r1, r4
   85c12:	f7fe fbdd 	bl	843d0 <__swsetup_r>
   85c16:	2800      	cmp	r0, #0
   85c18:	d1f6      	bne.n	85c08 <__swbuf_r+0x88>
   85c1a:	89a2      	ldrh	r2, [r4, #12]
   85c1c:	6923      	ldr	r3, [r4, #16]
   85c1e:	b291      	uxth	r1, r2
   85c20:	e7bf      	b.n	85ba2 <__swbuf_r+0x22>
   85c22:	f7fe fd91 	bl	84748 <__sinit>
   85c26:	e7b3      	b.n	85b90 <__swbuf_r+0x10>

00085c28 <_wcrtomb_r>:
   85c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85c2c:	4605      	mov	r5, r0
   85c2e:	b086      	sub	sp, #24
   85c30:	461e      	mov	r6, r3
   85c32:	460c      	mov	r4, r1
   85c34:	b1a1      	cbz	r1, 85c60 <_wcrtomb_r+0x38>
   85c36:	4b10      	ldr	r3, [pc, #64]	; (85c78 <_wcrtomb_r+0x50>)
   85c38:	4617      	mov	r7, r2
   85c3a:	f8d3 8000 	ldr.w	r8, [r3]
   85c3e:	f7ff f90f 	bl	84e60 <__locale_charset>
   85c42:	9600      	str	r6, [sp, #0]
   85c44:	4603      	mov	r3, r0
   85c46:	4621      	mov	r1, r4
   85c48:	463a      	mov	r2, r7
   85c4a:	4628      	mov	r0, r5
   85c4c:	47c0      	blx	r8
   85c4e:	1c43      	adds	r3, r0, #1
   85c50:	d103      	bne.n	85c5a <_wcrtomb_r+0x32>
   85c52:	2200      	movs	r2, #0
   85c54:	238a      	movs	r3, #138	; 0x8a
   85c56:	6032      	str	r2, [r6, #0]
   85c58:	602b      	str	r3, [r5, #0]
   85c5a:	b006      	add	sp, #24
   85c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c60:	4b05      	ldr	r3, [pc, #20]	; (85c78 <_wcrtomb_r+0x50>)
   85c62:	681f      	ldr	r7, [r3, #0]
   85c64:	f7ff f8fc 	bl	84e60 <__locale_charset>
   85c68:	9600      	str	r6, [sp, #0]
   85c6a:	4603      	mov	r3, r0
   85c6c:	4622      	mov	r2, r4
   85c6e:	4628      	mov	r0, r5
   85c70:	a903      	add	r1, sp, #12
   85c72:	47b8      	blx	r7
   85c74:	e7eb      	b.n	85c4e <_wcrtomb_r+0x26>
   85c76:	bf00      	nop
   85c78:	200709b4 	.word	0x200709b4

00085c7c <__ascii_wctomb>:
   85c7c:	b121      	cbz	r1, 85c88 <__ascii_wctomb+0xc>
   85c7e:	2aff      	cmp	r2, #255	; 0xff
   85c80:	d804      	bhi.n	85c8c <__ascii_wctomb+0x10>
   85c82:	700a      	strb	r2, [r1, #0]
   85c84:	2001      	movs	r0, #1
   85c86:	4770      	bx	lr
   85c88:	4608      	mov	r0, r1
   85c8a:	4770      	bx	lr
   85c8c:	238a      	movs	r3, #138	; 0x8a
   85c8e:	6003      	str	r3, [r0, #0]
   85c90:	f04f 30ff 	mov.w	r0, #4294967295
   85c94:	4770      	bx	lr
   85c96:	bf00      	nop

00085c98 <_write_r>:
   85c98:	b570      	push	{r4, r5, r6, lr}
   85c9a:	4c08      	ldr	r4, [pc, #32]	; (85cbc <_write_r+0x24>)
   85c9c:	4606      	mov	r6, r0
   85c9e:	2500      	movs	r5, #0
   85ca0:	4608      	mov	r0, r1
   85ca2:	4611      	mov	r1, r2
   85ca4:	461a      	mov	r2, r3
   85ca6:	6025      	str	r5, [r4, #0]
   85ca8:	f7fc f940 	bl	81f2c <_write>
   85cac:	1c43      	adds	r3, r0, #1
   85cae:	d000      	beq.n	85cb2 <_write_r+0x1a>
   85cb0:	bd70      	pop	{r4, r5, r6, pc}
   85cb2:	6823      	ldr	r3, [r4, #0]
   85cb4:	2b00      	cmp	r3, #0
   85cb6:	d0fb      	beq.n	85cb0 <_write_r+0x18>
   85cb8:	6033      	str	r3, [r6, #0]
   85cba:	bd70      	pop	{r4, r5, r6, pc}
   85cbc:	20078df0 	.word	0x20078df0

00085cc0 <__register_exitproc>:
   85cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   85cc4:	4c25      	ldr	r4, [pc, #148]	; (85d5c <__register_exitproc+0x9c>)
   85cc6:	4606      	mov	r6, r0
   85cc8:	6825      	ldr	r5, [r4, #0]
   85cca:	4688      	mov	r8, r1
   85ccc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   85cd0:	4692      	mov	sl, r2
   85cd2:	4699      	mov	r9, r3
   85cd4:	b3c4      	cbz	r4, 85d48 <__register_exitproc+0x88>
   85cd6:	6860      	ldr	r0, [r4, #4]
   85cd8:	281f      	cmp	r0, #31
   85cda:	dc17      	bgt.n	85d0c <__register_exitproc+0x4c>
   85cdc:	1c41      	adds	r1, r0, #1
   85cde:	b176      	cbz	r6, 85cfe <__register_exitproc+0x3e>
   85ce0:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   85ce4:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   85ce8:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   85cec:	2201      	movs	r2, #1
   85cee:	4082      	lsls	r2, r0
   85cf0:	4315      	orrs	r5, r2
   85cf2:	2e02      	cmp	r6, #2
   85cf4:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   85cf8:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   85cfc:	d01e      	beq.n	85d3c <__register_exitproc+0x7c>
   85cfe:	1c83      	adds	r3, r0, #2
   85d00:	6061      	str	r1, [r4, #4]
   85d02:	2000      	movs	r0, #0
   85d04:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   85d08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   85d0c:	4b14      	ldr	r3, [pc, #80]	; (85d60 <__register_exitproc+0xa0>)
   85d0e:	b303      	cbz	r3, 85d52 <__register_exitproc+0x92>
   85d10:	f44f 70c8 	mov.w	r0, #400	; 0x190
   85d14:	f7ff f91e 	bl	84f54 <malloc>
   85d18:	4604      	mov	r4, r0
   85d1a:	b1d0      	cbz	r0, 85d52 <__register_exitproc+0x92>
   85d1c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   85d20:	2700      	movs	r7, #0
   85d22:	e884 0088 	stmia.w	r4, {r3, r7}
   85d26:	4638      	mov	r0, r7
   85d28:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   85d2c:	2101      	movs	r1, #1
   85d2e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   85d32:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   85d36:	2e00      	cmp	r6, #0
   85d38:	d0e1      	beq.n	85cfe <__register_exitproc+0x3e>
   85d3a:	e7d1      	b.n	85ce0 <__register_exitproc+0x20>
   85d3c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   85d40:	431a      	orrs	r2, r3
   85d42:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   85d46:	e7da      	b.n	85cfe <__register_exitproc+0x3e>
   85d48:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   85d4c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   85d50:	e7c1      	b.n	85cd6 <__register_exitproc+0x16>
   85d52:	f04f 30ff 	mov.w	r0, #4294967295
   85d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   85d5a:	bf00      	nop
   85d5c:	000864c8 	.word	0x000864c8
   85d60:	00084f55 	.word	0x00084f55

00085d64 <_close_r>:
   85d64:	b538      	push	{r3, r4, r5, lr}
   85d66:	4c07      	ldr	r4, [pc, #28]	; (85d84 <_close_r+0x20>)
   85d68:	2300      	movs	r3, #0
   85d6a:	4605      	mov	r5, r0
   85d6c:	4608      	mov	r0, r1
   85d6e:	6023      	str	r3, [r4, #0]
   85d70:	f7fc fde6 	bl	82940 <_close>
   85d74:	1c43      	adds	r3, r0, #1
   85d76:	d000      	beq.n	85d7a <_close_r+0x16>
   85d78:	bd38      	pop	{r3, r4, r5, pc}
   85d7a:	6823      	ldr	r3, [r4, #0]
   85d7c:	2b00      	cmp	r3, #0
   85d7e:	d0fb      	beq.n	85d78 <_close_r+0x14>
   85d80:	602b      	str	r3, [r5, #0]
   85d82:	bd38      	pop	{r3, r4, r5, pc}
   85d84:	20078df0 	.word	0x20078df0

00085d88 <_fclose_r>:
   85d88:	2900      	cmp	r1, #0
   85d8a:	d03d      	beq.n	85e08 <_fclose_r+0x80>
   85d8c:	b570      	push	{r4, r5, r6, lr}
   85d8e:	4605      	mov	r5, r0
   85d90:	460c      	mov	r4, r1
   85d92:	b108      	cbz	r0, 85d98 <_fclose_r+0x10>
   85d94:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85d96:	b37b      	cbz	r3, 85df8 <_fclose_r+0x70>
   85d98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   85d9c:	b90b      	cbnz	r3, 85da2 <_fclose_r+0x1a>
   85d9e:	2000      	movs	r0, #0
   85da0:	bd70      	pop	{r4, r5, r6, pc}
   85da2:	4628      	mov	r0, r5
   85da4:	4621      	mov	r1, r4
   85da6:	f7fe fb85 	bl	844b4 <__sflush_r>
   85daa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   85dac:	4606      	mov	r6, r0
   85dae:	b133      	cbz	r3, 85dbe <_fclose_r+0x36>
   85db0:	4628      	mov	r0, r5
   85db2:	69e1      	ldr	r1, [r4, #28]
   85db4:	4798      	blx	r3
   85db6:	2800      	cmp	r0, #0
   85db8:	bfb8      	it	lt
   85dba:	f04f 36ff 	movlt.w	r6, #4294967295
   85dbe:	89a3      	ldrh	r3, [r4, #12]
   85dc0:	061b      	lsls	r3, r3, #24
   85dc2:	d41c      	bmi.n	85dfe <_fclose_r+0x76>
   85dc4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85dc6:	b141      	cbz	r1, 85dda <_fclose_r+0x52>
   85dc8:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85dcc:	4299      	cmp	r1, r3
   85dce:	d002      	beq.n	85dd6 <_fclose_r+0x4e>
   85dd0:	4628      	mov	r0, r5
   85dd2:	f7fe fd91 	bl	848f8 <_free_r>
   85dd6:	2300      	movs	r3, #0
   85dd8:	6323      	str	r3, [r4, #48]	; 0x30
   85dda:	6c61      	ldr	r1, [r4, #68]	; 0x44
   85ddc:	b121      	cbz	r1, 85de8 <_fclose_r+0x60>
   85dde:	4628      	mov	r0, r5
   85de0:	f7fe fd8a 	bl	848f8 <_free_r>
   85de4:	2300      	movs	r3, #0
   85de6:	6463      	str	r3, [r4, #68]	; 0x44
   85de8:	f7fe fcb4 	bl	84754 <__sfp_lock_acquire>
   85dec:	2300      	movs	r3, #0
   85dee:	81a3      	strh	r3, [r4, #12]
   85df0:	f7fe fcb2 	bl	84758 <__sfp_lock_release>
   85df4:	4630      	mov	r0, r6
   85df6:	bd70      	pop	{r4, r5, r6, pc}
   85df8:	f7fe fca6 	bl	84748 <__sinit>
   85dfc:	e7cc      	b.n	85d98 <_fclose_r+0x10>
   85dfe:	4628      	mov	r0, r5
   85e00:	6921      	ldr	r1, [r4, #16]
   85e02:	f7fe fd79 	bl	848f8 <_free_r>
   85e06:	e7dd      	b.n	85dc4 <_fclose_r+0x3c>
   85e08:	2000      	movs	r0, #0
   85e0a:	4770      	bx	lr

00085e0c <_fstat_r>:
   85e0c:	b538      	push	{r3, r4, r5, lr}
   85e0e:	4c08      	ldr	r4, [pc, #32]	; (85e30 <_fstat_r+0x24>)
   85e10:	2300      	movs	r3, #0
   85e12:	4605      	mov	r5, r0
   85e14:	4608      	mov	r0, r1
   85e16:	4611      	mov	r1, r2
   85e18:	6023      	str	r3, [r4, #0]
   85e1a:	f7fc fd95 	bl	82948 <_fstat>
   85e1e:	1c43      	adds	r3, r0, #1
   85e20:	d000      	beq.n	85e24 <_fstat_r+0x18>
   85e22:	bd38      	pop	{r3, r4, r5, pc}
   85e24:	6823      	ldr	r3, [r4, #0]
   85e26:	2b00      	cmp	r3, #0
   85e28:	d0fb      	beq.n	85e22 <_fstat_r+0x16>
   85e2a:	602b      	str	r3, [r5, #0]
   85e2c:	bd38      	pop	{r3, r4, r5, pc}
   85e2e:	bf00      	nop
   85e30:	20078df0 	.word	0x20078df0

00085e34 <_isatty_r>:
   85e34:	b538      	push	{r3, r4, r5, lr}
   85e36:	4c07      	ldr	r4, [pc, #28]	; (85e54 <_isatty_r+0x20>)
   85e38:	2300      	movs	r3, #0
   85e3a:	4605      	mov	r5, r0
   85e3c:	4608      	mov	r0, r1
   85e3e:	6023      	str	r3, [r4, #0]
   85e40:	f7fc fd88 	bl	82954 <_isatty>
   85e44:	1c43      	adds	r3, r0, #1
   85e46:	d000      	beq.n	85e4a <_isatty_r+0x16>
   85e48:	bd38      	pop	{r3, r4, r5, pc}
   85e4a:	6823      	ldr	r3, [r4, #0]
   85e4c:	2b00      	cmp	r3, #0
   85e4e:	d0fb      	beq.n	85e48 <_isatty_r+0x14>
   85e50:	602b      	str	r3, [r5, #0]
   85e52:	bd38      	pop	{r3, r4, r5, pc}
   85e54:	20078df0 	.word	0x20078df0

00085e58 <_lseek_r>:
   85e58:	b570      	push	{r4, r5, r6, lr}
   85e5a:	4c08      	ldr	r4, [pc, #32]	; (85e7c <_lseek_r+0x24>)
   85e5c:	4606      	mov	r6, r0
   85e5e:	2500      	movs	r5, #0
   85e60:	4608      	mov	r0, r1
   85e62:	4611      	mov	r1, r2
   85e64:	461a      	mov	r2, r3
   85e66:	6025      	str	r5, [r4, #0]
   85e68:	f7fc fd76 	bl	82958 <_lseek>
   85e6c:	1c43      	adds	r3, r0, #1
   85e6e:	d000      	beq.n	85e72 <_lseek_r+0x1a>
   85e70:	bd70      	pop	{r4, r5, r6, pc}
   85e72:	6823      	ldr	r3, [r4, #0]
   85e74:	2b00      	cmp	r3, #0
   85e76:	d0fb      	beq.n	85e70 <_lseek_r+0x18>
   85e78:	6033      	str	r3, [r6, #0]
   85e7a:	bd70      	pop	{r4, r5, r6, pc}
   85e7c:	20078df0 	.word	0x20078df0

00085e80 <_read_r>:
   85e80:	b570      	push	{r4, r5, r6, lr}
   85e82:	4c08      	ldr	r4, [pc, #32]	; (85ea4 <_read_r+0x24>)
   85e84:	4606      	mov	r6, r0
   85e86:	2500      	movs	r5, #0
   85e88:	4608      	mov	r0, r1
   85e8a:	4611      	mov	r1, r2
   85e8c:	461a      	mov	r2, r3
   85e8e:	6025      	str	r5, [r4, #0]
   85e90:	f7fa f990 	bl	801b4 <_read>
   85e94:	1c43      	adds	r3, r0, #1
   85e96:	d000      	beq.n	85e9a <_read_r+0x1a>
   85e98:	bd70      	pop	{r4, r5, r6, pc}
   85e9a:	6823      	ldr	r3, [r4, #0]
   85e9c:	2b00      	cmp	r3, #0
   85e9e:	d0fb      	beq.n	85e98 <_read_r+0x18>
   85ea0:	6033      	str	r3, [r6, #0]
   85ea2:	bd70      	pop	{r4, r5, r6, pc}
   85ea4:	20078df0 	.word	0x20078df0

00085ea8 <__aeabi_uldivmod>:
   85ea8:	b953      	cbnz	r3, 85ec0 <__aeabi_uldivmod+0x18>
   85eaa:	b94a      	cbnz	r2, 85ec0 <__aeabi_uldivmod+0x18>
   85eac:	2900      	cmp	r1, #0
   85eae:	bf08      	it	eq
   85eb0:	2800      	cmpeq	r0, #0
   85eb2:	bf1c      	itt	ne
   85eb4:	f04f 31ff 	movne.w	r1, #4294967295
   85eb8:	f04f 30ff 	movne.w	r0, #4294967295
   85ebc:	f000 b83c 	b.w	85f38 <__aeabi_idiv0>
   85ec0:	b082      	sub	sp, #8
   85ec2:	46ec      	mov	ip, sp
   85ec4:	e92d 5000 	stmdb	sp!, {ip, lr}
   85ec8:	f000 f81e 	bl	85f08 <__gnu_uldivmod_helper>
   85ecc:	f8dd e004 	ldr.w	lr, [sp, #4]
   85ed0:	b002      	add	sp, #8
   85ed2:	bc0c      	pop	{r2, r3}
   85ed4:	4770      	bx	lr
   85ed6:	bf00      	nop

00085ed8 <__gnu_ldivmod_helper>:
   85ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85edc:	9c06      	ldr	r4, [sp, #24]
   85ede:	4690      	mov	r8, r2
   85ee0:	4606      	mov	r6, r0
   85ee2:	460f      	mov	r7, r1
   85ee4:	461d      	mov	r5, r3
   85ee6:	f000 f829 	bl	85f3c <__divdi3>
   85eea:	fb08 fc01 	mul.w	ip, r8, r1
   85eee:	fba8 2300 	umull	r2, r3, r8, r0
   85ef2:	fb00 c505 	mla	r5, r0, r5, ip
   85ef6:	1ab2      	subs	r2, r6, r2
   85ef8:	442b      	add	r3, r5
   85efa:	eb67 0303 	sbc.w	r3, r7, r3
   85efe:	4686      	mov	lr, r0
   85f00:	e9c4 2300 	strd	r2, r3, [r4]
   85f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00085f08 <__gnu_uldivmod_helper>:
   85f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   85f0c:	9e08      	ldr	r6, [sp, #32]
   85f0e:	4617      	mov	r7, r2
   85f10:	4680      	mov	r8, r0
   85f12:	4689      	mov	r9, r1
   85f14:	461d      	mov	r5, r3
   85f16:	f000 f967 	bl	861e8 <__udivdi3>
   85f1a:	fb00 f305 	mul.w	r3, r0, r5
   85f1e:	fba0 4507 	umull	r4, r5, r0, r7
   85f22:	fb07 3701 	mla	r7, r7, r1, r3
   85f26:	ebb8 0404 	subs.w	r4, r8, r4
   85f2a:	443d      	add	r5, r7
   85f2c:	eb69 0505 	sbc.w	r5, r9, r5
   85f30:	e9c6 4500 	strd	r4, r5, [r6]
   85f34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00085f38 <__aeabi_idiv0>:
   85f38:	4770      	bx	lr
   85f3a:	bf00      	nop

00085f3c <__divdi3>:
   85f3c:	2900      	cmp	r1, #0
   85f3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   85f42:	f2c0 80a8 	blt.w	86096 <__divdi3+0x15a>
   85f46:	2600      	movs	r6, #0
   85f48:	2b00      	cmp	r3, #0
   85f4a:	f2c0 809e 	blt.w	8608a <__divdi3+0x14e>
   85f4e:	4681      	mov	r9, r0
   85f50:	468e      	mov	lr, r1
   85f52:	4690      	mov	r8, r2
   85f54:	469c      	mov	ip, r3
   85f56:	4617      	mov	r7, r2
   85f58:	4604      	mov	r4, r0
   85f5a:	460d      	mov	r5, r1
   85f5c:	2b00      	cmp	r3, #0
   85f5e:	d13d      	bne.n	85fdc <__divdi3+0xa0>
   85f60:	428a      	cmp	r2, r1
   85f62:	d959      	bls.n	86018 <__divdi3+0xdc>
   85f64:	fab2 f382 	clz	r3, r2
   85f68:	b13b      	cbz	r3, 85f7a <__divdi3+0x3e>
   85f6a:	f1c3 0220 	rsb	r2, r3, #32
   85f6e:	409d      	lsls	r5, r3
   85f70:	fa20 f202 	lsr.w	r2, r0, r2
   85f74:	409f      	lsls	r7, r3
   85f76:	4315      	orrs	r5, r2
   85f78:	409c      	lsls	r4, r3
   85f7a:	0c39      	lsrs	r1, r7, #16
   85f7c:	fbb5 f0f1 	udiv	r0, r5, r1
   85f80:	fa1f fe87 	uxth.w	lr, r7
   85f84:	fb01 5510 	mls	r5, r1, r0, r5
   85f88:	fb0e f300 	mul.w	r3, lr, r0
   85f8c:	0c22      	lsrs	r2, r4, #16
   85f8e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
   85f92:	42ab      	cmp	r3, r5
   85f94:	d909      	bls.n	85faa <__divdi3+0x6e>
   85f96:	19ed      	adds	r5, r5, r7
   85f98:	f100 32ff 	add.w	r2, r0, #4294967295
   85f9c:	f080 810b 	bcs.w	861b6 <__divdi3+0x27a>
   85fa0:	42ab      	cmp	r3, r5
   85fa2:	f240 8108 	bls.w	861b6 <__divdi3+0x27a>
   85fa6:	3802      	subs	r0, #2
   85fa8:	443d      	add	r5, r7
   85faa:	1aed      	subs	r5, r5, r3
   85fac:	fbb5 f3f1 	udiv	r3, r5, r1
   85fb0:	fb01 5513 	mls	r5, r1, r3, r5
   85fb4:	fb0e fe03 	mul.w	lr, lr, r3
   85fb8:	b2a4      	uxth	r4, r4
   85fba:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
   85fbe:	45ae      	cmp	lr, r5
   85fc0:	d908      	bls.n	85fd4 <__divdi3+0x98>
   85fc2:	19ed      	adds	r5, r5, r7
   85fc4:	f103 32ff 	add.w	r2, r3, #4294967295
   85fc8:	f080 80f7 	bcs.w	861ba <__divdi3+0x27e>
   85fcc:	45ae      	cmp	lr, r5
   85fce:	f240 80f4 	bls.w	861ba <__divdi3+0x27e>
   85fd2:	3b02      	subs	r3, #2
   85fd4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   85fd8:	2200      	movs	r2, #0
   85fda:	e003      	b.n	85fe4 <__divdi3+0xa8>
   85fdc:	428b      	cmp	r3, r1
   85fde:	d90f      	bls.n	86000 <__divdi3+0xc4>
   85fe0:	2200      	movs	r2, #0
   85fe2:	4613      	mov	r3, r2
   85fe4:	1c34      	adds	r4, r6, #0
   85fe6:	bf18      	it	ne
   85fe8:	2401      	movne	r4, #1
   85fea:	4260      	negs	r0, r4
   85fec:	f04f 0500 	mov.w	r5, #0
   85ff0:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
   85ff4:	4058      	eors	r0, r3
   85ff6:	4051      	eors	r1, r2
   85ff8:	1900      	adds	r0, r0, r4
   85ffa:	4169      	adcs	r1, r5
   85ffc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86000:	fab3 f283 	clz	r2, r3
   86004:	2a00      	cmp	r2, #0
   86006:	f040 8089 	bne.w	8611c <__divdi3+0x1e0>
   8600a:	428b      	cmp	r3, r1
   8600c:	d302      	bcc.n	86014 <__divdi3+0xd8>
   8600e:	4580      	cmp	r8, r0
   86010:	f200 80e2 	bhi.w	861d8 <__divdi3+0x29c>
   86014:	2301      	movs	r3, #1
   86016:	e7e5      	b.n	85fe4 <__divdi3+0xa8>
   86018:	b912      	cbnz	r2, 86020 <__divdi3+0xe4>
   8601a:	2301      	movs	r3, #1
   8601c:	fbb3 f7f2 	udiv	r7, r3, r2
   86020:	fab7 f887 	clz	r8, r7
   86024:	f1b8 0f00 	cmp.w	r8, #0
   86028:	d13b      	bne.n	860a2 <__divdi3+0x166>
   8602a:	1bed      	subs	r5, r5, r7
   8602c:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   86030:	fa1f fe87 	uxth.w	lr, r7
   86034:	2201      	movs	r2, #1
   86036:	fbb5 f0fc 	udiv	r0, r5, ip
   8603a:	fb0c 5510 	mls	r5, ip, r0, r5
   8603e:	fb0e f300 	mul.w	r3, lr, r0
   86042:	0c21      	lsrs	r1, r4, #16
   86044:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
   86048:	42ab      	cmp	r3, r5
   8604a:	d907      	bls.n	8605c <__divdi3+0x120>
   8604c:	19ed      	adds	r5, r5, r7
   8604e:	f100 31ff 	add.w	r1, r0, #4294967295
   86052:	d202      	bcs.n	8605a <__divdi3+0x11e>
   86054:	42ab      	cmp	r3, r5
   86056:	f200 80c3 	bhi.w	861e0 <__divdi3+0x2a4>
   8605a:	4608      	mov	r0, r1
   8605c:	1aed      	subs	r5, r5, r3
   8605e:	fbb5 f3fc 	udiv	r3, r5, ip
   86062:	fb0c 5513 	mls	r5, ip, r3, r5
   86066:	fb0e fe03 	mul.w	lr, lr, r3
   8606a:	b2a4      	uxth	r4, r4
   8606c:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
   86070:	45ae      	cmp	lr, r5
   86072:	d907      	bls.n	86084 <__divdi3+0x148>
   86074:	19ed      	adds	r5, r5, r7
   86076:	f103 31ff 	add.w	r1, r3, #4294967295
   8607a:	d202      	bcs.n	86082 <__divdi3+0x146>
   8607c:	45ae      	cmp	lr, r5
   8607e:	f200 80ad 	bhi.w	861dc <__divdi3+0x2a0>
   86082:	460b      	mov	r3, r1
   86084:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   86088:	e7ac      	b.n	85fe4 <__divdi3+0xa8>
   8608a:	4252      	negs	r2, r2
   8608c:	ea6f 0606 	mvn.w	r6, r6
   86090:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   86094:	e75b      	b.n	85f4e <__divdi3+0x12>
   86096:	4240      	negs	r0, r0
   86098:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8609c:	f04f 36ff 	mov.w	r6, #4294967295
   860a0:	e752      	b.n	85f48 <__divdi3+0xc>
   860a2:	fa07 f708 	lsl.w	r7, r7, r8
   860a6:	f1c8 0220 	rsb	r2, r8, #32
   860aa:	fa25 f302 	lsr.w	r3, r5, r2
   860ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   860b2:	fbb3 f1fc 	udiv	r1, r3, ip
   860b6:	fa1f fe87 	uxth.w	lr, r7
   860ba:	fb0c 3311 	mls	r3, ip, r1, r3
   860be:	fa24 f202 	lsr.w	r2, r4, r2
   860c2:	fa05 f508 	lsl.w	r5, r5, r8
   860c6:	fb0e f901 	mul.w	r9, lr, r1
   860ca:	432a      	orrs	r2, r5
   860cc:	0c10      	lsrs	r0, r2, #16
   860ce:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
   860d2:	4599      	cmp	r9, r3
   860d4:	fa04 f408 	lsl.w	r4, r4, r8
   860d8:	d907      	bls.n	860ea <__divdi3+0x1ae>
   860da:	19db      	adds	r3, r3, r7
   860dc:	f101 30ff 	add.w	r0, r1, #4294967295
   860e0:	d278      	bcs.n	861d4 <__divdi3+0x298>
   860e2:	4599      	cmp	r9, r3
   860e4:	d976      	bls.n	861d4 <__divdi3+0x298>
   860e6:	3902      	subs	r1, #2
   860e8:	443b      	add	r3, r7
   860ea:	ebc9 0303 	rsb	r3, r9, r3
   860ee:	fbb3 f0fc 	udiv	r0, r3, ip
   860f2:	fb0c 3310 	mls	r3, ip, r0, r3
   860f6:	fb0e f500 	mul.w	r5, lr, r0
   860fa:	b292      	uxth	r2, r2
   860fc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   86100:	429d      	cmp	r5, r3
   86102:	d907      	bls.n	86114 <__divdi3+0x1d8>
   86104:	19db      	adds	r3, r3, r7
   86106:	f100 32ff 	add.w	r2, r0, #4294967295
   8610a:	d25f      	bcs.n	861cc <__divdi3+0x290>
   8610c:	429d      	cmp	r5, r3
   8610e:	d95d      	bls.n	861cc <__divdi3+0x290>
   86110:	3802      	subs	r0, #2
   86112:	443b      	add	r3, r7
   86114:	1b5d      	subs	r5, r3, r5
   86116:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   8611a:	e78c      	b.n	86036 <__divdi3+0xfa>
   8611c:	f1c2 0320 	rsb	r3, r2, #32
   86120:	fa28 f103 	lsr.w	r1, r8, r3
   86124:	fa0c fc02 	lsl.w	ip, ip, r2
   86128:	ea41 0c0c 	orr.w	ip, r1, ip
   8612c:	ea4f 401c 	mov.w	r0, ip, lsr #16
   86130:	fa2e f103 	lsr.w	r1, lr, r3
   86134:	fbb1 f5f0 	udiv	r5, r1, r0
   86138:	fa1f f78c 	uxth.w	r7, ip
   8613c:	fb00 1115 	mls	r1, r0, r5, r1
   86140:	fa29 f303 	lsr.w	r3, r9, r3
   86144:	fa0e fe02 	lsl.w	lr, lr, r2
   86148:	fb07 f905 	mul.w	r9, r7, r5
   8614c:	ea43 0e0e 	orr.w	lr, r3, lr
   86150:	ea4f 431e 	mov.w	r3, lr, lsr #16
   86154:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   86158:	4589      	cmp	r9, r1
   8615a:	fa08 f802 	lsl.w	r8, r8, r2
   8615e:	d908      	bls.n	86172 <__divdi3+0x236>
   86160:	eb11 010c 	adds.w	r1, r1, ip
   86164:	f105 33ff 	add.w	r3, r5, #4294967295
   86168:	d232      	bcs.n	861d0 <__divdi3+0x294>
   8616a:	4589      	cmp	r9, r1
   8616c:	d930      	bls.n	861d0 <__divdi3+0x294>
   8616e:	3d02      	subs	r5, #2
   86170:	4461      	add	r1, ip
   86172:	ebc9 0101 	rsb	r1, r9, r1
   86176:	fbb1 f3f0 	udiv	r3, r1, r0
   8617a:	fb00 1113 	mls	r1, r0, r3, r1
   8617e:	fb07 f703 	mul.w	r7, r7, r3
   86182:	fa1f fe8e 	uxth.w	lr, lr
   86186:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
   8618a:	4577      	cmp	r7, lr
   8618c:	d908      	bls.n	861a0 <__divdi3+0x264>
   8618e:	eb1e 0e0c 	adds.w	lr, lr, ip
   86192:	f103 31ff 	add.w	r1, r3, #4294967295
   86196:	d217      	bcs.n	861c8 <__divdi3+0x28c>
   86198:	4577      	cmp	r7, lr
   8619a:	d915      	bls.n	861c8 <__divdi3+0x28c>
   8619c:	3b02      	subs	r3, #2
   8619e:	44e6      	add	lr, ip
   861a0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   861a4:	fba3 8908 	umull	r8, r9, r3, r8
   861a8:	ebc7 0e0e 	rsb	lr, r7, lr
   861ac:	45ce      	cmp	lr, r9
   861ae:	d309      	bcc.n	861c4 <__divdi3+0x288>
   861b0:	d005      	beq.n	861be <__divdi3+0x282>
   861b2:	2200      	movs	r2, #0
   861b4:	e716      	b.n	85fe4 <__divdi3+0xa8>
   861b6:	4610      	mov	r0, r2
   861b8:	e6f7      	b.n	85faa <__divdi3+0x6e>
   861ba:	4613      	mov	r3, r2
   861bc:	e70a      	b.n	85fd4 <__divdi3+0x98>
   861be:	4094      	lsls	r4, r2
   861c0:	4544      	cmp	r4, r8
   861c2:	d2f6      	bcs.n	861b2 <__divdi3+0x276>
   861c4:	3b01      	subs	r3, #1
   861c6:	e7f4      	b.n	861b2 <__divdi3+0x276>
   861c8:	460b      	mov	r3, r1
   861ca:	e7e9      	b.n	861a0 <__divdi3+0x264>
   861cc:	4610      	mov	r0, r2
   861ce:	e7a1      	b.n	86114 <__divdi3+0x1d8>
   861d0:	461d      	mov	r5, r3
   861d2:	e7ce      	b.n	86172 <__divdi3+0x236>
   861d4:	4601      	mov	r1, r0
   861d6:	e788      	b.n	860ea <__divdi3+0x1ae>
   861d8:	4613      	mov	r3, r2
   861da:	e703      	b.n	85fe4 <__divdi3+0xa8>
   861dc:	3b02      	subs	r3, #2
   861de:	e751      	b.n	86084 <__divdi3+0x148>
   861e0:	3802      	subs	r0, #2
   861e2:	443d      	add	r5, r7
   861e4:	e73a      	b.n	8605c <__divdi3+0x120>
   861e6:	bf00      	nop

000861e8 <__udivdi3>:
   861e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   861ec:	2b00      	cmp	r3, #0
   861ee:	d144      	bne.n	8627a <__udivdi3+0x92>
   861f0:	428a      	cmp	r2, r1
   861f2:	4615      	mov	r5, r2
   861f4:	4604      	mov	r4, r0
   861f6:	d94f      	bls.n	86298 <__udivdi3+0xb0>
   861f8:	fab2 f782 	clz	r7, r2
   861fc:	460e      	mov	r6, r1
   861fe:	b14f      	cbz	r7, 86214 <__udivdi3+0x2c>
   86200:	f1c7 0320 	rsb	r3, r7, #32
   86204:	40b9      	lsls	r1, r7
   86206:	fa20 f603 	lsr.w	r6, r0, r3
   8620a:	fa02 f507 	lsl.w	r5, r2, r7
   8620e:	430e      	orrs	r6, r1
   86210:	fa00 f407 	lsl.w	r4, r0, r7
   86214:	0c2f      	lsrs	r7, r5, #16
   86216:	fbb6 f0f7 	udiv	r0, r6, r7
   8621a:	fa1f fe85 	uxth.w	lr, r5
   8621e:	fb07 6210 	mls	r2, r7, r0, r6
   86222:	fb0e f100 	mul.w	r1, lr, r0
   86226:	0c26      	lsrs	r6, r4, #16
   86228:	ea46 4302 	orr.w	r3, r6, r2, lsl #16
   8622c:	4299      	cmp	r1, r3
   8622e:	d909      	bls.n	86244 <__udivdi3+0x5c>
   86230:	195b      	adds	r3, r3, r5
   86232:	f100 32ff 	add.w	r2, r0, #4294967295
   86236:	f080 80ee 	bcs.w	86416 <__udivdi3+0x22e>
   8623a:	4299      	cmp	r1, r3
   8623c:	f240 80eb 	bls.w	86416 <__udivdi3+0x22e>
   86240:	3802      	subs	r0, #2
   86242:	442b      	add	r3, r5
   86244:	1a59      	subs	r1, r3, r1
   86246:	fbb1 f3f7 	udiv	r3, r1, r7
   8624a:	fb07 1113 	mls	r1, r7, r3, r1
   8624e:	fb0e fe03 	mul.w	lr, lr, r3
   86252:	b2a4      	uxth	r4, r4
   86254:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
   86258:	458e      	cmp	lr, r1
   8625a:	d908      	bls.n	8626e <__udivdi3+0x86>
   8625c:	1949      	adds	r1, r1, r5
   8625e:	f103 32ff 	add.w	r2, r3, #4294967295
   86262:	f080 80da 	bcs.w	8641a <__udivdi3+0x232>
   86266:	458e      	cmp	lr, r1
   86268:	f240 80d7 	bls.w	8641a <__udivdi3+0x232>
   8626c:	3b02      	subs	r3, #2
   8626e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   86272:	2600      	movs	r6, #0
   86274:	4631      	mov	r1, r6
   86276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8627a:	428b      	cmp	r3, r1
   8627c:	d847      	bhi.n	8630e <__udivdi3+0x126>
   8627e:	fab3 f683 	clz	r6, r3
   86282:	2e00      	cmp	r6, #0
   86284:	d148      	bne.n	86318 <__udivdi3+0x130>
   86286:	428b      	cmp	r3, r1
   86288:	d302      	bcc.n	86290 <__udivdi3+0xa8>
   8628a:	4282      	cmp	r2, r0
   8628c:	f200 80cf 	bhi.w	8642e <__udivdi3+0x246>
   86290:	2001      	movs	r0, #1
   86292:	4631      	mov	r1, r6
   86294:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86298:	b912      	cbnz	r2, 862a0 <__udivdi3+0xb8>
   8629a:	2501      	movs	r5, #1
   8629c:	fbb5 f5f2 	udiv	r5, r5, r2
   862a0:	fab5 fc85 	clz	ip, r5
   862a4:	f1bc 0f00 	cmp.w	ip, #0
   862a8:	d178      	bne.n	8639c <__udivdi3+0x1b4>
   862aa:	1b49      	subs	r1, r1, r5
   862ac:	0c2f      	lsrs	r7, r5, #16
   862ae:	fa1f fe85 	uxth.w	lr, r5
   862b2:	2601      	movs	r6, #1
   862b4:	fbb1 f0f7 	udiv	r0, r1, r7
   862b8:	fb07 1110 	mls	r1, r7, r0, r1
   862bc:	fb0e f200 	mul.w	r2, lr, r0
   862c0:	0c23      	lsrs	r3, r4, #16
   862c2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   862c6:	428a      	cmp	r2, r1
   862c8:	d907      	bls.n	862da <__udivdi3+0xf2>
   862ca:	1949      	adds	r1, r1, r5
   862cc:	f100 33ff 	add.w	r3, r0, #4294967295
   862d0:	d202      	bcs.n	862d8 <__udivdi3+0xf0>
   862d2:	428a      	cmp	r2, r1
   862d4:	f200 80bc 	bhi.w	86450 <__udivdi3+0x268>
   862d8:	4618      	mov	r0, r3
   862da:	1a89      	subs	r1, r1, r2
   862dc:	fbb1 f3f7 	udiv	r3, r1, r7
   862e0:	fb07 1113 	mls	r1, r7, r3, r1
   862e4:	fb0e fe03 	mul.w	lr, lr, r3
   862e8:	b2a4      	uxth	r4, r4
   862ea:	ea44 4201 	orr.w	r2, r4, r1, lsl #16
   862ee:	4596      	cmp	lr, r2
   862f0:	d908      	bls.n	86304 <__udivdi3+0x11c>
   862f2:	1952      	adds	r2, r2, r5
   862f4:	f103 31ff 	add.w	r1, r3, #4294967295
   862f8:	f080 8091 	bcs.w	8641e <__udivdi3+0x236>
   862fc:	4596      	cmp	lr, r2
   862fe:	f240 808e 	bls.w	8641e <__udivdi3+0x236>
   86302:	3b02      	subs	r3, #2
   86304:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   86308:	4631      	mov	r1, r6
   8630a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8630e:	2600      	movs	r6, #0
   86310:	4630      	mov	r0, r6
   86312:	4631      	mov	r1, r6
   86314:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86318:	f1c6 0420 	rsb	r4, r6, #32
   8631c:	fa22 f504 	lsr.w	r5, r2, r4
   86320:	40b3      	lsls	r3, r6
   86322:	432b      	orrs	r3, r5
   86324:	fa21 f704 	lsr.w	r7, r1, r4
   86328:	ea4f 4813 	mov.w	r8, r3, lsr #16
   8632c:	fbb7 fcf8 	udiv	ip, r7, r8
   86330:	fa1f f983 	uxth.w	r9, r3
   86334:	fb08 771c 	mls	r7, r8, ip, r7
   86338:	fa20 fe04 	lsr.w	lr, r0, r4
   8633c:	fa01 f506 	lsl.w	r5, r1, r6
   86340:	fb09 f40c 	mul.w	r4, r9, ip
   86344:	ea4e 0505 	orr.w	r5, lr, r5
   86348:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   8634c:	ea4e 4707 	orr.w	r7, lr, r7, lsl #16
   86350:	42bc      	cmp	r4, r7
   86352:	fa02 f206 	lsl.w	r2, r2, r6
   86356:	d904      	bls.n	86362 <__udivdi3+0x17a>
   86358:	18ff      	adds	r7, r7, r3
   8635a:	f10c 31ff 	add.w	r1, ip, #4294967295
   8635e:	d368      	bcc.n	86432 <__udivdi3+0x24a>
   86360:	468c      	mov	ip, r1
   86362:	1b3f      	subs	r7, r7, r4
   86364:	fbb7 f4f8 	udiv	r4, r7, r8
   86368:	fb08 7714 	mls	r7, r8, r4, r7
   8636c:	fb09 f904 	mul.w	r9, r9, r4
   86370:	b2ad      	uxth	r5, r5
   86372:	ea45 4107 	orr.w	r1, r5, r7, lsl #16
   86376:	4589      	cmp	r9, r1
   86378:	d904      	bls.n	86384 <__udivdi3+0x19c>
   8637a:	18c9      	adds	r1, r1, r3
   8637c:	f104 35ff 	add.w	r5, r4, #4294967295
   86380:	d35d      	bcc.n	8643e <__udivdi3+0x256>
   86382:	462c      	mov	r4, r5
   86384:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
   86388:	fba4 2302 	umull	r2, r3, r4, r2
   8638c:	ebc9 0101 	rsb	r1, r9, r1
   86390:	4299      	cmp	r1, r3
   86392:	d349      	bcc.n	86428 <__udivdi3+0x240>
   86394:	d045      	beq.n	86422 <__udivdi3+0x23a>
   86396:	4620      	mov	r0, r4
   86398:	2600      	movs	r6, #0
   8639a:	e76b      	b.n	86274 <__udivdi3+0x8c>
   8639c:	f1cc 0420 	rsb	r4, ip, #32
   863a0:	fa05 f50c 	lsl.w	r5, r5, ip
   863a4:	fa21 f304 	lsr.w	r3, r1, r4
   863a8:	0c2a      	lsrs	r2, r5, #16
   863aa:	fbb3 f6f2 	udiv	r6, r3, r2
   863ae:	fa1f fe85 	uxth.w	lr, r5
   863b2:	fb02 3816 	mls	r8, r2, r6, r3
   863b6:	fa20 f704 	lsr.w	r7, r0, r4
   863ba:	fa01 f10c 	lsl.w	r1, r1, ip
   863be:	fb0e f906 	mul.w	r9, lr, r6
   863c2:	430f      	orrs	r7, r1
   863c4:	0c3c      	lsrs	r4, r7, #16
   863c6:	ea44 4308 	orr.w	r3, r4, r8, lsl #16
   863ca:	4599      	cmp	r9, r3
   863cc:	fa00 f40c 	lsl.w	r4, r0, ip
   863d0:	d907      	bls.n	863e2 <__udivdi3+0x1fa>
   863d2:	195b      	adds	r3, r3, r5
   863d4:	f106 31ff 	add.w	r1, r6, #4294967295
   863d8:	d238      	bcs.n	8644c <__udivdi3+0x264>
   863da:	4599      	cmp	r9, r3
   863dc:	d936      	bls.n	8644c <__udivdi3+0x264>
   863de:	3e02      	subs	r6, #2
   863e0:	442b      	add	r3, r5
   863e2:	ebc9 0303 	rsb	r3, r9, r3
   863e6:	fbb3 f0f2 	udiv	r0, r3, r2
   863ea:	fb02 3310 	mls	r3, r2, r0, r3
   863ee:	fb0e f100 	mul.w	r1, lr, r0
   863f2:	b2bf      	uxth	r7, r7
   863f4:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
   863f8:	4299      	cmp	r1, r3
   863fa:	d907      	bls.n	8640c <__udivdi3+0x224>
   863fc:	195b      	adds	r3, r3, r5
   863fe:	f100 37ff 	add.w	r7, r0, #4294967295
   86402:	d221      	bcs.n	86448 <__udivdi3+0x260>
   86404:	4299      	cmp	r1, r3
   86406:	d91f      	bls.n	86448 <__udivdi3+0x260>
   86408:	3802      	subs	r0, #2
   8640a:	442b      	add	r3, r5
   8640c:	4617      	mov	r7, r2
   8640e:	1a59      	subs	r1, r3, r1
   86410:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
   86414:	e74e      	b.n	862b4 <__udivdi3+0xcc>
   86416:	4610      	mov	r0, r2
   86418:	e714      	b.n	86244 <__udivdi3+0x5c>
   8641a:	4613      	mov	r3, r2
   8641c:	e727      	b.n	8626e <__udivdi3+0x86>
   8641e:	460b      	mov	r3, r1
   86420:	e770      	b.n	86304 <__udivdi3+0x11c>
   86422:	40b0      	lsls	r0, r6
   86424:	4290      	cmp	r0, r2
   86426:	d2b6      	bcs.n	86396 <__udivdi3+0x1ae>
   86428:	1e60      	subs	r0, r4, #1
   8642a:	2600      	movs	r6, #0
   8642c:	e722      	b.n	86274 <__udivdi3+0x8c>
   8642e:	4630      	mov	r0, r6
   86430:	e720      	b.n	86274 <__udivdi3+0x8c>
   86432:	42bc      	cmp	r4, r7
   86434:	d994      	bls.n	86360 <__udivdi3+0x178>
   86436:	f1ac 0c02 	sub.w	ip, ip, #2
   8643a:	441f      	add	r7, r3
   8643c:	e791      	b.n	86362 <__udivdi3+0x17a>
   8643e:	4589      	cmp	r9, r1
   86440:	d99f      	bls.n	86382 <__udivdi3+0x19a>
   86442:	3c02      	subs	r4, #2
   86444:	4419      	add	r1, r3
   86446:	e79d      	b.n	86384 <__udivdi3+0x19c>
   86448:	4638      	mov	r0, r7
   8644a:	e7df      	b.n	8640c <__udivdi3+0x224>
   8644c:	460e      	mov	r6, r1
   8644e:	e7c8      	b.n	863e2 <__udivdi3+0x1fa>
   86450:	3802      	subs	r0, #2
   86452:	4429      	add	r1, r5
   86454:	e741      	b.n	862da <__udivdi3+0xf2>
   86456:	bf00      	nop
   86458:	09097325 	.word	0x09097325
   8645c:	25096325 	.word	0x25096325
   86460:	75250975 	.word	0x75250975
   86464:	0d752509 	.word	0x0d752509
   86468:	0000000a 	.word	0x0000000a
   8646c:	454c4449 	.word	0x454c4449
   86470:	00000000 	.word	0x00000000
   86474:	00000a0d 	.word	0x00000a0d
   86478:	20726d54 	.word	0x20726d54
   8647c:	00637653 	.word	0x00637653
   86480:	00000001 	.word	0x00000001
   86484:	00000002 	.word	0x00000002
   86488:	00000004 	.word	0x00000004
   8648c:	00000008 	.word	0x00000008
   86490:	00000010 	.word	0x00000010
   86494:	00000020 	.word	0x00000020
   86498:	00000040 	.word	0x00000040
   8649c:	00000080 	.word	0x00000080
   864a0:	00000100 	.word	0x00000100
   864a4:	00000200 	.word	0x00000200
   864a8:	00000400 	.word	0x00000400
   864ac:	6b736174 	.word	0x6b736174
   864b0:	6d6f635f 	.word	0x6d6f635f
   864b4:	00000000 	.word	0x00000000
   864b8:	6b736174 	.word	0x6b736174
   864bc:	6765725f 	.word	0x6765725f
   864c0:	00000000 	.word	0x00000000
   864c4:	00000043 	.word	0x00000043

000864c8 <_global_impure_ptr>:
   864c8:	20070150 33323130 37363534 62613938     P.. 0123456789ab
   864d8:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
   864e8:	76757473 7a797877 00000000              stuvwxyz....

000864f4 <zeroes.6869>:
   864f4:	30303030 30303030 30303030 30303030     0000000000000000
   86504:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   86514:	00000000 33323130 37363534 62613938     ....0123456789ab
   86524:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00086534 <blanks.6868>:
   86534:	20202020 20202020 20202020 20202020                     

00086544 <_ctype_>:
   86544:	20202000 20202020 28282020 20282828     .         ((((( 
   86554:	20202020 20202020 20202020 20202020                     
   86564:	10108820 10101010 10101010 10101010      ...............
   86574:	04040410 04040404 10040404 10101010     ................
   86584:	41411010 41414141 01010101 01010101     ..AAAAAA........
   86594:	01010101 01010101 01010101 10101010     ................
   865a4:	42421010 42424242 02020202 02020202     ..BBBBBB........
   865b4:	02020202 02020202 02020202 10101010     ................
   865c4:	00000020 00000000 00000000 00000000      ...............
	...

00086648 <_init>:
   86648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8664a:	bf00      	nop
   8664c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8664e:	bc08      	pop	{r3}
   86650:	469e      	mov	lr, r3
   86652:	4770      	bx	lr

00086654 <__init_array_start>:
   86654:	00084495 	.word	0x00084495

00086658 <__frame_dummy_init_array_entry>:
   86658:	00080119                                ....

0008665c <_fini>:
   8665c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8665e:	bf00      	nop
   86660:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86662:	bc08      	pop	{r3}
   86664:	469e      	mov	lr, r3
   86666:	4770      	bx	lr

00086668 <__fini_array_start>:
   86668:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070148 	.word	0x20070148

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <B>:
2007012c:	bdc573d0 3f166a1c 3f166a1c bdc573d0     .s...j.?.j.?.s..

2007013c <uxCriticalNesting>:
2007013c:	aaaaaaaa                                ....

20070140 <xFreeBytesRemaining>:
20070140:	00008000                                ....

20070144 <xNextTaskUnblockTime>:
20070144:	0001ffff                                         ..

20070146 <g_interrupt_enabled>:
20070146:	09000001                                         ..

20070148 <SystemCoreClock>:
20070148:	003d0900                                ..=.

2007014c <variables>:
2007014c:	00000001                                ....

20070150 <impure_data>:
20070150:	00000000 2007043c 200704a4 2007050c     ....<.. ... ... 
	...
20070184:	000864c4 00000000 00000000 00000000     .d..............
	...
200701f8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070208:	0005deec 0000000b 00000000 00000000     ................
	...

20070578 <_impure_ptr>:
20070578:	20070150                                P.. 

2007057c <__ctype_ptr__>:
2007057c:	00086544                                De..

20070580 <lc_ctype_charset>:
20070580:	49435341 00000049 00000000 00000000     ASCII...........
	...

200705a0 <__mb_cur_max>:
200705a0:	00000001                                ....

200705a4 <__malloc_av_>:
	...
200705ac:	200705a4 200705a4 200705ac 200705ac     ... ... ... ... 
200705bc:	200705b4 200705b4 200705bc 200705bc     ... ... ... ... 
200705cc:	200705c4 200705c4 200705cc 200705cc     ... ... ... ... 
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 
2007099c:	20070994 20070994 2007099c 2007099c     ... ... ... ... 

200709ac <__malloc_trim_threshold>:
200709ac:	00020000                                ....

200709b0 <__malloc_sbrk_base>:
200709b0:	ffffffff                                ....

200709b4 <__wctomb>:
200709b4:	00085c7d                                }\..
