#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat May 27 17:25:33 2017
# Process ID: 6988
# Current directory: D:/AdunareScadereVM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3416 D:\AdunareScadereVM\AdunareScadereVM.xpr
# Log file: D:/AdunareScadereVM/vivado.log
# Journal file: D:/AdunareScadereVM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AdunareScadereVM/AdunareScadereVM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 717.160 ; gain = 137.344
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 17:27:52 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 17:27:52 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 720.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 728.121 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 728.121 ; gain = 7.488
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 728.121 ; gain = 7.488
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:52]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:52]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 744.500 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:53]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 17:34:54 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 17:34:54 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 744.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 744.500 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 785.402 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 785.402 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 785.402 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
ERROR: [VRFC 10-91] largemantisaext is not declared [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:75]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd:43]
INFO: [VRFC 10-240] VHDL file D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 811.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 811.652 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 811.652 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 811.652 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 811.652 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 811.652 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 811.652 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd w ]
add_files D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 18:17:57 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 18:17:57 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 811.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 811.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 812.473 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 18:37:00 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 49.703 ; gain = 0.113
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 18:37:00 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 812.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 812.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 812.473 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd:146]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 18:48:00 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 18:48:00 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 812.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 812.473 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 812.473 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-4707] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 812.473 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 812.473 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 812.473 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 825.398 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 18:56:09 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 18:56:10 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 825.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 825.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 825.398 ; gain = 0.000
close [ open D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd w ]
add_files D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 19:07:33 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 19:07:33 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 825.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 825.398 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 825.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd w ]
add_files D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 27 elements ; expected 28 [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd:59]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit add_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 19:29:51 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 19:29:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 825.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 825.398 ; gain = 0.000
close [ open D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd w ]
add_files D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 19:51:55 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 19:51:55 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 836.137 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 838.598 ; gain = 0.000
add_wave {{/add_sim/ADD_UNIT/shiftedSum}} 
add_wave {{/add_sim/ADD_UNIT/finalRes}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:83]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit add_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:83]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit add_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd:83]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit add_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 20:07:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 20:07:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 858.672 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 858.672 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 858.672 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 866.320 ; gain = 7.648
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 20:16:22 2017...
