// Seed: 283690658
module module_0 (
    input wand id_0,
    input wire id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input wand id_7,
    output logic id_8
);
  assign id_8 = 1'b0 ? 1'b0 : 1 == id_5;
  always_latch @(posedge 1) id_8 <= 1;
  module_0(
      id_0, id_1
  );
endmodule
