#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 14:00:55 2018
# Process ID: 9296
# Current directory: D:/Workspaces/Xilinx/ip_test/Dual_DAC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1420 D:\Workspaces\Xilinx\ip_test\Dual_DAC\Dual_DAC.xpr
# Log file: D:/Workspaces/Xilinx/ip_test/Dual_DAC/vivado.log
# Journal file: D:/Workspaces/Xilinx/ip_test/Dual_DAC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Workspaces/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_processing_system7_0_0
design_1_AD5065_Interface_0_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_100M_0

open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 823.434 ; gain = 98.848
update_compile_order -fileset sources_1
open_bd_design {D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- ibeo.as:user:AD5065_Interface:1.0 - AD5065_Interface_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- DHMarinov:user:AD5065_Dual_DAC_RTL:1.0 - AD5065_Dual_DAC_RTL_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 905.199 ; gain = 71.281
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Dual_DAC_RTL_0_1/design_1_AD5065_Dual_DAC_RTL_0_1.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sat Apr  7 14:03:22 2018] Launched design_1_AD5065_Dual_DAC_RTL_0_1_synth_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Dual_DAC_RTL_0_1_synth_1/runme.log
[Sat Apr  7 14:03:22 2018] Launched impl_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 958.773 ; gain = 46.090
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Workspaces/Xilinx/ip_repo'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_ps7_0_axi_periph_0 design_1_processing_system7_0_0 design_1_rst_ps7_0_100M_0}] -log ip_upgrade.log
Upgrading 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [PS7-6] The applied preset does not match with zed board preset. You may not get expected settings for zed board. The ZC702 preset is designed for ZC702 board.
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 12 to revision 16
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 10 to revision 12
CRITICAL WARNING: [filemgmt 20-1366] Unable to reset target(s) for the following file is locked: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd
Locked reason: 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_AD5065_Interface_0_0

Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1015.855 ; gain = 57.082
export_ip_user_files -of_objects [get_ips {design_1_ps7_0_axi_periph_0 design_1_processing_system7_0_0 design_1_rst_ps7_0_100M_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
reset_run design_1_AD5065_Dual_DAC_RTL_0_1_synth_1
reset_run design_1_AD5065_Interface_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Interface_0_0/design_1_AD5065_Interface_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Dual_DAC_RTL_0_1/design_1_AD5065_Dual_DAC_RTL_0_1.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd

[Sat Apr  7 14:11:57 2018] Launched design_1_AD5065_Interface_0_0_synth_1, design_1_AD5065_Dual_DAC_RTL_0_1_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
design_1_AD5065_Interface_0_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Interface_0_0_synth_1/runme.log
design_1_AD5065_Dual_DAC_RTL_0_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Dual_DAC_RTL_0_1_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/synth_1/runme.log
[Sat Apr  7 14:11:59 2018] Launched impl_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1021.723 ; gain = 3.316
reset_run synth_1
reset_run design_1_AD5065_Dual_DAC_RTL_0_1_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_AD5065_Interface_0_0, cache-ID = 0bc1f6caa0b9fdc4; cache size = 0.194 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Interface_0_0/design_1_AD5065_Interface_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Dual_DAC_RTL_0_1/design_1_AD5065_Dual_DAC_RTL_0_1.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd

[Sat Apr  7 14:16:07 2018] Launched design_1_AD5065_Dual_DAC_RTL_0_1_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
design_1_AD5065_Dual_DAC_RTL_0_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Dual_DAC_RTL_0_1_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/synth_1/runme.log
[Sat Apr  7 14:16:07 2018] Launched impl_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.453 ; gain = 1.578
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Workspaces/Xilinx/ip_repo'.
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_AD5065_Interface_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 14:18:52 2018...
