#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Aug 14 14:53:56 2019
# Process ID: 2240
# Current directory: D:/01_Xilinx_FPGA/LedRun
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent120520 D:\01_Xilinx_FPGA\LedRun\LedRun.xpr
# Log file: D:/01_Xilinx_FPGA/LedRun/vivado.log
# Journal file: D:/01_Xilinx_FPGA/LedRun\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/01_Xilinx_FPGA/LedRun/LedRun.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 907.465 ; gain = 183.563
update_compile_order -fileset sources_1
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.1 - axi_fifo_mm_s_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <LedRun> from BD file <D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 995.281 ; gain = 71.770
regenerate_bd_layout
open_run impl_1
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/.Xil/Vivado-2240-Masterzj/dcp0/LedRun_wrapper_board.xdc]
Finished Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/.Xil/Vivado-2240-Masterzj/dcp0/LedRun_wrapper_board.xdc]
Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/.Xil/Vivado-2240-Masterzj/dcp0/LedRun_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_mdm_1_1/LedRun_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1957.789 ; gain = 547.773
INFO: [Timing 38-2] Deriving generated clocks [D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_clk_wiz_1_0/LedRun_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/.Xil/Vivado-2240-Masterzj/dcp0/LedRun_wrapper_early.xdc]
Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/.Xil/Vivado-2240-Masterzj/dcp0/LedRun_wrapper.xdc]
Finished Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/.Xil/Vivado-2240-Masterzj/dcp0/LedRun_wrapper.xdc]
Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/.Xil/Vivado-2240-Masterzj/dcp0/LedRun_wrapper_late.xdc]
Finished Parsing XDC File [D:/01_Xilinx_FPGA/LedRun/.Xil/Vivado-2240-Masterzj/dcp0/LedRun_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 1970.293 ; gain = 12.426
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1970.293 ; gain = 12.426
Generating merged BMM file for the design top 'LedRun_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ip/LedRun_microblaze_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 228 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2106.145 ; gain = 1089.973
set_property OFFCHIP_TERM FP_VTT_50 [get_ports [list {gpio_led_tri_o[7]} {gpio_led_tri_o[6]} {gpio_led_tri_o[5]} {gpio_led_tri_o[4]} {gpio_led_tri_o[3]} {gpio_led_tri_o[2]} {gpio_led_tri_o[1]} {gpio_led_tri_o[0]}]]
place_ports {gpio_led_tri_o[0]} L16
place_ports {gpio_led_tri_o[1]} J11
place_ports {gpio_led_tri_o[2]} K11
place_ports {gpio_led_tri_o[3]} L11
place_ports {gpio_led_tri_o[4]} L12
place_ports {gpio_led_tri_o[5]} L13
place_ports {gpio_led_tri_o[6]} L15
place_ports {gpio_led_tri_o[7]} K16
place_ports pwm0_0 A21
place_ports pwm0_0 L17
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
startgroup
set_property package_pin "" [get_ports [list  pwm0_0]]
place_ports iic_rtl_0_scl_io L17
endgroup
set_property package_pin "" [get_ports [list  pwm0_0]]
place_ports iic_rtl_0_scl_io A18
place_ports iic_rtl_0_sda_io A20
place_ports uart_rtl_0_rxd A21
place_ports uart_rtl_0_txd A22
place_ports uart_rtl_1_rxd B19
place_ports uart_rtl_1_txd B22
place_ports pwm0_0 L17
set_property OFFCHIP_TERM FP_VTT_50 [get_ports [list iic_rtl_0_scl_io]]
set_property OFFCHIP_TERM (Multiple) [get_ports [list uart_rtl_0_rxd uart_rtl_0_txd]]
ERROR: [Common 17-53] User Exception: OFFCHIP_TERM "(Multiple)" is illegal.  Available off-chip terminations are: FD_100, FP_3.3_1000, FP_3.3_50, FP_VCCO_10000, FP_VCCO_50, FP_VTT_50, FP_VTT_60, NONE, NP_VTT_50_FP_VTT_50, NS_165_ND_140_FD_100, NS_70_ND_187_FD_100.
set_property OFFCHIP_TERM NONE [get_ports [list iic_rtl_0_scl_io]]
set_property OFFCHIP_TERM NONE [get_ports [list iic_rtl_0_sda_io]]
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
set_property OFFCHIP_TERM NONE [get_ports [list uart_rtl_0_rxd uart_rtl_0_txd]]
set_property OFFCHIP_TERM NONE [get_ports [list uart_rtl_1_rxd uart_rtl_1_txd]]
set_property OFFCHIP_TERM NONE [get_ports [list {gpio_led_tri_o[7]} {gpio_led_tri_o[6]} {gpio_led_tri_o[5]} {gpio_led_tri_o[4]} {gpio_led_tri_o[3]} {gpio_led_tri_o[2]} {gpio_led_tri_o[1]} {gpio_led_tri_o[0]}]]
set_property OFFCHIP_TERM NONE [get_ports [list pwm0_0]]
save_constraints
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {6 2037 1456} [get_bd_cells axi_quad_spi_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_PORTS {7}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins axi_quad_spi_0/ip2intc_irpt]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins axi_quad_spi_0/ip2intc_irpt]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_PORTS {7}] [get_bd_cells xlconcat_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins axi_quad_spi_0/SPI_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {6 2037 1456} [get_bd_cells axi_quad_spi_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : <D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd> 
Wrote  : <D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/ui/bd_cd346500.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd> 
VHDL Output written to : D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/synth/LedRun.v
VHDL Output written to : D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/sim/LedRun.v
VHDL Output written to : D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/hdl/LedRun_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
Exporting to file D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/hw_handoff/LedRun.hwh
Generated Block Design Tcl file D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/hw_handoff/LedRun_bd.tcl
Generated Hardware Definition File D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/synth/LedRun.hwdef
[Wed Aug 14 15:53:23 2019] Launched synth_1...
Run output will be captured here: D:/01_Xilinx_FPGA/LedRun/LedRun.runs/synth_1/runme.log
[Wed Aug 14 15:53:23 2019] Launched impl_1...
Run output will be captured here: D:/01_Xilinx_FPGA/LedRun/LedRun.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.508 ; gain = 65.930
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 15:54:06 2019...
