/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [3:0] _03_;
  reg [9:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_36z;
  reg [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  reg [11:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_6z & celloutsig_1_12z);
  assign celloutsig_1_17z = ~(celloutsig_1_3z & celloutsig_1_16z);
  assign celloutsig_0_11z = ~(_00_ & in_data[18]);
  assign celloutsig_0_25z = ~(celloutsig_0_5z & _01_);
  assign celloutsig_0_4z = !(celloutsig_0_2z[1] ? in_data[68] : celloutsig_0_3z);
  assign celloutsig_1_1z = !(in_data[130] ? celloutsig_1_0z[7] : in_data[175]);
  assign celloutsig_0_14z = !(celloutsig_0_12z ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_0_19z = !(in_data[29] ? celloutsig_0_15z[4] : celloutsig_0_1z[0]);
  assign celloutsig_0_21z = !(celloutsig_0_17z[2] ? celloutsig_0_4z : celloutsig_0_5z);
  assign celloutsig_0_29z = !(celloutsig_0_26z ? celloutsig_0_5z : celloutsig_0_28z[3]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z[0] | celloutsig_1_5z[8]) & celloutsig_1_5z[1]);
  assign celloutsig_0_46z = ~((celloutsig_0_2z[2] | celloutsig_0_39z[0]) & (celloutsig_0_28z[3] | celloutsig_0_18z[6]));
  assign celloutsig_1_9z = ~((celloutsig_1_7z | celloutsig_1_6z) & (celloutsig_1_2z | in_data[100]));
  assign celloutsig_0_8z = ~((celloutsig_0_2z[3] | celloutsig_0_6z) & (celloutsig_0_6z | celloutsig_0_4z));
  assign celloutsig_0_3z = celloutsig_0_2z[4] | ~(celloutsig_0_2z[3]);
  assign celloutsig_0_5z = celloutsig_0_0z[0] | ~(celloutsig_0_4z);
  reg [6:0] _20_;
  always_ff @(posedge clkin_data[96], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _20_ <= 7'h00;
    else _20_ <= celloutsig_0_0z[7:1];
  assign { _02_[6:1], _00_ } = _20_;
  reg [3:0] _21_;
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _21_ <= 4'h0;
    else _21_ <= { celloutsig_0_12z, celloutsig_0_17z };
  assign { _01_, _03_[2:0] } = _21_;
  assign celloutsig_1_16z = { celloutsig_1_5z[8:7], celloutsig_1_6z } <= { celloutsig_1_4z[6:5], celloutsig_1_13z };
  assign celloutsig_0_13z = { celloutsig_0_0z[5:3], celloutsig_0_11z, _02_[6:1], _00_ } <= { in_data[86:77], celloutsig_0_12z };
  assign celloutsig_1_7z = { celloutsig_1_5z[5:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z } && celloutsig_1_5z[10:1];
  assign celloutsig_1_2z = ! celloutsig_1_0z[11:1];
  assign celloutsig_0_16z = ! { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_20z = ! celloutsig_0_10z[9:2];
  assign celloutsig_0_22z = ! { celloutsig_0_10z[6:1], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_1_12z = { celloutsig_1_5z[5:3], celloutsig_1_10z, celloutsig_1_2z } || { celloutsig_1_8z[2], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z[9:3] };
  assign celloutsig_0_26z = & celloutsig_0_2z[4:0];
  assign celloutsig_0_6z = ~^ { in_data[29:24], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_12z = ~^ in_data[58:56];
  assign celloutsig_0_45z = celloutsig_0_18z[5:1] >> { celloutsig_0_6z, celloutsig_0_36z, celloutsig_0_25z };
  assign celloutsig_1_10z = { celloutsig_1_5z[3:0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z } >> celloutsig_1_0z[8:2];
  assign celloutsig_0_10z = in_data[76:63] >> { in_data[28:20], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_0z[1], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z } >> in_data[61:56];
  assign celloutsig_1_19z = { celloutsig_1_5z[7], celloutsig_1_6z, celloutsig_1_12z } << { celloutsig_1_0z[6:5], celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z[10:5], celloutsig_1_3z } >> in_data[176:170];
  assign celloutsig_1_8z = { celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_7z } >> { in_data[142:141], celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_8z[1:0], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z } >> celloutsig_1_10z[4:0];
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_17z } >> { celloutsig_1_0z[0], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_28z = celloutsig_0_1z >> { _02_[4:3], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_30z = { celloutsig_0_17z[0], celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_29z } >> { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[8:2] <<< { celloutsig_0_0z[2:0], celloutsig_0_1z };
  assign celloutsig_0_36z = in_data[62:60] ~^ celloutsig_0_30z[7:5];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } ~^ { celloutsig_1_4z[3:0], celloutsig_1_4z };
  assign celloutsig_0_17z = celloutsig_0_10z[11:9] ~^ in_data[57:55];
  assign celloutsig_0_18z = { _02_[3:2], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z } ~^ { celloutsig_0_2z[6:4], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_23z = { in_data[51:39], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_13z } ~^ { celloutsig_0_2z[6:1], celloutsig_0_14z, celloutsig_0_13z, _02_[6:1], _00_, celloutsig_0_3z, celloutsig_0_16z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_0z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[76:67];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_39z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_39z = { celloutsig_0_23z[5:4], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_26z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 12'h000;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[153:142];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[6:3];
  assign _02_[0] = _00_;
  assign _03_[3] = _01_;
  assign { out_data[138:128], out_data[98:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
