hardware.py found
loading hardware.py from metasimulation/simulation_2/hardware.py into module hardware
global_constants.py found
loading global_constants.py from metasimulation/simulation_2/global_constants.py into module global_constants
trace found (metasimulation/simulation_2/lp_8-end_time_500000-fanout_10.trace)
Loading trace metasimulation/simulation_2/lp_8-end_time_500000-fanout_10.trace...Done
Building annoyance_matrix and communication_matrix for 8 actors...Done
Loading hardware configuration...Done
Building computing units...Done
Building assignment...['cpu_0', 'cpu_1', 'fpga_0', 'gpu_0', 'cpu_0', 'cpu_1', 'fpga_0', 'gpu_0']
done
Populate device queue with new actors...done
Populate simulator queue...done
loading ground truth metasimulation/simulation_2/lp_8-end_time_500000-fanout_10.trace.solutions...end
Found optimal solution 82.24
initialize DDM...done
BEGIN SIMULATION LOOP
WT 500 GVT 3805.0 COM 34502 TH (com per msec) 69.004 MAX TH 82.24
WT 1000 GVT 7606.0 COM 34491 TH (com per msec) 68.982 MAX TH 82.24
WT 1500 GVT 11409.0 COM 34509 TH (com per msec) 69.018 MAX TH 82.24
WT 2000 GVT 15210.0 COM 34493 TH (com per msec) 68.986 MAX TH 82.24
WT 2500 GVT 19010.0 COM 34485 TH (com per msec) 68.97 MAX TH 82.24
{{0, 21601}, {477, 1901}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 21385}, {474, 1901}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 19870}, {712, 1901}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 20727}, {945, 1901}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 21600}, {476, 1901}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 21386}, {474, 1901}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 19871}, {712, 1901}}
{{940, 1901}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 20723}}
task_forecast [22541, 21861, 20345, 21440, 22546, 21861, 20345, 21435]
capacity [45537, 44159, 41096, 43303]
task_forecast [22541, 21861, 20345, 21440, 22546, 21861, 20345, 21435]
WT 3000 GVT 22811.0 COM 34502 TH (com per msec) 69.004 MAX TH 82.24
WT 3500 GVT 26614.0 COM 34509 TH (com per msec) 69.018 MAX TH 82.24
WT 4000 GVT 30417.0 COM 34509 TH (com per msec) 69.018 MAX TH 82.24
WT 4500 GVT 34219.0 COM 34501 TH (com per msec) 69.002 MAX TH 82.24
WT 5000 GVT 38020.0 COM 34493 TH (com per msec) 68.986 MAX TH 82.24
WT 5500 GVT 41822.0 COM 34512 TH (com per msec) 69.024 MAX TH 82.24
new binding: ['cpu_0', 'cpu_0', 'fpga_0', 'cpu_1', 'cpu_1', 'gpu_0', 'fpga_0', 'gpu_0'] renamed below
new binding: ['cpu_0', 'cpu_0', 'fpga_0', 'cpu_1', 'cpu_1', 'gpu_0', 'fpga_0', 'gpu_0'] expected th 76.616 vs max th 82.24
WT 6000 GVT 45629.0 COM 34540 TH (com per msec) 69.08 MAX TH 82.24
WT 6500 GVT 49611.0 COM 36145 TH (com per msec) 72.29 MAX TH 82.24
WT 7000 GVT 53596.0 COM 36159 TH (com per msec) 72.318 MAX TH 82.24
WT 7500 GVT 57580.0 COM 36151 TH (com per msec) 72.302 MAX TH 82.24
WT 8000 GVT 61564.0 COM 36161 TH (com per msec) 72.322 MAX TH 82.24
{{0, 69742}, {1141, 6156}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 67260}, {1139, 6156}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 63621}, {3102, 6156}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 67665}, {2275, 6156}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 67750}, {1141, 6156}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 67264}, {1937, 6156}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 64418}, {2510, 6156}}
{{3665, 6156}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 66471}}
task_forecast [50866, 46541, 44415, 49328, 47479, 46544, 46011, 47547]
capacity [99323, 97445, 91330, 94418]
task_forecast [50866, 46541, 44415, 49328, 47479, 46544, 46011, 47547]
WT 8500 GVT 65549.0 COM 36158 TH (com per msec) 72.316 MAX TH 82.24
WT 9000 GVT 69531.0 COM 36145 TH (com per msec) 72.29 MAX TH 82.24
WT 9500 GVT 73516.0 COM 36159 TH (com per msec) 72.318 MAX TH 82.24
WT 10000 GVT 77500.0 COM 36151 TH (com per msec) 72.302 MAX TH 82.24
WT 10500 GVT 81484.0 COM 36161 TH (com per msec) 72.322 MAX TH 82.24
new binding: ['cpu_1', 'gpu_0', 'fpga_0', 'cpu_0', 'cpu_1', 'cpu_0', 'gpu_0', 'fpga_0'] renamed below
new binding: ['cpu_0', 'gpu_0', 'fpga_0', 'cpu_1', 'cpu_0', 'cpu_1', 'gpu_0', 'fpga_0'] expected th 73.5535 vs max th 82.24
WT 11000 GVT 85578.0 COM 36786 TH (com per msec) 73.572 MAX TH 82.24
WT 11500 GVT 89744.0 COM 37220 TH (com per msec) 74.44 MAX TH 82.24
WT 12000 GVT 93910.0 COM 37210 TH (com per msec) 74.42 MAX TH 82.24
WT 12500 GVT 98079.0 COM 37245 TH (com per msec) 74.49 MAX TH 82.24
WT 13000 GVT 102245.0 COM 37219 TH (com per msec) 74.438 MAX TH 82.24
{{0, 114361}, {1149, 10224}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 107950}, {1156, 10224}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 104326}, {5921, 10224}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 112933}, {2615, 10224}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 109087}, {1157, 10224}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 107968}, {2994, 10224}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 106158}, {4214, 10224}}
{{6166, 10224}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 109503}}
task_forecast [47121, 40698, 40722, 48087, 41677, 40720, 42796, 44736]
capacity [89685, 89695, 86312, 84328]
task_forecast [47121, 40698, 40722, 48087, 41677, 40720, 42796, 44736]
WT 13500 GVT 106411.0 COM 37221 TH (com per msec) 74.442 MAX TH 82.24
WT 14000 GVT 110578.0 COM 37219 TH (com per msec) 74.438 MAX TH 82.24
WT 14500 GVT 114744.0 COM 37221 TH (com per msec) 74.442 MAX TH 82.24
WT 15000 GVT 118910.0 COM 37209 TH (com per msec) 74.418 MAX TH 82.24
WT 15500 GVT 123078.0 COM 37236 TH (com per msec) 74.472 MAX TH 82.24
WT 16000 GVT 127244.0 COM 37220 TH (com per msec) 74.44 MAX TH 82.24
new binding: ['cpu_1', 'cpu_0', 'fpga_0', 'cpu_0', 'cpu_1', 'gpu_0', 'gpu_0', 'fpga_0'] renamed below
new binding: ['cpu_0', 'cpu_1', 'fpga_0', 'cpu_1', 'cpu_0', 'gpu_0', 'gpu_0', 'fpga_0'] expected th 75.099 vs max th 82.24
WT 16500 GVT 131418.0 COM 37444 TH (com per msec) 74.888 MAX TH 82.24
WT 17000 GVT 135624.0 COM 37756 TH (com per msec) 75.512 MAX TH 82.24
WT 17500 GVT 139813.0 COM 37641 TH (com per msec) 75.282 MAX TH 82.24
WT 18000 GVT 143980.0 COM 37488 TH (com per msec) 74.976 MAX TH 82.24
WT 18500 GVT 148145.0 COM 37485 TH (com per msec) 74.97 MAX TH 82.24
{{0, 162938}, {1455, 14814}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 154257}, {1485, 14814}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 150592}, {8024, 14814}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 162537}, {3473, 14814}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 156449}, {1931, 14814}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 155070}, {2994, 14814}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 152059}, {5523, 14814}}
{{7707, 14814}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 157634}}
task_forecast [50118, 46613, 46596, 51706, 48220, 47877, 45901, 49439]
capacity [99321, 99303, 96995, 94714]
task_forecast [50118, 46613, 46596, 51706, 48220, 47877, 45901, 49439]
WT 19000 GVT 152316.0 COM 37523 TH (com per msec) 75.046 MAX TH 82.24
WT 19500 GVT 156480.0 COM 37467 TH (com per msec) 74.934 MAX TH 82.24
WT 20000 GVT 160649.0 COM 37513 TH (com per msec) 75.026 MAX TH 82.24
WT 20500 GVT 164817.0 COM 37502 TH (com per msec) 75.004 MAX TH 82.24
WT 21000 GVT 168981.0 COM 37478 TH (com per msec) 74.956 MAX TH 82.24
WT 21500 GVT 173151.0 COM 37516 TH (com per msec) 75.032 MAX TH 82.24
new binding: ['fpga_0', 'fpga_0', 'cpu_0', 'cpu_0', 'cpu_1', 'gpu_0', 'gpu_0', 'cpu_1'] renamed below
new binding: ['fpga_0', 'fpga_0', 'cpu_0', 'cpu_0', 'cpu_1', 'gpu_0', 'gpu_0', 'cpu_1'] expected th 77.8295 vs max th 82.24
WT 22000 GVT 177359.0 COM 37806 TH (com per msec) 75.612 MAX TH 82.24
WT 22500 GVT 181707.0 COM 38916 TH (com per msec) 77.832 MAX TH 82.24
WT 23000 GVT 186055.0 COM 38916 TH (com per msec) 77.832 MAX TH 82.24
WT 23500 GVT 190403.0 COM 38915 TH (com per msec) 77.83 MAX TH 82.24
WT 24000 GVT 194750.0 COM 38901 TH (com per msec) 77.802 MAX TH 82.24
{{0, 211566}, {2047, 19475}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 201705}, {2936, 19475}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 199640}, {9062, 19475}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 210495}, {4168, 19475}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 204002}, {3866, 19475}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 204267}, {2994, 19475}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 198663}, {6438, 19475}}
{{9416, 19475}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 205184}}
task_forecast [50336, 48039, 50498, 48997, 48249, 51130, 46604, 48465]
capacity [100793, 98590, 98145, 98711]
task_forecast [50336, 48039, 50498, 48997, 48249, 51130, 46604, 48465]
WT 24500 GVT 199097.0 COM 38910 TH (com per msec) 77.82 MAX TH 82.24
WT 25000 GVT 203445.0 COM 38917 TH (com per msec) 77.834 MAX TH 82.24
WT 25500 GVT 207792.0 COM 38908 TH (com per msec) 77.816 MAX TH 82.24
WT 26000 GVT 212141.0 COM 38924 TH (com per msec) 77.848 MAX TH 82.24
new binding: ['cpu_0', 'gpu_0', 'cpu_0', 'cpu_1', 'fpga_0', 'gpu_0', 'cpu_1', 'fpga_0'] renamed below
new binding: ['cpu_0', 'gpu_0', 'cpu_0', 'cpu_1', 'fpga_0', 'gpu_0', 'cpu_1', 'fpga_0'] expected th 72.3895 vs max th 82.24
WT 26500 GVT 216249.0 COM 36975 TH (com per msec) 73.95 MAX TH 82.24
WT 27000 GVT 220348.0 COM 36880 TH (com per msec) 73.76 MAX TH 82.24
WT 27500 GVT 224453.0 COM 36927 TH (com per msec) 73.854 MAX TH 82.24
WT 28000 GVT 228558.0 COM 36920 TH (com per msec) 73.84 MAX TH 82.24
WT 28500 GVT 232664.0 COM 36934 TH (com per msec) 73.868 MAX TH 82.24
{{0, 251024}, {2356, 23266}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 239934}, {4675, 23266}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 240369}, {9307, 23266}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 248689}, {4453, 23266}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 242216}, {5295, 23266}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 243889}, {3728, 23266}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 237536}, {7053, 23266}}
{{10705, 23266}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 243774}}
task_forecast [40748, 38539, 42468, 38438, 38499, 41052, 39608, 39205]
capacity [82498, 79407, 79449, 80386]
task_forecast [40748, 38539, 42468, 38438, 38499, 41052, 39608, 39205]
WT 29000 GVT 236770.0 COM 36926 TH (com per msec) 73.852 MAX TH 82.24
WT 29500 GVT 240877.0 COM 36942 TH (com per msec) 73.884 MAX TH 82.24
WT 30000 GVT 244982.0 COM 36928 TH (com per msec) 73.856 MAX TH 82.24
WT 30500 GVT 249086.0 COM 36913 TH (com per msec) 73.826 MAX TH 82.24
WT 31000 GVT 253190.0 COM 36911 TH (com per msec) 73.822 MAX TH 82.24
WT 31500 GVT 257298.0 COM 36950 TH (com per msec) 73.9 MAX TH 82.24
new binding: ['fpga_0', 'cpu_0', 'cpu_0', 'fpga_0', 'gpu_0', 'gpu_0', 'cpu_1', 'cpu_1'] renamed below
new binding: ['fpga_0', 'cpu_0', 'cpu_0', 'fpga_0', 'gpu_0', 'gpu_0', 'cpu_1', 'cpu_1'] expected th 77.00450000000001 vs max th 82.24
WT 32000 GVT 261577.0 COM 38266 TH (com per msec) 76.532 MAX TH 82.24
WT 32500 GVT 265888.0 COM 38510 TH (com per msec) 77.02 MAX TH 82.24
WT 33000 GVT 270198.0 COM 38504 TH (com per msec) 77.008 MAX TH 82.24
WT 33500 GVT 274509.0 COM 38510 TH (com per msec) 77.02 MAX TH 82.24
WT 34000 GVT 278818.0 COM 38495 TH (com per msec) 76.99 MAX TH 82.24
{{0, 298065}, {3695, 27881}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 287659}, {5769, 27881}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 287821}, {9579, 27881}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 295114}, {5723, 27881}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 289872}, {6114, 27882}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 291137}, {5614, 27881}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 286078}, {7462, 27881}}
{{11319, 27881}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 290405}}
task_forecast [47654, 49063, 48547, 46698, 48925, 48067, 50428, 47040]
capacity [99270, 98098, 94816, 98100]
task_forecast [47654, 49063, 48547, 46698, 48925, 48067, 50428, 47040]
WT 34500 GVT 283129.0 COM 38510 TH (com per msec) 77.02 MAX TH 82.24
WT 35000 GVT 287439.0 COM 38503 TH (com per msec) 77.006 MAX TH 82.24
WT 35500 GVT 291749.0 COM 38503 TH (com per msec) 77.006 MAX TH 82.24
WT 36000 GVT 296060.0 COM 38510 TH (com per msec) 77.02 MAX TH 82.24
new binding: ['fpga_0', 'gpu_0', 'gpu_0', 'cpu_1', 'cpu_1', 'cpu_0', 'cpu_0', 'fpga_0'] renamed below
new binding: ['fpga_0', 'gpu_0', 'gpu_0', 'cpu_0', 'cpu_0', 'cpu_1', 'cpu_1', 'fpga_0'] expected th 78.16799999999999 vs max th 82.24
WT 36500 GVT 300398.0 COM 38749 TH (com per msec) 77.498 MAX TH 82.24
WT 37000 GVT 304778.0 COM 39128 TH (com per msec) 78.256 MAX TH 82.24
WT 37500 GVT 309157.0 COM 39120 TH (com per msec) 78.24 MAX TH 82.24
WT 38000 GVT 313537.0 COM 39128 TH (com per msec) 78.256 MAX TH 82.24
WT 38500 GVT 317916.0 COM 39120 TH (com per msec) 78.24 MAX TH 82.24
{{0, 337163}, {5219, 31791}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 328820}, {5769, 31791}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 326919}, {10535, 31791}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 335812}, {6609, 31791}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 330076}, {6752, 31791}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 331191}, {6499, 31791}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 326284}, {7780, 31791}}
{{11319, 31791}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 329823}}
task_forecast [39099, 42686, 39097, 41654, 41090, 40693, 41090, 39736]
capacity [83571, 82602, 79621, 82600]
task_forecast [39099, 42686, 39097, 41654, 41090, 40693, 41090, 39736]
WT 39000 GVT 322296.0 COM 39128 TH (com per msec) 78.256 MAX TH 82.24
WT 39500 GVT 326675.0 COM 39120 TH (com per msec) 78.24 MAX TH 82.24
WT 40000 GVT 331055.0 COM 39128 TH (com per msec) 78.256 MAX TH 82.24
WT 40500 GVT 335434.0 COM 39120 TH (com per msec) 78.24 MAX TH 82.24
WT 41000 GVT 339814.0 COM 39128 TH (com per msec) 78.256 MAX TH 82.24
new binding: ['fpga_0', 'cpu_1', 'cpu_1', 'cpu_0', 'gpu_0', 'gpu_0', 'cpu_0', 'fpga_0'] renamed below
new binding: ['fpga_0', 'cpu_0', 'cpu_0', 'cpu_1', 'gpu_0', 'gpu_0', 'cpu_1', 'fpga_0'] expected th 77.8295 vs max th 82.24
WT 41500 GVT 344197.0 COM 39143 TH (com per msec) 78.286 MAX TH 82.24
WT 42000 GVT 348607.0 COM 39323 TH (com per msec) 78.646 MAX TH 82.24
WT 42500 GVT 353016.0 COM 39316 TH (com per msec) 78.632 MAX TH 82.24
WT 43000 GVT 357427.0 COM 39331 TH (com per msec) 78.662 MAX TH 82.24
WT 43500 GVT 361835.0 COM 39311 TH (com per msec) 78.622 MAX TH 82.24
{{0, 381081}, {6920, 36183}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 375448}, {5769, 36183}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 370838}, {11953, 36183}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 382007}, {7187, 36183}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 374710}, {7608, 36183}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 376393}, {6499, 36183}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 370201}, {8787, 36183}}
{{11319, 36183}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 374882}}
task_forecast [43917, 48329, 43919, 47612, 45213, 46057, 43918, 46067]
capacity [94468, 91147, 90883, 92182]
task_forecast [43917, 48329, 43919, 47612, 45213, 46057, 43918, 46067]
WT 44000 GVT 366245.0 COM 39323 TH (com per msec) 78.646 MAX TH 82.24
WT 44500 GVT 370655.0 COM 39323 TH (com per msec) 78.646 MAX TH 82.24
WT 45000 GVT 375064.0 COM 39317 TH (com per msec) 78.634 MAX TH 82.24
WT 45500 GVT 379474.0 COM 39325 TH (com per msec) 78.65 MAX TH 82.24
WT 46000 GVT 383882.0 COM 39309 TH (com per msec) 78.618 MAX TH 82.24
new binding: ['cpu_1', 'cpu_0', 'gpu_0', 'gpu_0', 'fpga_0', 'cpu_1', 'fpga_0', 'cpu_0'] renamed below
new binding: ['cpu_0', 'cpu_1', 'gpu_0', 'gpu_0', 'fpga_0', 'cpu_0', 'fpga_0', 'cpu_1'] expected th 76.0435 vs max th 82.24
WT 46500 GVT 388191.0 COM 38528 TH (com per msec) 77.056 MAX TH 82.24
WT 47000 GVT 392449.0 COM 38084 TH (com per msec) 76.168 MAX TH 82.24
WT 47500 GVT 396705.0 COM 38078 TH (com per msec) 76.156 MAX TH 82.24
WT 48000 GVT 400961.0 COM 38080 TH (com per msec) 76.16 MAX TH 82.24
WT 48500 GVT 405219.0 COM 38085 TH (com per msec) 76.17 MAX TH 82.24
{{0, 424497}, {8052, 40522}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 420739}, {6370, 40522}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 415078}, {12129, 40522}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 425567}, {8002, 40521}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 419092}, {8484, 40521}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 420919}, {6908, 40521}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 414387}, {10429, 40521}}
{{11344, 40521}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 420362}}
task_forecast [43441, 46422, 44841, 43736, 45196, 45403, 44594, 47121]
capacity [92754, 90095, 90687, 90824]
task_forecast [43441, 46422, 44841, 43736, 45196, 45403, 44594, 47121]
WT 49000 GVT 409475.0 COM 38078 TH (com per msec) 76.156 MAX TH 82.24
WT 49500 GVT 413731.0 COM 38078 TH (com per msec) 76.156 MAX TH 82.24
WT 50000 GVT 417988.0 COM 38079 TH (com per msec) 76.158 MAX TH 82.24
WT 50500 GVT 422246.0 COM 38094 TH (com per msec) 76.188 MAX TH 82.24
WT 51000 GVT 426502.0 COM 38078 TH (com per msec) 76.156 MAX TH 82.24
WT 51500 GVT 430759.0 COM 38077 TH (com per msec) 76.154 MAX TH 82.24
WT 52000 GVT 435015.0 COM 38080 TH (com per msec) 76.16 MAX TH 82.24
new binding: ['gpu_0', 'gpu_0', 'cpu_1', 'cpu_1', 'fpga_0', 'fpga_0', 'cpu_0', 'cpu_0'] renamed below
new binding: ['gpu_0', 'gpu_0', 'cpu_0', 'cpu_0', 'fpga_0', 'fpga_0', 'cpu_1', 'cpu_1'] expected th 82.24 vs max th 82.24
WT 52500 GVT 439629.0 COM 40690 TH (com per msec) 81.38 MAX TH 82.24
WT 53000 GVT 444301.0 COM 41120 TH (com per msec) 82.24 MAX TH 82.24
WT 53500 GVT 448974.0 COM 41120 TH (com per msec) 82.24 MAX TH 82.24
WT 54000 GVT 453647.0 COM 41120 TH (com per msec) 82.24 MAX TH 82.24
WT 54500 GVT 458320.0 COM 41120 TH (com per msec) 82.24 MAX TH 82.24
{{0, 477597}, {8052, 45832}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 473839}, {7306, 45831}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 469488}, {12129, 45832}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 478667}, {8049, 45832}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 472240}, {9888, 45832}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 475846}, {7563, 45832}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 468797}, {11833, 45832}}
{{11344, 45832}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 475287}}
task_forecast [53100, 53100, 55346, 53101, 53196, 56330, 55066, 56329]
capacity [110523, 110525, 109343, 109531]
task_forecast [53100, 53100, 55346, 53101, 53196, 56330, 55066, 56329]
WT 55000 GVT 462993.0 COM 41128 TH (com per msec) 82.256 MAX TH 82.24
WT 55500 GVT 467666.0 COM 41120 TH (com per msec) 82.24 MAX TH 82.24
WT 56000 GVT 472339.0 COM 41120 TH (com per msec) 82.24 MAX TH 82.24
WT 56500 GVT 477012.0 COM 41128 TH (com per msec) 82.256 MAX TH 82.24
new binding: ['gpu_0', 'cpu_0', 'cpu_1', 'fpga_0', 'fpga_0', 'cpu_0', 'cpu_1', 'gpu_0'] renamed below
new binding: ['gpu_0', 'cpu_0', 'cpu_1', 'fpga_0', 'fpga_0', 'cpu_0', 'cpu_1', 'gpu_0'] expected th 75.617 vs max th 82.24
WT 57000 GVT 481520.0 COM 39961 TH (com per msec) 79.922 MAX TH 82.24
WT 57500 GVT 485710.0 COM 37741 TH (com per msec) 75.482 MAX TH 82.24
WT 58000 GVT 489898.0 COM 37728 TH (com per msec) 75.456 MAX TH 82.24
WT 58500 GVT 494089.0 COM 37749 TH (com per msec) 75.498 MAX TH 82.24
WT 59000 GVT 498275.0 COM 37713 TH (com per msec) 75.426 MAX TH 82.24
{{0, 517555}, {8668, 49827}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 514885}, {7707, 49827}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 509915}, {13050, 49827}, {0, 0}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 520534}, {8049, 49828}, {0, 0}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 512200}, {10524, 49827}, {0, 0}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 516792}, {7848, 49827}, {0, 0}}
{{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 509037}, {12754, 49827}}
{{11344, 49827}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 517157}}
task_forecast [39959, 41662, 40828, 42787, 39959, 41583, 40525, 42791]
capacity [84077, 82166, 83574, 83576]
task_forecast [39959, 41662, 40828, 42787, 39959, 41583, 40525, 42791]
ENDED TRACE FOR Actor(id:0,lvt:499999.0,next:inf)
END SIMULATION LOOP QUEUE EMPTY False @ CAN_END True @ WT 59205.120001330986 @ GVT 499995.0
