<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="EucHLS" solutionName="solution1" date="2022-03-27T19:30:32.920-0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'eucHW' (loop 'MainLoop'): Unable to schedule 'load' operation ('x_1_load', src/EucHW_RC.cpp:15) on array 'x_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html" projectName="EucHLS" solutionName="solution1" date="2022-03-27T19:30:31.124-0300" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed&lt;32, 32>' to 'sqrt_fixed_32_32_s'." projectName="EucHLS" solutionName="solution1" date="2022-03-27T19:30:29.884-0300" type="Warning"/>
        <logs message="WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'y_sqrt' as it is incompatible with its interface mode 's_axilite'." projectName="EucHLS" solutionName="solution1" date="2022-03-27T19:30:28.759-0300" type="Warning"/>
        <logs message="WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16" projectName="EucHLS" solutionName="solution1" date="2022-03-27T19:30:18.096-0300" type="Warning"/>
        <logs message="WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/EucHW_RC.cpp:7:9" projectName="EucHLS" solutionName="solution1" date="2022-03-27T19:30:18.071-0300" type="Warning"/>
        <logs message="WARNING: [HLS 207-949] non-portable path to file '&quot;EucHW.h&quot;'; specified path differs in case from file name on disk: src/EucHW_RC.cpp:1:10" projectName="EucHLS" solutionName="solution1" date="2022-03-27T19:29:57.188-0300" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
