<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Chris Myers | Genetic Logic Lab</title><link>/author/chris-myers/</link><atom:link href="/author/chris-myers/index.xml" rel="self" type="application/rss+xml"/><description>Chris Myers</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 07 Sep 2020 10:03:07 -0300</lastBuildDate><image><url>/images/logo.svg</url><title>Chris Myers</title><link>/author/chris-myers/</link></image><item><title>SBOL</title><link>/project/sbol/</link><pubDate>Mon, 07 Sep 2020 10:03:07 -0300</pubDate><guid>/project/sbol/</guid><description/></item><item><title>Genetic Circuit Dynamics: Hazard and Glitch Analysis</title><link>/publication/genetic-circuit-dynamics-fontanarrosa-2020/</link><pubDate>Sat, 01 Aug 2020 00:00:00 +0000</pubDate><guid>/publication/genetic-circuit-dynamics-fontanarrosa-2020/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2020</title><link>/publication/specifications-standards-systems-schreiber-2020/</link><pubDate>Mon, 01 Jun 2020 00:00:00 +0000</pubDate><guid>/publication/specifications-standards-systems-schreiber-2020/</guid><description/></item><item><title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.2</title><link>/publication/synthetic-biology-open-baig-2020/</link><pubDate>Mon, 01 Jun 2020 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-baig-2020/</guid><description/></item><item><title>Extending SynBioHub's Functionality with Plugins</title><link>/publication/extending-syn-bio-hub-functionality-mante-2020/</link><pubDate>Fri, 01 May 2020 00:00:00 +0000</pubDate><guid>/publication/extending-syn-bio-hub-functionality-mante-2020/</guid><description/></item><item><title>The Long Journey towards Standards for Engineering Biosystems</title><link>/publication/long-journey-standards-beal-2020/</link><pubDate>Fri, 01 May 2020 00:00:00 +0000</pubDate><guid>/publication/long-journey-standards-beal-2020/</guid><description/></item><item><title>Communicating Structure and Function in Synthetic Biology Diagrams</title><link>/publication/communicating-structure-function-beal-2019/</link><pubDate>Thu, 01 Aug 2019 00:00:00 +0000</pubDate><guid>/publication/communicating-structure-function-beal-2019/</guid><description/></item><item><title>A Computational Workflow for the Automated Generation of Models of Genetic Designs</title><link>/publication/computational-workflow-automated-misirli-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/computational-workflow-automated-misirli-2019/</guid><description/></item><item><title>Analyzing Genetic Circuits for Hazards and Glitches</title><link>/publication/analyzing-genetic-circuits-fontanarrosa-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/analyzing-genetic-circuits-fontanarrosa-2019/</guid><description/></item><item><title>iBioSim 3: A Tool for Model-Based Genetic Circuit Design</title><link>/publication/i-bio-sim-tool-model-based-watanabe-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/i-bio-sim-tool-model-based-watanabe-2019/</guid><description/></item><item><title>SBOL-OWL: An Ontological Approach for Formal and Semantic Representation of Synthetic Biology Information</title><link>/publication/sbolowl-ontological-approach-misirli-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/sbolowl-ontological-approach-misirli-2019/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2019</title><link>/publication/specifications-standards-systems-schreiber-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/specifications-standards-systems-schreiber-2019/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.3</title><link>/publication/synthetic-biology-open-madsen-2019-a/</link><pubDate>Sat, 01 Jun 2019 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-madsen-2019-a/</guid><description/></item><item><title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.1</title><link>/publication/synthetic-biology-open-madsen-2019/</link><pubDate>Sat, 01 Jun 2019 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-madsen-2019/</guid><description/></item><item><title>Harmonizing Semantic Annotations for Computational Models in Biology</title><link>/publication/harmonizing-semantic-annotations-neal-2019/</link><pubDate>Fri, 01 Mar 2019 00:00:00 +0000</pubDate><guid>/publication/harmonizing-semantic-annotations-neal-2019/</guid><description/></item><item><title>Toward Reproducible Disease Models Using the Systems Biology Markup Language:</title><link>/publication/reproducible-disease-models-watanabe-2018/</link><pubDate>Sat, 01 Sep 2018 00:00:00 +0000</pubDate><guid>/publication/reproducible-disease-models-watanabe-2018/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.2.0</title><link>/publication/synthetic-biology-open-cox-2018-a/</link><pubDate>Sun, 01 Apr 2018 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-cox-2018-a/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2017</title><link>/publication/specifications-standards-systems-schreiber-2018/</link><pubDate>Thu, 01 Mar 2018 00:00:00 +0000</pubDate><guid>/publication/specifications-standards-systems-schreiber-2018/</guid><description/></item><item><title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.0</title><link>/publication/synthetic-biology-open-cox-2018/</link><pubDate>Thu, 01 Mar 2018 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-cox-2018/</guid><description/></item><item><title>Invited: Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems</title><link>/publication/invited-advances-formal-dubikhin-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>/publication/invited-advances-formal-dubikhin-2017/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2016</title><link>/publication/specifications-standards-systems-schreiber-2016/</link><pubDate>Thu, 01 Dec 2016 00:00:00 +0000</pubDate><guid>/publication/specifications-standards-systems-schreiber-2016/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.1.0</title><link>/publication/synthetic-biology-open-beal-2016/</link><pubDate>Thu, 01 Dec 2016 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-beal-2016/</guid><description/></item><item><title>An Improved Fault-Tolerant Routing Algorithm for a Network-on-Chip Derived with Formal Analysis</title><link>/publication/improved-faulttolerant-routing-zhang-2016/</link><pubDate>Tue, 01 Mar 2016 00:00:00 +0000</pubDate><guid>/publication/improved-faulttolerant-routing-zhang-2016/</guid><description/></item><item><title>Stochastic Model Checking of Genetic Circuits</title><link>/publication/stochastic-model-checking-madsen-2015/</link><pubDate>Tue, 01 Dec 2015 00:00:00 +0000</pubDate><guid>/publication/stochastic-model-checking-madsen-2015/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.0.0</title><link>/publication/synthetic-biology-open-bartley-2015/</link><pubDate>Tue, 01 Sep 2015 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-bartley-2015/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology</title><link>/publication/specifications-standards-systems-schreiber-2015/</link><pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate><guid>/publication/specifications-standards-systems-schreiber-2015/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/formal-analysis-fault-tolerant-zhang-2014/</link><pubDate>Wed, 01 Jan 2014 00:00:00 +0000</pubDate><guid>/publication/formal-analysis-fault-tolerant-zhang-2014/</guid><description/></item><item><title>Asynchronous Circuit Design (in Chinese)</title><link>/publication/asynchronous-circuit-design-myers-2013/</link><pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate><guid>/publication/asynchronous-circuit-design-myers-2013/</guid><description/></item><item><title>Using Decision Diagrams to Compactly Represent the State Space for Explicit Model Checking</title><link>/publication/using-decision-diagrams-zheng-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/using-decision-diagrams-zheng-2012/</guid><description/></item><item><title>An Improvement in Partial Order Reduction Using Behavioral Analysis</title><link>/publication/improvement-partial-order-zhang-2012/</link><pubDate>Wed, 01 Aug 2012 00:00:00 +0000</pubDate><guid>/publication/improvement-partial-order-zhang-2012/</guid><description/></item><item><title>A Compositional Minimization Approach for Large Asynchronous Design Verification</title><link>/publication/compositional-minimization-approach-zheng-2012/</link><pubDate>Sun, 01 Jan 2012 00:00:00 +0000</pubDate><guid>/publication/compositional-minimization-approach-zheng-2012/</guid><description/></item><item><title>Erlang-Delayed Stochastic Chemical Kinetic Formalism for Efficient Analysis of Biological Systems with Non-Elementary Reaction Effects</title><link>/publication/erlangdelayed-stochastic-chemical-kuwahara-2011/</link><pubDate>Mon, 01 Aug 2011 00:00:00 +0000</pubDate><guid>/publication/erlangdelayed-stochastic-chemical-kuwahara-2011/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2011/</guid><description/></item><item><title>Effecient Stochastic Simulation to Analyze Targeted Properties of Biological Systems</title><link>/publication/effecient-stochastic-simulation-kuwahara-2010/</link><pubDate>Sun, 01 Aug 2010 00:00:00 +0000</pubDate><guid>/publication/effecient-stochastic-simulation-kuwahara-2010/</guid><description/></item><item><title>Design and Analysis of a Robust Genetic Muller C-Element</title><link>/publication/design-analysis-robust-nguyen-2010/</link><pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate><guid>/publication/design-analysis-robust-nguyen-2010/</guid><description/></item><item><title>iSSA: An Incremental Stochastic Simulation Algorithm for Genetic Circuits</title><link>/publication/issa-incremental-stochastic-winstead-2010/</link><pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate><guid>/publication/issa-incremental-stochastic-winstead-2010/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/analog-mixedsignal-circuit-little-2010/</link><pubDate>Thu, 01 Apr 2010 00:00:00 +0000</pubDate><guid>/publication/analog-mixedsignal-circuit-little-2010/</guid><description/></item><item><title>A Behavioral Synthesis System for Asynchronous Circuits with Bundled-Data Implementation</title><link>/publication/behavioral-synthesis-system-hamada-2009/</link><pubDate>Thu, 01 Jan 2009 00:00:00 +0000</pubDate><guid>/publication/behavioral-synthesis-system-hamada-2009/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/verification-analog-mixed-signal-walter-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-walter-2008/</guid><description/></item><item><title>A Behavioral Synthesis Method for Asynchronous Circuits with Bundled-Data Implementation (Tool Paper)</title><link>/publication/behavioral-synthesis-method-naohirohamada-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/behavioral-synthesis-method-naohirohamada-2008/</guid><description/></item><item><title>Abstract Modeling and Simulation Aided Verification of Analog/Mixed-Signal Circuits</title><link>/publication/abstract-modeling-simulation-little-2008/</link><pubDate>Tue, 01 Jan 2008 00:00:00 +0000</pubDate><guid>/publication/abstract-modeling-simulation-little-2008/</guid><description/></item><item><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title><link>/publication/application-automated-model-little-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/application-automated-model-little-2007/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/analog-mixed-signal-circuit-little-2007-a/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/analog-mixed-signal-circuit-little-2007-a/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/analog-mixed-signal-circuit-little-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/analog-mixed-signal-circuit-little-2007/</guid><description/></item><item><title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title><link>/publication/bounded-model-checking-walter-2007-a/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/bounded-model-checking-walter-2007-a/</guid><description/></item><item><title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title><link>/publication/bounded-model-checking-walter-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/bounded-model-checking-walter-2007/</guid><description/></item><item><title>Production-Passage-Time Approximation: A New Approximation Method to Accelerate the Simulation Process of Enzymatic Reactions</title><link>/publication/production-passage-time-approximation-new-kuwahara-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/production-passage-time-approximation-new-kuwahara-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2006/</guid><description/></item><item><title>ILP-Based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/il-pbased-scheduling-asynchronous-saito-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/il-pbased-scheduling-asynchronous-saito-2006/</guid><description/></item><item><title>Abstracted Stochastic Analysis of Type 1 Pili Expression in E. Coli</title><link>/publication/abstracted-stochastic-analysis-kuwahara-2006/</link><pubDate>Sun, 01 Jan 2006 00:00:00 +0000</pubDate><guid>/publication/abstracted-stochastic-analysis-kuwahara-2006/</guid><description/></item><item><title>Learning Genetic Regulatory Network Connectivity from Time Series Data</title><link>/publication/learning-genetic-regulatory-barker-2006/</link><pubDate>Sun, 01 Jan 2006 00:00:00 +0000</pubDate><guid>/publication/learning-genetic-regulatory-barker-2006/</guid><description/></item><item><title>Failure Trace Analysis of Timed Circuits for Automatic Timing Constraints Derivation</title><link>/publication/failure-trace-analysis-kitai-2005/</link><pubDate>Tue, 01 Nov 2005 00:00:00 +0000</pubDate><guid>/publication/failure-trace-analysis-kitai-2005/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/partial-order-reduction-pradubsuwun-2005/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/partial-order-reduction-pradubsuwun-2005/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations</title><link>/publication/scheduling-method-asynchronous-saito-2005-a/</link><pubDate>Wed, 01 Jun 2005 00:00:00 +0000</pubDate><guid>/publication/scheduling-method-asynchronous-saito-2005-a/</guid><description/></item><item><title>Asynchronous Abstraction Methodology for Genetic Regulatory Networks</title><link>/publication/asynchronous-abstraction-methodology-kuwahara-2005/</link><pubDate>Sat, 01 Jan 2005 00:00:00 +0000</pubDate><guid>/publication/asynchronous-abstraction-methodology-kuwahara-2005/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/partial-order-reduction-pradubsuwun-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/partial-order-reduction-pradubsuwun-2004/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2004-a/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2004-a/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2004/</guid><description/></item><item><title>Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model</title><link>/publication/partial-order-reduction-kitai-2003/</link><pubDate>Mon, 01 Dec 2003 00:00:00 +0000</pubDate><guid>/publication/partial-order-reduction-kitai-2003/</guid><description/></item><item><title>Verification of Timed Circuits with Failure Directed Abstractions</title><link>/publication/verification-timed-circuits-zheng-2003/</link><pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate><guid>/publication/verification-timed-circuits-zheng-2003/</guid><description/></item><item><title>Asynchronous Circuit Design (in Japanese)</title><link>/publication/asynchronous-circuit-design-myers-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/asynchronous-circuit-design-myers-2003/</guid><description/></item><item><title>Verifying Synchronization Strategies</title><link>/publication/verifying-synchronization-strategies-myers-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/verifying-synchronization-strategies-myers-2003/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Order Reduction</title><link>/publication/modular-synthesis-timed-yoneda-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-yoneda-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/framework-timed-trace-zhou-2002/</link><pubDate>Tue, 01 Oct 2002 00:00:00 +0000</pubDate><guid>/publication/framework-timed-trace-zhou-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title><link>/publication/modular-synthesis-timed-mercer-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-mercer-2002/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/automatic-derivation-timing-yoneda-2002/</link><pubDate>Tue, 01 Jan 2002 00:00:00 +0000</pubDate><guid>/publication/automatic-derivation-timing-yoneda-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/framework-timed-trace-zhou-2001/</link><pubDate>Thu, 01 Nov 2001 00:00:00 +0000</pubDate><guid>/publication/framework-timed-trace-zhou-2001/</guid><description/></item><item><title>Improved POSET Timing Analysis in Timed Petri Nets</title><link>/publication/improved-poset-timing-mercer-2001-a/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/improved-poset-timing-mercer-2001-a/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title><link>/publication/modular-synthesis-timed-mercer-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-mercer-2001/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/automatic-abstraction-verification-zheng-2001-a/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-zheng-2001-a/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/automatic-abstraction-verification-zheng-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-zheng-2001/</guid><description/></item><item><title>Automatic Abstraction for Synthesis and Verification of Deterministic Timed Systems</title><link>/publication/automatic-abstraction-synthesis-zheng-2000/</link><pubDate>Fri, 01 Dec 2000 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-synthesis-zheng-2000/</guid><description/></item><item><title>Apparatus and Method for Parallel Processing and Self-Timed Serial Marking of Variable Length Instructions</title><link>/publication/apparatus-method-parallel-ginosar-1999/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/apparatus-method-parallel-ginosar-1999/</guid><description/></item><item><title>Apparatus and Method for Self-Timed Marking of Variable Length Instructions Having Length-Affecting Prefix Bytes</title><link>/publication/apparatus-method-selftimed-ginosar-1999/</link><pubDate>Wed, 01 Sep 1999 00:00:00 +0000</pubDate><guid>/publication/apparatus-method-selftimed-ginosar-1999/</guid><description/></item><item><title>Branch Instruction Handling in a Self-Timed Marking System</title><link>/publication/branch-instruction-handling-ginosar-1999/</link><pubDate>Sun, 01 Aug 1999 00:00:00 +0000</pubDate><guid>/publication/branch-instruction-handling-ginosar-1999/</guid><description/></item><item><title>Efficient Self-Timed Marking of Lengthy Variable Length Instructions</title><link>/publication/efficient-selftimed-marking-ginosar-1999/</link><pubDate>Sun, 01 Aug 1999 00:00:00 +0000</pubDate><guid>/publication/efficient-selftimed-marking-ginosar-1999/</guid><description/></item><item><title>Timed Event/Level Structures</title><link>/publication/timed-event-level-belluomini-1997/</link><pubDate>Mon, 01 Dec 1997 00:00:00 +0000</pubDate><guid>/publication/timed-event-level-belluomini-1997/</guid><description/></item><item><title>Synthesis of Timed Circuits Using BDDs</title><link>/publication/synthesis-timed-circuits-thacker-1997/</link><pubDate>Thu, 01 May 1997 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-circuits-thacker-1997/</guid><description/></item><item><title>Computer Aided Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/computer-aided-synthesis-myers-1995/</link><pubDate>Sun, 01 Oct 1995 00:00:00 +0000</pubDate><guid>/publication/computer-aided-synthesis-myers-1995/</guid><description/></item></channel></rss>