Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov  6 19:20:27 2023
| Host         : Scarlett running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     238         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (474)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1802)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (474)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_0/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_0/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_0/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_0/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_0/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_0/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_0/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_1/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_1/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_1/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_1/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_1/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_1/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_1/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_10/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_10/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_10/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_10/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_10/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_10/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_10/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_11/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_11/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_11/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_11/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_11/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_11/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_11/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_12/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_12/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_12/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_12/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_12/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_12/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_12/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_13/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_13/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_13/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_13/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_13/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_13/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_13/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_14/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_14/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_14/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_14/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_14/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_14/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_14/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_15/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_15/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_15/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_15/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_15/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_15/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_15/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_2/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_2/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_2/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_2/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_2/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_2/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_2/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_4/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_4/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_4/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_4/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_4/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_4/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_4/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_5/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_5/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_5/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_5/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_5/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_5/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_6/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_6/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_6/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_6/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_6/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_6/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_6/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_7/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_7/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_7/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_7/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_7/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_7/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_7/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_8/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_8/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_8/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_8/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_8/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_8/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_9/DOBDO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_9/DOBDO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_9/DOBDO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_9/DOBDO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_9/DOBDO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_9/DOBDO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_bram_9/DOBDO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/my_fsm/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TLD/my_fsm/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 238 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1802)
---------------------------------------------------
 There are 1802 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           0.753     6.295    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.419    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.285     1.872    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.917    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1830 Endpoints
Min Delay          1830 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            TLD/OTTER_MEMORY/memory_reg_bram_14/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.461ns  (logic 5.109ns (21.777%)  route 18.352ns (78.223%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.773 f  TLD/alu/result0_carry__4/O[3]
                         net (fo=2, routed)           0.671    16.444    TLD/OTTER_MEMORY/data0[23]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.306    16.750 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_53/O
                         net (fo=4, routed)           0.807    17.557    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_13
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.681 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_46/O
                         net (fo=64, routed)          4.591    22.271    TLD/OTTER_MEMORY/memory_reg_bram_0_i_46_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I2_O)        0.124    22.395 r  TLD/OTTER_MEMORY/memory_reg_bram_14_i_6/O
                         net (fo=1, routed)           1.065    23.461    TLD/OTTER_MEMORY/memory_reg_bram_14_i_6_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  TLD/OTTER_MEMORY/memory_reg_bram_14/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            TLD/OTTER_MEMORY/memory_reg_bram_10/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.393ns  (logic 5.109ns (21.840%)  route 18.284ns (78.160%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.773 f  TLD/alu/result0_carry__4/O[3]
                         net (fo=2, routed)           0.671    16.444    TLD/OTTER_MEMORY/data0[23]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.306    16.750 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_53/O
                         net (fo=4, routed)           0.807    17.557    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_13
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.681 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_46/O
                         net (fo=64, routed)          4.714    22.395    TLD/OTTER_MEMORY/memory_reg_bram_0_i_46_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    22.519 r  TLD/OTTER_MEMORY/memory_reg_bram_10_i_3/O
                         net (fo=1, routed)           0.874    23.393    TLD/OTTER_MEMORY/memory_reg_bram_10_i_3_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  TLD/OTTER_MEMORY/memory_reg_bram_10/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            TLD/OTTER_MEMORY/memory_reg_bram_14/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.349ns  (logic 5.109ns (21.881%)  route 18.240ns (78.119%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.773 f  TLD/alu/result0_carry__4/O[3]
                         net (fo=2, routed)           0.671    16.444    TLD/OTTER_MEMORY/data0[23]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.306    16.750 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_53/O
                         net (fo=4, routed)           0.807    17.557    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_13
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.681 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_46/O
                         net (fo=64, routed)          4.712    22.393    TLD/OTTER_MEMORY/memory_reg_bram_0_i_46_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    22.517 r  TLD/OTTER_MEMORY/memory_reg_bram_14_i_3/O
                         net (fo=1, routed)           0.832    23.349    TLD/OTTER_MEMORY/memory_reg_bram_14_i_3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  TLD/OTTER_MEMORY/memory_reg_bram_14/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            TLD/OTTER_MEMORY/memory_reg_bram_9/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.282ns  (logic 5.109ns (21.944%)  route 18.173ns (78.056%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.773 f  TLD/alu/result0_carry__4/O[3]
                         net (fo=2, routed)           0.671    16.444    TLD/OTTER_MEMORY/data0[23]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.306    16.750 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_53/O
                         net (fo=4, routed)           0.807    17.557    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_13
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.681 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_46/O
                         net (fo=64, routed)          4.929    22.610    TLD/OTTER_MEMORY/memory_reg_bram_0_i_46_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124    22.734 r  TLD/OTTER_MEMORY/memory_reg_bram_9_i_3/O
                         net (fo=1, routed)           0.548    23.282    TLD/OTTER_MEMORY/memory_reg_bram_9_i_3_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  TLD/OTTER_MEMORY/memory_reg_bram_9/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            TLD/OTTER_MEMORY/memory_reg_bram_10/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.266ns  (logic 5.109ns (21.959%)  route 18.157ns (78.041%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.773 f  TLD/alu/result0_carry__4/O[3]
                         net (fo=2, routed)           0.671    16.444    TLD/OTTER_MEMORY/data0[23]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.306    16.750 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_53/O
                         net (fo=4, routed)           0.807    17.557    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_13
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.681 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_46/O
                         net (fo=64, routed)          4.598    22.278    TLD/OTTER_MEMORY/memory_reg_bram_0_i_46_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I2_O)        0.124    22.402 r  TLD/OTTER_MEMORY/memory_reg_bram_10_i_4/O
                         net (fo=1, routed)           0.864    23.266    TLD/OTTER_MEMORY/memory_reg_bram_10_i_4_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  TLD/OTTER_MEMORY/memory_reg_bram_10/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            TLD/OTTER_MEMORY/memory_reg_bram_14/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.184ns  (logic 5.109ns (22.037%)  route 18.075ns (77.963%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.773 f  TLD/alu/result0_carry__4/O[3]
                         net (fo=2, routed)           0.671    16.444    TLD/OTTER_MEMORY/data0[23]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.306    16.750 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_53/O
                         net (fo=4, routed)           0.807    17.557    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_13
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.681 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_46/O
                         net (fo=64, routed)          4.401    22.082    TLD/OTTER_MEMORY/memory_reg_bram_0_i_46_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I2_O)        0.124    22.206 r  TLD/OTTER_MEMORY/memory_reg_bram_14_i_5/O
                         net (fo=1, routed)           0.978    23.184    TLD/OTTER_MEMORY/memory_reg_bram_14_i_5_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  TLD/OTTER_MEMORY/memory_reg_bram_14/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            TLD/OTTER_MEMORY/memory_reg_bram_14/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.151ns  (logic 5.109ns (22.069%)  route 18.042ns (77.931%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.773 f  TLD/alu/result0_carry__4/O[3]
                         net (fo=2, routed)           0.671    16.444    TLD/OTTER_MEMORY/data0[23]
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.306    16.750 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_53/O
                         net (fo=4, routed)           0.807    17.557    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_13
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.681 f  TLD/OTTER_MEMORY/memory_reg_bram_0_i_46/O
                         net (fo=64, routed)          4.400    22.081    TLD/OTTER_MEMORY/memory_reg_bram_0_i_46_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I2_O)        0.124    22.205 r  TLD/OTTER_MEMORY/memory_reg_bram_14_i_4/O
                         net (fo=1, routed)           0.946    23.151    TLD/OTTER_MEMORY/memory_reg_bram_14_i_4_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  TLD/OTTER_MEMORY/memory_reg_bram_14/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            r_leds_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.093ns  (logic 5.241ns (22.695%)  route 17.852ns (77.305%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  TLD/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.574    TLD/alu/result0_carry__4_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.908 f  TLD/alu/result0_carry__5/O[1]
                         net (fo=2, routed)           0.821    16.729    TLD/OTTER_MEMORY/data0[25]
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.303    17.032 r  TLD/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=1, routed)           1.153    18.185    TLD/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    18.309 r  TLD/OTTER_MEMORY/memory_reg_bram_0_i_47/O
                         net (fo=100, routed)         2.810    21.119    TLD/OTTER_MEMORY/memory_reg_bram_0_i_47_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.124    21.243 r  TLD/OTTER_MEMORY/r_leds[15]_i_1/O
                         net (fo=16, routed)          1.851    23.093    r_leds
    SLICE_X8Y19          FDRE                                         r  r_leds_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            r_leds_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.093ns  (logic 5.241ns (22.695%)  route 17.852ns (77.305%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  TLD/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.574    TLD/alu/result0_carry__4_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.908 f  TLD/alu/result0_carry__5/O[1]
                         net (fo=2, routed)           0.821    16.729    TLD/OTTER_MEMORY/data0[25]
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.303    17.032 r  TLD/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=1, routed)           1.153    18.185    TLD/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    18.309 r  TLD/OTTER_MEMORY/memory_reg_bram_0_i_47/O
                         net (fo=100, routed)         2.810    21.119    TLD/OTTER_MEMORY/memory_reg_bram_0_i_47_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.124    21.243 r  TLD/OTTER_MEMORY/r_leds[15]_i_1/O
                         net (fo=16, routed)          1.851    23.093    r_leds
    SLICE_X8Y19          FDRE                                         r  r_leds_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            r_leds_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.093ns  (logic 5.241ns (22.695%)  route 17.852ns (77.305%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  TLD/OTTER_MEMORY/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  TLD/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5]
                         net (fo=1, routed)           2.220     4.674    TLD/OTTER_MEMORY/memory_reg_bram_3_n_62
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.798 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19/O
                         net (fo=1, routed)           0.000     4.798    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_19_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.036 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     5.036    TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_11_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.140 r  TLD/OTTER_MEMORY/FSM_sequential_NS_reg[1]_i_5/O
                         net (fo=10, routed)          1.286     6.425    TLD/OTTER_MEMORY/irWire[5]
    SLICE_X43Y10         LUT3 (Prop_lut3_I2_O)        0.316     6.741 f  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3/O
                         net (fo=93, routed)          3.499    10.241    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X33Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.365 r  TLD/OTTER_MEMORY/memory_mux_sel_a_pos_0_i_2/O
                         net (fo=104, routed)         3.207    13.571    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_5
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152    13.723 r  TLD/OTTER_MEMORY/result0_carry__3_i_2/O
                         net (fo=2, routed)           1.006    14.730    TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_7[6]
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.332    15.062 r  TLD/OTTER_MEMORY/result0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    15.062    TLD/alu/reg_file_reg_r1_0_31_12_17_i_37[2]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.460 r  TLD/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.460    TLD/alu/result0_carry__3_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  TLD/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.574    TLD/alu/result0_carry__4_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.908 f  TLD/alu/result0_carry__5/O[1]
                         net (fo=2, routed)           0.821    16.729    TLD/OTTER_MEMORY/data0[25]
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.303    17.032 r  TLD/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=1, routed)           1.153    18.185    TLD/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    18.309 r  TLD/OTTER_MEMORY/memory_reg_bram_0_i_47/O
                         net (fo=100, routed)         2.810    21.119    TLD/OTTER_MEMORY/memory_reg_bram_0_i_47_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.124    21.243 r  TLD/OTTER_MEMORY/r_leds[15]_i_1/O
                         net (fo=16, routed)          1.851    23.093    r_leds
    SLICE_X8Y19          FDRE                                         r  r_leds_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TLD/my_fsm/FSM_sequential_NS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            TLD/my_fsm/FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.206ns (68.017%)  route 0.097ns (31.983%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          LDCE                         0.000     0.000 r  TLD/my_fsm/FSM_sequential_NS_reg[1]/G
    SLICE_X41Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  TLD/my_fsm/FSM_sequential_NS_reg[1]/Q
                         net (fo=1, routed)           0.097     0.255    TLD/my_fsm/NS__0[1]
    SLICE_X40Y9          LUT2 (Prop_lut2_I0_O)        0.048     0.303 r  TLD/my_fsm/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    TLD/my_fsm/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X40Y9          FDRE                                         r  TLD/my_fsm/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/PC/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.450%)  route 0.236ns (62.550%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE                         0.000     0.000 r  TLD/PC/data_out_reg[15]/C
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TLD/PC/data_out_reg[15]/Q
                         net (fo=20, routed)          0.236     0.377    TLD/OTTER_MEMORY/Q[13]
    SLICE_X44Y10         FDRE                                         r  TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_125/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_147/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.141ns (35.879%)  route 0.252ns (64.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_125/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_125/Q
                         net (fo=80, routed)          0.252     0.393    reg_file_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X36Y12         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_147/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_125/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_149/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.141ns (35.879%)  route 0.252ns (64.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_125/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_125/Q
                         net (fo=80, routed)          0.252     0.393    reg_file_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X36Y12         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_149/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_125/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_151/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.141ns (35.879%)  route 0.252ns (64.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_125/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_125/Q
                         net (fo=80, routed)          0.252     0.393    reg_file_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X36Y12         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_151/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/my_fsm/FSM_sequential_NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            TLD/my_fsm/FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.203ns (49.254%)  route 0.209ns (50.746%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          LDCE                         0.000     0.000 r  TLD/my_fsm/FSM_sequential_NS_reg[0]/G
    SLICE_X39Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  TLD/my_fsm/FSM_sequential_NS_reg[0]/Q
                         net (fo=1, routed)           0.209     0.367    TLD/my_fsm/NS__0[0]
    SLICE_X40Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  TLD/my_fsm/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.412    TLD/my_fsm/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X40Y9          FDRE                                         r  TLD/my_fsm/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TLD/PC/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.141ns (34.116%)  route 0.272ns (65.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  TLD/PC/data_out_reg[12]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TLD/PC/data_out_reg[12]/Q
                         net (fo=20, routed)          0.272     0.413    TLD/OTTER_MEMORY/Q[10]
    SLICE_X44Y10         FDRE                                         r  TLD/OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_125/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_24_29_i_27/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.141ns (30.691%)  route 0.318ns (69.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_125/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_125/Q
                         net (fo=80, routed)          0.318     0.459    reg_file_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X36Y13         FDRE                                         r  reg_file_reg_r1_0_31_24_29_i_27/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_125/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_180/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.141ns (30.178%)  route 0.326ns (69.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_125/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_125/Q
                         net (fo=80, routed)          0.326     0.467    reg_file_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X31Y13         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_180/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_125/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_190/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.141ns (30.178%)  route 0.326ns (69.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_125/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_125/Q
                         net (fo=80, routed)          0.326     0.467    reg_file_reg_r1_0_31_0_5_i_125_n_0
    SLICE_X31Y13         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_190/CE
  -------------------------------------------------------------------    -------------------





