$date
	Sun Oct 23 06:10:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#882333
b10000 !
1"
#882334
b10000 &
b10000 %
1$
#882335
0"
#882338
b1000 &
b1000 %
#882342
b100 &
b100 %
#882346
b10 &
b10 %
#882350
b1 &
1#
b1 %
#882354
b0 &
b0 %
0#
0$
#1841503
b11100 !
1"
#1841506
b11100 &
b11100 %
1$
#1841507
0"
#1841510
b1110 &
b1110 %
#1841514
b111 &
b111 %
#1841518
b10110 &
b10110 %
#1841522
b1011 &
b1011 %
#1841526
b100010 &
b100010 %
#1841530
b10001 &
b10001 %
#1841534
b110100 &
b110100 %
#1841538
b11010 &
b11010 %
#1841542
b1101 &
b1101 %
#1841546
b101000 &
b101000 %
#1841550
b10100 &
b10100 %
#1841554
b1010 &
b1010 %
#1841558
b101 &
b101 %
#1841562
b10000 &
b10000 %
#1841566
b1000 &
b1000 %
#1841570
b100 &
b100 %
#1841574
b10 &
b10 %
#1841578
b1 &
b1 %
1#
#1841582
b0 &
0#
b0 %
0$
#2898139
b10100 !
1"
#2898142
b10100 &
b10100 %
1$
#2898143
0"
#2898146
b1010 &
b1010 %
#2898150
b101 &
b101 %
#2898154
b10000 &
b10000 %
#2898158
b1000 &
b1000 %
#2898162
b100 &
b100 %
#2898166
b10 &
b10 %
#2898170
b1 &
b1 %
1#
#2898174
b0 &
0#
b0 %
0$
#4500012
