module wrapper(clk,out);
	input clk;
	output reg[7:0] out;
	
	wire reg[7:0] out2;
	
	counter counter1(clk,out2);
	Rom Rom1(out2,clk,out);
	
endmodule

