{
  "design": {
    "design_info": {
      "boundary_crc": "0x1F3777957540AC0A",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../aula.gen/sources_1/bd/DataMemTests",
      "name": "DataMemTests",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_2": "",
      "blk_mem_gen_3": ""
    },
    "ports": {
      "clka_0": {
        "type": "clk",
        "direction": "I"
      },
      "dina_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "doutb_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "addrb_0": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "dina_1": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "doutb_1": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "dina_2": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "doutb_2": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "dina_3": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "doutb_3": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "wea_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "addra_0": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "addra_1": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "addra_2": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "addra_3": {
        "direction": "I",
        "left": "12",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "DataMemTests_blk_mem_gen_0_0",
        "xci_path": "ip/DataMemTests_blk_mem_gen_0_0/DataMemTests_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "DataMemTests_blk_mem_gen_0_1",
        "xci_path": "ip/DataMemTests_blk_mem_gen_0_1/DataMemTests_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "DataMemTests_blk_mem_gen_0_2",
        "xci_path": "ip/DataMemTests_blk_mem_gen_0_2/DataMemTests_blk_mem_gen_0_2.xci",
        "inst_hier_path": "blk_mem_gen_2",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "DataMemTests_blk_mem_gen_2_0",
        "xci_path": "ip/DataMemTests_blk_mem_gen_2_0/DataMemTests_blk_mem_gen_2_0.xci",
        "inst_hier_path": "blk_mem_gen_3",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "addra_0",
          "blk_mem_gen_0/addra"
        ]
      },
      "addra_1_1": {
        "ports": [
          "addra_1",
          "blk_mem_gen_1/addra"
        ]
      },
      "addra_2_1": {
        "ports": [
          "addra_2",
          "blk_mem_gen_2/addra"
        ]
      },
      "addra_3_1": {
        "ports": [
          "addra_3",
          "blk_mem_gen_3/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "addrb_0",
          "blk_mem_gen_0/addrb",
          "blk_mem_gen_1/addrb",
          "blk_mem_gen_3/addrb"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "doutb_0"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "blk_mem_gen_1/doutb",
          "doutb_1"
        ]
      },
      "blk_mem_gen_2_doutb": {
        "ports": [
          "blk_mem_gen_2/doutb",
          "doutb_2"
        ]
      },
      "blk_mem_gen_3_doutb": {
        "ports": [
          "blk_mem_gen_3/doutb",
          "doutb_3"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clka_0",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb",
          "blk_mem_gen_1/clka",
          "blk_mem_gen_1/clkb",
          "blk_mem_gen_2/clka",
          "blk_mem_gen_2/clkb",
          "blk_mem_gen_3/clka",
          "blk_mem_gen_3/clkb"
        ]
      },
      "dina_0_1": {
        "ports": [
          "dina_0",
          "blk_mem_gen_0/dina"
        ]
      },
      "dina_1_1": {
        "ports": [
          "dina_1",
          "blk_mem_gen_1/dina"
        ]
      },
      "dina_2_1": {
        "ports": [
          "dina_2",
          "blk_mem_gen_2/dina"
        ]
      },
      "dina_3_1": {
        "ports": [
          "dina_3",
          "blk_mem_gen_3/dina"
        ]
      },
      "wea_0_1": {
        "ports": [
          "wea_0",
          "blk_mem_gen_0/wea",
          "blk_mem_gen_1/wea",
          "blk_mem_gen_2/wea",
          "blk_mem_gen_3/wea"
        ]
      }
    }
  }
}