/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2025, Qualcomm Innovation Center, Inc. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_ALOR_H
#define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_ALOR_H

/* VIDEO_CC clocks */
#define VIDEO_CC_AHB_CLK					0
#define VIDEO_CC_AHB_CLK_SRC					1
#define VIDEO_CC_MVS0_CLK					2
#define VIDEO_CC_MVS0_CLK_SRC					3
#define VIDEO_CC_MVS0_FREERUN_CLK				4
#define VIDEO_CC_MVS0_SHIFT_CLK					5
#define VIDEO_CC_MVS0_VPP0_CLK					6
#define VIDEO_CC_MVS0_VPP0_FREERUN_CLK				7
#define VIDEO_CC_MVS0_VPP1_CLK					8
#define VIDEO_CC_MVS0_VPP1_FREERUN_CLK				9
#define VIDEO_CC_MVS0B_CLK					10
#define VIDEO_CC_MVS0B_CLK_SRC					11
#define VIDEO_CC_MVS0B_FREERUN_CLK				12
#define VIDEO_CC_MVS0C_CLK					13
#define VIDEO_CC_MVS0C_CLK_SRC					14
#define VIDEO_CC_MVS0C_FREERUN_CLK				15
#define VIDEO_CC_MVS0C_SHIFT_CLK				16
#define VIDEO_CC_PLL0						17
#define VIDEO_CC_PLL1						18
#define VIDEO_CC_PLL2						19
#define VIDEO_CC_SLEEP_CLK					20
#define VIDEO_CC_TS_XO_CLK					21
#define VIDEO_CC_XO_CLK						22
#define VIDEO_CC_XO_CLK_SRC					23

/* VIDEO_CC power domains */
#define VIDEO_CC_MVS0_GDSC					0
#define VIDEO_CC_MVS0_VPP0_GDSC					1
#define VIDEO_CC_MVS0_VPP1_GDSC					2
#define VIDEO_CC_MVS0C_GDSC					3

/* VIDEO_CC resets */
#define VIDEO_CC_INTERFACE_BCR					0
#define VIDEO_CC_MVS0_BCR					1
#define VIDEO_CC_MVS0_FREERUN_CLK_ARES				2
#define VIDEO_CC_MVS0_VPP0_BCR					3
#define VIDEO_CC_MVS0_VPP1_BCR					4
#define VIDEO_CC_MVS0C_CLK_ARES					5
#define VIDEO_CC_MVS0C_BCR					6
#define VIDEO_CC_MVS0C_FREERUN_CLK_ARES				7
#define VIDEO_CC_XO_CLK_ARES					8

#endif
