// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sigmoid_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] sigmoid_table18_address0;
reg    sigmoid_table18_ce0;
wire   [9:0] sigmoid_table18_q0;
wire   [9:0] sigmoid_table18_address1;
reg    sigmoid_table18_ce1;
wire   [9:0] sigmoid_table18_q1;
wire   [9:0] sigmoid_table18_address2;
reg    sigmoid_table18_ce2;
wire   [9:0] sigmoid_table18_q2;
wire   [9:0] sigmoid_table18_address3;
reg    sigmoid_table18_ce3;
wire   [9:0] sigmoid_table18_q3;
wire   [9:0] sigmoid_table18_address4;
reg    sigmoid_table18_ce4;
wire   [9:0] sigmoid_table18_q4;
wire   [9:0] sigmoid_table18_address5;
reg    sigmoid_table18_ce5;
wire   [9:0] sigmoid_table18_q5;
wire   [9:0] sigmoid_table18_address6;
reg    sigmoid_table18_ce6;
wire   [9:0] sigmoid_table18_q6;
wire   [9:0] sigmoid_table18_address7;
reg    sigmoid_table18_ce7;
wire   [9:0] sigmoid_table18_q7;
wire   [9:0] select_ln172_fu_343_p3;
reg   [9:0] select_ln172_reg_1359;
wire   [9:0] select_ln172_1_fu_471_p3;
reg   [9:0] select_ln172_1_reg_1364;
wire   [9:0] select_ln172_2_fu_599_p3;
reg   [9:0] select_ln172_2_reg_1369;
wire   [9:0] select_ln172_3_fu_727_p3;
reg   [9:0] select_ln172_3_reg_1374;
wire   [9:0] select_ln172_4_fu_855_p3;
reg   [9:0] select_ln172_4_reg_1379;
wire   [9:0] select_ln172_5_fu_983_p3;
reg   [9:0] select_ln172_5_reg_1384;
wire   [9:0] select_ln172_6_fu_1111_p3;
reg   [9:0] select_ln172_6_reg_1389;
wire   [9:0] select_ln172_7_fu_1239_p3;
reg   [9:0] select_ln172_7_reg_1394;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln173_fu_1247_p1;
wire   [63:0] zext_ln173_1_fu_1251_p1;
wire   [63:0] zext_ln173_2_fu_1255_p1;
wire   [63:0] zext_ln173_3_fu_1259_p1;
wire   [63:0] zext_ln173_4_fu_1263_p1;
wire   [63:0] zext_ln173_5_fu_1267_p1;
wire   [63:0] zext_ln173_6_fu_1271_p1;
wire   [63:0] zext_ln173_7_fu_1275_p1;
wire   [11:0] tmp_s_fu_231_p4;
wire   [25:0] shl_ln_fu_223_p3;
wire   [3:0] trunc_ln851_fu_251_p1;
wire   [9:0] p_Result_s_fu_255_p3;
wire  signed [12:0] sext_ln850_fu_241_p1;
wire   [0:0] icmp_ln851_fu_263_p2;
wire   [12:0] add_ln700_fu_269_p2;
wire   [0:0] icmp_ln850_fu_245_p2;
wire   [12:0] select_ln851_fu_275_p3;
wire   [12:0] select_ln850_fu_283_p3;
wire   [11:0] trunc_ln170_fu_291_p1;
wire   [12:0] add_ln170_fu_295_p2;
wire   [0:0] tmp_194_fu_307_p3;
wire   [11:0] add_ln170_1_fu_301_p2;
wire   [11:0] select_ln171_fu_315_p3;
wire   [1:0] tmp_195_fu_327_p4;
wire   [0:0] icmp_ln172_fu_337_p2;
wire   [9:0] trunc_ln171_fu_323_p1;
wire   [11:0] tmp_123_fu_359_p4;
wire   [25:0] shl_ln1118_s_fu_351_p3;
wire   [3:0] trunc_ln851_64_fu_379_p1;
wire   [9:0] p_Result_11_1_fu_383_p3;
wire  signed [12:0] sext_ln850_64_fu_369_p1;
wire   [0:0] icmp_ln851_1_fu_391_p2;
wire   [12:0] add_ln700_64_fu_397_p2;
wire   [0:0] icmp_ln850_64_fu_373_p2;
wire   [12:0] select_ln851_1_fu_403_p3;
wire   [12:0] select_ln850_64_fu_411_p3;
wire   [11:0] trunc_ln170_1_fu_419_p1;
wire   [12:0] add_ln170_2_fu_423_p2;
wire   [0:0] tmp_196_fu_435_p3;
wire   [11:0] add_ln170_3_fu_429_p2;
wire   [11:0] select_ln171_1_fu_443_p3;
wire   [1:0] tmp_197_fu_455_p4;
wire   [0:0] icmp_ln172_1_fu_465_p2;
wire   [9:0] trunc_ln171_1_fu_451_p1;
wire   [11:0] tmp_124_fu_487_p4;
wire   [25:0] shl_ln1118_63_fu_479_p3;
wire   [3:0] trunc_ln851_65_fu_507_p1;
wire   [9:0] p_Result_11_2_fu_511_p3;
wire  signed [12:0] sext_ln850_65_fu_497_p1;
wire   [0:0] icmp_ln851_2_fu_519_p2;
wire   [12:0] add_ln700_65_fu_525_p2;
wire   [0:0] icmp_ln850_65_fu_501_p2;
wire   [12:0] select_ln851_2_fu_531_p3;
wire   [12:0] select_ln850_65_fu_539_p3;
wire   [11:0] trunc_ln170_2_fu_547_p1;
wire   [12:0] add_ln170_4_fu_551_p2;
wire   [0:0] tmp_198_fu_563_p3;
wire   [11:0] add_ln170_5_fu_557_p2;
wire   [11:0] select_ln171_2_fu_571_p3;
wire   [1:0] tmp_199_fu_583_p4;
wire   [0:0] icmp_ln172_2_fu_593_p2;
wire   [9:0] trunc_ln171_2_fu_579_p1;
wire   [11:0] tmp_125_fu_615_p4;
wire   [25:0] shl_ln1118_64_fu_607_p3;
wire   [3:0] trunc_ln851_66_fu_635_p1;
wire   [9:0] p_Result_11_3_fu_639_p3;
wire  signed [12:0] sext_ln850_66_fu_625_p1;
wire   [0:0] icmp_ln851_3_fu_647_p2;
wire   [12:0] add_ln700_66_fu_653_p2;
wire   [0:0] icmp_ln850_66_fu_629_p2;
wire   [12:0] select_ln851_3_fu_659_p3;
wire   [12:0] select_ln850_66_fu_667_p3;
wire   [11:0] trunc_ln170_3_fu_675_p1;
wire   [12:0] add_ln170_6_fu_679_p2;
wire   [0:0] tmp_200_fu_691_p3;
wire   [11:0] add_ln170_7_fu_685_p2;
wire   [11:0] select_ln171_3_fu_699_p3;
wire   [1:0] tmp_201_fu_711_p4;
wire   [0:0] icmp_ln172_3_fu_721_p2;
wire   [9:0] trunc_ln171_3_fu_707_p1;
wire   [11:0] tmp_126_fu_743_p4;
wire   [25:0] shl_ln1118_65_fu_735_p3;
wire   [3:0] trunc_ln851_67_fu_763_p1;
wire   [9:0] p_Result_11_4_fu_767_p3;
wire  signed [12:0] sext_ln850_67_fu_753_p1;
wire   [0:0] icmp_ln851_4_fu_775_p2;
wire   [12:0] add_ln700_67_fu_781_p2;
wire   [0:0] icmp_ln850_67_fu_757_p2;
wire   [12:0] select_ln851_4_fu_787_p3;
wire   [12:0] select_ln850_67_fu_795_p3;
wire   [11:0] trunc_ln170_4_fu_803_p1;
wire   [12:0] add_ln170_8_fu_807_p2;
wire   [0:0] tmp_202_fu_819_p3;
wire   [11:0] add_ln170_9_fu_813_p2;
wire   [11:0] select_ln171_4_fu_827_p3;
wire   [1:0] tmp_203_fu_839_p4;
wire   [0:0] icmp_ln172_4_fu_849_p2;
wire   [9:0] trunc_ln171_4_fu_835_p1;
wire   [11:0] tmp_127_fu_871_p4;
wire   [25:0] shl_ln1118_66_fu_863_p3;
wire   [3:0] trunc_ln851_68_fu_891_p1;
wire   [9:0] p_Result_11_5_fu_895_p3;
wire  signed [12:0] sext_ln850_68_fu_881_p1;
wire   [0:0] icmp_ln851_5_fu_903_p2;
wire   [12:0] add_ln700_68_fu_909_p2;
wire   [0:0] icmp_ln850_68_fu_885_p2;
wire   [12:0] select_ln851_5_fu_915_p3;
wire   [12:0] select_ln850_68_fu_923_p3;
wire   [11:0] trunc_ln170_5_fu_931_p1;
wire   [12:0] add_ln170_10_fu_935_p2;
wire   [0:0] tmp_204_fu_947_p3;
wire   [11:0] add_ln170_11_fu_941_p2;
wire   [11:0] select_ln171_5_fu_955_p3;
wire   [1:0] tmp_205_fu_967_p4;
wire   [0:0] icmp_ln172_5_fu_977_p2;
wire   [9:0] trunc_ln171_5_fu_963_p1;
wire   [11:0] tmp_128_fu_999_p4;
wire   [25:0] shl_ln1118_67_fu_991_p3;
wire   [3:0] trunc_ln851_69_fu_1019_p1;
wire   [9:0] p_Result_11_6_fu_1023_p3;
wire  signed [12:0] sext_ln850_69_fu_1009_p1;
wire   [0:0] icmp_ln851_6_fu_1031_p2;
wire   [12:0] add_ln700_69_fu_1037_p2;
wire   [0:0] icmp_ln850_69_fu_1013_p2;
wire   [12:0] select_ln851_6_fu_1043_p3;
wire   [12:0] select_ln850_69_fu_1051_p3;
wire   [11:0] trunc_ln170_6_fu_1059_p1;
wire   [12:0] add_ln170_12_fu_1063_p2;
wire   [0:0] tmp_206_fu_1075_p3;
wire   [11:0] add_ln170_13_fu_1069_p2;
wire   [11:0] select_ln171_6_fu_1083_p3;
wire   [1:0] tmp_207_fu_1095_p4;
wire   [0:0] icmp_ln172_6_fu_1105_p2;
wire   [9:0] trunc_ln171_6_fu_1091_p1;
wire   [11:0] tmp_129_fu_1127_p4;
wire   [25:0] shl_ln1118_68_fu_1119_p3;
wire   [3:0] trunc_ln851_70_fu_1147_p1;
wire   [9:0] p_Result_11_7_fu_1151_p3;
wire  signed [12:0] sext_ln850_70_fu_1137_p1;
wire   [0:0] icmp_ln851_7_fu_1159_p2;
wire   [12:0] add_ln700_70_fu_1165_p2;
wire   [0:0] icmp_ln850_70_fu_1141_p2;
wire   [12:0] select_ln851_7_fu_1171_p3;
wire   [12:0] select_ln850_70_fu_1179_p3;
wire   [11:0] trunc_ln170_7_fu_1187_p1;
wire   [12:0] add_ln170_14_fu_1191_p2;
wire   [0:0] tmp_208_fu_1203_p3;
wire   [11:0] add_ln170_15_fu_1197_p2;
wire   [11:0] select_ln171_7_fu_1211_p3;
wire   [1:0] tmp_209_fu_1223_p4;
wire   [0:0] icmp_ln172_7_fu_1233_p2;
wire   [9:0] trunc_ln171_7_fu_1219_p1;
wire   [15:0] zext_ln703_fu_1279_p1;
wire   [15:0] zext_ln703_8_fu_1283_p1;
wire   [15:0] zext_ln703_9_fu_1287_p1;
wire   [15:0] zext_ln703_10_fu_1291_p1;
wire   [15:0] zext_ln703_11_fu_1295_p1;
wire   [15:0] zext_ln703_12_fu_1299_p1;
wire   [15:0] zext_ln703_13_fu_1303_p1;
wire   [15:0] zext_ln703_14_fu_1307_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

sigmoid_1_sigmoidbkb #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
sigmoid_table18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sigmoid_table18_address0),
    .ce0(sigmoid_table18_ce0),
    .q0(sigmoid_table18_q0),
    .address1(sigmoid_table18_address1),
    .ce1(sigmoid_table18_ce1),
    .q1(sigmoid_table18_q1),
    .address2(sigmoid_table18_address2),
    .ce2(sigmoid_table18_ce2),
    .q2(sigmoid_table18_q2),
    .address3(sigmoid_table18_address3),
    .ce3(sigmoid_table18_ce3),
    .q3(sigmoid_table18_q3),
    .address4(sigmoid_table18_address4),
    .ce4(sigmoid_table18_ce4),
    .q4(sigmoid_table18_q4),
    .address5(sigmoid_table18_address5),
    .ce5(sigmoid_table18_ce5),
    .q5(sigmoid_table18_q5),
    .address6(sigmoid_table18_address6),
    .ce6(sigmoid_table18_ce6),
    .q6(sigmoid_table18_q6),
    .address7(sigmoid_table18_address7),
    .ce7(sigmoid_table18_ce7),
    .q7(sigmoid_table18_q7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln172_1_reg_1364 <= select_ln172_1_fu_471_p3;
        select_ln172_2_reg_1369 <= select_ln172_2_fu_599_p3;
        select_ln172_3_reg_1374 <= select_ln172_3_fu_727_p3;
        select_ln172_4_reg_1379 <= select_ln172_4_fu_855_p3;
        select_ln172_5_reg_1384 <= select_ln172_5_fu_983_p3;
        select_ln172_6_reg_1389 <= select_ln172_6_fu_1111_p3;
        select_ln172_7_reg_1394 <= select_ln172_7_fu_1239_p3;
        select_ln172_reg_1359 <= select_ln172_fu_343_p3;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table18_ce0 = 1'b1;
    end else begin
        sigmoid_table18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table18_ce1 = 1'b1;
    end else begin
        sigmoid_table18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table18_ce2 = 1'b1;
    end else begin
        sigmoid_table18_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table18_ce3 = 1'b1;
    end else begin
        sigmoid_table18_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table18_ce4 = 1'b1;
    end else begin
        sigmoid_table18_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table18_ce5 = 1'b1;
    end else begin
        sigmoid_table18_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table18_ce6 = 1'b1;
    end else begin
        sigmoid_table18_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table18_ce7 = 1'b1;
    end else begin
        sigmoid_table18_ce7 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln170_10_fu_935_p2 = (13'd512 + select_ln850_68_fu_923_p3);

assign add_ln170_11_fu_941_p2 = (12'd512 + trunc_ln170_5_fu_931_p1);

assign add_ln170_12_fu_1063_p2 = (13'd512 + select_ln850_69_fu_1051_p3);

assign add_ln170_13_fu_1069_p2 = (12'd512 + trunc_ln170_6_fu_1059_p1);

assign add_ln170_14_fu_1191_p2 = (13'd512 + select_ln850_70_fu_1179_p3);

assign add_ln170_15_fu_1197_p2 = (12'd512 + trunc_ln170_7_fu_1187_p1);

assign add_ln170_1_fu_301_p2 = (12'd512 + trunc_ln170_fu_291_p1);

assign add_ln170_2_fu_423_p2 = (13'd512 + select_ln850_64_fu_411_p3);

assign add_ln170_3_fu_429_p2 = (12'd512 + trunc_ln170_1_fu_419_p1);

assign add_ln170_4_fu_551_p2 = (13'd512 + select_ln850_65_fu_539_p3);

assign add_ln170_5_fu_557_p2 = (12'd512 + trunc_ln170_2_fu_547_p1);

assign add_ln170_6_fu_679_p2 = (13'd512 + select_ln850_66_fu_667_p3);

assign add_ln170_7_fu_685_p2 = (12'd512 + trunc_ln170_3_fu_675_p1);

assign add_ln170_8_fu_807_p2 = (13'd512 + select_ln850_67_fu_795_p3);

assign add_ln170_9_fu_813_p2 = (12'd512 + trunc_ln170_4_fu_803_p1);

assign add_ln170_fu_295_p2 = (13'd512 + select_ln850_fu_283_p3);

assign add_ln700_64_fu_397_p2 = ($signed(13'd1) + $signed(sext_ln850_64_fu_369_p1));

assign add_ln700_65_fu_525_p2 = ($signed(13'd1) + $signed(sext_ln850_65_fu_497_p1));

assign add_ln700_66_fu_653_p2 = ($signed(13'd1) + $signed(sext_ln850_66_fu_625_p1));

assign add_ln700_67_fu_781_p2 = ($signed(13'd1) + $signed(sext_ln850_67_fu_753_p1));

assign add_ln700_68_fu_909_p2 = ($signed(13'd1) + $signed(sext_ln850_68_fu_881_p1));

assign add_ln700_69_fu_1037_p2 = ($signed(13'd1) + $signed(sext_ln850_69_fu_1009_p1));

assign add_ln700_70_fu_1165_p2 = ($signed(13'd1) + $signed(sext_ln850_70_fu_1137_p1));

assign add_ln700_fu_269_p2 = ($signed(13'd1) + $signed(sext_ln850_fu_241_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = zext_ln703_fu_1279_p1;

assign ap_return_1 = zext_ln703_8_fu_1283_p1;

assign ap_return_2 = zext_ln703_9_fu_1287_p1;

assign ap_return_3 = zext_ln703_10_fu_1291_p1;

assign ap_return_4 = zext_ln703_11_fu_1295_p1;

assign ap_return_5 = zext_ln703_12_fu_1299_p1;

assign ap_return_6 = zext_ln703_13_fu_1303_p1;

assign ap_return_7 = zext_ln703_14_fu_1307_p1;

assign icmp_ln172_1_fu_465_p2 = ((tmp_197_fu_455_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln172_2_fu_593_p2 = ((tmp_199_fu_583_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln172_3_fu_721_p2 = ((tmp_201_fu_711_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln172_4_fu_849_p2 = ((tmp_203_fu_839_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln172_5_fu_977_p2 = ((tmp_205_fu_967_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln172_6_fu_1105_p2 = ((tmp_207_fu_1095_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln172_7_fu_1233_p2 = ((tmp_209_fu_1223_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_337_p2 = ((tmp_195_fu_327_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln850_64_fu_373_p2 = (($signed(shl_ln1118_s_fu_351_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_65_fu_501_p2 = (($signed(shl_ln1118_63_fu_479_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_66_fu_629_p2 = (($signed(shl_ln1118_64_fu_607_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_67_fu_757_p2 = (($signed(shl_ln1118_65_fu_735_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_68_fu_885_p2 = (($signed(shl_ln1118_66_fu_863_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_69_fu_1013_p2 = (($signed(shl_ln1118_67_fu_991_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_70_fu_1141_p2 = (($signed(shl_ln1118_68_fu_1119_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_fu_245_p2 = (($signed(shl_ln_fu_223_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_391_p2 = ((p_Result_11_1_fu_383_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_519_p2 = ((p_Result_11_2_fu_511_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_647_p2 = ((p_Result_11_3_fu_639_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_775_p2 = ((p_Result_11_4_fu_767_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_903_p2 = ((p_Result_11_5_fu_895_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_1031_p2 = ((p_Result_11_6_fu_1023_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_7_fu_1159_p2 = ((p_Result_11_7_fu_1151_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_263_p2 = ((p_Result_s_fu_255_p3 == 10'd0) ? 1'b1 : 1'b0);

assign p_Result_11_1_fu_383_p3 = {{trunc_ln851_64_fu_379_p1}, {6'd0}};

assign p_Result_11_2_fu_511_p3 = {{trunc_ln851_65_fu_507_p1}, {6'd0}};

assign p_Result_11_3_fu_639_p3 = {{trunc_ln851_66_fu_635_p1}, {6'd0}};

assign p_Result_11_4_fu_767_p3 = {{trunc_ln851_67_fu_763_p1}, {6'd0}};

assign p_Result_11_5_fu_895_p3 = {{trunc_ln851_68_fu_891_p1}, {6'd0}};

assign p_Result_11_6_fu_1023_p3 = {{trunc_ln851_69_fu_1019_p1}, {6'd0}};

assign p_Result_11_7_fu_1151_p3 = {{trunc_ln851_70_fu_1147_p1}, {6'd0}};

assign p_Result_s_fu_255_p3 = {{trunc_ln851_fu_251_p1}, {6'd0}};

assign select_ln171_1_fu_443_p3 = ((tmp_196_fu_435_p3[0:0] === 1'b1) ? 12'd0 : add_ln170_3_fu_429_p2);

assign select_ln171_2_fu_571_p3 = ((tmp_198_fu_563_p3[0:0] === 1'b1) ? 12'd0 : add_ln170_5_fu_557_p2);

assign select_ln171_3_fu_699_p3 = ((tmp_200_fu_691_p3[0:0] === 1'b1) ? 12'd0 : add_ln170_7_fu_685_p2);

assign select_ln171_4_fu_827_p3 = ((tmp_202_fu_819_p3[0:0] === 1'b1) ? 12'd0 : add_ln170_9_fu_813_p2);

assign select_ln171_5_fu_955_p3 = ((tmp_204_fu_947_p3[0:0] === 1'b1) ? 12'd0 : add_ln170_11_fu_941_p2);

assign select_ln171_6_fu_1083_p3 = ((tmp_206_fu_1075_p3[0:0] === 1'b1) ? 12'd0 : add_ln170_13_fu_1069_p2);

assign select_ln171_7_fu_1211_p3 = ((tmp_208_fu_1203_p3[0:0] === 1'b1) ? 12'd0 : add_ln170_15_fu_1197_p2);

assign select_ln171_fu_315_p3 = ((tmp_194_fu_307_p3[0:0] === 1'b1) ? 12'd0 : add_ln170_1_fu_301_p2);

assign select_ln172_1_fu_471_p3 = ((icmp_ln172_1_fu_465_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln171_1_fu_451_p1);

assign select_ln172_2_fu_599_p3 = ((icmp_ln172_2_fu_593_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln171_2_fu_579_p1);

assign select_ln172_3_fu_727_p3 = ((icmp_ln172_3_fu_721_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln171_3_fu_707_p1);

assign select_ln172_4_fu_855_p3 = ((icmp_ln172_4_fu_849_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln171_4_fu_835_p1);

assign select_ln172_5_fu_983_p3 = ((icmp_ln172_5_fu_977_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln171_5_fu_963_p1);

assign select_ln172_6_fu_1111_p3 = ((icmp_ln172_6_fu_1105_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln171_6_fu_1091_p1);

assign select_ln172_7_fu_1239_p3 = ((icmp_ln172_7_fu_1233_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln171_7_fu_1219_p1);

assign select_ln172_fu_343_p3 = ((icmp_ln172_fu_337_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln171_fu_323_p1);

assign select_ln850_64_fu_411_p3 = ((icmp_ln850_64_fu_373_p2[0:0] === 1'b1) ? select_ln851_1_fu_403_p3 : sext_ln850_64_fu_369_p1);

assign select_ln850_65_fu_539_p3 = ((icmp_ln850_65_fu_501_p2[0:0] === 1'b1) ? select_ln851_2_fu_531_p3 : sext_ln850_65_fu_497_p1);

assign select_ln850_66_fu_667_p3 = ((icmp_ln850_66_fu_629_p2[0:0] === 1'b1) ? select_ln851_3_fu_659_p3 : sext_ln850_66_fu_625_p1);

assign select_ln850_67_fu_795_p3 = ((icmp_ln850_67_fu_757_p2[0:0] === 1'b1) ? select_ln851_4_fu_787_p3 : sext_ln850_67_fu_753_p1);

assign select_ln850_68_fu_923_p3 = ((icmp_ln850_68_fu_885_p2[0:0] === 1'b1) ? select_ln851_5_fu_915_p3 : sext_ln850_68_fu_881_p1);

assign select_ln850_69_fu_1051_p3 = ((icmp_ln850_69_fu_1013_p2[0:0] === 1'b1) ? select_ln851_6_fu_1043_p3 : sext_ln850_69_fu_1009_p1);

assign select_ln850_70_fu_1179_p3 = ((icmp_ln850_70_fu_1141_p2[0:0] === 1'b1) ? select_ln851_7_fu_1171_p3 : sext_ln850_70_fu_1137_p1);

assign select_ln850_fu_283_p3 = ((icmp_ln850_fu_245_p2[0:0] === 1'b1) ? select_ln851_fu_275_p3 : sext_ln850_fu_241_p1);

assign select_ln851_1_fu_403_p3 = ((icmp_ln851_1_fu_391_p2[0:0] === 1'b1) ? sext_ln850_64_fu_369_p1 : add_ln700_64_fu_397_p2);

assign select_ln851_2_fu_531_p3 = ((icmp_ln851_2_fu_519_p2[0:0] === 1'b1) ? sext_ln850_65_fu_497_p1 : add_ln700_65_fu_525_p2);

assign select_ln851_3_fu_659_p3 = ((icmp_ln851_3_fu_647_p2[0:0] === 1'b1) ? sext_ln850_66_fu_625_p1 : add_ln700_66_fu_653_p2);

assign select_ln851_4_fu_787_p3 = ((icmp_ln851_4_fu_775_p2[0:0] === 1'b1) ? sext_ln850_67_fu_753_p1 : add_ln700_67_fu_781_p2);

assign select_ln851_5_fu_915_p3 = ((icmp_ln851_5_fu_903_p2[0:0] === 1'b1) ? sext_ln850_68_fu_881_p1 : add_ln700_68_fu_909_p2);

assign select_ln851_6_fu_1043_p3 = ((icmp_ln851_6_fu_1031_p2[0:0] === 1'b1) ? sext_ln850_69_fu_1009_p1 : add_ln700_69_fu_1037_p2);

assign select_ln851_7_fu_1171_p3 = ((icmp_ln851_7_fu_1159_p2[0:0] === 1'b1) ? sext_ln850_70_fu_1137_p1 : add_ln700_70_fu_1165_p2);

assign select_ln851_fu_275_p3 = ((icmp_ln851_fu_263_p2[0:0] === 1'b1) ? sext_ln850_fu_241_p1 : add_ln700_fu_269_p2);

assign sext_ln850_64_fu_369_p1 = $signed(tmp_123_fu_359_p4);

assign sext_ln850_65_fu_497_p1 = $signed(tmp_124_fu_487_p4);

assign sext_ln850_66_fu_625_p1 = $signed(tmp_125_fu_615_p4);

assign sext_ln850_67_fu_753_p1 = $signed(tmp_126_fu_743_p4);

assign sext_ln850_68_fu_881_p1 = $signed(tmp_127_fu_871_p4);

assign sext_ln850_69_fu_1009_p1 = $signed(tmp_128_fu_999_p4);

assign sext_ln850_70_fu_1137_p1 = $signed(tmp_129_fu_1127_p4);

assign sext_ln850_fu_241_p1 = $signed(tmp_s_fu_231_p4);

assign shl_ln1118_63_fu_479_p3 = {{data_2_V_read}, {10'd0}};

assign shl_ln1118_64_fu_607_p3 = {{data_3_V_read}, {10'd0}};

assign shl_ln1118_65_fu_735_p3 = {{data_4_V_read}, {10'd0}};

assign shl_ln1118_66_fu_863_p3 = {{data_5_V_read}, {10'd0}};

assign shl_ln1118_67_fu_991_p3 = {{data_6_V_read}, {10'd0}};

assign shl_ln1118_68_fu_1119_p3 = {{data_7_V_read}, {10'd0}};

assign shl_ln1118_s_fu_351_p3 = {{data_1_V_read}, {10'd0}};

assign shl_ln_fu_223_p3 = {{data_0_V_read}, {10'd0}};

assign sigmoid_table18_address0 = zext_ln173_fu_1247_p1;

assign sigmoid_table18_address1 = zext_ln173_1_fu_1251_p1;

assign sigmoid_table18_address2 = zext_ln173_2_fu_1255_p1;

assign sigmoid_table18_address3 = zext_ln173_3_fu_1259_p1;

assign sigmoid_table18_address4 = zext_ln173_4_fu_1263_p1;

assign sigmoid_table18_address5 = zext_ln173_5_fu_1267_p1;

assign sigmoid_table18_address6 = zext_ln173_6_fu_1271_p1;

assign sigmoid_table18_address7 = zext_ln173_7_fu_1275_p1;

assign tmp_123_fu_359_p4 = {{data_1_V_read[15:4]}};

assign tmp_124_fu_487_p4 = {{data_2_V_read[15:4]}};

assign tmp_125_fu_615_p4 = {{data_3_V_read[15:4]}};

assign tmp_126_fu_743_p4 = {{data_4_V_read[15:4]}};

assign tmp_127_fu_871_p4 = {{data_5_V_read[15:4]}};

assign tmp_128_fu_999_p4 = {{data_6_V_read[15:4]}};

assign tmp_129_fu_1127_p4 = {{data_7_V_read[15:4]}};

assign tmp_194_fu_307_p3 = add_ln170_fu_295_p2[32'd12];

assign tmp_195_fu_327_p4 = {{select_ln171_fu_315_p3[11:10]}};

assign tmp_196_fu_435_p3 = add_ln170_2_fu_423_p2[32'd12];

assign tmp_197_fu_455_p4 = {{select_ln171_1_fu_443_p3[11:10]}};

assign tmp_198_fu_563_p3 = add_ln170_4_fu_551_p2[32'd12];

assign tmp_199_fu_583_p4 = {{select_ln171_2_fu_571_p3[11:10]}};

assign tmp_200_fu_691_p3 = add_ln170_6_fu_679_p2[32'd12];

assign tmp_201_fu_711_p4 = {{select_ln171_3_fu_699_p3[11:10]}};

assign tmp_202_fu_819_p3 = add_ln170_8_fu_807_p2[32'd12];

assign tmp_203_fu_839_p4 = {{select_ln171_4_fu_827_p3[11:10]}};

assign tmp_204_fu_947_p3 = add_ln170_10_fu_935_p2[32'd12];

assign tmp_205_fu_967_p4 = {{select_ln171_5_fu_955_p3[11:10]}};

assign tmp_206_fu_1075_p3 = add_ln170_12_fu_1063_p2[32'd12];

assign tmp_207_fu_1095_p4 = {{select_ln171_6_fu_1083_p3[11:10]}};

assign tmp_208_fu_1203_p3 = add_ln170_14_fu_1191_p2[32'd12];

assign tmp_209_fu_1223_p4 = {{select_ln171_7_fu_1211_p3[11:10]}};

assign tmp_s_fu_231_p4 = {{data_0_V_read[15:4]}};

assign trunc_ln170_1_fu_419_p1 = select_ln850_64_fu_411_p3[11:0];

assign trunc_ln170_2_fu_547_p1 = select_ln850_65_fu_539_p3[11:0];

assign trunc_ln170_3_fu_675_p1 = select_ln850_66_fu_667_p3[11:0];

assign trunc_ln170_4_fu_803_p1 = select_ln850_67_fu_795_p3[11:0];

assign trunc_ln170_5_fu_931_p1 = select_ln850_68_fu_923_p3[11:0];

assign trunc_ln170_6_fu_1059_p1 = select_ln850_69_fu_1051_p3[11:0];

assign trunc_ln170_7_fu_1187_p1 = select_ln850_70_fu_1179_p3[11:0];

assign trunc_ln170_fu_291_p1 = select_ln850_fu_283_p3[11:0];

assign trunc_ln171_1_fu_451_p1 = select_ln171_1_fu_443_p3[9:0];

assign trunc_ln171_2_fu_579_p1 = select_ln171_2_fu_571_p3[9:0];

assign trunc_ln171_3_fu_707_p1 = select_ln171_3_fu_699_p3[9:0];

assign trunc_ln171_4_fu_835_p1 = select_ln171_4_fu_827_p3[9:0];

assign trunc_ln171_5_fu_963_p1 = select_ln171_5_fu_955_p3[9:0];

assign trunc_ln171_6_fu_1091_p1 = select_ln171_6_fu_1083_p3[9:0];

assign trunc_ln171_7_fu_1219_p1 = select_ln171_7_fu_1211_p3[9:0];

assign trunc_ln171_fu_323_p1 = select_ln171_fu_315_p3[9:0];

assign trunc_ln851_64_fu_379_p1 = data_1_V_read[3:0];

assign trunc_ln851_65_fu_507_p1 = data_2_V_read[3:0];

assign trunc_ln851_66_fu_635_p1 = data_3_V_read[3:0];

assign trunc_ln851_67_fu_763_p1 = data_4_V_read[3:0];

assign trunc_ln851_68_fu_891_p1 = data_5_V_read[3:0];

assign trunc_ln851_69_fu_1019_p1 = data_6_V_read[3:0];

assign trunc_ln851_70_fu_1147_p1 = data_7_V_read[3:0];

assign trunc_ln851_fu_251_p1 = data_0_V_read[3:0];

assign zext_ln173_1_fu_1251_p1 = select_ln172_1_reg_1364;

assign zext_ln173_2_fu_1255_p1 = select_ln172_2_reg_1369;

assign zext_ln173_3_fu_1259_p1 = select_ln172_3_reg_1374;

assign zext_ln173_4_fu_1263_p1 = select_ln172_4_reg_1379;

assign zext_ln173_5_fu_1267_p1 = select_ln172_5_reg_1384;

assign zext_ln173_6_fu_1271_p1 = select_ln172_6_reg_1389;

assign zext_ln173_7_fu_1275_p1 = select_ln172_7_reg_1394;

assign zext_ln173_fu_1247_p1 = select_ln172_reg_1359;

assign zext_ln703_10_fu_1291_p1 = sigmoid_table18_q3;

assign zext_ln703_11_fu_1295_p1 = sigmoid_table18_q4;

assign zext_ln703_12_fu_1299_p1 = sigmoid_table18_q5;

assign zext_ln703_13_fu_1303_p1 = sigmoid_table18_q6;

assign zext_ln703_14_fu_1307_p1 = sigmoid_table18_q7;

assign zext_ln703_8_fu_1283_p1 = sigmoid_table18_q1;

assign zext_ln703_9_fu_1287_p1 = sigmoid_table18_q2;

assign zext_ln703_fu_1279_p1 = sigmoid_table18_q0;

endmodule //sigmoid_1
