<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='256' ll='259' type='unsigned int llvm::TargetInstrInfo::isLoadFromStackSlot(const llvm::MachineInstr &amp; MI, int &amp; FrameIndex) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='269' u='c' c='_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='251'>/// If the specified machine instruction is a direct
  /// load from a stack slot, return the virtual or physical register number of
  /// the destination along with the FrameIndex of the loaded stack slot.  If
  /// not, return 0.  This predicate must return 0 if the instruction has
  /// any side effects other than loading from the stack slot.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='311' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller9isSnippetERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='748' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller19coalesceStackAccessEPN4llvm12MachineInstrENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='515' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3174' u='c' c='_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='675' u='c' c='_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEES2_PNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='943' u='c' c='_ZNK4llvm15TargetInstrInfo40isReallyTriviallyReMaterializableGenericERKNS_12MachineInstrEPNS_9AAResultsE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1903' c='_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6693' c='_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1528' c='_ZNK4llvm16ARMBaseInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2748' u='c' c='_ZL19MatchingStackOffsetN4llvm7SDValueEjNS_3ISD10ArgFlagsTyERNS_16MachineFrameInfoEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='82' c='_ZNK4llvm12AVRInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='245' c='_ZNK4llvm16HexagonInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='717' c='_ZNK4llvm14LanaiInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp' l='54' c='_ZNK4llvm15Mips16InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='45' c='_ZNK4llvm15MipsSEInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1069' c='_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='39' c='_ZNK4llvm14RISCVInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcInstrInfo.cpp' l='43' c='_ZNK4llvm14SparcInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='320' c='_ZNK4llvm16SystemZInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='880' c='_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreInstrInfo.cpp' l='62' c='_ZNK4llvm14XCoreInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
