{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 16:03:36 2011 " "Info: Processing started: Fri Dec 09 16:03:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pprocessor -c pprocessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pprocessor -c pprocessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Mhz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Mhz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Mhz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_100Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_100Khz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_100Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_10Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_10Khz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_10Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Khz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Khz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_100hz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_100hz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_100hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_10Hz_int " "Info: Detected ripple clock \"clk_div:inst8\|clock_10Hz_int\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_10Hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst8\|clock_1Hz " "Info: Detected ripple clock \"clk_div:inst8\|clock_1Hz\" as buffer" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst8\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register clk_div:inst8\|clock_1Hz_int register clk_div:inst8\|clock_1Hz 76.89 MHz 13.006 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 76.89 MHz between source register \"clk_div:inst8\|clock_1Hz_int\" and destination register \"clk_div:inst8\|clock_1Hz\" (period= 13.006 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.712 ns + Longest register register " "Info: + Longest register to register delay is 0.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst8\|clock_1Hz_int 1 REG LCFF_X18_Y20_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y20_N25; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.149 ns) 0.628 ns clk_div:inst8\|clock_1Hz~feeder 2 COMB LCCOMB_X17_Y20_N16 1 " "Info: 2: + IC(0.479 ns) + CELL(0.149 ns) = 0.628 ns; Loc. = LCCOMB_X17_Y20_N16; Fanout = 1; COMB Node = 'clk_div:inst8\|clock_1Hz~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.712 ns clk_div:inst8\|clock_1Hz 3 REG LCFF_X17_Y20_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.712 ns; Loc. = LCFF_X17_Y20_N17; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 32.72 % ) " "Info: Total cell delay = 0.233 ns ( 32.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.479 ns ( 67.28 % ) " "Info: Total interconnect delay = 0.479 ns ( 67.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.712 ns" { clk_div:inst8|clock_1Hz_int {} clk_div:inst8|clock_1Hz~feeder {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.479ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.080 ns - Smallest " "Info: - Smallest clock skew is -12.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.581 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.581 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X17_Y20_N17 1 " "Info: 2: + IC(1.045 ns) + CELL(0.537 ns) = 2.581 ns; Loc. = LCFF_X17_Y20_N17; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 59.51 % ) " "Info: Total cell delay = 1.536 ns ( 59.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 40.49 % ) " "Info: Total interconnect delay = 1.045 ns ( 40.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.581 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.045ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 14.661 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 14.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 2.831 ns clk_div:inst8\|clock_1Mhz_int 2 REG LCFF_X17_Y20_N23 2 " "Info: 2: + IC(1.045 ns) + CELL(0.787 ns) = 2.831 ns; Loc. = LCFF_X17_Y20_N23; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Mhz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { CLOCK_50 clk_div:inst8|clock_1Mhz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.787 ns) 5.320 ns clk_div:inst8\|clock_100Khz_int 3 REG LCFF_X27_Y34_N1 3 " "Info: 3: + IC(1.702 ns) + CELL(0.787 ns) = 5.320 ns; Loc. = LCFF_X27_Y34_N1; Fanout = 3; REG Node = 'clk_div:inst8\|clock_100Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.787 ns) 6.799 ns clk_div:inst8\|clock_10Khz_int 4 REG LCFF_X30_Y35_N17 3 " "Info: 4: + IC(0.692 ns) + CELL(0.787 ns) = 6.799 ns; Loc. = LCFF_X30_Y35_N17; Fanout = 3; REG Node = 'clk_div:inst8\|clock_10Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.787 ns) 8.286 ns clk_div:inst8\|clock_1Khz_int 5 REG LCFF_X31_Y34_N3 3 " "Info: 5: + IC(0.700 ns) + CELL(0.787 ns) = 8.286 ns; Loc. = LCFF_X31_Y34_N3; Fanout = 3; REG Node = 'clk_div:inst8\|clock_1Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(0.787 ns) 11.097 ns clk_div:inst8\|clock_100hz_int 6 REG LCFF_X33_Y1_N11 3 " "Info: 6: + IC(2.024 ns) + CELL(0.787 ns) = 11.097 ns; Loc. = LCFF_X33_Y1_N11; Fanout = 3; REG Node = 'clk_div:inst8\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 12.375 ns clk_div:inst8\|clock_10Hz_int 7 REG LCFF_X34_Y1_N21 2 " "Info: 7: + IC(0.491 ns) + CELL(0.787 ns) = 12.375 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 2; REG Node = 'clk_div:inst8\|clock_10Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.000 ns) 13.111 ns clk_div:inst8\|clock_10Hz_int~clkctrl 8 COMB CLKCTRL_G15 4 " "Info: 8: + IC(0.736 ns) + CELL(0.000 ns) = 13.111 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'clk_div:inst8\|clock_10Hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 14.661 ns clk_div:inst8\|clock_1Hz_int 9 REG LCFF_X18_Y20_N25 2 " "Info: 9: + IC(1.013 ns) + CELL(0.537 ns) = 14.661 ns; Loc. = LCFF_X18_Y20_N25; Fanout = 2; REG Node = 'clk_div:inst8\|clock_1Hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.258 ns ( 42.68 % ) " "Info: Total cell delay = 6.258 ns ( 42.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.403 ns ( 57.32 % ) " "Info: Total interconnect delay = 8.403 ns ( 57.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.661 ns" { CLOCK_50 clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.661 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.045ns 1.702ns 0.692ns 0.700ns 2.024ns 0.491ns 0.736ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.581 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.045ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.661 ns" { CLOCK_50 clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.661 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.045ns 1.702ns 0.692ns 0.700ns 2.024ns 0.491ns 0.736ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { clk_div:inst8|clock_1Hz_int clk_div:inst8|clock_1Hz~feeder clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.712 ns" { clk_div:inst8|clock_1Hz_int {} clk_div:inst8|clock_1Hz~feeder {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.479ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.581 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} } { 0.000ns 0.000ns 1.045ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.661 ns" { CLOCK_50 clk_div:inst8|clock_1Mhz_int clk_div:inst8|clock_100Khz_int clk_div:inst8|clock_10Khz_int clk_div:inst8|clock_1Khz_int clk_div:inst8|clock_100hz_int clk_div:inst8|clock_10Hz_int clk_div:inst8|clock_10Hz_int~clkctrl clk_div:inst8|clock_1Hz_int } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.661 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Mhz_int {} clk_div:inst8|clock_100Khz_int {} clk_div:inst8|clock_10Khz_int {} clk_div:inst8|clock_1Khz_int {} clk_div:inst8|clock_100hz_int {} clk_div:inst8|clock_10Hz_int {} clk_div:inst8|clock_10Hz_int~clkctrl {} clk_div:inst8|clock_1Hz_int {} } { 0.000ns 0.000ns 1.045ns 1.702ns 0.692ns 0.700ns 2.024ns 0.491ns 0.736ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc:inst21\|reg4b\[2\] KEY\[3\] CLOCK_50 2.915 ns register " "Info: tsu for register \"pc:inst21\|reg4b\[2\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 2.915 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.961 ns + Longest pin register " "Info: + Longest pin to register delay is 8.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 4; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 176 -592 -424 192 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.516 ns) + CELL(0.388 ns) 7.766 ns pc:inst21\|reg4b\[2\]~2 2 COMB LCCOMB_X30_Y23_N16 2 " "Info: 2: + IC(6.516 ns) + CELL(0.388 ns) = 7.766 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 2; COMB Node = 'pc:inst21\|reg4b\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { KEY[3] pc:inst21|reg4b[2]~2 } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.438 ns) 8.877 ns pc:inst21\|reg4b\[2\]~3 3 COMB LCCOMB_X29_Y23_N8 1 " "Info: 3: + IC(0.673 ns) + CELL(0.438 ns) = 8.877 ns; Loc. = LCCOMB_X29_Y23_N8; Fanout = 1; COMB Node = 'pc:inst21\|reg4b\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { pc:inst21|reg4b[2]~2 pc:inst21|reg4b[2]~3 } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.961 ns pc:inst21\|reg4b\[2\] 4 REG LCFF_X29_Y23_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.961 ns; Loc. = LCFF_X29_Y23_N9; Fanout = 3; REG Node = 'pc:inst21\|reg4b\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pc:inst21|reg4b[2]~3 pc:inst21|reg4b[2] } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 19.77 % ) " "Info: Total cell delay = 1.772 ns ( 19.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.189 ns ( 80.23 % ) " "Info: Total interconnect delay = 7.189 ns ( 80.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.961 ns" { KEY[3] pc:inst21|reg4b[2]~2 pc:inst21|reg4b[2]~3 pc:inst21|reg4b[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.961 ns" { KEY[3] {} KEY[3]~combout {} pc:inst21|reg4b[2]~2 {} pc:inst21|reg4b[2]~3 {} pc:inst21|reg4b[2] {} } { 0.000ns 0.000ns 6.516ns 0.673ns 0.000ns } { 0.000ns 0.862ns 0.388ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pc.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/pc.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.010 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 2.831 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X17_Y20_N17 1 " "Info: 2: + IC(1.045 ns) + CELL(0.787 ns) = 2.831 ns; Loc. = LCFF_X17_Y20_N17; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.000 ns) 4.440 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G0 248 " "Info: 3: + IC(1.609 ns) + CELL(0.000 ns) = 4.440 ns; Loc. = CLKCTRL_G0; Fanout = 248; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.010 ns pc:inst21\|reg4b\[2\] 4 REG LCFF_X29_Y23_N9 3 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.010 ns; Loc. = LCFF_X29_Y23_N9; Fanout = 3; REG Node = 'pc:inst21\|reg4b\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_div:inst8|clock_1Hz~clkctrl pc:inst21|reg4b[2] } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/pc.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.65 % ) " "Info: Total cell delay = 2.323 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.687 ns ( 61.35 % ) " "Info: Total interconnect delay = 3.687 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.010 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl pc:inst21|reg4b[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.010 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} pc:inst21|reg4b[2] {} } { 0.000ns 0.000ns 1.045ns 1.609ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.961 ns" { KEY[3] pc:inst21|reg4b[2]~2 pc:inst21|reg4b[2]~3 pc:inst21|reg4b[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.961 ns" { KEY[3] {} KEY[3]~combout {} pc:inst21|reg4b[2]~2 {} pc:inst21|reg4b[2]~3 {} pc:inst21|reg4b[2] {} } { 0.000ns 0.000ns 6.516ns 0.673ns 0.000ns } { 0.000ns 0.862ns 0.388ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.010 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl pc:inst21|reg4b[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.010 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} pc:inst21|reg4b[2] {} } { 0.000ns 0.000ns 1.045ns 1.609ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX2\[4\] instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~portb_address_reg0 19.417 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX2\[4\]\" through memory \"instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~portb_address_reg0\" is 19.417 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.094 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 6.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 2.831 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X17_Y20_N17 1 " "Info: 2: + IC(1.045 ns) + CELL(0.787 ns) = 2.831 ns; Loc. = LCFF_X17_Y20_N17; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.000 ns) 4.440 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G0 248 " "Info: 3: + IC(1.609 ns) + CELL(0.000 ns) = 4.440 ns; Loc. = CLKCTRL_G0; Fanout = 248; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.689 ns) 6.094 ns instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~portb_address_reg0 4 MEM M4K_X26_Y23 16 " "Info: 4: + IC(0.965 ns) + CELL(0.689 ns) = 6.094 ns; Loc. = M4K_X26_Y23; Fanout = 16; MEM Node = 'instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { clk_div:inst8|clock_1Hz~clkctrl instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.475 ns ( 40.61 % ) " "Info: Total cell delay = 2.475 ns ( 40.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.619 ns ( 59.39 % ) " "Info: Total interconnect delay = 3.619 ns ( 59.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 1.045ns 1.609ns 0.965ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.114 ns + Longest memory pin " "Info: + Longest memory to pin delay is 13.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X26_Y23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 16; MEM Node = 'instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a11 2 MEM M4K_X26_Y23 2 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y23; Fanout = 2; MEM Node = 'instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 367 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.150 ns) 5.109 ns instrdmx:inst25\|oprd0\[3\]~3 3 COMB LCCOMB_X37_Y23_N30 7 " "Info: 3: + IC(1.968 ns) + CELL(0.150 ns) = 5.109 ns; Loc. = LCCOMB_X37_Y23_N30; Fanout = 7; COMB Node = 'instrdmx:inst25\|oprd0\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11 instrdmx:inst25|oprd0[3]~3 } "NODE_NAME" } } { "instrdmx.vhd" "" { Text "C:/Users/ac/Desktop/pprocessor/instrdmx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.385 ns) 6.268 ns dec_7seg:inst17\|Mux4~0 4 COMB LCCOMB_X37_Y23_N6 1 " "Info: 4: + IC(0.774 ns) + CELL(0.385 ns) = 6.268 ns; Loc. = LCCOMB_X37_Y23_N6; Fanout = 1; COMB Node = 'dec_7seg:inst17\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { instrdmx:inst25|oprd0[3]~3 dec_7seg:inst17|Mux4~0 } "NODE_NAME" } } { "dec_7seg.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/dec_7seg.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.194 ns) + CELL(2.652 ns) 13.114 ns HEX2\[4\] 5 PIN PIN_AB26 0 " "Info: 5: + IC(4.194 ns) + CELL(2.652 ns) = 13.114 ns; Loc. = PIN_AB26; Fanout = 0; PIN Node = 'HEX2\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { dec_7seg:inst17|Mux4~0 HEX2[4] } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { -416 1144 1320 -400 "HEX2\[0\]" "" } { -400 1144 1320 -384 "HEX2\[1\]" "" } { -384 1144 1320 -368 "HEX2\[2\]" "" } { -368 1144 1320 -352 "HEX2\[3\]" "" } { -352 1144 1320 -336 "HEX2\[4\]" "" } { -336 1144 1320 -320 "HEX2\[5\]" "" } { -320 1144 1320 -304 "HEX2\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.178 ns ( 47.11 % ) " "Info: Total cell delay = 6.178 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.936 ns ( 52.89 % ) " "Info: Total interconnect delay = 6.936 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.114 ns" { instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11 instrdmx:inst25|oprd0[3]~3 dec_7seg:inst17|Mux4~0 HEX2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.114 ns" { instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11 {} instrdmx:inst25|oprd0[3]~3 {} dec_7seg:inst17|Mux4~0 {} HEX2[4] {} } { 0.000ns 0.000ns 1.968ns 0.774ns 4.194ns } { 0.000ns 2.991ns 0.150ns 0.385ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 1.045ns 1.609ns 0.965ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.114 ns" { instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11 instrdmx:inst25|oprd0[3]~3 dec_7seg:inst17|Mux4~0 HEX2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.114 ns" { instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11 {} instrdmx:inst25|oprd0[3]~3 {} dec_7seg:inst17|Mux4~0 {} HEX2[4] {} } { 0.000ns 0.000ns 1.968ns 0.774ns 4.194ns } { 0.000ns 2.991ns 0.150ns 0.385ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg9 SW\[9\] CLOCK_50 3.832 ns memory " "Info: th for memory \"instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg9\" (data pin = \"SW\[9\]\", clock pin = \"CLOCK_50\") is 3.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.065 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to destination memory is 6.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 392 -528 -360 408 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 2.831 ns clk_div:inst8\|clock_1Hz 2 REG LCFF_X17_Y20_N17 1 " "Info: 2: + IC(1.045 ns) + CELL(0.787 ns) = 2.831 ns; Loc. = LCFF_X17_Y20_N17; Fanout = 1; REG Node = 'clk_div:inst8\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { CLOCK_50 clk_div:inst8|clock_1Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.000 ns) 4.440 ns clk_div:inst8\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G0 248 " "Info: 3: + IC(1.609 ns) + CELL(0.000 ns) = 4.440 ns; Loc. = CLKCTRL_G0; Fanout = 248; COMB Node = 'clk_div:inst8\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/de2/de2/clk_div.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.660 ns) 6.065 ns instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg9 4 MEM M4K_X26_Y23 1 " "Info: 4: + IC(0.965 ns) + CELL(0.660 ns) = 6.065 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { clk_div:inst8|clock_1Hz~clkctrl instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 } "NODE_NAME" } } { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 40.33 % ) " "Info: Total cell delay = 2.446 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.619 ns ( 59.67 % ) " "Info: Total interconnect delay = 3.619 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 {} } { 0.000ns 0.000ns 1.045ns 1.609ns 0.965ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.467 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[9\] 1 PIN PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "pprocessor.bdf" "" { Schematic "C:/Users/ac/Desktop/pprocessor/pprocessor.bdf" { { 344 -624 -456 360 "SW\[17\]" "" } { -64 -488 -320 -48 "SW\[16\]" "" } { -144 -488 -320 -128 "SW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.106 ns) 2.467 ns instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg9 2 MEM M4K_X26_Y23 1 " "Info: 2: + IC(1.362 ns) + CELL(0.106 ns) = 2.467 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'instructions:inst5\|altsyncram:regs16b_rtl_0\|altsyncram_2og1:auto_generated\|ram_block1a0~porta_datain_reg9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { SW[9] instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 } "NODE_NAME" } } { "db/altsyncram_2og1.tdf" "" { Text "C:/Users/ac/Desktop/pprocessor/db/altsyncram_2og1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.105 ns ( 44.79 % ) " "Info: Total cell delay = 1.105 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.362 ns ( 55.21 % ) " "Info: Total interconnect delay = 1.362 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { SW[9] instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { SW[9] {} SW[9]~combout {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 0.999ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { CLOCK_50 clk_div:inst8|clock_1Hz clk_div:inst8|clock_1Hz~clkctrl instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst8|clock_1Hz {} clk_div:inst8|clock_1Hz~clkctrl {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 {} } { 0.000ns 0.000ns 1.045ns 1.609ns 0.965ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { SW[9] instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { SW[9] {} SW[9]~combout {} instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 0.999ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 16:03:37 2011 " "Info: Processing ended: Fri Dec 09 16:03:37 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
