
**** 05/11/15 15:44:31 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\hp\Documents\Laboratorio-ADE-Cavaliere\Progetti\FlipFlop MS\Flip Flop MS.sch


 ****     CIRCUIT DESCRIPTION


******************************************************************************




* Schematics Version 9.1 - Web Update 1
* Mon May 11 15:44:27 2015



** Analysis setup **
.tran 0ns 1000ns


* From [PSPICE NETLIST] section of pspiceev.ini:
.lib "nom.lib"

.INC "Flip Flop MS.net"

**** INCLUDING "Flip Flop MS.net" ****
* Schematics Netlist *



X_U1A         D SR-Sync-1_RESET $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_EN         STIM(1,1) $G_DPWR $G_DGND ENABLE IO_STM IO_LEVEL=0 
+ 0 0
+ +100n 1
+REPEAT FOREVER
+ +100n 0
+  +100n 1
+ ENDREPEAT
X_U2A         ENABLE SR-Sync-2_EN $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_SR-Sync-1_U2A         D CLEAR ENABLE SR-Sync-1_Latch-SR-NAND_SET $G_DPWR
+  $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_SR-Sync-1_U1A         SR-Sync-1_RESET CLEAR ENABLE
+  SR-Sync-1_Latch-SR-NAND_RESET $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_SR-Sync-1_Latch-SR-NAND_U1A         SR-Sync-1_Latch-SR-NAND_SET
+  SR-Sync-2_RESET SR-Sync-2_SET $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_SR-Sync-1_Latch-SR-NAND_U3A         SR-Sync-2_SET
+  SR-Sync-1_Latch-SR-NAND_RESET CLEAR SR-Sync-2_RESET $G_DPWR $G_DGND 7410
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_SR-Sync-2_U2A         SR-Sync-2_SET CLEAR SR-Sync-2_EN
+  SR-Sync-2_Latch-SR-NAND_SET $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_SR-Sync-2_U1A         SR-Sync-2_RESET CLEAR SR-Sync-2_EN
+  SR-Sync-2_Latch-SR-NAND_RESET $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_SR-Sync-2_Latch-SR-NAND_U1A         SR-Sync-2_Latch-SR-NAND_SET Q-NEG Q
+  $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_SR-Sync-2_Latch-SR-NAND_U3A         Q SR-Sync-2_Latch-SR-NAND_RESET CLEAR
+  Q-NEG $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_CL         STIM(1,1)
+ $G_DPWR $G_DGND
+ CLEAR 
+ IO_STM
+ IO_LEVEL=0
+  0n 0  
+ 20n 1  
U_D         STIM(1,1)
+ $G_DPWR $G_DGND
+ D 
+ IO_STM
+ IO_LEVEL=0
+  0n 0  
+ 130n 1  
+ 260n 0  
+ 320n 1 
+ 500n 0  
+ 650n 1  

**** RESUMING "Flip Flop MS.cir" ****
.INC "Flip Flop MS.als"



**** INCLUDING "Flip Flop MS.als" ****
* Schematics Aliases *

.ALIASES
X_U1A           U1A(A=D Y=SR-Sync-1_RESET PWR=$G_DPWR GND=$G_DGND )
U_EN            EN(PWR=$G_DPWR GND=$G_DGND 1=ENABLE )
X_U2A           U2A(A=ENABLE Y=SR-Sync-2_EN PWR=$G_DPWR GND=$G_DGND )
_   SR-Sync-1(CL=CLEAR EN=ENABLE RESET=SR-Sync-1_RESET SET=D Q=SR-Sync-2_SET
+  Q-NEG=SR-Sync-2_RESET )
X_SR-Sync-1_U2A          SR-Sync-1.U2A(A=D B=CLEAR C=ENABLE
+  Y=SR-Sync-1_Latch-SR-NAND_SET PWR=$G_DPWR GND=$G_DGND )
X_SR-Sync-1_U1A          SR-Sync-1.U1A(A=SR-Sync-1_RESET B=CLEAR C=ENABLE
+  Y=SR-Sync-1_Latch-SR-NAND_RESET PWR=$G_DPWR GND=$G_DGND )
_   SR-Sync-1.Latch-SR-NAND(CL=CLEAR RESET=SR-Sync-1_Latch-SR-NAND_RESET
+  SET=SR-Sync-1_Latch-SR-NAND_SET Q=SR-Sync-2_RESET Q-NEG=SR-Sync-2_SET )
X_SR-Sync-1_Latch-SR-NAND_U1A         
+  SR-Sync-1.Latch-SR-NAND.U1A(A=SR-Sync-1_Latch-SR-NAND_SET B=SR-Sync-2_RESET
+  Y=SR-Sync-2_SET PWR=$G_DPWR GND=$G_DGND )
X_SR-Sync-1_Latch-SR-NAND_U3A         
+  SR-Sync-1.Latch-SR-NAND.U3A(A=SR-Sync-2_SET B=SR-Sync-1_Latch-SR-NAND_RESET
+  C=CLEAR Y=SR-Sync-2_RESET PWR=$G_DPWR GND=$G_DGND )
_   SR-Sync-2(CL=CLEAR EN=SR-Sync-2_EN RESET=SR-Sync-2_RESET SET=SR-Sync-2_SET
+  Q=Q Q-NEG=Q-NEG )
X_SR-Sync-2_U2A          SR-Sync-2.U2A(A=SR-Sync-2_SET B=CLEAR C=SR-Sync-2_EN
+  Y=SR-Sync-2_Latch-SR-NAND_SET PWR=$G_DPWR GND=$G_DGND )
X_SR-Sync-2_U1A          SR-Sync-2.U1A(A=SR-Sync-2_RESET B=CLEAR C=SR-Sync-2_EN
+  Y=SR-Sync-2_Latch-SR-NAND_RESET PWR=$G_DPWR GND=$G_DGND )
_   SR-Sync-2.Latch-SR-NAND(CL=CLEAR RESET=SR-Sync-2_Latch-SR-NAND_RESET
+  SET=SR-Sync-2_Latch-SR-NAND_SET Q=Q-NEG Q-NEG=Q )
X_SR-Sync-2_Latch-SR-NAND_U1A         
+  SR-Sync-2.Latch-SR-NAND.U1A(A=SR-Sync-2_Latch-SR-NAND_SET B=Q-NEG Y=Q
+  PWR=$G_DPWR GND=$G_DGND )
X_SR-Sync-2_Latch-SR-NAND_U3A          SR-Sync-2.Latch-SR-NAND.U3A(A=Q
+  B=SR-Sync-2_Latch-SR-NAND_RESET C=CLEAR Y=Q-NEG PWR=$G_DPWR GND=$G_DGND )
U_CL            CL(PIN1=CLEAR )
U_D             D(PIN1=D )
_    _(D=D)
_    _(SR-Sync-1.SET=D)
_    _(ENABLE=ENABLE)
_    _(SR-Sync-1.EN=ENABLE)
_    _(SR-Sync-1.RESET=SR-Sync-1_RESET)
_    _(SR-Sync-1.Latch-SR-NAND.SET=SR-Sync-1_Latch-SR-NAND_SET)
_    _(SR-Sync-1.Latch-SR-NAND.RESET=SR-Sync-1_Latch-SR-NAND_RESET)
_    _(SR-Sync-2.SET=SR-Sync-2_SET)
_    _(SR-Sync-1.Latch-SR-NAND.Q-NEG=SR-Sync-2_SET)
_    _(SR-Sync-1.Q=SR-Sync-2_SET)
_    _(SR-Sync-2.EN=SR-Sync-2_EN)
_    _(SR-Sync-2.RESET=SR-Sync-2_RESET)
_    _(SR-Sync-1.Latch-SR-NAND.Q=SR-Sync-2_RESET)
_    _(SR-Sync-1.Q-NEG=SR-Sync-2_RESET)
_    _(SR-Sync-2.Latch-SR-NAND.SET=SR-Sync-2_Latch-SR-NAND_SET)
_    _(Q-NEG=Q-NEG)
_    _(SR-Sync-2.Latch-SR-NAND.Q=Q-NEG)
_    _(SR-Sync-2.Q-NEG=Q-NEG)
_    _(Q=Q)
_    _(SR-Sync-2.Latch-SR-NAND.Q-NEG=Q)
_    _(SR-Sync-2.Q=Q)
_    _($G_DPWR=$G_DPWR)
_    _($G_DGND=$G_DGND)
_    _(SR-Sync-2.Latch-SR-NAND.RESET=SR-Sync-2_Latch-SR-NAND_RESET)
_    _(CLEAR=CLEAR)
_    _(SR-Sync-2.CLEAR=CLEAR)
_    _(SR-Sync-1.CLEAR=CLEAR)
.ENDALIASES


**** RESUMING "Flip Flop MS.cir" ****
.probe


.END

**** 05/11/15 15:44:31 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\hp\Documents\Laboratorio-ADE-Cavaliere\Progetti\FlipFlop MS\Flip Flop MS.sch


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_04            D_10            D_00            
      TPLHMN    4.800000E-09    4.400000E-09    4.400000E-09 
      TPLHTY   12.000000E-09   11.000000E-09   11.000000E-09 
      TPLHMX   22.000000E-09   22.000000E-09   22.000000E-09 
      TPHLMN    3.200000E-09    2.800000E-09    2.800000E-09 
      TPHLTY    8.000000E-09    7.000000E-09    7.000000E-09 
      TPHLMX   15.000000E-09   15.000000E-09   15.000000E-09 


**** 05/11/15 15:44:31 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\hp\Documents\Laboratorio-ADE-Cavaliere\Progetti\FlipFlop MS\Flip Flop MS.sch


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.373000E-09 
      TSWHL2                    1.346000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.382000E-09 
      TSWLH2                    3.424000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 



          JOB CONCLUDED

          TOTAL JOB TIME             .02
