Command: vcs -full64 -sverilog -l comp.log async_fifo_tb -debug_access+all -kdb -lca \
+warn=noLCA_FEATURES_ENABLED
Doing common elaboration 
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Dec 24 01:58:39 2021
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Top Level Modules:
       async_fifo_tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module async_fifo_tb
recompiling module sync_rst
Both modules done.
make[1]: Entering directory `/home/rfic/Desktop/adapted/async_fifo/rtl_sim/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic -Wl,-rpath=/opt/synopsys/VCS2018/vcs-mx/O-2018.09-SP2/linux64/lib \
-L/opt/synopsys/VCS2018/vcs-mx/O-2018.09-SP2/linux64/lib  objs/amcQw_d.o   _49441_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim \
-luclinative /opt/synopsys/VCS2018/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /opt/synopsys/VCS2018/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/opt/synopsys/Verdi2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl \
-lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/rfic/Desktop/adapted/async_fifo/rtl_sim/csrc'
CPU time: 2.118 seconds to compile + .655 seconds to elab + .292 seconds to link
