14:18:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\jaxie963\workspace\temp_xsdb_launch_script.tcl
14:18:06 INFO  : Registering command handlers for Vitis TCF services
14:18:07 INFO  : XSCT server has started successfully.
14:18:07 INFO  : Successfully done setting XSCT server connection channel  
14:18:07 INFO  : Successfully done query RDI_DATADIR 
14:18:07 INFO  : Successfully done setting workspace for the tool. 
14:18:07 INFO  : Platform repository initialization has completed.
14:18:07 INFO  : plnx-install-location is set to ''
15:35:13 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
15:35:13 INFO  : Result from executing command 'getPlatforms': 
15:35:13 INFO  : Platform 'zynq_design_1_wrapper' is added to custom repositories.
15:35:19 INFO  : Platform 'zynq_design_1_wrapper' is added to custom repositories.
15:35:52 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
15:35:52 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
15:35:52 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
15:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
15:52:24 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
15:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:46 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
15:57:46 INFO  : 'jtag frequency' command is executed.
15:57:46 INFO  : Context for 'APU' is selected.
15:57:46 INFO  : System reset is completed.
15:57:49 INFO  : 'after 3000' command is executed.
15:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
15:57:51 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
15:57:51 INFO  : Context for 'APU' is selected.
15:57:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
15:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:51 INFO  : Context for 'APU' is selected.
15:57:51 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
15:57:51 INFO  : 'ps7_init' command is executed.
15:57:51 INFO  : 'ps7_post_config' command is executed.
15:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:52 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:52 INFO  : 'con' command is executed.
15:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:52 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
15:58:39 INFO  : Disconnected from the channel tcfchan#2.
15:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:39 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
15:58:39 INFO  : 'jtag frequency' command is executed.
15:58:39 INFO  : Context for 'APU' is selected.
15:58:39 INFO  : System reset is completed.
15:58:42 INFO  : 'after 3000' command is executed.
15:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
15:58:45 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
15:58:45 INFO  : Context for 'APU' is selected.
15:58:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
15:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:45 INFO  : Context for 'APU' is selected.
15:58:45 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
15:58:45 INFO  : 'ps7_init' command is executed.
15:58:45 INFO  : 'ps7_post_config' command is executed.
15:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:45 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:45 INFO  : 'con' command is executed.
15:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:45 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:01:24 INFO  : Disconnected from the channel tcfchan#3.
16:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:25 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:01:25 INFO  : 'jtag frequency' command is executed.
16:01:25 INFO  : Context for 'APU' is selected.
16:01:25 INFO  : System reset is completed.
16:01:28 INFO  : 'after 3000' command is executed.
16:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:01:31 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:01:31 INFO  : Context for 'APU' is selected.
16:01:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:31 INFO  : Context for 'APU' is selected.
16:01:31 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:01:31 INFO  : 'ps7_init' command is executed.
16:01:31 INFO  : 'ps7_post_config' command is executed.
16:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:31 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:31 INFO  : 'con' command is executed.
16:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:31 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:04:11 INFO  : Disconnected from the channel tcfchan#4.
16:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:11 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:04:11 INFO  : 'jtag frequency' command is executed.
16:04:11 INFO  : Context for 'APU' is selected.
16:04:11 INFO  : System reset is completed.
16:04:14 INFO  : 'after 3000' command is executed.
16:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:04:16 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:04:16 INFO  : Context for 'APU' is selected.
16:04:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:04:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:16 INFO  : Context for 'APU' is selected.
16:04:16 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:04:17 INFO  : 'ps7_init' command is executed.
16:04:17 INFO  : 'ps7_post_config' command is executed.
16:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:17 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:17 INFO  : 'con' command is executed.
16:04:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:17 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:12:39 INFO  : Disconnected from the channel tcfchan#5.
16:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:40 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:12:40 INFO  : 'jtag frequency' command is executed.
16:12:40 INFO  : Context for 'APU' is selected.
16:12:40 INFO  : System reset is completed.
16:12:43 INFO  : 'after 3000' command is executed.
16:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:12:45 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:12:45 INFO  : Context for 'APU' is selected.
16:12:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:45 INFO  : Context for 'APU' is selected.
16:12:45 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:12:45 INFO  : 'ps7_init' command is executed.
16:12:45 INFO  : 'ps7_post_config' command is executed.
16:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:46 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:46 INFO  : 'con' command is executed.
16:12:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:46 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:41:04 INFO  : Disconnected from the channel tcfchan#6.
16:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:05 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:41:05 INFO  : 'jtag frequency' command is executed.
16:41:05 INFO  : Context for 'APU' is selected.
16:41:05 INFO  : System reset is completed.
16:41:08 INFO  : 'after 3000' command is executed.
16:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:41:10 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:41:10 INFO  : Context for 'APU' is selected.
16:41:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:10 INFO  : Context for 'APU' is selected.
16:41:10 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:41:10 INFO  : 'ps7_init' command is executed.
16:41:10 INFO  : 'ps7_post_config' command is executed.
16:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:10 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:11 INFO  : 'con' command is executed.
16:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:11 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:42:33 INFO  : Disconnected from the channel tcfchan#7.
16:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:33 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:42:33 INFO  : 'jtag frequency' command is executed.
16:42:33 INFO  : Context for 'APU' is selected.
16:42:33 INFO  : System reset is completed.
16:42:36 INFO  : 'after 3000' command is executed.
16:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:42:38 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:42:39 INFO  : Context for 'APU' is selected.
16:42:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:42:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:39 INFO  : Context for 'APU' is selected.
16:42:39 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:42:39 INFO  : 'ps7_init' command is executed.
16:42:39 INFO  : 'ps7_post_config' command is executed.
16:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:39 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:39 INFO  : 'con' command is executed.
16:42:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:39 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:43:21 INFO  : Disconnected from the channel tcfchan#8.
16:43:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:21 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:43:21 INFO  : 'jtag frequency' command is executed.
16:43:21 INFO  : Context for 'APU' is selected.
16:43:21 INFO  : System reset is completed.
16:43:24 INFO  : 'after 3000' command is executed.
16:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:43:26 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:43:26 INFO  : Context for 'APU' is selected.
16:43:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:43:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:26 INFO  : Context for 'APU' is selected.
16:43:26 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:43:27 INFO  : 'ps7_init' command is executed.
16:43:27 INFO  : 'ps7_post_config' command is executed.
16:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:27 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:27 INFO  : 'con' command is executed.
16:43:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:27 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:43:52 INFO  : Disconnected from the channel tcfchan#9.
16:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:53 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:43:53 INFO  : 'jtag frequency' command is executed.
16:43:53 INFO  : Context for 'APU' is selected.
16:43:53 INFO  : System reset is completed.
16:43:56 INFO  : 'after 3000' command is executed.
16:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:43:58 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:43:58 INFO  : Context for 'APU' is selected.
16:43:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:58 INFO  : Context for 'APU' is selected.
16:43:58 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:43:58 INFO  : 'ps7_init' command is executed.
16:43:59 INFO  : 'ps7_post_config' command is executed.
16:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:59 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:59 INFO  : 'con' command is executed.
16:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:59 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:46:08 INFO  : Disconnected from the channel tcfchan#10.
16:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:08 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:46:08 INFO  : 'jtag frequency' command is executed.
16:46:08 INFO  : Context for 'APU' is selected.
16:46:08 INFO  : System reset is completed.
16:46:11 INFO  : 'after 3000' command is executed.
16:46:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:46:14 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:46:14 INFO  : Context for 'APU' is selected.
16:46:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:14 INFO  : Context for 'APU' is selected.
16:46:14 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:46:14 INFO  : 'ps7_init' command is executed.
16:46:14 INFO  : 'ps7_post_config' command is executed.
16:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:14 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:14 INFO  : 'con' command is executed.
16:46:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:14 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:46:23 INFO  : Disconnected from the channel tcfchan#11.
16:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:23 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:46:23 INFO  : 'jtag frequency' command is executed.
16:46:23 INFO  : Context for 'APU' is selected.
16:46:24 INFO  : System reset is completed.
16:46:27 INFO  : 'after 3000' command is executed.
16:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:46:29 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:46:29 INFO  : Context for 'APU' is selected.
16:46:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:46:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:29 INFO  : Context for 'APU' is selected.
16:46:29 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:46:29 INFO  : 'ps7_init' command is executed.
16:46:29 INFO  : 'ps7_post_config' command is executed.
16:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:29 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:29 INFO  : 'con' command is executed.
16:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:29 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:46:56 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:47:04 INFO  : Disconnected from the channel tcfchan#12.
16:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:04 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:47:04 INFO  : 'jtag frequency' command is executed.
16:47:04 INFO  : Context for 'APU' is selected.
16:47:04 INFO  : System reset is completed.
16:47:07 INFO  : 'after 3000' command is executed.
16:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:47:09 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:47:09 INFO  : Context for 'APU' is selected.
16:47:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:09 INFO  : Context for 'APU' is selected.
16:47:09 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:47:10 INFO  : 'ps7_init' command is executed.
16:47:10 INFO  : 'ps7_post_config' command is executed.
16:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:10 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:10 INFO  : 'con' command is executed.
16:47:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:10 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:47:18 INFO  : Disconnected from the channel tcfchan#13.
16:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:19 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:47:19 INFO  : 'jtag frequency' command is executed.
16:47:19 INFO  : Context for 'APU' is selected.
16:47:19 INFO  : System reset is completed.
16:47:22 INFO  : 'after 3000' command is executed.
16:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:47:24 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:47:24 INFO  : Context for 'APU' is selected.
16:47:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:24 INFO  : Context for 'APU' is selected.
16:47:24 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:47:24 INFO  : 'ps7_init' command is executed.
16:47:24 INFO  : 'ps7_post_config' command is executed.
16:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:24 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:25 INFO  : 'con' command is executed.
16:47:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:25 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:48:31 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:50:31 INFO  : Disconnected from the channel tcfchan#14.
16:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:32 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:50:32 INFO  : 'jtag frequency' command is executed.
16:50:32 INFO  : Context for 'APU' is selected.
16:50:32 INFO  : System reset is completed.
16:50:35 INFO  : 'after 3000' command is executed.
16:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:50:37 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:50:37 INFO  : Context for 'APU' is selected.
16:50:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:37 INFO  : Context for 'APU' is selected.
16:50:37 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:50:37 INFO  : 'ps7_init' command is executed.
16:50:37 INFO  : 'ps7_post_config' command is executed.
16:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:38 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:38 INFO  : 'con' command is executed.
16:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:38 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:50:56 INFO  : Disconnected from the channel tcfchan#15.
16:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:56 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:50:56 INFO  : 'jtag frequency' command is executed.
16:50:56 INFO  : Context for 'APU' is selected.
16:50:56 INFO  : System reset is completed.
16:50:59 INFO  : 'after 3000' command is executed.
16:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:51:01 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:51:01 INFO  : Context for 'APU' is selected.
16:51:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:01 INFO  : Context for 'APU' is selected.
16:51:01 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:51:02 INFO  : 'ps7_init' command is executed.
16:51:02 INFO  : 'ps7_post_config' command is executed.
16:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:02 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:02 INFO  : 'con' command is executed.
16:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:02 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:51:42 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:52:30 INFO  : Disconnected from the channel tcfchan#16.
16:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:31 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:52:31 INFO  : 'jtag frequency' command is executed.
16:52:31 INFO  : Context for 'APU' is selected.
16:52:31 INFO  : System reset is completed.
16:52:34 INFO  : 'after 3000' command is executed.
16:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:52:36 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:52:36 INFO  : Context for 'APU' is selected.
16:52:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:52:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:36 INFO  : Context for 'APU' is selected.
16:52:36 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:52:36 INFO  : 'ps7_init' command is executed.
16:52:36 INFO  : 'ps7_post_config' command is executed.
16:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:37 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:37 INFO  : 'con' command is executed.
16:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:37 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:54:15 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:54:19 INFO  : Disconnected from the channel tcfchan#17.
16:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:19 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:54:19 INFO  : 'jtag frequency' command is executed.
16:54:19 INFO  : Context for 'APU' is selected.
16:54:19 INFO  : System reset is completed.
16:54:22 INFO  : 'after 3000' command is executed.
16:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:54:24 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:54:24 INFO  : 'ps7_init' command is executed.
16:54:24 INFO  : 'ps7_post_config' command is executed.
16:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:25 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:25 INFO  : 'con' command is executed.
16:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:25 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:55:14 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
16:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:55:33 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:55:40 INFO  : Disconnected from the channel tcfchan#18.
16:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:40 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:55:40 INFO  : 'jtag frequency' command is executed.
16:55:40 INFO  : Context for 'APU' is selected.
16:55:40 INFO  : System reset is completed.
16:55:43 INFO  : 'after 3000' command is executed.
16:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:55:46 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:55:46 INFO  : Context for 'APU' is selected.
16:55:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:46 INFO  : Context for 'APU' is selected.
16:55:46 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:55:46 INFO  : 'ps7_init' command is executed.
16:55:46 INFO  : 'ps7_post_config' command is executed.
16:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:46 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:46 INFO  : 'con' command is executed.
16:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:46 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:56:01 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
16:56:21 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
16:56:57 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
16:57:08 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
16:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:57:16 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:57:21 INFO  : Disconnected from the channel tcfchan#20.
16:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:21 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:57:21 INFO  : 'jtag frequency' command is executed.
16:57:21 INFO  : Context for 'APU' is selected.
16:57:21 INFO  : System reset is completed.
16:57:24 INFO  : 'after 3000' command is executed.
16:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:57:27 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:57:27 INFO  : Context for 'APU' is selected.
16:57:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:27 INFO  : Context for 'APU' is selected.
16:57:27 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:57:27 INFO  : 'ps7_init' command is executed.
16:57:27 INFO  : 'ps7_post_config' command is executed.
16:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:27 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:27 INFO  : 'con' command is executed.
16:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:27 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
16:59:01 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
16:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:59:10 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:59:13 INFO  : Disconnected from the channel tcfchan#21.
16:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:13 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
16:59:13 INFO  : 'jtag frequency' command is executed.
16:59:13 INFO  : Context for 'APU' is selected.
16:59:14 INFO  : System reset is completed.
16:59:17 INFO  : 'after 3000' command is executed.
16:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
16:59:19 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
16:59:19 INFO  : Context for 'APU' is selected.
16:59:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
16:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:19 INFO  : Context for 'APU' is selected.
16:59:19 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
16:59:19 INFO  : 'ps7_init' command is executed.
16:59:19 INFO  : 'ps7_post_config' command is executed.
16:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:19 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:19 INFO  : 'con' command is executed.
16:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:19 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:00:05 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:01:11 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:01:42 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:04:30 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:04:49 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:05:02 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:05:06 INFO  : Disconnected from the channel tcfchan#22.
17:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:06 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:05:06 INFO  : 'jtag frequency' command is executed.
17:05:06 INFO  : Context for 'APU' is selected.
17:05:06 INFO  : System reset is completed.
17:05:09 INFO  : 'after 3000' command is executed.
17:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:05:12 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:05:12 INFO  : Context for 'APU' is selected.
17:05:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:05:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:12 INFO  : Context for 'APU' is selected.
17:05:12 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:05:12 INFO  : 'ps7_init' command is executed.
17:05:12 INFO  : 'ps7_post_config' command is executed.
17:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:12 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:12 INFO  : 'con' command is executed.
17:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:12 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:08:13 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:08:50 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:09:05 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:09:10 INFO  : Disconnected from the channel tcfchan#23.
17:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:10 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:09:10 INFO  : 'jtag frequency' command is executed.
17:09:10 INFO  : Context for 'APU' is selected.
17:09:10 INFO  : System reset is completed.
17:09:13 INFO  : 'after 3000' command is executed.
17:09:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:09:16 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:09:16 INFO  : Context for 'APU' is selected.
17:09:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:16 INFO  : Context for 'APU' is selected.
17:09:16 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:09:16 INFO  : 'ps7_init' command is executed.
17:09:16 INFO  : 'ps7_post_config' command is executed.
17:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:16 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:16 INFO  : 'con' command is executed.
17:09:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:16 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:13:48 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:14:02 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:14:18 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:14:26 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:14:33 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:14:36 INFO  : Disconnected from the channel tcfchan#24.
17:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:36 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:14:36 INFO  : 'jtag frequency' command is executed.
17:14:36 INFO  : Context for 'APU' is selected.
17:14:36 INFO  : System reset is completed.
17:14:39 INFO  : 'after 3000' command is executed.
17:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:14:42 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:14:42 INFO  : Context for 'APU' is selected.
17:14:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:42 INFO  : Context for 'APU' is selected.
17:14:42 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:14:42 INFO  : 'ps7_init' command is executed.
17:14:42 INFO  : 'ps7_post_config' command is executed.
17:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:42 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:42 INFO  : 'con' command is executed.
17:14:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:42 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:22:01 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:22:32 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:23:10 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:23:16 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:23:22 INFO  : Disconnected from the channel tcfchan#25.
17:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:22 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:23:22 INFO  : 'jtag frequency' command is executed.
17:23:22 INFO  : Context for 'APU' is selected.
17:23:23 INFO  : System reset is completed.
17:23:26 INFO  : 'after 3000' command is executed.
17:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:23:28 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:23:28 INFO  : Context for 'APU' is selected.
17:23:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:28 INFO  : Context for 'APU' is selected.
17:23:28 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:23:28 INFO  : 'ps7_init' command is executed.
17:23:28 INFO  : 'ps7_post_config' command is executed.
17:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:28 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:29 INFO  : 'con' command is executed.
17:23:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:29 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:23:57 INFO  : Disconnected from the channel tcfchan#26.
17:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:57 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:23:57 INFO  : 'jtag frequency' command is executed.
17:23:57 INFO  : Context for 'APU' is selected.
17:23:57 INFO  : System reset is completed.
17:24:00 INFO  : 'after 3000' command is executed.
17:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:24:03 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:24:03 INFO  : Context for 'APU' is selected.
17:24:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:03 INFO  : Context for 'APU' is selected.
17:24:03 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:24:03 INFO  : 'ps7_init' command is executed.
17:24:03 INFO  : 'ps7_post_config' command is executed.
17:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:03 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:03 INFO  : 'con' command is executed.
17:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:03 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:24:42 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:24:49 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:24:54 INFO  : Disconnected from the channel tcfchan#27.
17:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:54 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:24:54 INFO  : 'jtag frequency' command is executed.
17:24:54 INFO  : Context for 'APU' is selected.
17:24:54 INFO  : System reset is completed.
17:24:57 INFO  : 'after 3000' command is executed.
17:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:25:00 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:25:00 INFO  : Context for 'APU' is selected.
17:25:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:00 INFO  : Context for 'APU' is selected.
17:25:00 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:25:00 INFO  : 'ps7_init' command is executed.
17:25:00 INFO  : 'ps7_post_config' command is executed.
17:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:00 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:00 INFO  : 'con' command is executed.
17:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:00 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:26:44 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:26:50 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:26:54 INFO  : Disconnected from the channel tcfchan#28.
17:26:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:54 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:26:54 INFO  : 'jtag frequency' command is executed.
17:26:54 INFO  : Context for 'APU' is selected.
17:26:54 INFO  : System reset is completed.
17:26:57 INFO  : 'after 3000' command is executed.
17:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:27:00 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:27:00 INFO  : Context for 'APU' is selected.
17:27:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:00 INFO  : Context for 'APU' is selected.
17:27:00 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:27:00 INFO  : 'ps7_init' command is executed.
17:27:00 INFO  : 'ps7_post_config' command is executed.
17:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:00 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:00 INFO  : 'con' command is executed.
17:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:00 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:27:26 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:27:32 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:27:38 INFO  : Disconnected from the channel tcfchan#29.
17:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:38 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:27:38 INFO  : 'jtag frequency' command is executed.
17:27:38 INFO  : Context for 'APU' is selected.
17:27:38 INFO  : System reset is completed.
17:27:41 INFO  : 'after 3000' command is executed.
17:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:27:43 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:27:43 INFO  : Context for 'APU' is selected.
17:27:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:43 INFO  : Context for 'APU' is selected.
17:27:43 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:27:44 INFO  : 'ps7_init' command is executed.
17:27:44 INFO  : 'ps7_post_config' command is executed.
17:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:44 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:44 INFO  : 'con' command is executed.
17:27:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:44 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:29:18 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:29:27 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:29:32 INFO  : Disconnected from the channel tcfchan#30.
17:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:32 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:29:32 INFO  : 'jtag frequency' command is executed.
17:29:32 INFO  : Context for 'APU' is selected.
17:29:32 INFO  : System reset is completed.
17:29:35 INFO  : 'after 3000' command is executed.
17:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:29:38 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:29:38 INFO  : Context for 'APU' is selected.
17:29:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:38 INFO  : Context for 'APU' is selected.
17:29:38 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:29:38 INFO  : 'ps7_init' command is executed.
17:29:38 INFO  : 'ps7_post_config' command is executed.
17:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:38 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:38 INFO  : 'con' command is executed.
17:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:38 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:31:52 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:31:59 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:32:03 INFO  : Disconnected from the channel tcfchan#31.
17:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:03 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:32:03 INFO  : 'jtag frequency' command is executed.
17:32:03 INFO  : Context for 'APU' is selected.
17:32:03 INFO  : System reset is completed.
17:32:06 INFO  : 'after 3000' command is executed.
17:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:32:08 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:32:08 INFO  : Context for 'APU' is selected.
17:32:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:08 INFO  : Context for 'APU' is selected.
17:32:08 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:32:09 INFO  : 'ps7_init' command is executed.
17:32:09 INFO  : 'ps7_post_config' command is executed.
17:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:09 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:09 INFO  : 'con' command is executed.
17:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:09 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:32:32 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:32:39 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:32:42 INFO  : Disconnected from the channel tcfchan#32.
17:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:42 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:32:42 INFO  : 'jtag frequency' command is executed.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : System reset is completed.
17:32:45 INFO  : 'after 3000' command is executed.
17:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:32:48 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:32:48 INFO  : Context for 'APU' is selected.
17:32:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:48 INFO  : Context for 'APU' is selected.
17:32:48 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:32:48 INFO  : 'ps7_init' command is executed.
17:32:48 INFO  : 'ps7_post_config' command is executed.
17:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:48 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:48 INFO  : 'con' command is executed.
17:32:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:48 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:33:13 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:33:21 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:33:25 INFO  : Disconnected from the channel tcfchan#33.
17:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:25 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:33:25 INFO  : 'jtag frequency' command is executed.
17:33:25 INFO  : Context for 'APU' is selected.
17:33:25 INFO  : System reset is completed.
17:33:28 INFO  : 'after 3000' command is executed.
17:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:33:31 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:33:31 INFO  : Context for 'APU' is selected.
17:33:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:33:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:31 INFO  : Context for 'APU' is selected.
17:33:31 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:33:31 INFO  : 'ps7_init' command is executed.
17:33:31 INFO  : 'ps7_post_config' command is executed.
17:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:31 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:31 INFO  : 'con' command is executed.
17:33:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:31 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:34:25 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:34:31 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:34:36 INFO  : Disconnected from the channel tcfchan#34.
17:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:36 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:34:36 INFO  : 'jtag frequency' command is executed.
17:34:36 INFO  : Context for 'APU' is selected.
17:34:36 INFO  : System reset is completed.
17:34:39 INFO  : 'after 3000' command is executed.
17:34:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:34:41 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:34:41 INFO  : Context for 'APU' is selected.
17:34:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:41 INFO  : Context for 'APU' is selected.
17:34:41 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:34:42 INFO  : 'ps7_init' command is executed.
17:34:42 INFO  : 'ps7_post_config' command is executed.
17:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:42 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:42 INFO  : 'con' command is executed.
17:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:42 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:39:33 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:39:44 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:39:49 INFO  : Disconnected from the channel tcfchan#35.
17:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:49 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:39:49 INFO  : 'jtag frequency' command is executed.
17:39:49 INFO  : Context for 'APU' is selected.
17:39:49 INFO  : System reset is completed.
17:39:52 INFO  : 'after 3000' command is executed.
17:39:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:39:54 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:39:54 INFO  : Context for 'APU' is selected.
17:39:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:39:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:54 INFO  : Context for 'APU' is selected.
17:39:54 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:39:55 INFO  : 'ps7_init' command is executed.
17:39:55 INFO  : 'ps7_post_config' command is executed.
17:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:55 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:55 INFO  : 'con' command is executed.
17:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:55 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:42:17 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:42:24 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:42:39 INFO  : Disconnected from the channel tcfchan#36.
17:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:39 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:42:39 INFO  : 'jtag frequency' command is executed.
17:42:39 INFO  : Context for 'APU' is selected.
17:42:39 INFO  : System reset is completed.
17:42:42 INFO  : 'after 3000' command is executed.
17:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:42:45 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:42:45 INFO  : Context for 'APU' is selected.
17:42:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:45 INFO  : Context for 'APU' is selected.
17:42:45 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:42:45 INFO  : 'ps7_init' command is executed.
17:42:45 INFO  : 'ps7_post_config' command is executed.
17:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:45 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:45 INFO  : 'con' command is executed.
17:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:45 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:43:46 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:43:53 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:44:02 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:44:15 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:44:20 INFO  : Disconnected from the channel tcfchan#37.
17:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:20 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:44:20 INFO  : 'jtag frequency' command is executed.
17:44:20 INFO  : Context for 'APU' is selected.
17:44:20 INFO  : System reset is completed.
17:44:23 INFO  : 'after 3000' command is executed.
17:44:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:44:26 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:44:26 INFO  : Context for 'APU' is selected.
17:44:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:26 INFO  : Context for 'APU' is selected.
17:44:26 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:44:26 INFO  : 'ps7_init' command is executed.
17:44:26 INFO  : 'ps7_post_config' command is executed.
17:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:26 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:26 INFO  : 'con' command is executed.
17:44:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:26 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:45:06 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:45:15 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:45:23 INFO  : Disconnected from the channel tcfchan#39.
17:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:24 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:45:24 INFO  : 'jtag frequency' command is executed.
17:45:24 INFO  : Context for 'APU' is selected.
17:45:24 INFO  : System reset is completed.
17:45:27 INFO  : 'after 3000' command is executed.
17:45:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:45:29 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:45:29 INFO  : Context for 'APU' is selected.
17:45:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:45:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:29 INFO  : Context for 'APU' is selected.
17:45:29 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:45:29 INFO  : 'ps7_init' command is executed.
17:45:29 INFO  : 'ps7_post_config' command is executed.
17:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:29 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:30 INFO  : 'con' command is executed.
17:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:30 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:46:28 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:46:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:46:36 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:46:42 INFO  : Disconnected from the channel tcfchan#40.
17:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:42 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:46:42 INFO  : 'jtag frequency' command is executed.
17:46:42 INFO  : Context for 'APU' is selected.
17:46:42 INFO  : System reset is completed.
17:46:45 INFO  : 'after 3000' command is executed.
17:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:46:47 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:46:47 INFO  : Context for 'APU' is selected.
17:46:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:47 INFO  : Context for 'APU' is selected.
17:46:47 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:46:48 INFO  : 'ps7_init' command is executed.
17:46:48 INFO  : 'ps7_post_config' command is executed.
17:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:48 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:48 INFO  : 'con' command is executed.
17:46:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:48 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:47:43 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:47:51 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:47:55 INFO  : Disconnected from the channel tcfchan#41.
17:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:55 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:47:55 INFO  : 'jtag frequency' command is executed.
17:47:55 INFO  : Context for 'APU' is selected.
17:47:55 INFO  : System reset is completed.
17:47:58 INFO  : 'after 3000' command is executed.
17:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:48:00 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:48:00 INFO  : Context for 'APU' is selected.
17:48:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:00 INFO  : Context for 'APU' is selected.
17:48:00 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:48:01 INFO  : 'ps7_init' command is executed.
17:48:01 INFO  : 'ps7_post_config' command is executed.
17:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:01 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:01 INFO  : 'con' command is executed.
17:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:01 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:48:36 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:48:43 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:49:43 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:49:49 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:49:52 INFO  : Disconnected from the channel tcfchan#42.
17:49:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:53 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:49:53 INFO  : 'jtag frequency' command is executed.
17:49:53 INFO  : Context for 'APU' is selected.
17:49:53 INFO  : System reset is completed.
17:49:56 INFO  : 'after 3000' command is executed.
17:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:49:58 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:49:58 INFO  : Context for 'APU' is selected.
17:49:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:49:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:58 INFO  : Context for 'APU' is selected.
17:49:58 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:49:58 INFO  : 'ps7_init' command is executed.
17:49:58 INFO  : 'ps7_post_config' command is executed.
17:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:59 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:59 INFO  : 'con' command is executed.
17:49:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:59 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:50:41 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:50:50 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:50:56 INFO  : Disconnected from the channel tcfchan#43.
17:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:56 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:50:56 INFO  : 'jtag frequency' command is executed.
17:50:56 INFO  : Context for 'APU' is selected.
17:50:56 INFO  : System reset is completed.
17:50:59 INFO  : 'after 3000' command is executed.
17:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:51:02 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:51:02 INFO  : Context for 'APU' is selected.
17:51:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:02 INFO  : Context for 'APU' is selected.
17:51:02 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:51:02 INFO  : 'ps7_init' command is executed.
17:51:02 INFO  : 'ps7_post_config' command is executed.
17:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:02 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:02 INFO  : 'con' command is executed.
17:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:02 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
17:53:51 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
17:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:53:57 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:54:00 INFO  : Disconnected from the channel tcfchan#44.
17:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:00 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
17:54:00 INFO  : 'jtag frequency' command is executed.
17:54:00 INFO  : Context for 'APU' is selected.
17:54:00 INFO  : System reset is completed.
17:54:03 INFO  : 'after 3000' command is executed.
17:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
17:54:06 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
17:54:06 INFO  : Context for 'APU' is selected.
17:54:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:54:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:06 INFO  : Context for 'APU' is selected.
17:54:06 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
17:54:06 INFO  : 'ps7_init' command is executed.
17:54:06 INFO  : 'ps7_post_config' command is executed.
17:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:06 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:06 INFO  : 'con' command is executed.
17:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:06 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
18:00:35 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:02:29 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:02:34 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:02:39 INFO  : Disconnected from the channel tcfchan#45.
18:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:39 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
18:02:39 INFO  : 'jtag frequency' command is executed.
18:02:39 INFO  : Context for 'APU' is selected.
18:02:39 INFO  : System reset is completed.
18:02:42 INFO  : 'after 3000' command is executed.
18:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:02:44 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:02:44 INFO  : Context for 'APU' is selected.
18:02:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
18:02:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:44 INFO  : Context for 'APU' is selected.
18:02:44 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
18:02:45 INFO  : 'ps7_init' command is executed.
18:02:45 INFO  : 'ps7_post_config' command is executed.
18:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:45 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:45 INFO  : 'con' command is executed.
18:02:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:45 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
18:03:45 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:04:40 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:04:48 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:04:53 INFO  : Disconnected from the channel tcfchan#46.
18:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:53 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
18:04:53 INFO  : 'jtag frequency' command is executed.
18:04:53 INFO  : Context for 'APU' is selected.
18:04:54 INFO  : System reset is completed.
18:04:57 INFO  : 'after 3000' command is executed.
18:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:04:59 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:04:59 INFO  : Context for 'APU' is selected.
18:04:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
18:04:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:59 INFO  : Context for 'APU' is selected.
18:04:59 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
18:04:59 INFO  : 'ps7_init' command is executed.
18:04:59 INFO  : 'ps7_post_config' command is executed.
18:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:59 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:59 INFO  : 'con' command is executed.
18:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:59 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
18:05:44 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:07:33 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:07:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:07:39 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:07:54 INFO  : Disconnected from the channel tcfchan#47.
18:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:54 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
18:07:54 INFO  : 'jtag frequency' command is executed.
18:07:54 INFO  : Context for 'APU' is selected.
18:07:54 INFO  : System reset is completed.
18:07:57 INFO  : 'after 3000' command is executed.
18:07:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:07:59 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:07:59 INFO  : Context for 'APU' is selected.
18:07:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
18:07:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:59 INFO  : Context for 'APU' is selected.
18:07:59 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
18:08:00 INFO  : 'ps7_init' command is executed.
18:08:00 INFO  : 'ps7_post_config' command is executed.
18:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:00 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:00 INFO  : 'con' command is executed.
18:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:00 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
18:08:20 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:08:49 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:08:55 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:09:03 INFO  : Disconnected from the channel tcfchan#48.
18:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:03 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
18:09:03 INFO  : 'jtag frequency' command is executed.
18:09:03 INFO  : Context for 'APU' is selected.
18:09:03 INFO  : System reset is completed.
18:09:06 INFO  : 'after 3000' command is executed.
18:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:09:09 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:09:09 INFO  : Context for 'APU' is selected.
18:09:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
18:09:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:09 INFO  : Context for 'APU' is selected.
18:09:09 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
18:09:09 INFO  : 'ps7_init' command is executed.
18:09:09 INFO  : 'ps7_post_config' command is executed.
18:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:09 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:09 INFO  : 'con' command is executed.
18:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:09 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
18:16:13 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:16:20 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:16:26 INFO  : Disconnected from the channel tcfchan#49.
18:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:26 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
18:16:26 INFO  : 'jtag frequency' command is executed.
18:16:26 INFO  : Context for 'APU' is selected.
18:16:26 INFO  : System reset is completed.
18:16:29 INFO  : 'after 3000' command is executed.
18:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:16:32 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:16:32 INFO  : Context for 'APU' is selected.
18:16:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
18:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:32 INFO  : Context for 'APU' is selected.
18:16:32 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
18:16:32 INFO  : 'ps7_init' command is executed.
18:16:32 INFO  : 'ps7_post_config' command is executed.
18:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:32 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:32 INFO  : 'con' command is executed.
18:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:32 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
18:26:38 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
18:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:27:14 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:27:19 INFO  : Disconnected from the channel tcfchan#50.
18:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:19 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
18:27:19 INFO  : 'jtag frequency' command is executed.
18:27:19 INFO  : Context for 'APU' is selected.
18:27:19 INFO  : System reset is completed.
18:27:22 INFO  : 'after 3000' command is executed.
18:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
18:27:25 INFO  : FPGA configured successfully with bitstream "C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
18:27:25 INFO  : Context for 'APU' is selected.
18:27:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
18:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:25 INFO  : Context for 'APU' is selected.
18:27:25 INFO  : Sourcing of 'C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
18:27:25 INFO  : 'ps7_init' command is executed.
18:27:25 INFO  : 'ps7_post_config' command is executed.
18:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:25 INFO  : The application 'C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/jaxie963/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/jaxie963/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/jaxie963/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:25 INFO  : 'con' command is executed.
18:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:25 INFO  : Launch script is exported to file 'C:\Users\jaxie963\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
18:43:01 INFO  : Disconnected from the channel tcfchan#52.
18:43:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\jaxie963\workspace\temp_xsdb_launch_script.tcl
18:43:40 INFO  : XSCT server has started successfully.
18:43:40 INFO  : plnx-install-location is set to ''
18:43:40 INFO  : Successfully done setting XSCT server connection channel  
18:43:40 INFO  : Successfully done setting workspace for the tool. 
18:43:42 INFO  : Platform repository initialization has completed.
18:43:42 INFO  : Successfully done query RDI_DATADIR 
18:43:42 INFO  : Registering command handlers for Vitis TCF services
18:50:15 INFO  : Projects exported to 'U:\cpre488\Labs\MP-0\vitis_export_archive.ide.zip'
19:00:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\cpre488\Labs\MP-0\workspace\temp_xsdb_launch_script.tcl
19:00:07 INFO  : XSCT server has started successfully.
19:00:08 INFO  : plnx-install-location is set to ''
19:00:08 INFO  : Successfully done setting XSCT server connection channel  
19:00:08 INFO  : Successfully done setting workspace for the tool. 
19:00:09 INFO  : Platform repository initialization has completed.
19:00:09 INFO  : Successfully done query RDI_DATADIR 
19:00:09 INFO  : Registering command handlers for Vitis TCF services
19:00:12 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
19:00:26 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
19:00:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
19:00:36 INFO  : FPGA configured successfully with bitstream "U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
19:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:45 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
19:00:45 INFO  : 'jtag frequency' command is executed.
19:00:45 INFO  : Context for 'APU' is selected.
19:00:45 INFO  : System reset is completed.
19:00:48 INFO  : 'after 3000' command is executed.
19:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
19:00:50 INFO  : FPGA configured successfully with bitstream "U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
19:00:50 INFO  : Context for 'APU' is selected.
19:00:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
19:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:50 INFO  : Context for 'APU' is selected.
19:00:50 INFO  : Sourcing of 'U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
19:00:51 INFO  : 'ps7_init' command is executed.
19:00:51 INFO  : 'ps7_post_config' command is executed.
19:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:51 INFO  : The application 'U:/cpre488/Labs/MP-0/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/jaxie963/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/cpre488/Labs/MP-0/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:51 INFO  : 'con' command is executed.
19:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:51 INFO  : Launch script is exported to file 'U:\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
19:06:16 INFO  : Disconnected from the channel tcfchan#1.
09:06:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\cpre488\Labs\MP-0\workspace\temp_xsdb_launch_script.tcl
09:06:57 INFO  : XSCT server has started successfully.
09:06:58 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


09:06:58 INFO  : Platform repository initialization has completed.
09:06:58 INFO  : plnx-install-location is set to ''
09:06:58 INFO  : Successfully done setting XSCT server connection channel  
09:06:58 INFO  : Registering command handlers for Vitis TCF services
09:07:01 INFO  : Successfully done setting workspace for the tool. 
09:07:01 INFO  : Successfully done query RDI_DATADIR 
09:07:09 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
09:07:09 ERROR : Failed to get platform details for the project 'Zynq_Design'. Cannot sync application flags.
09:28:57 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
09:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}' command is executed.
09:29:16 INFO  : FPGA configured successfully with bitstream "U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
09:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:26 INFO  : Jtag cable 'Digilent Zed 210248526090' is selected.
09:29:26 INFO  : 'jtag frequency' command is executed.
09:29:26 INFO  : Context for 'APU' is selected.
09:29:26 INFO  : System reset is completed.
09:29:29 INFO  : 'after 3000' command is executed.
09:29:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}' command is executed.
09:29:31 INFO  : FPGA configured successfully with bitstream "U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit"
09:29:31 INFO  : Context for 'APU' is selected.
09:29:31 INFO  : Hardware design and registers information is loaded from 'U:/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
09:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:31 INFO  : Context for 'APU' is selected.
09:29:31 INFO  : Sourcing of 'U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
09:29:32 INFO  : 'ps7_init' command is executed.
09:29:32 INFO  : 'ps7_post_config' command is executed.
09:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:32 INFO  : The application 'U:/cpre488/Labs/MP-0/workspace/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}
fpga -file U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/cpre488/Labs/MP-0/workspace/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/cpre488/Labs/MP-0/workspace/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:32 INFO  : 'con' command is executed.
09:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:29:32 INFO  : Launch script is exported to file 'U:\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_design_system_standalone.tcl'
11:52:09 INFO  : Disconnected from the channel tcfchan#1.
