
*** Running vivado
    with args -log FIFO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FIFO.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 311.105 ; gain = 100.980
INFO: [Synth 8-638] synthesizing module 'FIFO' [e:/Workspace/Vivado_16.4/2017_11_17_Pingpang_RAM/Design/IP_Core/FIFO/FIFO/synth/FIFO.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (28#1) [e:/Workspace/Vivado_16.4/2017_11_17_Pingpang_RAM/Design/IP_Core/FIFO/FIFO/synth/FIFO.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 522.246 ; gain = 312.121
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 522.246 ; gain = 312.121
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 620.863 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 620.863 ; gain = 410.738
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 620.863 ; gain = 410.738
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 620.863 ; gain = 410.738
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:36 . Memory (MB): peak = 620.863 ; gain = 410.738
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:38 . Memory (MB): peak = 620.863 ; gain = 410.738
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 620.863 ; gain = 410.738
Finished Timing Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 620.863 ; gain = 410.738
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 622.813 ; gain = 412.688
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 622.813 ; gain = 412.688
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 622.813 ; gain = 412.688
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 622.813 ; gain = 412.688
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 622.813 ; gain = 412.688
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 622.813 ; gain = 412.688
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 622.813 ; gain = 412.688

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |LUT1     |     2|
|3     |LUT2     |    48|
|4     |LUT3     |     8|
|5     |LUT4     |    30|
|6     |LUT5     |    10|
|7     |LUT6     |    10|
|8     |MUXCY    |    20|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   154|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 622.813 ; gain = 412.688
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:56 . Memory (MB): peak = 1056.375 ; gain = 825.266
