
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on

module cpu_reg32_ne_ex(clk, rst_n, din, wren, dout);

        input           clk;    // System clk
        input           rst_n;  // System Reset
        input   [31:0]  din;    // Data input
        input           wren; // Enable Register

        output  [31:0]  dout;   // Data Output


        reg     [31:0]  dout;
		
        always@(negedge clk or negedge rst_n )
        begin
                if(~rst_n )    	
					begin
					dout<=32'b0;
					end
				else
					begin
						if(wren) begin dout<=din;  $monitor("%0dns :\$monitor: wren=%b ",$stime,wren);   end
						else 	dout<=dout;  	
					end		
                 
        end


endmodule