Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 21:24:51 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 1029        0.096        0.000                      0                 1029        3.750        0.000                       0                   401  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.208        0.000                      0                 1025        0.096        0.000                      0                 1025        3.750        0.000                       0                   401  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.874        0.000                      0                    4        1.181        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 2.731ns (29.709%)  route 6.461ns (70.291%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  sm/D_states_q_reg[1]/Q
                         net (fo=265, routed)         1.383     6.978    sm/Q[0]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.102 f  sm/out_sig0_carry_i_31/O
                         net (fo=6, routed)           0.355     7.457    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.581 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.452     8.033    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.157 r  sm/D_registers_d_reg[5]_i_16/O
                         net (fo=2, routed)           0.452     8.609    sm/D_registers_d_reg[5]_i_16_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.006     9.739    L_reg/M_sm_ra1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.863 r  L_reg/ram_reg_i_39/O
                         net (fo=24, routed)          0.723    10.586    sm/ram_reg_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.710    alum/ram_reg_i_123_2[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.260 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.260    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.374    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.687 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.598    12.285    sm/ram_reg_i_20_0[4]
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.306    12.591 f  sm/ram_reg_i_65/O
                         net (fo=1, routed)           0.302    12.893    sm/ram_reg_i_65_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.017 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.553    13.571    sm/D_registers_q_reg[5][11]
    SLICE_X48Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.695 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.637    14.332    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 2.635ns (28.754%)  route 6.529ns (71.246%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  sm/D_states_q_reg[1]/Q
                         net (fo=265, routed)         1.383     6.978    sm/Q[0]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.102 f  sm/out_sig0_carry_i_31/O
                         net (fo=6, routed)           0.355     7.457    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.581 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.452     8.033    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.157 r  sm/D_registers_d_reg[5]_i_16/O
                         net (fo=2, routed)           0.452     8.609    sm/D_registers_d_reg[5]_i_16_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.006     9.739    L_reg/M_sm_ra1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.863 r  L_reg/ram_reg_i_39/O
                         net (fo=24, routed)          0.723    10.586    sm/ram_reg_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.710    alum/ram_reg_i_123_2[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.260 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.260    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.594 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.579    12.173    alum/data1[5]
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.303    12.476 r  alum/ram_reg_i_95/O
                         net (fo=1, routed)           0.312    12.788    sm/D_registers_q_reg[7][5]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.124    12.912 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.537    13.449    display/ram_reg_14
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124    13.573 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.730    14.303    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 2.653ns (29.032%)  route 6.485ns (70.968%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  sm/D_states_q_reg[1]/Q
                         net (fo=265, routed)         1.383     6.978    sm/Q[0]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.102 f  sm/out_sig0_carry_i_31/O
                         net (fo=6, routed)           0.355     7.457    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.581 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.452     8.033    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.157 r  sm/D_registers_d_reg[5]_i_16/O
                         net (fo=2, routed)           0.452     8.609    sm/D_registers_d_reg[5]_i_16_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.006     9.739    L_reg/M_sm_ra1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.863 r  L_reg/ram_reg_i_39/O
                         net (fo=24, routed)          0.723    10.586    sm/ram_reg_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.710    alum/ram_reg_i_123_2[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.260 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.260    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.374    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.613 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.564    12.177    sm/ram_reg_i_20_0[3]
    SLICE_X46Y65         LUT5 (Prop_lut5_I1_O)        0.302    12.479 f  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.295    12.774    sm/ram_reg_i_70_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.655    13.553    sm/D_registers_q_reg[5][10]
    SLICE_X51Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.677 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.600    14.277    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.635ns (28.866%)  route 6.493ns (71.134%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  sm/D_states_q_reg[1]/Q
                         net (fo=265, routed)         1.383     6.978    sm/Q[0]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.102 f  sm/out_sig0_carry_i_31/O
                         net (fo=6, routed)           0.355     7.457    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.581 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.452     8.033    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.157 r  sm/D_registers_d_reg[5]_i_16/O
                         net (fo=2, routed)           0.452     8.609    sm/D_registers_d_reg[5]_i_16_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.006     9.739    L_reg/M_sm_ra1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.863 r  L_reg/ram_reg_i_39/O
                         net (fo=24, routed)          0.723    10.586    sm/ram_reg_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.710    alum/ram_reg_i_123_2[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.260 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.260    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.594 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.579    12.173    alum/data1[5]
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.303    12.476 r  alum/ram_reg_i_95/O
                         net (fo=1, routed)           0.312    12.788    sm/D_registers_q_reg[7][5]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.124    12.912 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.512    13.424    sm/ram_reg_i_50_3
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.548 r  sm/ram_reg_i_8/O
                         net (fo=1, routed)           0.719    14.267    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 1.867ns (19.514%)  route 7.700ns (80.486%))
  Logic Levels:           9  (LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=188, routed)         1.015     6.607    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.731 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     6.731    sm/ram_reg_i_189_n_0
    SLICE_X40Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     6.976 r  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.572     7.548    sm/ram_reg_i_165_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.298     7.846 r  sm/ram_reg_i_143/O
                         net (fo=52, routed)          0.887     8.732    L_reg/M_sm_ra1[0]
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.856 f  L_reg/ram_reg_i_110/O
                         net (fo=1, routed)           1.009     9.865    L_reg/ram_reg_i_110_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.989 f  L_reg/ram_reg_i_37/O
                         net (fo=15, routed)          1.205    11.194    L_reg/ram_reg_i_35_2[2]
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.318 r  L_reg/D_states_q[5]_i_26/O
                         net (fo=11, routed)          0.911    12.228    sm/D_states_q[5]_i_6_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.352 f  sm/D_states_q[4]_i_13/O
                         net (fo=1, routed)           0.626    12.978    sm/D_states_q[4]_i_13_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.102 f  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.724    13.826    sm/D_states_q[4]_i_3_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    13.950 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.753    14.703    sm/D_states_d__0[4]
    SLICE_X43Y61         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.434    14.838    sm/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)       -0.081    14.994    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 2.731ns (30.162%)  route 6.323ns (69.838%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  sm/D_states_q_reg[1]/Q
                         net (fo=265, routed)         1.383     6.978    sm/Q[0]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.102 f  sm/out_sig0_carry_i_31/O
                         net (fo=6, routed)           0.355     7.457    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.581 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.452     8.033    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.157 r  sm/D_registers_d_reg[5]_i_16/O
                         net (fo=2, routed)           0.452     8.609    sm/D_registers_d_reg[5]_i_16_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.006     9.739    L_reg/M_sm_ra1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.863 r  L_reg/ram_reg_i_39/O
                         net (fo=24, routed)          0.723    10.586    sm/ram_reg_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.710    alum/ram_reg_i_123_2[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.260 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.260    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.374    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.687 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.598    12.285    sm/ram_reg_i_20_0[4]
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.306    12.591 f  sm/ram_reg_i_65/O
                         net (fo=1, routed)           0.302    12.893    sm/ram_reg_i_65_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.017 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.618    13.635    display/ram_reg_2
    SLICE_X48Y62         LUT5 (Prop_lut5_I3_O)        0.124    13.759 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.434    14.193    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 2.617ns (28.988%)  route 6.411ns (71.012%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  sm/D_states_q_reg[1]/Q
                         net (fo=265, routed)         1.383     6.978    sm/Q[0]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.102 f  sm/out_sig0_carry_i_31/O
                         net (fo=6, routed)           0.355     7.457    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.581 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.452     8.033    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.157 r  sm/D_registers_d_reg[5]_i_16/O
                         net (fo=2, routed)           0.452     8.609    sm/D_registers_d_reg[5]_i_16_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.006     9.739    L_reg/M_sm_ra1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.863 r  L_reg/ram_reg_i_39/O
                         net (fo=24, routed)          0.723    10.586    sm/ram_reg_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.710    alum/ram_reg_i_123_2[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.260 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.260    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.789    12.362    sm/ram_reg_i_20_0[0]
    SLICE_X48Y65         LUT5 (Prop_lut5_I1_O)        0.306    12.668 f  sm/ram_reg_i_85/O
                         net (fo=1, routed)           0.158    12.826    sm/ram_reg_i_85_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.950 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.552    13.502    display/ram_reg_10
    SLICE_X46Y64         LUT5 (Prop_lut5_I3_O)        0.124    13.626 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.540    14.167    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 2.843ns (30.989%)  route 6.331ns (69.011%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=188, routed)         1.015     6.607    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.731 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     6.731    sm/ram_reg_i_189_n_0
    SLICE_X40Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     6.976 r  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.572     7.548    sm/ram_reg_i_165_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.298     7.846 r  sm/ram_reg_i_143/O
                         net (fo=52, routed)          1.054     8.899    L_reg/M_sm_ra1[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.023 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.703     9.726    L_reg/ram_reg_i_93_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.850 r  L_reg/ram_reg_i_31/O
                         net (fo=10, routed)          0.808    10.658    L_reg/ram_reg_i_27_1[1]
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.124    10.782 r  L_reg/out_sig0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.782    alum/ram_reg_i_100_1[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.332 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.332    alum/out_sig0_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.554 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.559    12.113    sm/ram_reg_i_20_1[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.299    12.412 f  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.162    12.574    sm/ram_reg_i_80_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.698 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.592    13.290    sm/D_registers_q_reg[5][8]
    SLICE_X44Y66         LUT4 (Prop_lut4_I3_O)        0.153    13.443 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.867    14.310    L_reg/D[8]
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.433    14.837    L_reg/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X44Y64         FDRE (Setup_fdre_C_D)       -0.340    14.720    L_reg/D_registers_q_reg[2][8]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 2.749ns (30.585%)  route 6.239ns (69.415%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  sm/D_states_q_reg[1]/Q
                         net (fo=265, routed)         1.383     6.978    sm/Q[0]
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.102 f  sm/out_sig0_carry_i_31/O
                         net (fo=6, routed)           0.355     7.457    sm/out_sig0_carry_i_31_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.581 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.452     8.033    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.157 r  sm/D_registers_d_reg[5]_i_16/O
                         net (fo=2, routed)           0.452     8.609    sm/D_registers_d_reg[5]_i_16_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.006     9.739    L_reg/M_sm_ra1[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I4_O)        0.124     9.863 r  L_reg/ram_reg_i_39/O
                         net (fo=24, routed)          0.723    10.586    sm/ram_reg_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.124    10.710 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.710    alum/ram_reg_i_123_2[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.260 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.260    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.374 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.374    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.708 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.571    12.279    sm/ram_reg_i_20_0[2]
    SLICE_X43Y65         LUT5 (Prop_lut5_I1_O)        0.303    12.582 f  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.151    12.733    sm/ram_reg_i_75_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124    12.857 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.324    13.182    display/ram_reg_6
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.306 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.821    14.127    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.814ns (31.336%)  route 6.166ns (68.664%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=188, routed)         1.015     6.607    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.731 r  sm/ram_reg_i_189/O
                         net (fo=1, routed)           0.000     6.731    sm/ram_reg_i_189_n_0
    SLICE_X40Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     6.976 r  sm/ram_reg_i_165/O
                         net (fo=1, routed)           0.572     7.548    sm/ram_reg_i_165_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.298     7.846 r  sm/ram_reg_i_143/O
                         net (fo=52, routed)          1.054     8.899    L_reg/M_sm_ra1[0]
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.023 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.703     9.726    L_reg/ram_reg_i_93_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.850 r  L_reg/ram_reg_i_31/O
                         net (fo=10, routed)          0.808    10.658    L_reg/ram_reg_i_27_1[1]
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.124    10.782 r  L_reg/out_sig0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.782    alum/ram_reg_i_100_1[1]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.332 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.332    alum/out_sig0_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.554 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.559    12.113    sm/ram_reg_i_20_1[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.299    12.412 f  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.162    12.574    sm/ram_reg_i_80_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.698 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.475    13.173    display/ram_reg_8
    SLICE_X46Y66         LUT5 (Prop_lut5_I3_O)        0.124    13.297 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.819    14.116    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                  0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamecounter/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.567     1.511    gamecounter/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    gamecounter/D_ctr_q_reg[10]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  gamecounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    gamecounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.010 r  gamecounter/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    gamecounter/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X54Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.835     2.025    gamecounter/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    gamecounter/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.984    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__1_n_7
    SLICE_X33Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamecounter/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.567     1.511    gamecounter/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    gamecounter/D_ctr_q_reg[10]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  gamecounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    gamecounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.023 r  gamecounter/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    gamecounter/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X54Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.835     2.025    gamecounter/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    gamecounter/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     1.930    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.995    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__1_n_5
    SLICE_X33Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.133%)  route 0.278ns (62.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.942    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.513    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.133%)  route 0.278ns (62.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.942    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.513    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.133%)  route 0.278ns (62.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.942    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.513    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.133%)  route 0.278ns (62.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.942    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.513    
    SLICE_X52Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.220%)  route 0.311ns (68.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.311     1.955    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.220%)  route 0.311ns (68.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.311     1.955    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.829     2.019    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y64         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.517    
    SLICE_X52Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y63   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y66   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y66   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.580ns (15.712%)  route 3.111ns (84.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[4]/Q
                         net (fo=253, routed)         2.513     8.104    sm/Q[1]
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.228 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599     8.826    fifo_reset_cond/AS[0]
    SLICE_X49Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.433    14.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X49Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    14.701    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.580ns (15.712%)  route 3.111ns (84.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[4]/Q
                         net (fo=253, routed)         2.513     8.104    sm/Q[1]
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.228 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599     8.826    fifo_reset_cond/AS[0]
    SLICE_X49Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.433    14.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X49Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    14.701    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.580ns (15.712%)  route 3.111ns (84.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[4]/Q
                         net (fo=253, routed)         2.513     8.104    sm/Q[1]
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.228 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599     8.826    fifo_reset_cond/AS[0]
    SLICE_X49Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.433    14.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X49Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    14.701    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.580ns (15.712%)  route 3.111ns (84.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  sm/D_states_q_reg[4]/Q
                         net (fo=253, routed)         2.513     8.104    sm/Q[1]
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.228 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599     8.826    fifo_reset_cond/AS[0]
    SLICE_X49Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.433    14.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X49Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    14.701    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.231ns (20.646%)  route 0.888ns (79.354%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=115, routed)         0.366     2.010    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X40Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.055 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.326     2.381    sm/D_stage_q[3]_i_2_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.622    fifo_reset_cond/AS[0]
    SLICE_X49Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X49Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.231ns (20.646%)  route 0.888ns (79.354%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=115, routed)         0.366     2.010    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X40Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.055 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.326     2.381    sm/D_stage_q[3]_i_2_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.622    fifo_reset_cond/AS[0]
    SLICE_X49Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X49Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.231ns (20.646%)  route 0.888ns (79.354%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=115, routed)         0.366     2.010    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X40Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.055 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.326     2.381    sm/D_stage_q[3]_i_2_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.622    fifo_reset_cond/AS[0]
    SLICE_X49Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X49Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.231ns (20.646%)  route 0.888ns (79.354%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=115, routed)         0.366     2.010    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X40Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.055 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.326     2.381    sm/D_stage_q[3]_i_2_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.622    fifo_reset_cond/AS[0]
    SLICE_X49Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X49Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.181    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.002ns  (logic 10.991ns (32.324%)  route 23.011ns (67.676%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=2 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.858     7.447    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.599 r  L_reg/L_14b11912_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.544     8.142    L_reg/L_14b11912_remainder0__0_carry_i_20_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  L_reg/L_14b11912_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.433     8.907    L_reg/L_14b11912_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150     9.057 r  L_reg/L_14b11912_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.126    10.183    L_reg/L_14b11912_remainder0__0_carry_i_11__0_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I0_O)        0.354    10.537 r  L_reg/L_14b11912_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.967    11.504    L_reg/L_14b11912_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.326    11.830 r  L_reg/L_14b11912_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.830    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.363 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.803 f  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.971    13.774    L_reg/L_14b11912_remainder0_1[9]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.306    14.080 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          1.215    15.295    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.118    15.413 f  L_reg/i__carry_i_27__0/O
                         net (fo=1, routed)           0.296    15.709    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.326    16.035 r  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.412    16.447    L_reg/i__carry_i_21__1_n_0
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.118    16.565 r  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.853    17.418    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.326    17.744 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.968    18.712    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.154    18.866 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.817    19.683    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.327    20.010 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.010    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[2]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.408 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.408    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.721 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.550    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.306    21.856 r  L_reg/i__carry_i_24__0/O
                         net (fo=15, routed)          1.263    23.119    bseg_driver/decimal_renderer/i__carry_i_20__0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.243 r  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.135    24.379    L_reg/i__carry_i_12__0_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=4, routed)           1.006    25.509    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124    25.633 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.687    26.320    L_reg/i__carry_i_9__1_n_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.124    26.444 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.490    26.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.319 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.319    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.433 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.433    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.655 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    28.645    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.299    28.944 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    29.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124    29.332 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.949    30.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.124    30.405 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.676    31.081    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.205 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.189    32.394    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.124    32.518 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.073    35.591    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.135 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.135    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.978ns  (logic 11.221ns (33.024%)  route 22.757ns (66.976%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=1 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.858     7.447    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.599 r  L_reg/L_14b11912_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.544     8.142    L_reg/L_14b11912_remainder0__0_carry_i_20_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  L_reg/L_14b11912_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.433     8.907    L_reg/L_14b11912_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150     9.057 r  L_reg/L_14b11912_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.126    10.183    L_reg/L_14b11912_remainder0__0_carry_i_11__0_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I0_O)        0.354    10.537 r  L_reg/L_14b11912_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.967    11.504    L_reg/L_14b11912_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.326    11.830 r  L_reg/L_14b11912_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.830    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.363 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.803 f  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.971    13.774    L_reg/L_14b11912_remainder0_1[9]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.306    14.080 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          1.215    15.295    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.118    15.413 f  L_reg/i__carry_i_27__0/O
                         net (fo=1, routed)           0.296    15.709    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.326    16.035 r  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.412    16.447    L_reg/i__carry_i_21__1_n_0
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.118    16.565 r  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.853    17.418    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.326    17.744 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.968    18.712    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.154    18.866 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.817    19.683    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.327    20.010 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.010    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[2]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.408 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.408    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.721 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.550    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.306    21.856 r  L_reg/i__carry_i_24__0/O
                         net (fo=15, routed)          1.263    23.119    bseg_driver/decimal_renderer/i__carry_i_20__0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.243 r  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.135    24.379    L_reg/i__carry_i_12__0_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=4, routed)           1.006    25.509    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124    25.633 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.687    26.320    L_reg/i__carry_i_9__1_n_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.124    26.444 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.490    26.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.319 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.319    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.433 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.433    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.655 f  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    28.645    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.299    28.944 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    29.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124    29.332 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.949    30.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.124    30.405 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.676    31.081    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.205 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.986    32.191    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.152    32.343 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.022    35.365    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.746    39.111 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.111    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.805ns  (logic 11.214ns (33.172%)  route 22.591ns (66.828%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=1 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.858     7.447    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.599 r  L_reg/L_14b11912_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.544     8.142    L_reg/L_14b11912_remainder0__0_carry_i_20_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  L_reg/L_14b11912_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.433     8.907    L_reg/L_14b11912_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150     9.057 r  L_reg/L_14b11912_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.126    10.183    L_reg/L_14b11912_remainder0__0_carry_i_11__0_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I0_O)        0.354    10.537 r  L_reg/L_14b11912_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.967    11.504    L_reg/L_14b11912_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.326    11.830 r  L_reg/L_14b11912_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.830    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.363 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.803 f  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.971    13.774    L_reg/L_14b11912_remainder0_1[9]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.306    14.080 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          1.215    15.295    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.118    15.413 f  L_reg/i__carry_i_27__0/O
                         net (fo=1, routed)           0.296    15.709    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.326    16.035 r  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.412    16.447    L_reg/i__carry_i_21__1_n_0
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.118    16.565 r  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.853    17.418    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.326    17.744 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.968    18.712    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.154    18.866 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.817    19.683    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.327    20.010 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.010    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[2]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.408 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.408    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.721 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.550    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.306    21.856 r  L_reg/i__carry_i_24__0/O
                         net (fo=15, routed)          1.263    23.119    bseg_driver/decimal_renderer/i__carry_i_20__0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.243 r  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.135    24.379    L_reg/i__carry_i_12__0_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=4, routed)           1.006    25.509    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124    25.633 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.687    26.320    L_reg/i__carry_i_9__1_n_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.124    26.444 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.490    26.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.319 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.319    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.433 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.433    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.655 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    28.645    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.299    28.944 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    29.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124    29.332 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.949    30.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.124    30.405 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.676    31.081    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.205 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.194    32.399    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.154    32.553 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.648    35.201    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    38.938 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.938    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.759ns  (logic 11.219ns (33.234%)  route 22.539ns (66.766%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=1 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.858     7.447    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.599 r  L_reg/L_14b11912_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.544     8.142    L_reg/L_14b11912_remainder0__0_carry_i_20_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  L_reg/L_14b11912_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.433     8.907    L_reg/L_14b11912_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150     9.057 r  L_reg/L_14b11912_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.126    10.183    L_reg/L_14b11912_remainder0__0_carry_i_11__0_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I0_O)        0.354    10.537 r  L_reg/L_14b11912_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.967    11.504    L_reg/L_14b11912_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.326    11.830 r  L_reg/L_14b11912_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.830    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.363 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.803 f  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.971    13.774    L_reg/L_14b11912_remainder0_1[9]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.306    14.080 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          1.215    15.295    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.118    15.413 f  L_reg/i__carry_i_27__0/O
                         net (fo=1, routed)           0.296    15.709    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.326    16.035 r  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.412    16.447    L_reg/i__carry_i_21__1_n_0
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.118    16.565 r  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.853    17.418    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.326    17.744 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.968    18.712    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.154    18.866 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.817    19.683    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.327    20.010 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.010    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[2]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.408 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.408    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.721 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.550    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.306    21.856 r  L_reg/i__carry_i_24__0/O
                         net (fo=15, routed)          1.263    23.119    bseg_driver/decimal_renderer/i__carry_i_20__0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.243 r  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.135    24.379    L_reg/i__carry_i_12__0_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=4, routed)           1.006    25.509    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124    25.633 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.687    26.320    L_reg/i__carry_i_9__1_n_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.124    26.444 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.490    26.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.319 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.319    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.433 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.433    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.655 f  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    28.645    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.299    28.944 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    29.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124    29.332 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.949    30.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.124    30.405 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.676    31.081    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.205 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.989    32.194    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.152    32.346 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.802    35.147    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    38.892 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.892    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.650ns  (logic 10.985ns (32.646%)  route 22.664ns (67.354%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=1 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.858     7.447    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.599 r  L_reg/L_14b11912_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.544     8.142    L_reg/L_14b11912_remainder0__0_carry_i_20_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  L_reg/L_14b11912_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.433     8.907    L_reg/L_14b11912_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150     9.057 r  L_reg/L_14b11912_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.126    10.183    L_reg/L_14b11912_remainder0__0_carry_i_11__0_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I0_O)        0.354    10.537 r  L_reg/L_14b11912_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.967    11.504    L_reg/L_14b11912_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.326    11.830 r  L_reg/L_14b11912_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.830    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.363 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.803 f  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.971    13.774    L_reg/L_14b11912_remainder0_1[9]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.306    14.080 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          1.215    15.295    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.118    15.413 f  L_reg/i__carry_i_27__0/O
                         net (fo=1, routed)           0.296    15.709    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.326    16.035 r  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.412    16.447    L_reg/i__carry_i_21__1_n_0
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.118    16.565 r  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.853    17.418    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.326    17.744 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.968    18.712    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.154    18.866 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.817    19.683    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.327    20.010 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.010    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[2]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.408 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.408    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.721 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.550    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.306    21.856 r  L_reg/i__carry_i_24__0/O
                         net (fo=15, routed)          1.263    23.119    bseg_driver/decimal_renderer/i__carry_i_20__0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.243 r  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.135    24.379    L_reg/i__carry_i_12__0_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=4, routed)           1.006    25.509    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124    25.633 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.687    26.320    L_reg/i__carry_i_9__1_n_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.124    26.444 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.490    26.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.319 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.319    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.433 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.433    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.655 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    28.645    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.299    28.944 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    29.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124    29.332 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.949    30.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.124    30.405 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.676    31.081    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.205 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.194    32.399    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.124    32.523 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.721    35.244    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    38.783 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.783    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.594ns  (logic 10.992ns (32.721%)  route 22.602ns (67.279%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=1 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.858     7.447    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.599 r  L_reg/L_14b11912_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.544     8.142    L_reg/L_14b11912_remainder0__0_carry_i_20_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  L_reg/L_14b11912_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.433     8.907    L_reg/L_14b11912_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150     9.057 r  L_reg/L_14b11912_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.126    10.183    L_reg/L_14b11912_remainder0__0_carry_i_11__0_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I0_O)        0.354    10.537 r  L_reg/L_14b11912_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.967    11.504    L_reg/L_14b11912_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.326    11.830 r  L_reg/L_14b11912_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.830    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.363 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.803 f  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.971    13.774    L_reg/L_14b11912_remainder0_1[9]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.306    14.080 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          1.215    15.295    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.118    15.413 f  L_reg/i__carry_i_27__0/O
                         net (fo=1, routed)           0.296    15.709    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.326    16.035 r  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.412    16.447    L_reg/i__carry_i_21__1_n_0
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.118    16.565 r  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.853    17.418    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.326    17.744 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.968    18.712    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.154    18.866 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.817    19.683    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.327    20.010 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.010    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[2]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.408 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.408    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.721 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.550    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.306    21.856 r  L_reg/i__carry_i_24__0/O
                         net (fo=15, routed)          1.263    23.119    bseg_driver/decimal_renderer/i__carry_i_20__0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.243 r  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.135    24.379    L_reg/i__carry_i_12__0_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=4, routed)           1.006    25.509    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124    25.633 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.687    26.320    L_reg/i__carry_i_9__1_n_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.124    26.444 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.490    26.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.319 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.319    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.433 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.433    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.655 f  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    28.645    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.299    28.944 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    29.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124    29.332 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.949    30.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.124    30.405 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.676    31.081    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.205 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.989    32.194    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I0_O)        0.124    32.318 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.864    35.182    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.727 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.727    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.296ns  (logic 10.979ns (32.975%)  route 22.317ns (67.025%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=1 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          1.858     7.447    L_reg/D_registers_q_reg[3][9]_0[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.599 r  L_reg/L_14b11912_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.544     8.142    L_reg/L_14b11912_remainder0__0_carry_i_20_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  L_reg/L_14b11912_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.433     8.907    L_reg/L_14b11912_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150     9.057 r  L_reg/L_14b11912_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.126    10.183    L_reg/L_14b11912_remainder0__0_carry_i_11__0_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I0_O)        0.354    10.537 r  L_reg/L_14b11912_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.967    11.504    L_reg/L_14b11912_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.326    11.830 r  L_reg/L_14b11912_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.830    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.363 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.363    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.803 f  bseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.971    13.774    L_reg/L_14b11912_remainder0_1[9]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.306    14.080 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          1.215    15.295    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.118    15.413 f  L_reg/i__carry_i_27__0/O
                         net (fo=1, routed)           0.296    15.709    L_reg/i__carry_i_27__0_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.326    16.035 r  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.412    16.447    L_reg/i__carry_i_21__1_n_0
    SLICE_X39Y55         LUT2 (Prop_lut2_I0_O)        0.118    16.565 r  L_reg/i__carry_i_13__2/O
                         net (fo=6, routed)           0.853    17.418    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.326    17.744 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.968    18.712    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.154    18.866 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.817    19.683    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.327    20.010 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.010    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[2]
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.408 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.408    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.721 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.830    21.550    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.306    21.856 r  L_reg/i__carry_i_24__0/O
                         net (fo=15, routed)          1.263    23.119    bseg_driver/decimal_renderer/i__carry_i_20__0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.243 r  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.135    24.379    L_reg/i__carry_i_12__0_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=4, routed)           1.006    25.509    L_reg/i__carry_i_13__1_n_0
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124    25.633 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.687    26.320    L_reg/i__carry_i_9__1_n_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.124    26.444 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.490    26.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.319 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.319    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.433 r  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.433    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.655 f  bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    28.645    bseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.299    28.944 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    29.208    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I4_O)        0.124    29.332 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.949    30.281    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_0
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.124    30.405 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.676    31.081    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.205 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.986    32.191    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I0_O)        0.124    32.315 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.582    34.897    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    38.429 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.429    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.886ns  (logic 10.328ns (31.405%)  route 22.559ns (68.595%))
  Logic Levels:           30  (CARRY4=9 LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=16, routed)          2.131     7.723    L_reg/M_reg_pac[3]
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.152     7.875 r  L_reg/L_14b11912_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     8.674    L_reg/L_14b11912_remainder0__0_carry_i_18_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.332     9.006 r  L_reg/L_14b11912_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.821     9.826    L_reg/L_14b11912_remainder0__0_carry_i_11_n_0
    SLICE_X43Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.950 f  L_reg/L_14b11912_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.693    10.644    L_reg/L_14b11912_remainder0__0_carry_i_14_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.150    10.794 r  L_reg/L_14b11912_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    11.616    L_reg/L_14b11912_remainder0__0_carry_i_8_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.326    11.942 r  L_reg/L_14b11912_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/i__carry__1_i_11[3]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.318 r  aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.318    aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.674 f  aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           0.841    13.516    L_reg/L_14b11912_remainder0[10]
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.301    13.817 f  L_reg/i__carry__1_i_14/O
                         net (fo=3, routed)           0.958    14.774    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.152    14.926 f  L_reg/i__carry_i_15/O
                         net (fo=10, routed)          1.197    16.123    L_reg/i__carry_i_15_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.326    16.449 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=3, routed)           0.656    17.105    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124    17.229 r  L_reg/aseg_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.965    18.195    L_reg/aseg_OBUF[0]_inst_i_13_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    18.319 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.972    19.291    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124    19.415 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.529    19.944    aseg_driver/decimal_renderer/i__carry__0_i_13[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.470 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.470    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.783 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.976    21.759    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y48         LUT5 (Prop_lut5_I1_O)        0.306    22.065 r  L_reg/i__carry_i_26/O
                         net (fo=6, routed)           0.994    23.059    L_reg/i__carry_i_26_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.183 f  L_reg/i__carry__0_i_10/O
                         net (fo=10, routed)          1.030    24.213    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.337 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           0.864    25.201    L_reg/i__carry_i_25_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.124    25.325 f  L_reg/i__carry_i_11/O
                         net (fo=2, routed)           0.991    26.316    L_reg/i__carry_i_11_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    26.440 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.520    26.961    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12[2]
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.346 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.346    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.460 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.460    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.574 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.574    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.796 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.962    28.757    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299    29.056 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.545    29.601    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    29.725 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.795    30.521    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    30.645 r  L_reg/aseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.828    31.473    L_reg/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I4_O)        0.153    31.626 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.668    34.294    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.729    38.022 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.022    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.838ns  (logic 10.440ns (31.793%)  route 22.398ns (68.207%))
  Logic Levels:           31  (CARRY4=9 LUT2=4 LUT3=1 LUT4=4 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=16, routed)          2.131     7.723    L_reg/M_reg_pac[3]
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.152     7.875 r  L_reg/L_14b11912_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     8.674    L_reg/L_14b11912_remainder0__0_carry_i_18_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.332     9.006 r  L_reg/L_14b11912_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.821     9.826    L_reg/L_14b11912_remainder0__0_carry_i_11_n_0
    SLICE_X43Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.950 f  L_reg/L_14b11912_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.693    10.644    L_reg/L_14b11912_remainder0__0_carry_i_14_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.150    10.794 r  L_reg/L_14b11912_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    11.616    L_reg/L_14b11912_remainder0__0_carry_i_8_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.326    11.942 r  L_reg/L_14b11912_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/i__carry__1_i_11[3]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.318 r  aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.318    aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.674 f  aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           0.841    13.516    L_reg/L_14b11912_remainder0[10]
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.301    13.817 f  L_reg/i__carry__1_i_14/O
                         net (fo=3, routed)           0.958    14.774    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.152    14.926 f  L_reg/i__carry_i_15/O
                         net (fo=10, routed)          1.197    16.123    L_reg/i__carry_i_15_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.326    16.449 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=3, routed)           0.656    17.105    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124    17.229 r  L_reg/aseg_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.965    18.195    L_reg/aseg_OBUF[0]_inst_i_13_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    18.319 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.972    19.291    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124    19.415 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.529    19.944    aseg_driver/decimal_renderer/i__carry__0_i_13[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.470 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.470    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.783 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.976    21.759    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y48         LUT5 (Prop_lut5_I1_O)        0.306    22.065 r  L_reg/i__carry_i_26/O
                         net (fo=6, routed)           0.994    23.059    L_reg/i__carry_i_26_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.183 f  L_reg/i__carry__0_i_10/O
                         net (fo=10, routed)          1.030    24.213    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.337 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           0.864    25.201    L_reg/i__carry_i_25_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.124    25.325 f  L_reg/i__carry_i_11/O
                         net (fo=2, routed)           0.991    26.316    L_reg/i__carry_i_11_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    26.440 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.520    26.961    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12[2]
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.346 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.346    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.460 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.460    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.574 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.574    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.796 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.962    28.757    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299    29.056 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.544    29.600    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.724 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.310    30.034    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.124    30.158 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.433    30.591    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.715 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.820    31.535    L_reg/aseg[1]
    SLICE_X42Y45         LUT5 (Prop_lut5_I4_O)        0.152    31.687 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.568    34.256    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.718    37.974 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.974    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.813ns  (logic 10.087ns (30.740%)  route 22.726ns (69.260%))
  Logic Levels:           30  (CARRY4=9 LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=16, routed)          2.131     7.723    L_reg/M_reg_pac[3]
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.152     7.875 r  L_reg/L_14b11912_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.799     8.674    L_reg/L_14b11912_remainder0__0_carry_i_18_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.332     9.006 r  L_reg/L_14b11912_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.821     9.826    L_reg/L_14b11912_remainder0__0_carry_i_11_n_0
    SLICE_X43Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.950 f  L_reg/L_14b11912_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.693    10.644    L_reg/L_14b11912_remainder0__0_carry_i_14_n_0
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.150    10.794 r  L_reg/L_14b11912_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    11.616    L_reg/L_14b11912_remainder0__0_carry_i_8_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.326    11.942 r  L_reg/L_14b11912_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.942    aseg_driver/decimal_renderer/i__carry__1_i_11[3]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.318 r  aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.318    aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.435    aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.674 f  aseg_driver/decimal_renderer/L_14b11912_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           0.841    13.516    L_reg/L_14b11912_remainder0[10]
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.301    13.817 f  L_reg/i__carry__1_i_14/O
                         net (fo=3, routed)           0.958    14.774    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.152    14.926 f  L_reg/i__carry_i_15/O
                         net (fo=10, routed)          1.197    16.123    L_reg/i__carry_i_15_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.326    16.449 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=3, routed)           0.656    17.105    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124    17.229 r  L_reg/aseg_OBUF[0]_inst_i_13/O
                         net (fo=4, routed)           0.965    18.195    L_reg/aseg_OBUF[0]_inst_i_13_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    18.319 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.972    19.291    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124    19.415 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.529    19.944    aseg_driver/decimal_renderer/i__carry__0_i_13[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.470 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.470    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.783 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.976    21.759    L_reg/L_14b11912_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y48         LUT5 (Prop_lut5_I1_O)        0.306    22.065 r  L_reg/i__carry_i_26/O
                         net (fo=6, routed)           0.994    23.059    L_reg/i__carry_i_26_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    23.183 f  L_reg/i__carry__0_i_10/O
                         net (fo=10, routed)          1.030    24.213    L_reg/i__carry__0_i_10_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.337 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           0.864    25.201    L_reg/i__carry_i_25_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.124    25.325 f  L_reg/i__carry_i_11/O
                         net (fo=2, routed)           0.991    26.316    L_reg/i__carry_i_11_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    26.440 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.520    26.961    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12[2]
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.346 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.346    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.460 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.460    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.574 r  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.574    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.796 f  aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.962    28.757    aseg_driver/decimal_renderer/L_14b11912_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299    29.056 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.545    29.601    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    29.725 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.795    30.521    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    30.645 f  L_reg/aseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.832    31.477    L_reg/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    31.601 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.832    34.432    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    37.949 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.949    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.396ns (76.926%)  route 0.419ns (23.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.419     2.119    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.351 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.351    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_887970418[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.476ns (74.913%)  route 0.494ns (25.087%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.593     1.537    forLoop_idx_0_887970418[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_887970418[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  forLoop_idx_0_887970418[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.142     1.827    forLoop_idx_0_887970418[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.099     1.926 r  forLoop_idx_0_887970418[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.352     2.278    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.508 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.508    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.406ns (69.282%)  route 0.623ns (30.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.623     2.290    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.532 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.532    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.392ns (68.434%)  route 0.642ns (31.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.642     2.309    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.536 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.536    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.396ns (68.618%)  route 0.638ns (31.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X50Y66         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.638     2.305    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.537 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.537    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_887970418[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.482ns (72.938%)  route 0.550ns (27.062%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.592     1.536    forLoop_idx_0_887970418[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_887970418[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  forLoop_idx_0_887970418[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.797    forLoop_idx_0_887970418[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.099     1.896 r  forLoop_idx_0_887970418[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.436     2.332    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.567 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.567    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1534981171[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 1.625ns (38.365%)  route 2.610ns (61.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.069     3.570    forLoop_idx_0_1534981171[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.694 r  forLoop_idx_0_1534981171[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.541     4.235    forLoop_idx_0_1534981171[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.496     4.900    forLoop_idx_0_1534981171[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1534981171[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.615ns (38.913%)  route 2.535ns (61.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.056     3.547    forLoop_idx_0_1534981171[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.671 r  forLoop_idx_0_1534981171[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.479     4.150    forLoop_idx_0_1534981171[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.496     4.900    forLoop_idx_0_1534981171[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.628ns (39.673%)  route 2.475ns (60.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.103    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.628ns (39.673%)  route 2.475ns (60.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.103    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.628ns (39.673%)  route 2.475ns (60.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.103    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.628ns (39.673%)  route 2.475ns (60.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.103    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.628ns (39.673%)  route 2.475ns (60.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.103    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.619ns (40.060%)  route 2.422ns (59.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.069     3.563    forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.687 r  forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.353     4.041    forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.496     4.900    forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.990ns  (logic 1.617ns (40.540%)  route 2.372ns (59.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.019     3.513    forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.353     3.990    forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.496     4.900    forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 1.622ns (43.594%)  route 2.099ns (56.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.769     3.268    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.392 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.330     3.722    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.520     4.925    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_887970418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.300ns (29.616%)  route 0.712ns (70.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.543     0.797    forLoop_idx_0_887970418[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.842 r  forLoop_idx_0_887970418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.169     1.012    forLoop_idx_0_887970418[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_887970418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.863     2.053    forLoop_idx_0_887970418[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_887970418[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_887970418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.307ns (29.334%)  route 0.740ns (70.666%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.570     0.832    forLoop_idx_0_887970418[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.877 r  forLoop_idx_0_887970418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.170     1.047    forLoop_idx_0_887970418[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_887970418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.863     2.053    forLoop_idx_0_887970418[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_887970418[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.311ns (28.171%)  route 0.793ns (71.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.684     0.950    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.995 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.109     1.104    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.867     2.057    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y48         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.306ns (25.165%)  route 0.910ns (74.835%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.795     1.056    forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.101 r  forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.115     1.216    forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.850     2.039    forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.307ns (24.427%)  route 0.951ns (75.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.836     1.098    forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.143 r  forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.115     1.258    forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.850     2.039    forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1534981171[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.316ns (24.822%)  route 0.958ns (75.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.275    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.316ns (24.822%)  route 0.958ns (75.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.275    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.316ns (24.822%)  route 0.958ns (75.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.275    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.316ns (24.822%)  route 0.958ns (75.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.275    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.316ns (24.822%)  route 0.958ns (75.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.275    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





