/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  reg [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_7z[1] & celloutsig_0_7z[2]);
  assign celloutsig_0_1z = ~(in_data[82] & in_data[30]);
  assign celloutsig_1_3z = !(in_data[146] ? in_data[140] : celloutsig_1_0z[9]);
  assign celloutsig_0_2z = !(in_data[86] ? celloutsig_0_0z : in_data[55]);
  assign celloutsig_0_0z = ~((in_data[40] | in_data[56]) & in_data[95]);
  assign celloutsig_0_41z = ~((celloutsig_0_1z | celloutsig_0_27z[3]) & celloutsig_0_25z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_1_1z = in_data[123:121] & celloutsig_1_0z[9:7];
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } === { in_data[93:89], celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_0z[4:0] === celloutsig_1_4z[8:4];
  assign celloutsig_0_3z = ! in_data[59:48];
  assign celloutsig_1_18z = ! celloutsig_1_1z;
  assign celloutsig_0_40z = celloutsig_0_23z[2:0] % { 1'h1, celloutsig_0_12z[5:4] };
  assign celloutsig_0_13z = { celloutsig_0_7z[2:0], celloutsig_0_3z } % { 1'h1, celloutsig_0_12z[2:1], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_9z[3:1], celloutsig_0_6z } % { 1'h1, celloutsig_0_9z[6:4] };
  assign celloutsig_0_19z = celloutsig_0_9z[8:0] % { 1'h1, in_data[27:20] };
  assign celloutsig_0_23z = celloutsig_0_16z[3:0] % { 1'h1, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[117] ? in_data[146:135] : in_data[109:98];
  assign celloutsig_1_4z = celloutsig_1_0z[10] ? { celloutsig_1_0z[7:5], celloutsig_1_0z[11], 1'h1, celloutsig_1_0z[9:0], celloutsig_1_3z } : { celloutsig_1_2z[5:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_7z = celloutsig_0_5z ? in_data[65:59] : in_data[66:60];
  assign celloutsig_0_10z = - celloutsig_0_9z[3:0];
  assign celloutsig_0_11z = - { celloutsig_0_9z[1:0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_12z = - { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_16z = - { celloutsig_0_13z[1:0], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_18z = - celloutsig_0_13z;
  assign celloutsig_0_6z = | { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_15z = | { in_data[48:45], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_25z = | { celloutsig_0_22z, celloutsig_0_18z[1], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[56:53], celloutsig_0_1z, celloutsig_0_8z } ^ { in_data[61:53], celloutsig_0_1z };
  assign celloutsig_0_22z = ~((celloutsig_0_19z[6] & celloutsig_0_4z) | celloutsig_0_11z[0]);
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_8z = { celloutsig_0_7z[6:4], celloutsig_0_2z, celloutsig_0_5z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
