srcscan starts
INFO: analyzing module and16 (VERI-9002)
INFO: analyzing module or16 (VERI-9002)
INFO: analyzing module xor16 (VERI-9002)
INFO: analyzing module mod16 (VERI-9002)
INFO: analyzing module Debounce_cb (VERI-9002)
INFO: analyzing module Filter (VERI-9002)
INFO: analyzing module Edge_Detector (VERI-9002)
INFO: analyzing module dff_resetless (VERI-9002)
INFO: analyzing module MUX (VERI-9002)
INFO: analyzing module register_file (VERI-9002)
INFO: analyzing module ISA_decode (VERI-9002)
INFO: analyzing module SSD (VERI-9002)
C:/Users/nehmy/AppData/Local/Temp/VivadoEditorAssist3368640811575320953.tmp(53): INFO: undeclared symbol value, assumed default net type wire (VERI-9004)
C:/Users/nehmy/AppData/Local/Temp/VivadoEditorAssist3368640811575320953.tmp(56): WARNING: syntax error near endmodule (VERI-1137)
C:/Users/nehmy/AppData/Local/Temp/VivadoEditorAssist3368640811575320953.tmp(56): ERROR: Verilog 2000 keyword endmodule used in incorrect context (VERI-2344)
INFO: analyzing module clk_divider (VERI-9002)
INFO: analyzing module single_port_mem (VERI-9002)
INFO: analyzing module anode_control (VERI-9002)
INFO: analyzing module BCD_on (VERI-9002)
INFO: analyzing module cathode (VERI-9002)
INFO: analyzing module refresh_clk (VERI-9002)
C:/Users/nehmy/AppData/Local/Temp/VivadoEditorAssist11870219970279397614.tmp(28): ERROR: 'clk_out' is not declared (VERI-1128)
C:/Users/nehmy/AppData/Local/Temp/VivadoEditorAssist11870219970279397614.tmp(28): ERROR: 'clk_out' is not declared (VERI-1128)
srcscan exits with return value 0
