TimeQuest Timing Analyzer report for LAB4
Tue Oct 11 20:31:18 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; LAB4                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.3%      ;
;     Processor 3            ;   7.9%      ;
;     Processor 4            ;   7.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; LAB4.out.sdc  ; OK     ; Tue Oct 11 20:31:16 2016 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                        ;
+------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+--------------+
; Clock Name ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source   ; Targets      ;
+------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+--------------+
; CLOCK_50   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;          ; { CLOCK_50 } ;
; DRAM_CLK   ; Generated ; 13.333 ; 75.0 MHz  ; 6.666 ; 13.332 ;            ; 2         ; 3           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50 ; { DRAM_CLK } ;
; VGA_CLK    ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50 ; { VGA_CLK }  ;
+------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 79.31 MHz ; 79.31 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLOCK_50 ; 7.392 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.588 ; -3.328         ;
+----------+--------+----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 16.058 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.493 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; DRAM_CLK ; 9.123  ; 0.000                         ;
; CLOCK_50 ; 9.580  ; 0.000                         ;
; VGA_CLK  ; 35.790 ; 0.000                         ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.392 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 12.535     ;
; 7.612 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.325     ;
; 7.615 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.208     ; 12.195     ;
; 7.616 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 12.310     ;
; 7.629 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 12.298     ;
; 7.705 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.220     ;
; 7.714 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 12.213     ;
; 7.746 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.191     ;
; 7.819 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.118     ;
; 7.835 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.198     ; 11.985     ;
; 7.839 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.209     ; 11.970     ;
; 7.852 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.208     ; 11.958     ;
; 7.928 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 11.880     ;
; 7.934 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.003     ;
; 7.938 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.988     ;
; 7.951 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.976     ;
; 7.968 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.958     ;
; 7.969 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.198     ; 11.851     ;
; 7.971 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.956     ;
; 7.997 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.934     ;
; 8.006 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.919     ;
; 8.027 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.898     ;
; 8.042 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.198     ; 11.778     ;
; 8.068 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.869     ;
; 8.141 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.796     ;
; 8.151 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.780     ;
; 8.173 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.758     ;
; 8.191 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.209     ; 11.618     ;
; 8.194 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.208     ; 11.616     ;
; 8.205 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.722     ;
; 8.220 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 11.594     ;
; 8.229 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 11.579     ;
; 8.280 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.646     ;
; 8.290 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.636     ;
; 8.293 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.634     ;
; 8.314 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.623     ;
; 8.319 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.612     ;
; 8.328 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.597     ;
; 8.332 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.599     ;
; 8.335 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.592     ;
; 8.374 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 11.440     ;
; 8.396 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 11.418     ;
; 8.428 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.208     ; 11.382     ;
; 8.473 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.458     ;
; 8.495 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.436     ;
; 8.502 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 11.418     ;
; 8.503 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.209     ; 11.306     ;
; 8.518 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.409     ;
; 8.527 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.400     ;
; 8.534 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 11.386     ;
; 8.537 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.198     ; 11.283     ;
; 8.555 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 11.259     ;
; 8.555 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.382     ;
; 8.559 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.367     ;
; 8.566 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.365     ;
; 8.572 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.355     ;
; 8.593 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.344     ;
; 8.602 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.324     ;
; 8.623 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.308     ;
; 8.636 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.301     ;
; 8.648 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.277     ;
; 8.654 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.277     ;
; 8.655 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 11.273     ;
; 8.689 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.248     ;
; 8.709 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 11.215     ;
; 8.725 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 11.078     ;
; 8.741 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.208     ; 11.069     ;
; 8.757 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 11.046     ;
; 8.762 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.175     ;
; 8.773 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.152     ;
; 8.789 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 11.025     ;
; 8.805 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.122     ;
; 8.816 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.198     ; 11.004     ;
; 8.824 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 11.096     ;
; 8.836 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 11.092     ;
; 8.840 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.087     ;
; 8.846 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 10.968     ;
; 8.856 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 11.064     ;
; 8.878 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 10.933     ;
; 8.888 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.043     ;
; 8.911 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 11.015     ;
; 8.914 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.013     ;
; 8.915 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.022     ;
; 8.932 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.211     ; 10.875     ;
; 8.940 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 10.991     ;
; 8.945 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 10.981     ;
; 8.945 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 10.986     ;
; 8.949 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.976     ;
; 8.954 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 10.971     ;
; 8.977 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.951     ;
; 8.996 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 10.812     ;
; 9.016 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 10.904     ;
; 9.028 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.208     ; 10.782     ;
; 9.031 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.897     ;
; 9.031 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 10.893     ;
; 9.047 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 10.884     ;
; 9.058 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 10.869     ;
; 9.059 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 10.752     ;
; 9.070 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 10.857     ;
; 9.078 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 10.853     ;
+-------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.588 ; CLOCK_50                                                                        ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.START                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.262      ; 1.860      ;
; -0.586 ; CLOCK_50                                                                        ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.262      ; 1.862      ;
; -0.577 ; CLOCK_50                                                                        ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE1                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.262      ; 1.871      ;
; -0.567 ; CLOCK_50                                                                        ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.254      ; 1.873      ;
; -0.559 ; CLOCK_50                                                                        ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.254      ; 1.881      ;
; -0.451 ; CLOCK_50                                                                        ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.startup    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.254      ; 1.989      ;
; 0.312  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.695      ;
; 0.312  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.695      ;
; 0.313  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[0]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.695      ;
; 0.313  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[13] ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.695      ;
; 0.313  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10] ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.696      ;
; 0.313  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.696      ;
; 0.313  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.695      ;
; 0.313  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.695      ;
; 0.314  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_offset[3]              ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sprite0[12]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_line[2]                ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sprite1[7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[5]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[8]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[2]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15] ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[14] ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[11] ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.314  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.696      ;
; 0.315  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[10] ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.697      ;
; 0.315  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[2]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.697      ;
; 0.315  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.697      ;
; 0.315  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[3]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.697      ;
; 0.315  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.697      ;
; 0.315  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[13] ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.697      ;
; 0.315  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[12] ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.697      ;
; 0.316  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[8]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.698      ;
; 0.316  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[12] ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.698      ;
; 0.316  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[2]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.698      ;
; 0.316  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.698      ;
; 0.317  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[3]  ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 0.699      ;
; 0.402  ; interfaceTesterFSM:inst22|state.IDLE                                            ; interfaceTesterFSM:inst22|state.IDLE                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; interfaceTesterFSM:inst22|state.WAIT_RDY                                        ; interfaceTesterFSM:inst22|state.WAIT_RDY                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; interfaceTesterFSM:inst22|state.SETUP                                           ; interfaceTesterFSM:inst22|state.SETUP                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:inst4|state.NOPTIME4                                                      ; sdram:inst4|state.NOPTIME4                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:inst4|state.REFTIME2                                                      ; sdram:inst4|state.REFTIME2                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:inst4|state.REFTIME1                                                      ; sdram:inst4|state.REFTIME1                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT0                ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_en                     ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_en                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_en                     ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_en                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp2_en                     ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp2_en                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp3_en                     ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp3_en                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT3                ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT3                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT2                ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT2                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT1                ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT1                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; image_controller:inst3|row[0]                                                   ; image_controller:inst3|row[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[3]                                             ; fl_controller:inst2|current_data[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[4]                                             ; fl_controller:inst2|current_data[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[5]                                             ; fl_controller:inst2|current_data[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[6]                                             ; fl_controller:inst2|current_data[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[7]                                             ; fl_controller:inst2|current_data[7]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[10]                                            ; fl_controller:inst2|current_data[10]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[11]                                            ; fl_controller:inst2|current_data[11]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[12]                                            ; fl_controller:inst2|current_data[12]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[13]                                            ; fl_controller:inst2|current_data[13]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[14]                                            ; fl_controller:inst2|current_data[14]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[15]                                            ; fl_controller:inst2|current_data[15]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[19]                                            ; fl_controller:inst2|current_data[19]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[20]                                            ; fl_controller:inst2|current_data[20]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[21]                                            ; fl_controller:inst2|current_data[21]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[22]                                            ; fl_controller:inst2|current_data[22]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; fl_controller:inst2|current_data[23]                                            ; fl_controller:inst2|current_data[23]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|t5_t6:S3|state.Enviando                                    ; spriter_module:inst5|t5_t6:S3|state.Enviando                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|t5_t6:S3|count[3]                                          ; spriter_module:inst5|t5_t6:S3|count[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|t5_t6:S3|count[2]                                          ; spriter_module:inst5|t5_t6:S3|count[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|t5_t6:S3|count[1]                                          ; spriter_module:inst5|t5_t6:S3|count[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|t5_t6:S3|count[0]                                          ; spriter_module:inst5|t5_t6:S3|count[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; spriter_module:inst5|t5_t6:S3|state.Atualizando                                 ; spriter_module:inst5|t5_t6:S3|state.Atualizando                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; sdram:inst4|support_count[0]                                                    ; sdram:inst4|support_count[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|support_count[2]                                                    ; sdram:inst4|support_count[2]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|support_count[1]                                                    ; sdram:inst4|support_count[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|state.REFTIME0                                                      ; sdram:inst4|state.REFTIME0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|state.NOPTIME2                                                      ; sdram:inst4|state.NOPTIME2                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|state.RandomAcess2                                                  ; sdram:inst4|state.RandomAcess2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|state.NOPTIME5                                                      ; sdram:inst4|state.NOPTIME5                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|support_count2[0]                                                   ; sdram:inst4|support_count2[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|support_count2[1]                                                   ; sdram:inst4|support_count2[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|state.InicializandoPRE                                              ; sdram:inst4|state.InicializandoPRE                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; sdram:inst4|state.InicializandoNOP                                              ; sdram:inst4|state.InicializandoNOP                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; image_controller:inst3|RAM_reset_n                                              ; image_controller:inst3|RAM_reset_n                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; image_controller:inst3|RAM_start                                                ; image_controller:inst3|RAM_start                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; image_controller:inst3|state.ALittleWait                                        ; image_controller:inst3|state.ALittleWait                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; fl_controller:inst2|current_data[0]                                             ; fl_controller:inst2|current_data[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; fl_controller:inst2|current_data[1]                                             ; fl_controller:inst2|current_data[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; fl_controller:inst2|current_data[2]                                             ; fl_controller:inst2|current_data[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; fl_controller:inst2|current_data[8]                                             ; fl_controller:inst2|current_data[8]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; fl_controller:inst2|current_data[9]                                             ; fl_controller:inst2|current_data[9]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; fl_controller:inst2|current_data[16]                                            ; fl_controller:inst2|current_data[16]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; fl_controller:inst2|current_data[17]                                            ; fl_controller:inst2|current_data[17]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.058 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.214     ; 3.746      ;
; 16.058 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.214     ; 3.746      ;
; 16.059 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.213     ; 3.746      ;
; 16.059 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.213     ; 3.746      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[5]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[7]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[8]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[9]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[10]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[11]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[12]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[13]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[14]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[15]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[16]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[17]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[18]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[19]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[20]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[21]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[22]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.323 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[23]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 2.815      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[5]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[6]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[4]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.404 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.508      ;
; 17.440 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.477      ;
; 17.446 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 2.814      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.448 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.469      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.730 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.199      ;
; 17.774 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.164      ;
; 17.774 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.164      ;
; 17.774 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.164      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.786 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.137      ;
; 17.795 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.135      ;
; 17.795 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.135      ;
; 17.795 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.135      ;
; 17.795 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.135      ;
; 17.795 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.135      ;
; 17.795 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.135      ;
; 17.795 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.135      ;
; 17.795 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.135      ;
; 17.795 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 2.135      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_8d9:wrfull_reg|dffe17a[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[2]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[3]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.493 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.756      ;
; 1.728 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.987      ;
; 1.728 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.987      ;
; 1.728 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.987      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.734 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.992      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.745 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.995      ;
; 1.761 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.027      ;
; 1.761 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.027      ;
; 1.761 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.027      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 1.796 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.053      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[7]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[8]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[9]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[10]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[11]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[12]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[13]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[14]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[15]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[16]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[17]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[18]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[19]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[20]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[21]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[22]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.028 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[23]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.566      ;
; 2.040 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.618      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
; 2.073 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.317      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.924 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 86.26 MHz ; 86.26 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 8.407 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.530 ; -2.989        ;
+----------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 16.334 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.351 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; DRAM_CLK ; 9.123  ; 0.000                        ;
; CLOCK_50 ; 9.580  ; 0.000                        ;
; VGA_CLK  ; 35.790 ; 0.000                        ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.407 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.528     ;
; 8.578 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 11.368     ;
; 8.589 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.346     ;
; 8.606 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.329     ;
; 8.653 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 11.179     ;
; 8.678 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.257     ;
; 8.692 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.241     ;
; 8.737 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 11.209     ;
; 8.793 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 11.153     ;
; 8.824 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 11.019     ;
; 8.835 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 10.997     ;
; 8.849 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 11.097     ;
; 8.852 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 10.980     ;
; 8.860 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.075     ;
; 8.877 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.058     ;
; 8.932 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.003     ;
; 8.938 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.189     ; 10.892     ;
; 8.942 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.993     ;
; 8.963 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.970     ;
; 8.966 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.973     ;
; 8.976 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.957     ;
; 8.983 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 10.860     ;
; 9.008 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.938     ;
; 9.039 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 10.804     ;
; 9.061 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.878     ;
; 9.064 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.882     ;
; 9.142 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.796     ;
; 9.151 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.784     ;
; 9.178 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 10.654     ;
; 9.188 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 10.644     ;
; 9.203 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.732     ;
; 9.209 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.729     ;
; 9.212 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.183     ; 10.624     ;
; 9.212 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.734     ;
; 9.213 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.722     ;
; 9.219 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.716     ;
; 9.222 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.189     ; 10.608     ;
; 9.237 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.702     ;
; 9.247 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.686     ;
; 9.307 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.183     ; 10.529     ;
; 9.312 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.623     ;
; 9.332 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.607     ;
; 9.337 ; CLOCK_50                                                                             ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.startup    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.671      ; 2.353      ;
; 9.360 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.569     ;
; 9.388 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 10.447     ;
; 9.396 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.533     ;
; 9.397 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 10.435     ;
; 9.413 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.525     ;
; 9.420 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.518     ;
; 9.422 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.513     ;
; 9.432 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.503     ;
; 9.437 ; CLOCK_50                                                                             ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait1 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.671      ; 2.253      ;
; 9.441 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.505     ;
; 9.451 ; CLOCK_50                                                                             ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.671      ; 2.239      ;
; 9.454 ; CLOCK_50                                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.678      ; 2.243      ;
; 9.455 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 10.380     ;
; 9.456 ; CLOCK_50                                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.START                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.678      ; 2.241      ;
; 9.458 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 10.385     ;
; 9.465 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 10.367     ;
; 9.468 ; CLOCK_50                                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE1                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.678      ; 2.229      ;
; 9.480 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.458     ;
; 9.483 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.463     ;
; 9.487 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.459     ;
; 9.490 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.445     ;
; 9.498 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.437     ;
; 9.514 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.421     ;
; 9.538 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.401     ;
; 9.590 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.346     ;
; 9.601 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.332     ;
; 9.606 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.193     ; 10.220     ;
; 9.620 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[8]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.315     ;
; 9.622 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 10.310     ;
; 9.631 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.298     ;
; 9.642 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.193     ; 10.184     ;
; 9.642 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.304     ;
; 9.666 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 10.169     ;
; 9.667 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.262     ;
; 9.678 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 10.154     ;
; 9.683 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.250     ;
; 9.687 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 10.156     ;
; 9.691 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.247     ;
; 9.701 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.245     ;
; 9.703 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.232     ;
; 9.712 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.234     ;
; 9.754 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.182     ;
; 9.777 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[8]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.156     ;
; 9.784 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.183     ; 10.052     ;
; 9.794 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.141     ;
; 9.809 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.130     ;
; 9.836 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.186     ; 9.997      ;
; 9.840 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.095     ;
; 9.851 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.084     ;
; 9.861 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 10.075     ;
; 9.866 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[8]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 9.966      ;
; 9.868 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.190     ; 9.961      ;
; 9.874 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[8]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.065     ;
; 9.875 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.064     ;
; 9.881 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[2]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.048     ;
; 9.881 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.052     ;
; 9.891 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[8]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.044     ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.530 ; CLOCK_50                                                                                  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.START                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.074      ; 1.715      ;
; -0.528 ; CLOCK_50                                                                                  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.074      ; 1.717      ;
; -0.513 ; CLOCK_50                                                                                  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.066      ; 1.724      ;
; -0.512 ; CLOCK_50                                                                                  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE1                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.074      ; 1.733      ;
; -0.498 ; CLOCK_50                                                                                  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.066      ; 1.739      ;
; -0.408 ; CLOCK_50                                                                                  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.startup    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.066      ; 1.829      ;
; 0.294  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[0]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.639      ;
; 0.294  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[13]           ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.639      ;
; 0.294  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.639      ;
; 0.294  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10]           ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.639      ;
; 0.294  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.639      ;
; 0.294  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.639      ;
; 0.294  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.639      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.639      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.640      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.640      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[8]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.639      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[3]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.640      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[2]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.639      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[14]           ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.639      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[11]           ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.639      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.639      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.639      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.639      ;
; 0.295  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.639      ;
; 0.296  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_offset[3]                        ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sprite0[12]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.640      ;
; 0.296  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_line[2]                          ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sprite1[7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.640      ;
; 0.296  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[5]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.640      ;
; 0.296  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[10]           ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.640      ;
; 0.296  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[2]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.641      ;
; 0.296  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.640      ;
; 0.296  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[2]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.641      ;
; 0.296  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[13]           ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.641      ;
; 0.296  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15]           ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.640      ;
; 0.296  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.640      ;
; 0.297  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[8]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.641      ;
; 0.297  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[12]           ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.641      ;
; 0.297  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.641      ;
; 0.297  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.641      ;
; 0.297  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[12]           ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.641      ;
; 0.298  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[3]            ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.642      ;
; 0.353  ; sdram:inst4|state.REFTIME0                                                                ; sdram:inst4|state.REFTIME0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; sdram:inst4|state.InicializandoPRE                                                        ; sdram:inst4|state.InicializandoPRE                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT0                          ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_en                               ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_en                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_en                               ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_en                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp2_en                               ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp2_en                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                          ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT3                          ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT3                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT2                          ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT2                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT1                          ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT1                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; interfaceTesterFSM:inst22|state.IDLE                                                      ; interfaceTesterFSM:inst22|state.IDLE                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; interfaceTesterFSM:inst22|state.WAIT_RDY                                                  ; interfaceTesterFSM:inst22|state.WAIT_RDY                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; interfaceTesterFSM:inst22|state.SETUP                                                     ; interfaceTesterFSM:inst22|state.SETUP                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:inst4|state.NOPTIME4                                                                ; sdram:inst4|state.NOPTIME4                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:inst4|support_count2[0]                                                             ; sdram:inst4|support_count2[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:inst4|support_count2[1]                                                             ; sdram:inst4|support_count2[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:inst4|state.InicializandoNOP                                                        ; sdram:inst4|state.InicializandoNOP                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp3_en                               ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp3_en                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; image_controller:inst3|row[0]                                                             ; image_controller:inst3|row[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; image_controller:inst3|RAM_reset_n                                                        ; image_controller:inst3|RAM_reset_n                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; image_controller:inst3|RAM_start                                                          ; image_controller:inst3|RAM_start                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; image_controller:inst3|state.ALittleWait                                                  ; image_controller:inst3|state.ALittleWait                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[3]                                                       ; fl_controller:inst2|current_data[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[4]                                                       ; fl_controller:inst2|current_data[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[5]                                                       ; fl_controller:inst2|current_data[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[6]                                                       ; fl_controller:inst2|current_data[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[7]                                                       ; fl_controller:inst2|current_data[7]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[10]                                                      ; fl_controller:inst2|current_data[10]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[11]                                                      ; fl_controller:inst2|current_data[11]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[12]                                                      ; fl_controller:inst2|current_data[12]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[13]                                                      ; fl_controller:inst2|current_data[13]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[14]                                                      ; fl_controller:inst2|current_data[14]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[15]                                                      ; fl_controller:inst2|current_data[15]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[19]                                                      ; fl_controller:inst2|current_data[19]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[20]                                                      ; fl_controller:inst2|current_data[20]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[21]                                                      ; fl_controller:inst2|current_data[21]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[22]                                                      ; fl_controller:inst2|current_data[22]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; fl_controller:inst2|current_data[23]                                                      ; fl_controller:inst2|current_data[23]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3      ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read0      ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; color_preset:inst6|fstate.state32                                                         ; color_preset:inst6|fstate.state32                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|t5_t6:S3|state.Enviando                                              ; spriter_module:inst5|t5_t6:S3|state.Enviando                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|t5_t6:S3|count[3]                                                    ; spriter_module:inst5|t5_t6:S3|count[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|t5_t6:S3|count[2]                                                    ; spriter_module:inst5|t5_t6:S3|count[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|t5_t6:S3|count[1]                                                    ; spriter_module:inst5|t5_t6:S3|count[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|t5_t6:S3|count[0]                                                    ; spriter_module:inst5|t5_t6:S3|count[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; spriter_module:inst5|t5_t6:S3|state.Atualizando                                           ; spriter_module:inst5|t5_t6:S3|state.Atualizando                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; sdram:inst4|CFL_rst_n                                                                     ; sdram:inst4|CFL_rst_n                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sdram:inst4|support_count[0]                                                              ; sdram:inst4|support_count[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sdram:inst4|support_count[2]                                                              ; sdram:inst4|support_count[2]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sdram:inst4|support_count[1]                                                              ; sdram:inst4|support_count[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sdram:inst4|state.REFTIME2                                                                ; sdram:inst4|state.REFTIME2                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sdram:inst4|state.REFTIME1                                                                ; sdram:inst4|state.REFTIME1                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sdram:inst4|state.NOPTIME2                                                                ; sdram:inst4|state.NOPTIME2                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sdram:inst4|state.RandomAcess2                                                            ; sdram:inst4|state.RandomAcess2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sdram:inst4|state.NOPTIME5                                                                ; sdram:inst4|state.NOPTIME5                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sdram:inst4|CFL_ack                                                                       ; sdram:inst4|CFL_ack                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; fl_controller:inst2|current_data[0]                                                       ; fl_controller:inst2|current_data[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.334 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.192     ; 3.493      ;
; 16.334 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.192     ; 3.493      ;
; 16.335 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.493      ;
; 16.335 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.493      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[5]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[7]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[8]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[9]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[10]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[11]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[12]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[13]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[14]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[15]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[16]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[17]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[18]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[19]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[20]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[21]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[22]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.536 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[23]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 2.583      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[5]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[6]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[4]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.602 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.318      ;
; 17.630 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.294      ;
; 17.640 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 2.583      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.642 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.282      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.920 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.017      ;
; 17.954 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.995      ;
; 17.954 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.995      ;
; 17.954 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.995      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.959 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.972      ;
; 17.976 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.963      ;
; 17.976 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.963      ;
; 17.976 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.963      ;
; 17.976 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.963      ;
; 17.976 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.963      ;
; 17.976 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.963      ;
; 17.976 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.963      ;
; 17.976 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.963      ;
; 17.976 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.963      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_8d9:wrfull_reg|dffe17a[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[2]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[3]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.351 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.589      ;
; 1.562 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.796      ;
; 1.562 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.796      ;
; 1.562 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.796      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.568 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.801      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.580 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.804      ;
; 1.587 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.830      ;
; 1.587 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.830      ;
; 1.587 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.830      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.626 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.857      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[7]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[8]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[9]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[10]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[11]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[12]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[13]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[14]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[15]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[16]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[17]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[18]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[19]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[20]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[21]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[22]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.834 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[23]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.305      ; 2.307      ;
; 1.846 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.310      ; 2.357      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
; 1.878 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.095      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.244 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 9.116 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.311 ; -1.769        ;
+----------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.865 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.694 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; 9.184  ; 0.000                        ;
; DRAM_CLK ; 9.333  ; 0.000                        ;
; VGA_CLK  ; 36.000 ; 0.000                        ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.116  ; CLOCK_50                                                                             ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.startup    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.860      ; 1.751      ;
; 9.155  ; CLOCK_50                                                                             ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.860      ; 1.712      ;
; 9.159  ; CLOCK_50                                                                             ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait1 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.860      ; 1.708      ;
; 9.162  ; CLOCK_50                                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE1                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.867      ; 1.712      ;
; 9.166  ; CLOCK_50                                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.867      ; 1.708      ;
; 9.168  ; CLOCK_50                                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.START                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.867      ; 1.706      ;
; 13.608 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.356      ;
; 13.620 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.332      ;
; 13.645 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.307      ;
; 13.656 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.296      ;
; 13.664 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.287      ;
; 13.722 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 6.177      ;
; 13.734 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 6.153      ;
; 13.759 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 6.128      ;
; 13.764 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.200      ;
; 13.770 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 6.117      ;
; 13.776 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.176      ;
; 13.778 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 6.108      ;
; 13.789 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.175      ;
; 13.801 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.151      ;
; 13.810 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.142      ;
; 13.812 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.140      ;
; 13.820 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.131      ;
; 13.843 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.114      ;
; 13.849 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.115      ;
; 13.852 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.105      ;
; 13.857 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.095      ;
; 13.903 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.996      ;
; 13.924 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.963      ;
; 13.928 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.029      ;
; 13.939 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.018      ;
; 13.945 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 6.019      ;
; 13.957 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.935      ;
; 13.959 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.993      ;
; 13.963 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.936      ;
; 13.966 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.926      ;
; 13.966 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.986      ;
; 13.971 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.916      ;
; 13.977 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.974      ;
; 13.986 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.978      ;
; 13.999 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.958      ;
; 14.000 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.952      ;
; 14.005 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.959      ;
; 14.008 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.949      ;
; 14.013 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.939      ;
; 14.026 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.921      ;
; 14.035 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.912      ;
; 14.042 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.850      ;
; 14.053 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.839      ;
; 14.063 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.889      ;
; 14.073 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.814      ;
; 14.081 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.876      ;
; 14.084 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.873      ;
; 14.091 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.795      ;
; 14.093 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.871      ;
; 14.095 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.862      ;
; 14.100 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.799      ;
; 14.114 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.773      ;
; 14.115 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.837      ;
; 14.117 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.847      ;
; 14.129 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.823      ;
; 14.133 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.818      ;
; 14.140 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 5.742      ;
; 14.142 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.822      ;
; 14.149 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 5.733      ;
; 14.154 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 5.802      ;
; 14.154 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.798      ;
; 14.156 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.796      ;
; 14.164 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.787      ;
; 14.165 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.787      ;
; 14.173 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.778      ;
; 14.177 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.710      ;
; 14.182 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.765      ;
; 14.189 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.768      ;
; 14.191 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.756      ;
; 14.195 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.697      ;
; 14.196 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.755      ;
; 14.207 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.692      ;
; 14.219 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.733      ;
; 14.237 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.720      ;
; 14.246 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[8]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.706      ;
; 14.249 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.715      ;
; 14.268 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.623      ;
; 14.278 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.608      ;
; 14.298 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.666      ;
; 14.303 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.589      ;
; 14.304 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.648      ;
; 14.310 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.576      ;
; 14.310 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 5.646      ;
; 14.319 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.633      ;
; 14.320 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.631      ;
; 14.328 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[8]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.623      ;
; 14.336 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[13]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.616      ;
; 14.345 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.612      ;
; 14.352 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.605      ;
; 14.352 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read3 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.599      ;
; 14.358 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.606      ;
; 14.360 ; inst                                                                                 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[8]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.527      ;
; 14.361 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read1 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.596      ;
; 14.363 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.read2 ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 5.589      ;
+--------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.311 ; CLOCK_50                                                                                                                     ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.103      ; 0.876      ;
; -0.309 ; CLOCK_50                                                                                                                     ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.START                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.103      ; 0.878      ;
; -0.307 ; CLOCK_50                                                                                                                     ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.103      ; 0.880      ;
; -0.300 ; CLOCK_50                                                                                                                     ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait0                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.095      ; 0.879      ;
; -0.296 ; CLOCK_50                                                                                                                     ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.idle_wait1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.095      ; 0.883      ;
; -0.246 ; CLOCK_50                                                                                                                     ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|fstate.startup                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.095      ; 0.933      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[9]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[9]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[5]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[0]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[13]                                              ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[13]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[4]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[8]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[8]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[1]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[5]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[2]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[14]                                              ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[14]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[11]                                              ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[11]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[9]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[9]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[4]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[7]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.124  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[5]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.314      ;
; 0.125  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_offset[3]                                                           ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sprite0[12]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_line[2]                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sprite1[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[10]                                              ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[10]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[2]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[5]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[3]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[10]                                              ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[10]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[6]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[13]                                              ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[13]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.125  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[15]                                              ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[15]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.315      ;
; 0.126  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[8]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v3[8]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.316      ;
; 0.126  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[1]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v1[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.316      ;
; 0.126  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[12]                                              ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[12]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.316      ;
; 0.126  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[7]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.316      ;
; 0.126  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[2]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v2[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.316      ;
; 0.126  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[1]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.316      ;
; 0.126  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[12]                                              ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[12]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.316      ;
; 0.127  ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[3]                                               ; spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida|v0[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.317      ;
; 0.181  ; sdram:inst4|state.NOPTIME4                                                                                                   ; sdram:inst4|state.NOPTIME4                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sprite3[8]                                                              ; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.286      ; 0.571      ;
; 0.181  ; interfaceTesterFSM:inst22|state.IDLE                                                                                         ; interfaceTesterFSM:inst22|state.IDLE                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; interfaceTesterFSM:inst22|state.WAIT_RDY                                                                                     ; interfaceTesterFSM:inst22|state.WAIT_RDY                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; interfaceTesterFSM:inst22|state.SETUP                                                                                        ; interfaceTesterFSM:inst22|state.SETUP                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT0                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_en                                                                  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_en                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_en                                                                  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_en                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp2_en                                                                  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp2_en                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.IDLE0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT3                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT3                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT2                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT2                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT1                                                             ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|state.WAIT1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; image_controller:inst3|RAM_reset_n                                                                                           ; image_controller:inst3|RAM_reset_n                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; image_controller:inst3|RAM_start                                                                                             ; image_controller:inst3|RAM_start                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; image_controller:inst3|state.ALittleWait                                                                                     ; image_controller:inst3|state.ALittleWait                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; sdram:inst4|state.REFTIME0                                                                                                   ; sdram:inst4|state.REFTIME0                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:inst4|state.REFTIME2                                                                                                   ; sdram:inst4|state.REFTIME2                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:inst4|state.REFTIME1                                                                                                   ; sdram:inst4|state.REFTIME1                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:inst4|support_count2[0]                                                                                                ; sdram:inst4|support_count2[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:inst4|support_count2[1]                                                                                                ; sdram:inst4|support_count2[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:inst4|state.InicializandoPRE                                                                                           ; sdram:inst4|state.InicializandoPRE                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:inst4|state.InicializandoNOP                                                                                           ; sdram:inst4|state.InicializandoNOP                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp3_en                                                                  ; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp3_en                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; image_controller:inst3|row[0]                                                                                                ; image_controller:inst3|row[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[0]                                                                                          ; fl_controller:inst2|current_data[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[1]                                                                                          ; fl_controller:inst2|current_data[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[2]                                                                                          ; fl_controller:inst2|current_data[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[3]                                                                                          ; fl_controller:inst2|current_data[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[4]                                                                                          ; fl_controller:inst2|current_data[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[5]                                                                                          ; fl_controller:inst2|current_data[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[6]                                                                                          ; fl_controller:inst2|current_data[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[7]                                                                                          ; fl_controller:inst2|current_data[7]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[8]                                                                                          ; fl_controller:inst2|current_data[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[9]                                                                                          ; fl_controller:inst2|current_data[9]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[10]                                                                                         ; fl_controller:inst2|current_data[10]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[11]                                                                                         ; fl_controller:inst2|current_data[11]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[12]                                                                                         ; fl_controller:inst2|current_data[12]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[13]                                                                                         ; fl_controller:inst2|current_data[13]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[14]                                                                                         ; fl_controller:inst2|current_data[14]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[15]                                                                                         ; fl_controller:inst2|current_data[15]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[16]                                                                                         ; fl_controller:inst2|current_data[16]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[17]                                                                                         ; fl_controller:inst2|current_data[17]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[18]                                                                                         ; fl_controller:inst2|current_data[18]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[19]                                                                                         ; fl_controller:inst2|current_data[19]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[20]                                                                                         ; fl_controller:inst2|current_data[20]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[21]                                                                                         ; fl_controller:inst2|current_data[21]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[22]                                                                                         ; fl_controller:inst2|current_data[22]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|current_data[23]                                                                                         ; fl_controller:inst2|current_data[23]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|state.IDLE                                                                                               ; fl_controller:inst2|state.IDLE                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|state.Sending                                                                                            ; fl_controller:inst2|state.Sending                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|FL_ADDR[4]                                                                                               ; fl_controller:inst2|FL_ADDR[4]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|FL_ADDR[3]                                                                                               ; fl_controller:inst2|FL_ADDR[3]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; fl_controller:inst2|FL_ADDR[2]                                                                                               ; fl_controller:inst2|FL_ADDR[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.865 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 2.019      ;
; 17.865 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 2.019      ;
; 17.866 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 2.019      ;
; 17.866 ; inst                                                                                                                ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 2.019      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[5]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[6]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[4]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.617 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.321      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.644 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.299      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[5]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[7]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[8]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[9]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[10]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[11]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[12]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[13]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[14]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[15]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[16]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[17]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[18]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[19]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[20]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[21]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[22]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.655 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[23]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.410      ;
; 18.691 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 1.428      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.821 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.135      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.840 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.109      ;
; 18.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.114      ;
; 18.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.114      ;
; 18.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.114      ;
; 18.856 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.101      ;
; 18.856 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.101      ;
; 18.856 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.101      ;
; 18.856 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.101      ;
; 18.856 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.101      ;
; 18.856 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.101      ;
; 18.856 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.101      ;
; 18.856 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.101      ;
; 18.856 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.101      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_8d9:wrfull_reg|dffe17a[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[2]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[3]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.694 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.815      ;
; 0.819 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.936      ;
; 0.819 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.936      ;
; 0.819 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.936      ;
; 0.822 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.947      ;
; 0.822 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.947      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.826 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.941      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.839 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.947      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.852 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 0.966      ;
; 0.986 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.260      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.007 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.107      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[5]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[7]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[8]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[9]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[10]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[11]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[12]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[13]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[14]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[15]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[16]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[17]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[18]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[19]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[20]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
; 1.009 ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|q_b[21]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.268      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.515 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+-------+--------+----------+---------+---------------------+
; Clock            ; Setup ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+--------+----------+---------+---------------------+
; Worst-case Slack ; 7.392 ; -0.588 ; 16.058   ; 0.694   ; 9.123               ;
;  CLOCK_50        ; 7.392 ; -0.588 ; 16.058   ; 0.694   ; 9.184               ;
;  DRAM_CLK        ; N/A   ; N/A    ; N/A      ; N/A     ; 9.123               ;
;  VGA_CLK         ; N/A   ; N/A    ; N/A      ; N/A     ; 35.790              ;
; Design-wide TNS  ; 0.0   ; -3.328 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000 ; -3.328 ; 0.000    ; 0.000   ; 0.000               ;
;  DRAM_CLK        ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  VGA_CLK         ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FL_CE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 135660   ; 6        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 135660   ; 6        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 122      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 122      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths Summary                     ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 36    ; 36    ;
; Unconstrained Input Port Paths  ; 55    ; 55    ;
; Unconstrained Output Ports      ; 108   ; 108   ;
; Unconstrained Output Port Paths ; 11057 ; 11057 ;
+---------------------------------+-------+-------+


+-----------------------------------------------+
; Clock Status Summary                          ;
+----------+----------+-----------+-------------+
; Target   ; Clock    ; Type      ; Status      ;
+----------+----------+-----------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base      ; Constrained ;
; DRAM_CLK ; DRAM_CLK ; Generated ; Constrained ;
; VGA_CLK  ; VGA_CLK  ; Generated ; Constrained ;
+----------+----------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                           ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                                                               ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                             ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                                                                ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_CE_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_OE_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+---------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                           ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                                                               ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_DQ[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                             ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                                                                ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_ADDR[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_CE_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_OE_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; FL_RST_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+---------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Oct 11 20:31:15 2016
Info: Command: quartus_sta LAB4 -c LAB4
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_8tm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a* 
Info (332104): Reading SDC File: 'LAB4.out.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.392               0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.588              -3.328 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.058               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.493               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.123               0.000 DRAM_CLK 
    Info (332119):     9.580               0.000 CLOCK_50 
    Info (332119):    35.790               0.000 VGA_CLK 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.924 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 8.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.407               0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.530              -2.989 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.334               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.351               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.123               0.000 DRAM_CLK 
    Info (332119):     9.580               0.000 CLOCK_50 
    Info (332119):    35.790               0.000 VGA_CLK 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.244 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.116               0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.311              -1.769 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.865
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.865               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.694               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.184               0.000 CLOCK_50 
    Info (332119):     9.333               0.000 DRAM_CLK 
    Info (332119):    36.000               0.000 VGA_CLK 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.515 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 998 megabytes
    Info: Processing ended: Tue Oct 11 20:31:18 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


