// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "10/17/2023 12:24:35"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TopModule (
	clk,
	i,
	j,
	select,
	vga_clk,
	h_sync,
	v_sync,
	sync_b,
	blank_b,
	red,
	green,
	blue);
input 	clk;
input 	[2:0] i;
input 	[2:0] j;
input 	select;
output 	vga_clk;
output 	h_sync;
output 	v_sync;
output 	sync_b;
output 	blank_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;

// Design Ports Information
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// j[2]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// j[0]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// j[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \vga_pll|divider~0_combout ;
wire \vga_pll|divider~q ;
wire \vgaCont|Add0~21_sumout ;
wire \vgaCont|Add0~14 ;
wire \vgaCont|Add0~17_sumout ;
wire \vgaCont|Add0~18 ;
wire \vgaCont|Add0~1_sumout ;
wire \vgaCont|Equal0~0_combout ;
wire \vgaCont|Equal0~1_combout ;
wire \vgaCont|Add0~22 ;
wire \vgaCont|Add0~25_sumout ;
wire \vgaCont|Add0~26 ;
wire \vgaCont|Add0~29_sumout ;
wire \vgaCont|Add0~30 ;
wire \vgaCont|Add0~33_sumout ;
wire \vgaCont|Add0~34 ;
wire \vgaCont|Add0~37_sumout ;
wire \vgaCont|Add0~38 ;
wire \vgaCont|Add0~5_sumout ;
wire \vgaCont|Add0~6 ;
wire \vgaCont|Add0~9_sumout ;
wire \vgaCont|Add0~10 ;
wire \vgaCont|Add0~13_sumout ;
wire \vgaCont|h_sync~0_combout ;
wire \vgaCont|Add1~21_sumout ;
wire \vgaCont|Add1~2 ;
wire \vgaCont|Add1~5_sumout ;
wire \vgaCont|Equal1~0_combout ;
wire \vgaCont|Equal1~1_combout ;
wire \vgaCont|Add1~22 ;
wire \vgaCont|Add1~25_sumout ;
wire \vgaCont|Add1~26 ;
wire \vgaCont|Add1~29_sumout ;
wire \vgaCont|Add1~30 ;
wire \vgaCont|Add1~33_sumout ;
wire \vgaCont|Add1~34 ;
wire \vgaCont|Add1~37_sumout ;
wire \vgaCont|Add1~38 ;
wire \vgaCont|Add1~9_sumout ;
wire \vgaCont|Add1~10 ;
wire \vgaCont|Add1~13_sumout ;
wire \vgaCont|Add1~14 ;
wire \vgaCont|Add1~17_sumout ;
wire \vgaCont|Add1~18 ;
wire \vgaCont|Add1~1_sumout ;
wire \vgaCont|y[1]~DUPLICATE_q ;
wire \vgaCont|v_sync~0_combout ;
wire \vgaCont|v_sync~1_combout ;
wire \vgaCont|sync_b~combout ;
wire \vgaCont|blank_b~0_combout ;
wire \gen_grid|rectBGLeft|LessThan1~0_combout ;
wire \vgaCont|blank_b~1_combout ;
wire \i[1]~input_o ;
wire \i[0]~input_o ;
wire \gen_grid|rectMarca|LessThan1~0_combout ;
wire \i[2]~input_o ;
wire \Add2~22 ;
wire \Add2~18 ;
wire \Add2~13_sumout ;
wire \Add2~17_sumout ;
wire \Add2~21_sumout ;
wire \gen_grid|Add0~30_cout ;
wire \gen_grid|Add0~26_cout ;
wire \gen_grid|Add0~22_cout ;
wire \gen_grid|Add0~18_cout ;
wire \gen_grid|Add0~13_sumout ;
wire \gen_grid|rectMarca|LessThan1~1_combout ;
wire \Add1~1_combout ;
wire \Add2~14 ;
wire \Add2~9_sumout ;
wire \gen_grid|Add0~14 ;
wire \gen_grid|Add0~9_sumout ;
wire \Add1~0_combout ;
wire \Add2~10 ;
wire \Add2~1_sumout ;
wire \gen_grid|Add0~10 ;
wire \gen_grid|Add0~5_sumout ;
wire \gen_grid|rectMarca|LessThan1~2_combout ;
wire \select~input_o ;
wire \Add0~0_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \gen_grid|Add0~6 ;
wire \gen_grid|Add0~1_sumout ;
wire \gen_grid|blue[0]~0_combout ;
wire \gen_grid|rectMarca|in_rectangle~0_combout ;
wire \gen_grid|rectMarca|in_rectangle~1_combout ;
wire \gen_grid|rectMarca|in_rectangle~2_combout ;
wire \gen_grid|rectMarca|LessThan0~0_combout ;
wire \j[2]~input_o ;
wire \j[0]~input_o ;
wire \j[1]~input_o ;
wire \gen_grid|rectMarca|LessThan3~0_combout ;
wire \gen_grid|rectMarca|LessThan3~1_combout ;
wire \gen_grid|rectMarca|LessThan3~2_combout ;
wire \gen_grid|rectMarca|in_rectangle~6_combout ;
wire \gen_grid|rectMarca|in_rectangle~3_combout ;
wire \gen_grid|rectMarca|in_rectangle~4_combout ;
wire \Add4~1_combout ;
wire \Add4~0_combout ;
wire \gen_grid|rectMarca|in_rectangle~5_combout ;
wire \gen_grid|rectMarca|in_rectangle~7_combout ;
wire \gen_grid|red[0]~0_combout ;
wire \gen_grid|Add2~0_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ;
wire \gen_grid|Add2~4_combout ;
wire \gen_grid|Add2~2_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ;
wire \gen_grid|Add2~3_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ;
wire \vgaCont|LessThan0~0_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ;
wire \gen_grid|rectBGLeft|LessThan1~1_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ;
wire \gen_grid|Add2~1_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~22 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~26 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~30 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ;
wire \gen_grid|LessThan2~2_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~6 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~10 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~14 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout ;
wire \gen_grid|LessThan2~0_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~18 ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout ;
wire \gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout ;
wire \gen_grid|blue~1_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~18 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~22 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~26 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~22 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~26 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~30 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~18 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~26 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~30 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~26 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~18 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~30 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~6 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~10 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ;
wire \gen_grid|LessThan3~1_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~14 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~18 ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout ;
wire \gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout ;
wire \gen_grid|LessThan3~0_combout ;
wire \gen_grid|blue~2_combout ;
wire \gen_grid|red[0]~1_combout ;
wire \gen_grid|red[1]~2_combout ;
wire \gen_grid|green[0]~0_combout ;
wire \gen_grid|green[0]~1_combout ;
wire \gen_grid|green[1]~2_combout ;
wire \gen_grid|LessThan2~1_combout ;
wire \gen_grid|blue[1]~3_combout ;
wire [9:0] \vgaCont|x ;
wire [9:0] \vgaCont|y ;


// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\vga_pll|divider~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\vgaCont|h_sync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(\vgaCont|v_sync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_b~output (
	.i(!\vgaCont|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_b~output (
	.i(\vgaCont|blank_b~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\gen_grid|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\gen_grid|red[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\gen_grid|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\gen_grid|red[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\gen_grid|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\gen_grid|red[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\gen_grid|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\gen_grid|red[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\gen_grid|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\gen_grid|green[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\gen_grid|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\gen_grid|green[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\gen_grid|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\gen_grid|green[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\gen_grid|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\gen_grid|green[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\gen_grid|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(!\gen_grid|blue[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\gen_grid|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(!\gen_grid|blue[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\gen_grid|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(!\gen_grid|blue[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\gen_grid|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(!\gen_grid|blue[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N57
cyclonev_lcell_comb \vga_pll|divider~0 (
// Equation(s):
// \vga_pll|divider~0_combout  = ( !\vga_pll|divider~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_pll|divider~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_pll|divider~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_pll|divider~0 .extended_lut = "off";
defparam \vga_pll|divider~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_pll|divider~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N29
dffeas \vga_pll|divider (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vga_pll|divider~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pll|divider~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pll|divider .is_wysiwyg = "true";
defparam \vga_pll|divider .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N0
cyclonev_lcell_comb \vgaCont|Add0~21 (
// Equation(s):
// \vgaCont|Add0~21_sumout  = SUM(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add0~22  = CARRY(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~21_sumout ),
	.cout(\vgaCont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~21 .extended_lut = "off";
defparam \vgaCont|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \vgaCont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N5
dffeas \vgaCont|x[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[8] .is_wysiwyg = "true";
defparam \vgaCont|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N21
cyclonev_lcell_comb \vgaCont|Add0~13 (
// Equation(s):
// \vgaCont|Add0~13_sumout  = SUM(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))
// \vgaCont|Add0~14  = CARRY(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~13_sumout ),
	.cout(\vgaCont|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~13 .extended_lut = "off";
defparam \vgaCont|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N24
cyclonev_lcell_comb \vgaCont|Add0~17 (
// Equation(s):
// \vgaCont|Add0~17_sumout  = SUM(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))
// \vgaCont|Add0~18  = CARRY(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))

	.dataa(gnd),
	.datab(!\vgaCont|x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~17_sumout ),
	.cout(\vgaCont|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~17 .extended_lut = "off";
defparam \vgaCont|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaCont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N11
dffeas \vgaCont|x[9] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[9] .is_wysiwyg = "true";
defparam \vgaCont|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N27
cyclonev_lcell_comb \vgaCont|Add0~1 (
// Equation(s):
// \vgaCont|Add0~1_sumout  = SUM(( \vgaCont|x [9] ) + ( GND ) + ( \vgaCont|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~1 .extended_lut = "off";
defparam \vgaCont|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N33
cyclonev_lcell_comb \vgaCont|Equal0~0 (
// Equation(s):
// \vgaCont|Equal0~0_combout  = ( !\vgaCont|Add0~33_sumout  & ( (!\vgaCont|Add0~21_sumout  & (!\vgaCont|Add0~37_sumout  & (!\vgaCont|Add0~29_sumout  & !\vgaCont|Add0~25_sumout ))) ) )

	.dataa(!\vgaCont|Add0~21_sumout ),
	.datab(!\vgaCont|Add0~37_sumout ),
	.datac(!\vgaCont|Add0~29_sumout ),
	.datad(!\vgaCont|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\vgaCont|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~0 .extended_lut = "off";
defparam \vgaCont|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \vgaCont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N42
cyclonev_lcell_comb \vgaCont|Equal0~1 (
// Equation(s):
// \vgaCont|Equal0~1_combout  = ( !\vgaCont|Add0~13_sumout  & ( \vgaCont|Equal0~0_combout  & ( (!\vgaCont|Add0~9_sumout  & (\vgaCont|Add0~5_sumout  & (\vgaCont|Add0~17_sumout  & \vgaCont|Add0~1_sumout ))) ) ) )

	.dataa(!\vgaCont|Add0~9_sumout ),
	.datab(!\vgaCont|Add0~5_sumout ),
	.datac(!\vgaCont|Add0~17_sumout ),
	.datad(!\vgaCont|Add0~1_sumout ),
	.datae(!\vgaCont|Add0~13_sumout ),
	.dataf(!\vgaCont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~1 .extended_lut = "off";
defparam \vgaCont|Equal0~1 .lut_mask = 64'h0000000000020000;
defparam \vgaCont|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N47
dffeas \vgaCont|x[0] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[0] .is_wysiwyg = "true";
defparam \vgaCont|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N3
cyclonev_lcell_comb \vgaCont|Add0~25 (
// Equation(s):
// \vgaCont|Add0~25_sumout  = SUM(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))
// \vgaCont|Add0~26  = CARRY(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~25_sumout ),
	.cout(\vgaCont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~25 .extended_lut = "off";
defparam \vgaCont|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N59
dffeas \vgaCont|x[1] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[1] .is_wysiwyg = "true";
defparam \vgaCont|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N6
cyclonev_lcell_comb \vgaCont|Add0~29 (
// Equation(s):
// \vgaCont|Add0~29_sumout  = SUM(( \vgaCont|x [2] ) + ( GND ) + ( \vgaCont|Add0~26  ))
// \vgaCont|Add0~30  = CARRY(( \vgaCont|x [2] ) + ( GND ) + ( \vgaCont|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~29_sumout ),
	.cout(\vgaCont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~29 .extended_lut = "off";
defparam \vgaCont|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N56
dffeas \vgaCont|x[2] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[2] .is_wysiwyg = "true";
defparam \vgaCont|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N9
cyclonev_lcell_comb \vgaCont|Add0~33 (
// Equation(s):
// \vgaCont|Add0~33_sumout  = SUM(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))
// \vgaCont|Add0~34  = CARRY(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~33_sumout ),
	.cout(\vgaCont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~33 .extended_lut = "off";
defparam \vgaCont|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N49
dffeas \vgaCont|x[3] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[3] .is_wysiwyg = "true";
defparam \vgaCont|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N12
cyclonev_lcell_comb \vgaCont|Add0~37 (
// Equation(s):
// \vgaCont|Add0~37_sumout  = SUM(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))
// \vgaCont|Add0~38  = CARRY(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~37_sumout ),
	.cout(\vgaCont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~37 .extended_lut = "off";
defparam \vgaCont|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N53
dffeas \vgaCont|x[4] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[4] .is_wysiwyg = "true";
defparam \vgaCont|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N15
cyclonev_lcell_comb \vgaCont|Add0~5 (
// Equation(s):
// \vgaCont|Add0~5_sumout  = SUM(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))
// \vgaCont|Add0~6  = CARRY(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~5_sumout ),
	.cout(\vgaCont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~5 .extended_lut = "off";
defparam \vgaCont|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N32
dffeas \vgaCont|x[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[5] .is_wysiwyg = "true";
defparam \vgaCont|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N18
cyclonev_lcell_comb \vgaCont|Add0~9 (
// Equation(s):
// \vgaCont|Add0~9_sumout  = SUM(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))
// \vgaCont|Add0~10  = CARRY(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))

	.dataa(gnd),
	.datab(!\vgaCont|x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~9_sumout ),
	.cout(\vgaCont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~9 .extended_lut = "off";
defparam \vgaCont|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaCont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N44
dffeas \vgaCont|x[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[6] .is_wysiwyg = "true";
defparam \vgaCont|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y79_N38
dffeas \vgaCont|x[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[7] .is_wysiwyg = "true";
defparam \vgaCont|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N12
cyclonev_lcell_comb \vgaCont|h_sync~0 (
// Equation(s):
// \vgaCont|h_sync~0_combout  = ( \vgaCont|x [5] & ( \vgaCont|x [8] ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [8] ) ) # ( \vgaCont|x [5] & ( !\vgaCont|x [8] & ( (!\vgaCont|x [7]) # ((!\vgaCont|x [9]) # ((\vgaCont|x [6] & \vgaCont|x [4]))) ) ) ) # ( !\vgaCont|x 
// [5] & ( !\vgaCont|x [8] & ( (!\vgaCont|x [7]) # ((!\vgaCont|x [9]) # ((!\vgaCont|x [6] & !\vgaCont|x [4]))) ) ) )

	.dataa(!\vgaCont|x [7]),
	.datab(!\vgaCont|x [9]),
	.datac(!\vgaCont|x [6]),
	.datad(!\vgaCont|x [4]),
	.datae(!\vgaCont|x [5]),
	.dataf(!\vgaCont|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|h_sync~0 .extended_lut = "off";
defparam \vgaCont|h_sync~0 .lut_mask = 64'hFEEEEEEFFFFFFFFF;
defparam \vgaCont|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N0
cyclonev_lcell_comb \vgaCont|Add1~21 (
// Equation(s):
// \vgaCont|Add1~21_sumout  = SUM(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add1~22  = CARRY(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~21_sumout ),
	.cout(\vgaCont|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~21 .extended_lut = "off";
defparam \vgaCont|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \vgaCont|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N23
dffeas \vgaCont|y[9] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[9] .is_wysiwyg = "true";
defparam \vgaCont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N24
cyclonev_lcell_comb \vgaCont|Add1~1 (
// Equation(s):
// \vgaCont|Add1~1_sumout  = SUM(( \vgaCont|y [8] ) + ( GND ) + ( \vgaCont|Add1~18  ))
// \vgaCont|Add1~2  = CARRY(( \vgaCont|y [8] ) + ( GND ) + ( \vgaCont|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~1_sumout ),
	.cout(\vgaCont|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~1 .extended_lut = "off";
defparam \vgaCont|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N27
cyclonev_lcell_comb \vgaCont|Add1~5 (
// Equation(s):
// \vgaCont|Add1~5_sumout  = SUM(( \vgaCont|y [9] ) + ( GND ) + ( \vgaCont|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~5 .extended_lut = "off";
defparam \vgaCont|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N33
cyclonev_lcell_comb \vgaCont|Equal1~0 (
// Equation(s):
// \vgaCont|Equal1~0_combout  = ( !\vgaCont|Add1~37_sumout  & ( (\vgaCont|Add1~21_sumout  & (\vgaCont|Add1~33_sumout  & (\vgaCont|Add1~29_sumout  & !\vgaCont|Add1~25_sumout ))) ) )

	.dataa(!\vgaCont|Add1~21_sumout ),
	.datab(!\vgaCont|Add1~33_sumout ),
	.datac(!\vgaCont|Add1~29_sumout ),
	.datad(!\vgaCont|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~0 .extended_lut = "off";
defparam \vgaCont|Equal1~0 .lut_mask = 64'h0100010000000000;
defparam \vgaCont|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N42
cyclonev_lcell_comb \vgaCont|Equal1~1 (
// Equation(s):
// \vgaCont|Equal1~1_combout  = ( !\vgaCont|Add1~17_sumout  & ( \vgaCont|Equal1~0_combout  & ( (\vgaCont|Add1~5_sumout  & (!\vgaCont|Add1~13_sumout  & (!\vgaCont|Add1~1_sumout  & !\vgaCont|Add1~9_sumout ))) ) ) )

	.dataa(!\vgaCont|Add1~5_sumout ),
	.datab(!\vgaCont|Add1~13_sumout ),
	.datac(!\vgaCont|Add1~1_sumout ),
	.datad(!\vgaCont|Add1~9_sumout ),
	.datae(!\vgaCont|Add1~17_sumout ),
	.dataf(!\vgaCont|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~1 .extended_lut = "off";
defparam \vgaCont|Equal1~1 .lut_mask = 64'h0000000040000000;
defparam \vgaCont|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N56
dffeas \vgaCont|y[0] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[0] .is_wysiwyg = "true";
defparam \vgaCont|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N3
cyclonev_lcell_comb \vgaCont|Add1~25 (
// Equation(s):
// \vgaCont|Add1~25_sumout  = SUM(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))
// \vgaCont|Add1~26  = CARRY(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~25_sumout ),
	.cout(\vgaCont|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~25 .extended_lut = "off";
defparam \vgaCont|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N47
dffeas \vgaCont|y[1] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[1] .is_wysiwyg = "true";
defparam \vgaCont|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N6
cyclonev_lcell_comb \vgaCont|Add1~29 (
// Equation(s):
// \vgaCont|Add1~29_sumout  = SUM(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))
// \vgaCont|Add1~30  = CARRY(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~29_sumout ),
	.cout(\vgaCont|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~29 .extended_lut = "off";
defparam \vgaCont|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N50
dffeas \vgaCont|y[2] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[2] .is_wysiwyg = "true";
defparam \vgaCont|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N9
cyclonev_lcell_comb \vgaCont|Add1~33 (
// Equation(s):
// \vgaCont|Add1~33_sumout  = SUM(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))
// \vgaCont|Add1~34  = CARRY(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~33_sumout ),
	.cout(\vgaCont|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~33 .extended_lut = "off";
defparam \vgaCont|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N38
dffeas \vgaCont|y[3] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[3] .is_wysiwyg = "true";
defparam \vgaCont|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N12
cyclonev_lcell_comb \vgaCont|Add1~37 (
// Equation(s):
// \vgaCont|Add1~37_sumout  = SUM(( \vgaCont|y [4] ) + ( GND ) + ( \vgaCont|Add1~34  ))
// \vgaCont|Add1~38  = CARRY(( \vgaCont|y [4] ) + ( GND ) + ( \vgaCont|Add1~34  ))

	.dataa(gnd),
	.datab(!\vgaCont|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~37_sumout ),
	.cout(\vgaCont|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~37 .extended_lut = "off";
defparam \vgaCont|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaCont|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N41
dffeas \vgaCont|y[4] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[4] .is_wysiwyg = "true";
defparam \vgaCont|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N15
cyclonev_lcell_comb \vgaCont|Add1~9 (
// Equation(s):
// \vgaCont|Add1~9_sumout  = SUM(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))
// \vgaCont|Add1~10  = CARRY(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~9_sumout ),
	.cout(\vgaCont|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~9 .extended_lut = "off";
defparam \vgaCont|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N32
dffeas \vgaCont|y[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[5] .is_wysiwyg = "true";
defparam \vgaCont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N18
cyclonev_lcell_comb \vgaCont|Add1~13 (
// Equation(s):
// \vgaCont|Add1~13_sumout  = SUM(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~10  ))
// \vgaCont|Add1~14  = CARRY(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~13_sumout ),
	.cout(\vgaCont|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~13 .extended_lut = "off";
defparam \vgaCont|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N53
dffeas \vgaCont|y[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[6] .is_wysiwyg = "true";
defparam \vgaCont|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N21
cyclonev_lcell_comb \vgaCont|Add1~17 (
// Equation(s):
// \vgaCont|Add1~17_sumout  = SUM(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~14  ))
// \vgaCont|Add1~18  = CARRY(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~14  ))

	.dataa(!\vgaCont|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~17_sumout ),
	.cout(\vgaCont|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~17 .extended_lut = "off";
defparam \vgaCont|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaCont|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N44
dffeas \vgaCont|y[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[7] .is_wysiwyg = "true";
defparam \vgaCont|y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y79_N29
dffeas \vgaCont|y[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[8] .is_wysiwyg = "true";
defparam \vgaCont|y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y79_N46
dffeas \vgaCont|y[1]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N48
cyclonev_lcell_comb \vgaCont|v_sync~0 (
// Equation(s):
// \vgaCont|v_sync~0_combout  = ( \vgaCont|y[1]~DUPLICATE_q  & ( (!\vgaCont|y [4] & (!\vgaCont|y [9] & (\vgaCont|y [3] & !\vgaCont|y [2]))) ) )

	.dataa(!\vgaCont|y [4]),
	.datab(!\vgaCont|y [9]),
	.datac(!\vgaCont|y [3]),
	.datad(!\vgaCont|y [2]),
	.datae(gnd),
	.dataf(!\vgaCont|y[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~0 .extended_lut = "off";
defparam \vgaCont|v_sync~0 .lut_mask = 64'h0000000008000800;
defparam \vgaCont|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N33
cyclonev_lcell_comb \vgaCont|v_sync~1 (
// Equation(s):
// \vgaCont|v_sync~1_combout  = ( \vgaCont|y [7] & ( (!\vgaCont|y [8]) # ((!\vgaCont|v_sync~0_combout ) # ((!\vgaCont|y [6]) # (!\vgaCont|y [5]))) ) ) # ( !\vgaCont|y [7] )

	.dataa(!\vgaCont|y [8]),
	.datab(!\vgaCont|v_sync~0_combout ),
	.datac(!\vgaCont|y [6]),
	.datad(!\vgaCont|y [5]),
	.datae(gnd),
	.dataf(!\vgaCont|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~1 .extended_lut = "off";
defparam \vgaCont|v_sync~1 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \vgaCont|v_sync~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N51
cyclonev_lcell_comb \vgaCont|sync_b (
// Equation(s):
// \vgaCont|sync_b~combout  = ( \vgaCont|v_sync~1_combout  & ( !\vgaCont|h_sync~0_combout  ) ) # ( !\vgaCont|v_sync~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|h_sync~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|v_sync~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|sync_b .extended_lut = "off";
defparam \vgaCont|sync_b .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \vgaCont|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N36
cyclonev_lcell_comb \vgaCont|blank_b~0 (
// Equation(s):
// \vgaCont|blank_b~0_combout  = ( \vgaCont|y [7] & ( (!\vgaCont|y [9] & ((!\vgaCont|y [5]) # ((!\vgaCont|y [6]) # (!\vgaCont|y [8])))) ) ) # ( !\vgaCont|y [7] & ( !\vgaCont|y [9] ) )

	.dataa(!\vgaCont|y [5]),
	.datab(!\vgaCont|y [6]),
	.datac(!\vgaCont|y [8]),
	.datad(!\vgaCont|y [9]),
	.datae(gnd),
	.dataf(!\vgaCont|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|blank_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|blank_b~0 .extended_lut = "off";
defparam \vgaCont|blank_b~0 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \vgaCont|blank_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N30
cyclonev_lcell_comb \gen_grid|rectBGLeft|LessThan1~0 (
// Equation(s):
// \gen_grid|rectBGLeft|LessThan1~0_combout  = ( !\vgaCont|x [8] & ( !\vgaCont|x [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectBGLeft|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectBGLeft|LessThan1~0 .extended_lut = "off";
defparam \gen_grid|rectBGLeft|LessThan1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \gen_grid|rectBGLeft|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N39
cyclonev_lcell_comb \vgaCont|blank_b~1 (
// Equation(s):
// \vgaCont|blank_b~1_combout  = ( \gen_grid|rectBGLeft|LessThan1~0_combout  & ( \vgaCont|blank_b~0_combout  ) ) # ( !\gen_grid|rectBGLeft|LessThan1~0_combout  & ( (!\vgaCont|x [9] & \vgaCont|blank_b~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [9]),
	.datad(!\vgaCont|blank_b~0_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|rectBGLeft|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|blank_b~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|blank_b~1 .extended_lut = "off";
defparam \vgaCont|blank_b~1 .lut_mask = 64'h00F000F000FF00FF;
defparam \vgaCont|blank_b~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \i[1]~input (
	.i(i[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i[1]~input_o ));
// synopsys translate_off
defparam \i[1]~input .bus_hold = "false";
defparam \i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \i[0]~input (
	.i(i[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i[0]~input_o ));
// synopsys translate_off
defparam \i[0]~input .bus_hold = "false";
defparam \i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N57
cyclonev_lcell_comb \gen_grid|rectMarca|LessThan1~0 (
// Equation(s):
// \gen_grid|rectMarca|LessThan1~0_combout  = ( \vgaCont|x [3] & ( (!\i[1]~input_o  & (!\i[0]~input_o  & !\vgaCont|x [2])) ) ) # ( !\vgaCont|x [3] & ( (!\i[1]~input_o ) # ((!\i[0]~input_o  & !\vgaCont|x [2])) ) )

	.dataa(gnd),
	.datab(!\i[1]~input_o ),
	.datac(!\i[0]~input_o ),
	.datad(!\vgaCont|x [2]),
	.datae(gnd),
	.dataf(!\vgaCont|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|LessThan1~0 .extended_lut = "off";
defparam \gen_grid|rectMarca|LessThan1~0 .lut_mask = 64'hFCCCFCCCC000C000;
defparam \gen_grid|rectMarca|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \i[2]~input (
	.i(i[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i[2]~input_o ));
// synopsys translate_off
defparam \i[2]~input .bus_hold = "false";
defparam \i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N0
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( VCC ) + ( !\i[2]~input_o  $ (((!\i[0]~input_o  & !\i[1]~input_o ))) ) + ( !VCC ))
// \Add2~22  = CARRY(( VCC ) + ( !\i[2]~input_o  $ (((!\i[0]~input_o  & !\i[1]~input_o ))) ) + ( !VCC ))

	.dataa(!\i[2]~input_o ),
	.datab(!\i[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h000099550000FFFF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N3
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( ((\i[1]~input_o ) # (\i[0]~input_o )) # (\i[2]~input_o ) ) + ( GND ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( ((\i[1]~input_o ) # (\i[0]~input_o )) # (\i[2]~input_o ) ) + ( GND ) + ( \Add2~22  ))

	.dataa(!\i[2]~input_o ),
	.datab(!\i[0]~input_o ),
	.datac(!\i[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00007F7F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N6
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( VCC ) + ( (!\i[0]~input_o  & ((\i[1]~input_o ) # (\i[2]~input_o ))) ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( VCC ) + ( (!\i[0]~input_o  & ((\i[1]~input_o ) # (\i[2]~input_o ))) ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(!\i[0]~input_o ),
	.datac(!\i[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i[1]~input_o ),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F3330000FFFF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N30
cyclonev_lcell_comb \gen_grid|Add0~30 (
// Equation(s):
// \gen_grid|Add0~30_cout  = CARRY(( \i[0]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\i[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Add0~30_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~30 .extended_lut = "off";
defparam \gen_grid|Add0~30 .lut_mask = 64'h0000000000003333;
defparam \gen_grid|Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N33
cyclonev_lcell_comb \gen_grid|Add0~26 (
// Equation(s):
// \gen_grid|Add0~26_cout  = CARRY(( !\i[0]~input_o  $ (!\i[1]~input_o ) ) + ( VCC ) + ( \gen_grid|Add0~30_cout  ))

	.dataa(gnd),
	.datab(!\i[0]~input_o ),
	.datac(!\i[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Add0~26_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~26 .extended_lut = "off";
defparam \gen_grid|Add0~26 .lut_mask = 64'h0000000000003C3C;
defparam \gen_grid|Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N36
cyclonev_lcell_comb \gen_grid|Add0~22 (
// Equation(s):
// \gen_grid|Add0~22_cout  = CARRY(( \Add2~21_sumout  ) + ( VCC ) + ( \gen_grid|Add0~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Add0~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~22 .extended_lut = "off";
defparam \gen_grid|Add0~22 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N39
cyclonev_lcell_comb \gen_grid|Add0~18 (
// Equation(s):
// \gen_grid|Add0~18_cout  = CARRY(( \Add2~17_sumout  ) + ( VCC ) + ( \gen_grid|Add0~22_cout  ))

	.dataa(!\Add2~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Add0~18_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~18 .extended_lut = "off";
defparam \gen_grid|Add0~18 .lut_mask = 64'h0000000000005555;
defparam \gen_grid|Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N42
cyclonev_lcell_comb \gen_grid|Add0~13 (
// Equation(s):
// \gen_grid|Add0~13_sumout  = SUM(( \Add2~13_sumout  ) + ( GND ) + ( \gen_grid|Add0~18_cout  ))
// \gen_grid|Add0~14  = CARRY(( \Add2~13_sumout  ) + ( GND ) + ( \gen_grid|Add0~18_cout  ))

	.dataa(gnd),
	.datab(!\Add2~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~13_sumout ),
	.cout(\gen_grid|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~13 .extended_lut = "off";
defparam \gen_grid|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \gen_grid|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N18
cyclonev_lcell_comb \gen_grid|rectMarca|LessThan1~1 (
// Equation(s):
// \gen_grid|rectMarca|LessThan1~1_combout  = ( \vgaCont|x [5] & ( \vgaCont|x [6] & ( (\i[2]~input_o  & (\gen_grid|Add0~13_sumout  & ((!\vgaCont|x [4]) # (\gen_grid|rectMarca|LessThan1~0_combout )))) ) ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [6] & ( 
// (\gen_grid|Add0~13_sumout  & (((\gen_grid|rectMarca|LessThan1~0_combout  & !\vgaCont|x [4])) # (\i[2]~input_o ))) ) ) ) # ( \vgaCont|x [5] & ( !\vgaCont|x [6] & ( ((\i[2]~input_o  & ((!\vgaCont|x [4]) # (\gen_grid|rectMarca|LessThan1~0_combout )))) # 
// (\gen_grid|Add0~13_sumout ) ) ) ) # ( !\vgaCont|x [5] & ( !\vgaCont|x [6] & ( (((\gen_grid|rectMarca|LessThan1~0_combout  & !\vgaCont|x [4])) # (\gen_grid|Add0~13_sumout )) # (\i[2]~input_o ) ) ) )

	.dataa(!\gen_grid|rectMarca|LessThan1~0_combout ),
	.datab(!\vgaCont|x [4]),
	.datac(!\i[2]~input_o ),
	.datad(!\gen_grid|Add0~13_sumout ),
	.datae(!\vgaCont|x [5]),
	.dataf(!\vgaCont|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|LessThan1~1 .extended_lut = "off";
defparam \gen_grid|rectMarca|LessThan1~1 .lut_mask = 64'h4FFF0DFF004F000D;
defparam \gen_grid|rectMarca|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N27
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = ( \i[1]~input_o  & ( \i[0]~input_o  ) ) # ( !\i[1]~input_o  & ( (!\i[0]~input_o  & \i[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i[0]~input_o ),
	.datad(!\i[2]~input_o ),
	.datae(gnd),
	.dataf(!\i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00F000F00F0F0F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N9
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \Add1~1_combout  ) + ( GND ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( \Add1~1_combout  ) + ( GND ) + ( \Add2~14  ))

	.dataa(!\Add1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N45
cyclonev_lcell_comb \gen_grid|Add0~9 (
// Equation(s):
// \gen_grid|Add0~9_sumout  = SUM(( \Add2~9_sumout  ) + ( GND ) + ( \gen_grid|Add0~14  ))
// \gen_grid|Add0~10  = CARRY(( \Add2~9_sumout  ) + ( GND ) + ( \gen_grid|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~9_sumout ),
	.cout(\gen_grid|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~9 .extended_lut = "off";
defparam \gen_grid|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N54
cyclonev_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = ( \i[2]~input_o  & ( (\i[0]~input_o ) # (\i[1]~input_o ) ) )

	.dataa(gnd),
	.datab(!\i[1]~input_o ),
	.datac(gnd),
	.datad(!\i[0]~input_o ),
	.datae(gnd),
	.dataf(!\i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~0 .extended_lut = "off";
defparam \Add1~0 .lut_mask = 64'h0000000033FF33FF;
defparam \Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N12
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \Add1~0_combout  ) + ( GND ) + ( \Add2~10  ))
// \Add2~2  = CARRY(( \Add1~0_combout  ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N48
cyclonev_lcell_comb \gen_grid|Add0~5 (
// Equation(s):
// \gen_grid|Add0~5_sumout  = SUM(( \Add2~1_sumout  ) + ( GND ) + ( \gen_grid|Add0~10  ))
// \gen_grid|Add0~6  = CARRY(( \Add2~1_sumout  ) + ( GND ) + ( \gen_grid|Add0~10  ))

	.dataa(gnd),
	.datab(!\Add2~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~5_sumout ),
	.cout(\gen_grid|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~5 .extended_lut = "off";
defparam \gen_grid|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \gen_grid|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N24
cyclonev_lcell_comb \gen_grid|rectMarca|LessThan1~2 (
// Equation(s):
// \gen_grid|rectMarca|LessThan1~2_combout  = ( \gen_grid|Add0~5_sumout  & ( (!\vgaCont|x [8]) # ((!\vgaCont|x [7] & ((\gen_grid|Add0~9_sumout ) # (\gen_grid|rectMarca|LessThan1~1_combout ))) # (\vgaCont|x [7] & (\gen_grid|rectMarca|LessThan1~1_combout  & 
// \gen_grid|Add0~9_sumout ))) ) ) # ( !\gen_grid|Add0~5_sumout  & ( (!\vgaCont|x [8] & ((!\vgaCont|x [7] & ((\gen_grid|Add0~9_sumout ) # (\gen_grid|rectMarca|LessThan1~1_combout ))) # (\vgaCont|x [7] & (\gen_grid|rectMarca|LessThan1~1_combout  & 
// \gen_grid|Add0~9_sumout )))) ) )

	.dataa(!\vgaCont|x [7]),
	.datab(!\gen_grid|rectMarca|LessThan1~1_combout ),
	.datac(!\vgaCont|x [8]),
	.datad(!\gen_grid|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|LessThan1~2 .extended_lut = "off";
defparam \gen_grid|rectMarca|LessThan1~2 .lut_mask = 64'h20B020B0F2FBF2FB;
defparam \gen_grid|rectMarca|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N18
cyclonev_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ( \i[2]~input_o  ) # ( !\i[2]~input_o  & ( (\i[0]~input_o ) # (\i[1]~input_o ) ) )

	.dataa(gnd),
	.datab(!\i[1]~input_o ),
	.datac(gnd),
	.datad(!\i[0]~input_o ),
	.datae(gnd),
	.dataf(!\i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~0 .extended_lut = "off";
defparam \Add0~0 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N15
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( GND ) + ( !\Add0~0_combout  $ (((!\i[2]~input_o  & (!\i[0]~input_o  & !\i[1]~input_o )))) ) + ( \Add2~2  ))

	.dataa(!\i[2]~input_o ),
	.datab(!\i[0]~input_o ),
	.datac(!\i[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~0_combout ),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000807F00000000;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N51
cyclonev_lcell_comb \gen_grid|Add0~1 (
// Equation(s):
// \gen_grid|Add0~1_sumout  = SUM(( \Add2~5_sumout  ) + ( GND ) + ( \gen_grid|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add0~1 .extended_lut = "off";
defparam \gen_grid|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N54
cyclonev_lcell_comb \gen_grid|blue[0]~0 (
// Equation(s):
// \gen_grid|blue[0]~0_combout  = ( \vgaCont|x [5] & ( \gen_grid|rectBGLeft|LessThan1~0_combout  & ( (\vgaCont|blank_b~0_combout  & ((!\vgaCont|x [6] & ((!\vgaCont|x [9]) # (\vgaCont|x [4]))) # (\vgaCont|x [6] & ((\vgaCont|x [9]))))) ) ) ) # ( !\vgaCont|x 
// [5] & ( \gen_grid|rectBGLeft|LessThan1~0_combout  & ( (\vgaCont|blank_b~0_combout  & ((!\vgaCont|x [6] & ((!\vgaCont|x [9]))) # (\vgaCont|x [6] & ((!\vgaCont|x [4]) # (\vgaCont|x [9]))))) ) ) )

	.dataa(!\vgaCont|x [6]),
	.datab(!\vgaCont|x [4]),
	.datac(!\vgaCont|blank_b~0_combout ),
	.datad(!\vgaCont|x [9]),
	.datae(!\vgaCont|x [5]),
	.dataf(!\gen_grid|rectBGLeft|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|blue[0]~0 .extended_lut = "off";
defparam \gen_grid|blue[0]~0 .lut_mask = 64'h000000000E050A07;
defparam \gen_grid|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N21
cyclonev_lcell_comb \gen_grid|rectMarca|in_rectangle~0 (
// Equation(s):
// \gen_grid|rectMarca|in_rectangle~0_combout  = ( \vgaCont|x [3] & ( (!\i[1]~input_o  & (\i[0]~input_o  & !\vgaCont|x [2])) ) ) # ( !\vgaCont|x [3] & ( (!\i[1]~input_o  & (\i[0]~input_o )) # (\i[1]~input_o  & ((!\i[0]~input_o ) # (!\vgaCont|x [2]))) ) )

	.dataa(gnd),
	.datab(!\i[1]~input_o ),
	.datac(!\i[0]~input_o ),
	.datad(!\vgaCont|x [2]),
	.datae(gnd),
	.dataf(!\vgaCont|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|in_rectangle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|in_rectangle~0 .extended_lut = "off";
defparam \gen_grid|rectMarca|in_rectangle~0 .lut_mask = 64'h3F3C3F3C0C000C00;
defparam \gen_grid|rectMarca|in_rectangle~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N3
cyclonev_lcell_comb \gen_grid|rectMarca|in_rectangle~1 (
// Equation(s):
// \gen_grid|rectMarca|in_rectangle~1_combout  = ( \Add2~17_sumout  & ( \vgaCont|x [4] & ( (!\vgaCont|x [5]) # ((\gen_grid|rectMarca|in_rectangle~0_combout  & \Add2~21_sumout )) ) ) ) # ( !\Add2~17_sumout  & ( \vgaCont|x [4] & ( (!\vgaCont|x [5] & 
// (\gen_grid|rectMarca|in_rectangle~0_combout  & \Add2~21_sumout )) ) ) ) # ( \Add2~17_sumout  & ( !\vgaCont|x [4] & ( (!\vgaCont|x [5]) # ((\Add2~21_sumout ) # (\gen_grid|rectMarca|in_rectangle~0_combout )) ) ) ) # ( !\Add2~17_sumout  & ( !\vgaCont|x [4] & 
// ( (!\vgaCont|x [5] & ((\Add2~21_sumout ) # (\gen_grid|rectMarca|in_rectangle~0_combout ))) ) ) )

	.dataa(!\vgaCont|x [5]),
	.datab(!\gen_grid|rectMarca|in_rectangle~0_combout ),
	.datac(!\Add2~21_sumout ),
	.datad(gnd),
	.datae(!\Add2~17_sumout ),
	.dataf(!\vgaCont|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|in_rectangle~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|in_rectangle~1 .extended_lut = "off";
defparam \gen_grid|rectMarca|in_rectangle~1 .lut_mask = 64'h2A2ABFBF0202ABAB;
defparam \gen_grid|rectMarca|in_rectangle~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N0
cyclonev_lcell_comb \gen_grid|rectMarca|in_rectangle~2 (
// Equation(s):
// \gen_grid|rectMarca|in_rectangle~2_combout  = ( \Add2~9_sumout  & ( \vgaCont|x [7] & ( (!\gen_grid|rectMarca|in_rectangle~1_combout  & (\Add2~13_sumout  & !\vgaCont|x [6])) # (\gen_grid|rectMarca|in_rectangle~1_combout  & ((!\vgaCont|x [6]) # 
// (\Add2~13_sumout ))) ) ) ) # ( \Add2~9_sumout  & ( !\vgaCont|x [7] ) ) # ( !\Add2~9_sumout  & ( !\vgaCont|x [7] & ( (!\gen_grid|rectMarca|in_rectangle~1_combout  & (\Add2~13_sumout  & !\vgaCont|x [6])) # (\gen_grid|rectMarca|in_rectangle~1_combout  & 
// ((!\vgaCont|x [6]) # (\Add2~13_sumout ))) ) ) )

	.dataa(!\gen_grid|rectMarca|in_rectangle~1_combout ),
	.datab(!\Add2~13_sumout ),
	.datac(!\vgaCont|x [6]),
	.datad(gnd),
	.datae(!\Add2~9_sumout ),
	.dataf(!\vgaCont|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|in_rectangle~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|in_rectangle~2 .extended_lut = "off";
defparam \gen_grid|rectMarca|in_rectangle~2 .lut_mask = 64'h7171FFFF00007171;
defparam \gen_grid|rectMarca|in_rectangle~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N36
cyclonev_lcell_comb \gen_grid|rectMarca|LessThan0~0 (
// Equation(s):
// \gen_grid|rectMarca|LessThan0~0_combout  = ( \vgaCont|x [9] & ( !\Add2~5_sumout  ) ) # ( !\vgaCont|x [9] & ( \Add2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|LessThan0~0 .extended_lut = "off";
defparam \gen_grid|rectMarca|LessThan0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \gen_grid|rectMarca|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \j[2]~input (
	.i(j[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\j[2]~input_o ));
// synopsys translate_off
defparam \j[2]~input .bus_hold = "false";
defparam \j[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \j[0]~input (
	.i(j[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\j[0]~input_o ));
// synopsys translate_off
defparam \j[0]~input .bus_hold = "false";
defparam \j[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \j[1]~input (
	.i(j[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\j[1]~input_o ));
// synopsys translate_off
defparam \j[1]~input .bus_hold = "false";
defparam \j[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N24
cyclonev_lcell_comb \gen_grid|rectMarca|LessThan3~0 (
// Equation(s):
// \gen_grid|rectMarca|LessThan3~0_combout  = ( !\j[1]~input_o  & ( \vgaCont|y [2] & ( (!\vgaCont|y [3] & (!\j[2]~input_o  $ (!\vgaCont|y [4]))) ) ) ) # ( \j[1]~input_o  & ( !\vgaCont|y [2] & ( (!\j[0]~input_o  & (!\vgaCont|y [3] & (!\j[2]~input_o  $ 
// (!\vgaCont|y [4])))) ) ) ) # ( !\j[1]~input_o  & ( !\vgaCont|y [2] & ( (!\j[0]~input_o  & (!\j[2]~input_o  $ ((!\vgaCont|y [4])))) # (\j[0]~input_o  & (!\vgaCont|y [3] & (!\j[2]~input_o  $ (!\vgaCont|y [4])))) ) ) )

	.dataa(!\j[2]~input_o ),
	.datab(!\j[0]~input_o ),
	.datac(!\vgaCont|y [4]),
	.datad(!\vgaCont|y [3]),
	.datae(!\j[1]~input_o ),
	.dataf(!\vgaCont|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|LessThan3~0 .extended_lut = "off";
defparam \gen_grid|rectMarca|LessThan3~0 .lut_mask = 64'h5A4848005A000000;
defparam \gen_grid|rectMarca|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N57
cyclonev_lcell_comb \gen_grid|rectMarca|LessThan3~1 (
// Equation(s):
// \gen_grid|rectMarca|LessThan3~1_combout  = ( \vgaCont|y [4] & ( \vgaCont|y [5] ) ) # ( !\vgaCont|y [4] & ( (\vgaCont|y [5] & \j[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [5]),
	.datad(!\j[2]~input_o ),
	.datae(gnd),
	.dataf(!\vgaCont|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|LessThan3~1 .extended_lut = "off";
defparam \gen_grid|rectMarca|LessThan3~1 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \gen_grid|rectMarca|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N48
cyclonev_lcell_comb \gen_grid|rectMarca|LessThan3~2 (
// Equation(s):
// \gen_grid|rectMarca|LessThan3~2_combout  = ( \j[1]~input_o  & ( \vgaCont|y [7] & ( (!\j[0]~input_o  & (((!\gen_grid|rectMarca|LessThan3~0_combout  & \gen_grid|rectMarca|LessThan3~1_combout )) # (\vgaCont|y [6]))) # (\j[0]~input_o  & 
// (!\gen_grid|rectMarca|LessThan3~0_combout  & (\gen_grid|rectMarca|LessThan3~1_combout  & \vgaCont|y [6]))) ) ) ) # ( !\j[1]~input_o  & ( \vgaCont|y [7] ) ) # ( !\j[1]~input_o  & ( !\vgaCont|y [7] & ( (!\j[0]~input_o  & 
// (((!\gen_grid|rectMarca|LessThan3~0_combout  & \gen_grid|rectMarca|LessThan3~1_combout )) # (\vgaCont|y [6]))) # (\j[0]~input_o  & (!\gen_grid|rectMarca|LessThan3~0_combout  & (\gen_grid|rectMarca|LessThan3~1_combout  & \vgaCont|y [6]))) ) ) )

	.dataa(!\gen_grid|rectMarca|LessThan3~0_combout ),
	.datab(!\j[0]~input_o ),
	.datac(!\gen_grid|rectMarca|LessThan3~1_combout ),
	.datad(!\vgaCont|y [6]),
	.datae(!\j[1]~input_o ),
	.dataf(!\vgaCont|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|LessThan3~2 .extended_lut = "off";
defparam \gen_grid|rectMarca|LessThan3~2 .lut_mask = 64'h08CE0000FFFF08CE;
defparam \gen_grid|rectMarca|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N33
cyclonev_lcell_comb \gen_grid|rectMarca|in_rectangle~6 (
// Equation(s):
// \gen_grid|rectMarca|in_rectangle~6_combout  = ( \Add2~5_sumout  & ( (\vgaCont|x [9] & ((!\gen_grid|rectMarca|LessThan3~2_combout  & ((!\vgaCont|y [8]) # (\j[2]~input_o ))) # (\gen_grid|rectMarca|LessThan3~2_combout  & (!\vgaCont|y [8] & \j[2]~input_o )))) 
// ) ) # ( !\Add2~5_sumout  & ( (!\gen_grid|rectMarca|LessThan3~2_combout  & ((!\vgaCont|y [8]) # (\j[2]~input_o ))) # (\gen_grid|rectMarca|LessThan3~2_combout  & (!\vgaCont|y [8] & \j[2]~input_o )) ) )

	.dataa(!\gen_grid|rectMarca|LessThan3~2_combout ),
	.datab(!\vgaCont|y [8]),
	.datac(!\vgaCont|x [9]),
	.datad(!\j[2]~input_o ),
	.datae(gnd),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|in_rectangle~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|in_rectangle~6 .extended_lut = "off";
defparam \gen_grid|rectMarca|in_rectangle~6 .lut_mask = 64'h88EE88EE080E080E;
defparam \gen_grid|rectMarca|in_rectangle~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N0
cyclonev_lcell_comb \gen_grid|rectMarca|in_rectangle~3 (
// Equation(s):
// \gen_grid|rectMarca|in_rectangle~3_combout  = ( \j[1]~input_o  & ( \vgaCont|y [2] & ( (!\j[2]~input_o  & ((!\vgaCont|y [4]) # ((!\j[0]~input_o  & !\vgaCont|y [3])))) # (\j[2]~input_o  & (!\j[0]~input_o  & (!\vgaCont|y [4] & !\vgaCont|y [3]))) ) ) ) # ( 
// !\j[1]~input_o  & ( \vgaCont|y [2] & ( (!\j[2]~input_o  & (\j[0]~input_o  & ((!\vgaCont|y [4]) # (!\vgaCont|y [3])))) # (\j[2]~input_o  & (!\vgaCont|y [4] & ((!\j[0]~input_o ) # (!\vgaCont|y [3])))) ) ) ) # ( \j[1]~input_o  & ( !\vgaCont|y [2] & ( 
// (!\j[2]~input_o  & ((!\vgaCont|y [4]) # (!\vgaCont|y [3]))) # (\j[2]~input_o  & (!\vgaCont|y [4] & !\vgaCont|y [3])) ) ) ) # ( !\j[1]~input_o  & ( !\vgaCont|y [2] & ( (!\j[2]~input_o  & (\j[0]~input_o )) # (\j[2]~input_o  & ((!\vgaCont|y [4]))) ) ) )

	.dataa(!\j[2]~input_o ),
	.datab(!\j[0]~input_o ),
	.datac(!\vgaCont|y [4]),
	.datad(!\vgaCont|y [3]),
	.datae(!\j[1]~input_o ),
	.dataf(!\vgaCont|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|in_rectangle~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|in_rectangle~3 .extended_lut = "off";
defparam \gen_grid|rectMarca|in_rectangle~3 .lut_mask = 64'h7272FAA07260E8A0;
defparam \gen_grid|rectMarca|in_rectangle~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N6
cyclonev_lcell_comb \gen_grid|rectMarca|in_rectangle~4 (
// Equation(s):
// \gen_grid|rectMarca|in_rectangle~4_combout  = ( \vgaCont|y [5] & ( \j[1]~input_o  & ( (!\j[0]~input_o  & (!\gen_grid|rectMarca|in_rectangle~3_combout  & \vgaCont|y [6])) # (\j[0]~input_o  & ((!\gen_grid|rectMarca|in_rectangle~3_combout ) # (\vgaCont|y 
// [6]))) ) ) ) # ( !\vgaCont|y [5] & ( \j[1]~input_o  & ( (\j[0]~input_o  & \vgaCont|y [6]) ) ) ) # ( \vgaCont|y [5] & ( !\j[1]~input_o  & ( (!\j[0]~input_o  & ((!\j[2]~input_o ) # ((!\gen_grid|rectMarca|in_rectangle~3_combout  & \vgaCont|y [6])))) # 
// (\j[0]~input_o  & (((!\gen_grid|rectMarca|in_rectangle~3_combout ) # (\vgaCont|y [6])))) ) ) ) # ( !\vgaCont|y [5] & ( !\j[1]~input_o  & ( (!\j[0]~input_o  & (!\j[2]~input_o  & ((!\gen_grid|rectMarca|in_rectangle~3_combout ) # (\vgaCont|y [6])))) # 
// (\j[0]~input_o  & (((\vgaCont|y [6])))) ) ) )

	.dataa(!\j[2]~input_o ),
	.datab(!\j[0]~input_o ),
	.datac(!\gen_grid|rectMarca|in_rectangle~3_combout ),
	.datad(!\vgaCont|y [6]),
	.datae(!\vgaCont|y [5]),
	.dataf(!\j[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|in_rectangle~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|in_rectangle~4 .extended_lut = "off";
defparam \gen_grid|rectMarca|in_rectangle~4 .lut_mask = 64'h80BBB8FB003330F3;
defparam \gen_grid|rectMarca|in_rectangle~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N45
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_combout  = (!\j[1]~input_o  & (!\j[0]~input_o  & \j[2]~input_o )) # (\j[1]~input_o  & (\j[0]~input_o ))

	.dataa(gnd),
	.datab(!\j[1]~input_o ),
	.datac(!\j[0]~input_o ),
	.datad(!\j[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h03C303C303C303C3;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N42
cyclonev_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (\j[2]~input_o  & ((\j[0]~input_o ) # (\j[1]~input_o )))

	.dataa(gnd),
	.datab(!\j[1]~input_o ),
	.datac(!\j[2]~input_o ),
	.datad(!\j[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~0 .extended_lut = "off";
defparam \Add4~0 .lut_mask = 64'h030F030F030F030F;
defparam \Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N18
cyclonev_lcell_comb \gen_grid|rectMarca|in_rectangle~5 (
// Equation(s):
// \gen_grid|rectMarca|in_rectangle~5_combout  = ( !\vgaCont|y [9] & ( \Add4~0_combout  & ( (\vgaCont|y [8] & ((!\gen_grid|rectMarca|in_rectangle~4_combout  & (\vgaCont|y [7] & !\Add4~1_combout )) # (\gen_grid|rectMarca|in_rectangle~4_combout  & 
// ((!\Add4~1_combout ) # (\vgaCont|y [7]))))) ) ) ) # ( !\vgaCont|y [9] & ( !\Add4~0_combout  & ( ((!\gen_grid|rectMarca|in_rectangle~4_combout  & (\vgaCont|y [7] & !\Add4~1_combout )) # (\gen_grid|rectMarca|in_rectangle~4_combout  & ((!\Add4~1_combout ) # 
// (\vgaCont|y [7])))) # (\vgaCont|y [8]) ) ) )

	.dataa(!\gen_grid|rectMarca|in_rectangle~4_combout ),
	.datab(!\vgaCont|y [7]),
	.datac(!\vgaCont|y [8]),
	.datad(!\Add4~1_combout ),
	.datae(!\vgaCont|y [9]),
	.dataf(!\Add4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|in_rectangle~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|in_rectangle~5 .extended_lut = "off";
defparam \gen_grid|rectMarca|in_rectangle~5 .lut_mask = 64'h7F1F000007010000;
defparam \gen_grid|rectMarca|in_rectangle~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N45
cyclonev_lcell_comb \gen_grid|rectMarca|in_rectangle~7 (
// Equation(s):
// \gen_grid|rectMarca|in_rectangle~7_combout  = ( \gen_grid|rectMarca|in_rectangle~5_combout  & ( \vgaCont|x [8] & ( (\gen_grid|rectMarca|in_rectangle~6_combout  & ((!\gen_grid|rectMarca|in_rectangle~2_combout ) # ((!\Add2~1_sumout ) # 
// (\gen_grid|rectMarca|LessThan0~0_combout )))) ) ) ) # ( \gen_grid|rectMarca|in_rectangle~5_combout  & ( !\vgaCont|x [8] & ( (\gen_grid|rectMarca|in_rectangle~6_combout  & (((!\gen_grid|rectMarca|in_rectangle~2_combout  & !\Add2~1_sumout )) # 
// (\gen_grid|rectMarca|LessThan0~0_combout ))) ) ) )

	.dataa(!\gen_grid|rectMarca|in_rectangle~2_combout ),
	.datab(!\gen_grid|rectMarca|LessThan0~0_combout ),
	.datac(!\gen_grid|rectMarca|in_rectangle~6_combout ),
	.datad(!\Add2~1_sumout ),
	.datae(!\gen_grid|rectMarca|in_rectangle~5_combout ),
	.dataf(!\vgaCont|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectMarca|in_rectangle~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectMarca|in_rectangle~7 .extended_lut = "off";
defparam \gen_grid|rectMarca|in_rectangle~7 .lut_mask = 64'h00000B0300000F0B;
defparam \gen_grid|rectMarca|in_rectangle~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N36
cyclonev_lcell_comb \gen_grid|red[0]~0 (
// Equation(s):
// \gen_grid|red[0]~0_combout  = ( \vgaCont|x [9] & ( \gen_grid|rectMarca|in_rectangle~7_combout  & ( ((\gen_grid|rectMarca|LessThan1~2_combout  & (\select~input_o  & \gen_grid|Add0~1_sumout ))) # (\gen_grid|blue[0]~0_combout ) ) ) ) # ( !\vgaCont|x [9] & ( 
// \gen_grid|rectMarca|in_rectangle~7_combout  & ( ((\select~input_o  & ((\gen_grid|Add0~1_sumout ) # (\gen_grid|rectMarca|LessThan1~2_combout )))) # (\gen_grid|blue[0]~0_combout ) ) ) ) # ( \vgaCont|x [9] & ( !\gen_grid|rectMarca|in_rectangle~7_combout  & ( 
// \gen_grid|blue[0]~0_combout  ) ) ) # ( !\vgaCont|x [9] & ( !\gen_grid|rectMarca|in_rectangle~7_combout  & ( \gen_grid|blue[0]~0_combout  ) ) )

	.dataa(!\gen_grid|rectMarca|LessThan1~2_combout ),
	.datab(!\select~input_o ),
	.datac(!\gen_grid|Add0~1_sumout ),
	.datad(!\gen_grid|blue[0]~0_combout ),
	.datae(!\vgaCont|x [9]),
	.dataf(!\gen_grid|rectMarca|in_rectangle~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~0 .extended_lut = "off";
defparam \gen_grid|red[0]~0 .lut_mask = 64'h00FF00FF13FF01FF;
defparam \gen_grid|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N15
cyclonev_lcell_comb \gen_grid|Add2~0 (
// Equation(s):
// \gen_grid|Add2~0_combout  = ( \vgaCont|x [5] & ( !\vgaCont|x [4] ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~0 .extended_lut = "off";
defparam \gen_grid|Add2~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \gen_grid|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout  = SUM(( !\gen_grid|Add2~0_combout  ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~6  = CARRY(( !\gen_grid|Add2~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Add2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h000000000000F0F0;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N9
cyclonev_lcell_comb \gen_grid|Add2~4 (
// Equation(s):
// \gen_grid|Add2~4_combout  = ( \vgaCont|x [5] & ( \vgaCont|x [4] & ( (((\vgaCont|x [7]) # (\vgaCont|x [9])) # (\vgaCont|x [8])) # (\vgaCont|x [6]) ) ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [4] & ( (((\vgaCont|x [7]) # (\vgaCont|x [9])) # (\vgaCont|x [8])) # 
// (\vgaCont|x [6]) ) ) ) # ( \vgaCont|x [5] & ( !\vgaCont|x [4] & ( (((\vgaCont|x [7]) # (\vgaCont|x [9])) # (\vgaCont|x [8])) # (\vgaCont|x [6]) ) ) ) # ( !\vgaCont|x [5] & ( !\vgaCont|x [4] & ( ((\vgaCont|x [7]) # (\vgaCont|x [9])) # (\vgaCont|x [8]) ) ) 
// )

	.dataa(!\vgaCont|x [6]),
	.datab(!\vgaCont|x [8]),
	.datac(!\vgaCont|x [9]),
	.datad(!\vgaCont|x [7]),
	.datae(!\vgaCont|x [5]),
	.dataf(!\vgaCont|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~4 .extended_lut = "off";
defparam \gen_grid|Add2~4 .lut_mask = 64'h3FFF7FFF7FFF7FFF;
defparam \gen_grid|Add2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N54
cyclonev_lcell_comb \gen_grid|Add2~2 (
// Equation(s):
// \gen_grid|Add2~2_combout  = ( \vgaCont|x [4] & ( \vgaCont|x [6] ) ) # ( !\vgaCont|x [4] & ( \vgaCont|x [6] & ( ((\vgaCont|x [8]) # (\vgaCont|x [7])) # (\vgaCont|x [5]) ) ) ) # ( \vgaCont|x [4] & ( !\vgaCont|x [6] & ( (\vgaCont|x [8]) # (\vgaCont|x [7]) ) 
// ) ) # ( !\vgaCont|x [4] & ( !\vgaCont|x [6] & ( (\vgaCont|x [8]) # (\vgaCont|x [7]) ) ) )

	.dataa(!\vgaCont|x [5]),
	.datab(gnd),
	.datac(!\vgaCont|x [7]),
	.datad(!\vgaCont|x [8]),
	.datae(!\vgaCont|x [4]),
	.dataf(!\vgaCont|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~2 .extended_lut = "off";
defparam \gen_grid|Add2~2 .lut_mask = 64'h0FFF0FFF5FFFFFFF;
defparam \gen_grid|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout  = SUM(( VCC ) + ( !\vgaCont|x [9] $ (\gen_grid|Add2~2_combout ) ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~14  = CARRY(( VCC ) + ( !\vgaCont|x [9] $ (\gen_grid|Add2~2_combout ) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|x [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Add2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~13 .lut_mask = 64'h000033CC0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~10  = CARRY(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~9 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout  = SUM(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~6  = CARRY(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~5 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout  = SUM(( !\gen_grid|Add2~4_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~22  = CARRY(( !\gen_grid|Add2~4_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Add2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout  = SUM(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~26  = CARRY(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~25 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout  = SUM(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~18  = CARRY(( GND ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~17 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N33
cyclonev_lcell_comb \gen_grid|Add2~3 (
// Equation(s):
// \gen_grid|Add2~3_combout  = ( \vgaCont|x [5] & ( \vgaCont|x [4] & ( !\vgaCont|x [8] $ (((!\vgaCont|x [7] & !\vgaCont|x [6]))) ) ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [4] & ( !\vgaCont|x [8] $ (((!\vgaCont|x [7] & !\vgaCont|x [6]))) ) ) ) # ( \vgaCont|x 
// [5] & ( !\vgaCont|x [4] & ( !\vgaCont|x [8] $ (((!\vgaCont|x [7] & !\vgaCont|x [6]))) ) ) ) # ( !\vgaCont|x [5] & ( !\vgaCont|x [4] & ( !\vgaCont|x [7] $ (!\vgaCont|x [8]) ) ) )

	.dataa(!\vgaCont|x [7]),
	.datab(gnd),
	.datac(!\vgaCont|x [6]),
	.datad(!\vgaCont|x [8]),
	.datae(!\vgaCont|x [5]),
	.dataf(!\vgaCont|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~3 .extended_lut = "off";
defparam \gen_grid|Add2~3 .lut_mask = 64'h55AA5FA05FA05FA0;
defparam \gen_grid|Add2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout  = SUM(( !\gen_grid|Add2~3_combout  ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~18  = CARRY(( !\gen_grid|Add2~3_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Add2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h000000000000F0F0;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\gen_grid|Add2~2_combout  $ ((\vgaCont|x [9])))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~14  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\gen_grid|Add2~2_combout  $ ((\vgaCont|x [9])))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\gen_grid|Add2~2_combout ),
	.datac(!\vgaCont|x [9]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~13 .lut_mask = 64'h00000000000041EB;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~10  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h0000FFFF00000A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~6  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~10  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h0000FF5500000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\gen_grid|Add2~4_combout )) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~26  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\gen_grid|Add2~4_combout )) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(!\gen_grid|Add2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~25 .lut_mask = 64'h0000BB1100000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~30  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~26  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~29 .lut_mask = 64'h0000FFFF00000A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout  = CARRY(( (\gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout  & !\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ) ) + ( VCC ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~30  ))

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~17_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~22 .lut_mask = 64'h0000000000003030;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_17~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout  = (!\gen_grid|Add2~4_combout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout )

	.dataa(gnd),
	.datab(!\gen_grid|Add2~4_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19 .lut_mask = 64'h2222222272727272;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout  & ( \vgaCont|x [9] & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ) # (\gen_grid|Add2~2_combout )))) ) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout  & ( \vgaCont|x [9] & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Add2~2_combout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout )))) ) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout  & ( !\vgaCont|x [9] 
// & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((!\gen_grid|Add2~2_combout ) # 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout )))) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout  & ( !\vgaCont|x [9] & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((!\gen_grid|Add2~2_combout  & \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout )))) ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Add2~2_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ),
	.dataf(!\vgaCont|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25 .lut_mask = 64'h4474777444477747;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N6
cyclonev_lcell_comb \vgaCont|LessThan0~0 (
// Equation(s):
// \vgaCont|LessThan0~0_combout  = ( \vgaCont|x [5] ) # ( !\vgaCont|x [5] & ( \vgaCont|x [4] ) )

	.dataa(gnd),
	.datab(!\vgaCont|x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|LessThan0~0 .extended_lut = "off";
defparam \vgaCont|LessThan0~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \vgaCont|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout  = SUM(( VCC ) + ( !\vgaCont|x [7] $ (((\vgaCont|x [6] & \vgaCont|LessThan0~0_combout ))) ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~22  = CARRY(( VCC ) + ( !\vgaCont|x [7] $ (((\vgaCont|x [6] & \vgaCont|LessThan0~0_combout ))) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|x [7]),
	.datac(!\vgaCont|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h0000333C0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (!\gen_grid|Add2~3_combout )) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~18  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (!\gen_grid|Add2~3_combout )) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~22  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Add2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~17 .lut_mask = 64'h0000AF050000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~14  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~10  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h0000FFFF000010DC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~6  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~30  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~29 .lut_mask = 64'h0000E2C000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~26 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~29_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~26 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~26 .lut_mask = 64'h0000FB510000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_18~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40 .lut_mask = 64'h2222222222222222;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41 .lut_mask = 64'h000000000A0A0A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ))) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ))) ) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout )))) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ))) ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22 .lut_mask = 64'h00045504AAAEFFAE;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout  = ( \gen_grid|Add2~2_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (\vgaCont|x [9])))) ) ) # ( !\gen_grid|Add2~2_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout 
//  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & (!\vgaCont|x [9])))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datac(!\vgaCont|x [9]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~13_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Add2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47 .lut_mask = 64'h1054105401450145;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ) # ((!\gen_grid|Add2~3_combout )))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (!\gen_grid|Add2~3_combout ))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Add2~3_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29 .lut_mask = 64'h10BA10BA54FE54FE;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N57
cyclonev_lcell_comb \gen_grid|rectBGLeft|LessThan1~1 (
// Equation(s):
// \gen_grid|rectBGLeft|LessThan1~1_combout  = ( !\vgaCont|LessThan0~0_combout  & ( \vgaCont|x [6] ) ) # ( \vgaCont|LessThan0~0_combout  & ( !\vgaCont|x [6] ) ) # ( !\vgaCont|LessThan0~0_combout  & ( !\vgaCont|x [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaCont|LessThan0~0_combout ),
	.dataf(!\vgaCont|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|rectBGLeft|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|rectBGLeft|LessThan1~1 .extended_lut = "off";
defparam \gen_grid|rectBGLeft|LessThan1~1 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \gen_grid|rectBGLeft|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N51
cyclonev_lcell_comb \gen_grid|Add2~1 (
// Equation(s):
// \gen_grid|Add2~1_combout  = ( \vgaCont|LessThan0~0_combout  & ( !\vgaCont|x [6] ) ) # ( !\vgaCont|LessThan0~0_combout  & ( \vgaCont|x [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [6]),
	.datad(gnd),
	.datae(!\vgaCont|LessThan0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Add2~1 .extended_lut = "off";
defparam \gen_grid|Add2~1 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \gen_grid|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout  = SUM(( \gen_grid|Add2~1_combout  ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~6  = CARRY(( \gen_grid|Add2~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Add2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (!\vgaCont|x [7] $ ((!\gen_grid|rectBGLeft|LessThan1~1_combout )))) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~26  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (!\vgaCont|x [7] $ ((!\gen_grid|rectBGLeft|LessThan1~1_combout )))) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\vgaCont|x [7]),
	.datac(!\gen_grid|rectBGLeft|LessThan1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h0000EB410000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~22  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~18  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~22  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~47_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~17 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~14  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~10  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~40_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56 .lut_mask = 64'h3333333300000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[157]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59 .lut_mask = 64'h0303030333333333;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~30 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~10  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~29_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~56_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~30 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~30 .lut_mask = 64'h0000ACA00000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_19~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18 .lut_mask = 64'h00000000FFFF0000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20 .lut_mask = 64'h0000000000FF00FF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout )) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ))))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~9_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43 .lut_mask = 64'h0415041504040404;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout )))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout  = (\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout  & !\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~17_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50 .lut_mask = 64'h0F000F000F000F00;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ) # (!\gen_grid|Add2~3_combout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & !\gen_grid|Add2~3_combout )) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\gen_grid|Add2~3_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51 .lut_mask = 64'h050005000F0A0F0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (!\gen_grid|rectBGLeft|LessThan1~1_combout  $ 
// (((!\vgaCont|x [7]))))) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ) ) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (!\gen_grid|rectBGLeft|LessThan1~1_combout  $ 
// (((!\vgaCont|x [7]))))) ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ) ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\gen_grid|rectBGLeft|LessThan1~1_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ),
	.datad(!\vgaCont|x [7]),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33 .lut_mask = 64'h0A0A1B4E5F5F1B4E;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (!\vgaCont|LessThan0~0_combout  $ ((!\vgaCont|x [6])))) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~14  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (!\vgaCont|LessThan0~0_combout  $ ((!\vgaCont|x [6])))) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~6  ))

	.dataa(!\vgaCont|LessThan0~0_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\vgaCont|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000ED210000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~30  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~30  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~26  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~50_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~51_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000ACA000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~22  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~18  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~22  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~42_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~17 .lut_mask = 64'h0000FFFF00001D3F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~10 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout )))) ) + ( VCC ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~9_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~18_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[172]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~10 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~10 .lut_mask = 64'h0000000000004777;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_20~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[171]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23 .lut_mask = 64'h0000000055555555;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ) ) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout  & \gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(gnd),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45 .lut_mask = 64'h000003030000F3F3;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout  & 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30 .lut_mask = 64'h0F440F440F770F77;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ) # (!\gen_grid|rectBGLeft|LessThan1~1_combout  $ (!\vgaCont|x [7])))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout  & (!\gen_grid|rectBGLeft|LessThan1~1_combout  $ (!\vgaCont|x [7])))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\gen_grid|rectBGLeft|LessThan1~1_combout ),
	.datad(!\vgaCont|x [7]),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55 .lut_mask = 64'h0110011045544554;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout )) # (\gen_grid|Add2~1_combout ))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Add2~1_combout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\gen_grid|Add2~1_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout  = SUM(( !\vgaCont|x [4] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~10  = CARRY(( !\vgaCont|x [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h000000000000CCCC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (!\vgaCont|x [4] $ ((\vgaCont|x [5])))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~6  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (!\vgaCont|x [4] $ ((\vgaCont|x [5])))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\vgaCont|x [4]),
	.datac(!\vgaCont|x [5]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h00000000000041EB;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~18  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~30  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~54_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~55_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~29 .lut_mask = 64'h0000E4A000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~30  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~26  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout )))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~22  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout )))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~26  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~44_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~45_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~21 .lut_mask = 64'h0000FFFF00002777;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~14 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout ))) ) + ( VCC ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~22  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~21_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~17_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[179]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~14 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~14 .lut_mask = 64'h0000000000001B5F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_21~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((!\gen_grid|Add2~0_combout )))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((!\gen_grid|Add2~0_combout ))))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\gen_grid|Add2~0_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0 .lut_mask = 64'h11301130DDFCDDFC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  = SUM(( \vgaCont|x [3] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~10  = CARRY(( \vgaCont|x [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout  = SUM(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (!\vgaCont|x [4])) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~14  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (!\vgaCont|x [4])) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000AF050000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~6  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6 .lut_mask = 64'h00000000CCCCCCCC;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24 .lut_mask = 64'h00000000FF00FF00;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout  = (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[178]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27 .lut_mask = 64'h0505050505050505;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ) # (\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout )) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[169]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49 .lut_mask = 64'h0404040415151515;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout )))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ))))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34 .lut_mask = 64'h00530053FF53FF53;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Add2~1_combout ) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.datad(!\gen_grid|Add2~1_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39 .lut_mask = 64'h0505050500550055;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~22  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~39_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~22  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~30  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~30  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~26  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~48_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~49_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h0000E4A000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~18 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~26  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~21_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~24_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[186]~27_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~18 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~18 .lut_mask = 64'h0000ACA00000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_22~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout  = (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((!\gen_grid|Add2~0_combout )))))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\gen_grid|Add2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7 .lut_mask = 64'h1310131013101310;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((!\vgaCont|x [4]))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout )) # (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ),
	.datad(!\vgaCont|x [4]),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3 .lut_mask = 64'h4747474777447744;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout  = SUM(( \vgaCont|x [2] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~18  = CARRY(( \vgaCont|x [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\vgaCont|x [3]))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~10  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\vgaCont|x [3]))) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.datac(!\vgaCont|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000000000002727;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~14  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~6  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~6_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~7_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~5 .lut_mask = 64'h0000ACA000000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout  = (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[185]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31 .lut_mask = 64'h0033003300330033;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52 .lut_mask = 64'h00000000FF00FF00;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y80_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout  & ( 
// (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[176]~33_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_20~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53 .lut_mask = 64'h000300030F030F03;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ) # 
// ((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout )))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout )))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~26  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~30  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~26  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~52_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~29 .lut_mask = 64'h0000FFFF00001B5F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout )) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout ))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~28_combout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~25_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[193]~31_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~22 .lut_mask = 64'h0000CAC00000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_23~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N48
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout )) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout )) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1 .lut_mask = 64'h0F550F550F330F33;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N57
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout  = ( \vgaCont|x [4] & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout )) ) ) # ( !\vgaCont|x [4] & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9 .lut_mask = 64'h1515151504040404;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N45
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout )))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ) # ((\vgaCont|x [3])))) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout )))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\vgaCont|x [3]))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\vgaCont|x [3]),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~25 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout  = SUM(( \vgaCont|x [1] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~26  = CARRY(( \vgaCont|x [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|x [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~25 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~25 .lut_mask = 64'h0000000000003333;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\vgaCont|x [2])) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~26  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~10  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\vgaCont|x [2])) ) + ( VCC ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~26  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|x [2]),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h00000000000005AF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~18  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~18  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~6  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~9_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~5 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~14  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N54
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N42
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout  = (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[192]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35 .lut_mask = 64'h0505050505050505;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y80_N24
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36 .lut_mask = 64'h3333333300000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout  = (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// ((\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ))))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[183]~15_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37 .lut_mask = 64'h0145014501450145;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~29 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout  = SUM(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout )))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~30  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout )))) ) + ( GND ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~36_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~29 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~29 .lut_mask = 64'h0000FFFF00002777;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~30  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~29_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[200]~35_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_25~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N36
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ))) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout )))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[197]~3_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~13_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout  & ( 
// (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ))) # (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\vgaCont|x [2])) ) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout  ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\vgaCont|x [2])) ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\vgaCont|x [2]),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~17_sumout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5 .lut_mask = 64'h000011BBFFFF11BB;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N24
cyclonev_lcell_comb \gen_grid|LessThan2~2 (
// Equation(s):
// \gen_grid|LessThan2~2_combout  = ( !\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ) # 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout )))) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ( 
// ((!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ) # ((!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ) # 
// (!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout )))) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~2_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~1_combout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout ),
	.datag(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan2~2 .extended_lut = "on";
defparam \gen_grid|LessThan2~2 .lut_mask = 64'hFFFFFFFFFEFEFFFC;
defparam \gen_grid|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N33
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout  & ( !\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout  = ( \vgaCont|x [3] & ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  ) ) ) # ( !\vgaCont|x [3] & ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ) ) ) ) # ( \vgaCont|x [3] & ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(!\vgaCont|x [3]),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11 .lut_mask = 64'h000003030C0C0F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N0
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~30 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout  = CARRY(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~30 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~30 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N3
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\vgaCont|x [1])) ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout  ))

	.dataa(!\vgaCont|x [1]),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~25_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h0000EE220000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N6
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~5 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~6  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[211]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~5 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N9
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~9 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~6  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~10  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~6  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~17_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[204]~11_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~9 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~9 .lut_mask = 64'h0000D88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N12
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout  = SUM(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~10  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~14  = CARRY(( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout  ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[213]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N30
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N51
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ) ) ) # ( !\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[190]~0_combout ),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13 .lut_mask = 64'h0055005500330033;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N15
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~14  ))
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~18  = CARRY(( GND ) + ( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout )))) ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~14  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~13_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[206]~13_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout ),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~17 .lut_mask = 64'h0000B88800000000;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N48
cyclonev_lcell_comb \gen_grid|LessThan2~0 (
// Equation(s):
// \gen_grid|LessThan2~0_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout )) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan2~0 .extended_lut = "off";
defparam \gen_grid|LessThan2~0 .lut_mask = 64'h0000000001010101;
defparam \gen_grid|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N39
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout  = (!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N27
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout  & ( \gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[199]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N18
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout  = CARRY(( (!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout )) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout ) # (\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout )))) ) + ( VCC ) + ( 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~18  ))

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~29_sumout ),
	.datab(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~14_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|StageOut[207]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h000000000000535F;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N21
cyclonev_lcell_comb \gen_grid|Mod0|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod0|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod0|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N24
cyclonev_lcell_comb \gen_grid|blue~1 (
// Equation(s):
// \gen_grid|blue~1_combout  = ( \vgaCont|x [5] & ( \gen_grid|rectBGLeft|LessThan1~0_combout  & ( (!\vgaCont|x [9] & (\vgaCont|x [6])) # (\vgaCont|x [9] & (!\vgaCont|x [6] & !\vgaCont|x [4])) ) ) ) # ( !\vgaCont|x [5] & ( 
// \gen_grid|rectBGLeft|LessThan1~0_combout  & ( (!\vgaCont|x [9] & (\vgaCont|x [6] & \vgaCont|x [4])) # (\vgaCont|x [9] & (!\vgaCont|x [6])) ) ) ) # ( \vgaCont|x [5] & ( !\gen_grid|rectBGLeft|LessThan1~0_combout  & ( !\vgaCont|x [9] ) ) ) # ( !\vgaCont|x 
// [5] & ( !\gen_grid|rectBGLeft|LessThan1~0_combout  & ( !\vgaCont|x [9] ) ) )

	.dataa(gnd),
	.datab(!\vgaCont|x [9]),
	.datac(!\vgaCont|x [6]),
	.datad(!\vgaCont|x [4]),
	.datae(!\vgaCont|x [5]),
	.dataf(!\gen_grid|rectBGLeft|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|blue~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|blue~1 .extended_lut = "off";
defparam \gen_grid|blue~1 .lut_mask = 64'hCCCCCCCC303C3C0C;
defparam \gen_grid|blue~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N0
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( \vgaCont|y [4] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( \vgaCont|y [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N3
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \vgaCont|y [5] ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( \vgaCont|y [5] ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\vgaCont|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005555;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N6
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( \vgaCont|y [6] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~18  = CARRY(( \vgaCont|y [6] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N9
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \vgaCont|y [7] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~18  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~22  = CARRY(( \vgaCont|y [7] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\vgaCont|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FFFF00005555;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N12
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( \vgaCont|y [8] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~22  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~26  = CARRY(( \vgaCont|y [8] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N15
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( \vgaCont|y [9] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~26  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( \vgaCont|y [9] ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\vgaCont|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF00005555;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N18
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N57
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout  = (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N30
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \vgaCont|y [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N30
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( \vgaCont|y [3] ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( \vgaCont|y [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vgaCont|y [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000000000003333;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N33
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [4])) ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~14  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [4])) ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\vgaCont|y [4]),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000005F5;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N36
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [5])) ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~14  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [5])) ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\vgaCont|y [5]),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000FFFF000005F5;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N39
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( GND ) + ( (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~22  = CARRY(( GND ) + ( (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000F00000000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N42
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [7])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~22  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\vgaCont|y [7])) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\vgaCont|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FC3000000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N27
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout  = (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N15
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout  = (\vgaCont|y [8] & \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout )

	.dataa(!\vgaCont|y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24 .lut_mask = 64'h0055005500550055;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N45
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~26  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~30  = CARRY(( (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000FFFF00005F5F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N48
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\vgaCont|y [9]))) ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datac(!\vgaCont|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000000000002727;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N51
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N30
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout  = ( !\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20 .lut_mask = 64'h00FF00FF00000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N54
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout  & ( !\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21 .lut_mask = 64'h00000000AAAAAAAA;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N54
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout  = ( \vgaCont|y [7] & ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22 .lut_mask = 64'h000000000F0F0F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N12
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~15_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[37]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17 .lut_mask = 64'h0055005555555555;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N54
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout  = ( !\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N57
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout  ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout  & ( 
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y79_N24
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout  = (!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N51
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout  = ( \vgaCont|y [5] & ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N15
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout  = (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N39
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & \vgaCont|y [4]) ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\vgaCont|y [4]),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10 .lut_mask = 64'h0505050500550055;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N27
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout  ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout  & ( 
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N30
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( VCC ) + ( \vgaCont|y [2] ) + ( !VCC ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~6  = CARRY(( VCC ) + ( \vgaCont|y [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000FF000000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N33
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\vgaCont|y [3]))) ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~14  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\vgaCont|y [3]))) ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datab(!\vgaCont|y [3]),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000000000005353;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N36
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~14  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~18  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N39
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout )))) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~18  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~10  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout )))) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF00004777;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N42
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~26  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N45
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~26  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~30  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ))) ) + ( GND ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000FFFF0000353F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N48
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~25_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[39]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000EC200000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N51
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y79_N18
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout  ) ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[38]~22_combout ),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23 .lut_mask = 64'h000000003333FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N24
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ))) ) ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~3_combout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 64'h00550055003F003F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N12
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout  & ( !\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N6
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout  ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout  & ( 
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout  ) )

	.dataa(gnd),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 64'h33333333FFFFFFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N24
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout  & ( !\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6 .lut_mask = 64'h0000F0F00000F0F0;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N36
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout  = (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout )) # (\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\vgaCont|y [3])))))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\vgaCont|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7 .lut_mask = 64'h0213021302130213;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N9
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout  ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout  & ( 
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N0
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout  = SUM(( \vgaCont|y[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~26  = CARRY(( \vgaCont|y[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000000000000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N3
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\vgaCont|y [2]))) ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~26  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~14  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\vgaCont|y [2]))) ) + ( VCC ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\vgaCont|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000000000002727;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N6
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~14  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~10  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N9
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~18  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~9_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~10_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000CAC000000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N12
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~18  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~6  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N15
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~30  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~14_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~17_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000E2C000000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N18
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout )))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout )) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout ))) ) + ( VCC ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~30  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~20_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~29_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[46]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h000000000000353F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N21
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N57
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout ))) # (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\vgaCont|y [2])) ) ) # ( !\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( 
// (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout ))) # (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout )) ) )

	.dataa(!\vgaCont|y [2]),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0 .lut_mask = 64'h03CF03CF11DD11DD;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N30
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~30 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout  = CARRY(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~30 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~30 .lut_mask = 64'h00000000000000FF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N33
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout  = CARRY(( VCC ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout ))) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\vgaCont|y[1]~DUPLICATE_q )) ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout  ))

	.dataa(gnd),
	.datab(!\vgaCont|y[1]~DUPLICATE_q ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N36
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~6  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N54
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout ))) # (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout )) ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout ))) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[43]~11_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12 .lut_mask = 64'h303F303F35353535;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N39
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~6  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~10  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~6  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000B88800000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N42
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout  = SUM(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~10  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~14  = CARRY(( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout  ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N24
cyclonev_lcell_comb \gen_grid|LessThan3~1 (
// Equation(s):
// \gen_grid|LessThan3~1_combout  = ( !\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( ((!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ) # ((!\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ) # 
// ((!\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ) # (!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout )))) ) ) # ( \gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( 
// (!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ) # ((!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ) # ((!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ) # 
// ((!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout )))) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datag(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan3~1 .extended_lut = "on";
defparam \gen_grid|LessThan3~1 .lut_mask = 64'hFFFFFFFFFFFCFEFE;
defparam \gen_grid|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N45
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout  = SUM(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~14  ))
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~18  = CARRY(( GND ) + ( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout )))) ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000B88800000000;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N54
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout  = (!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  & \gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N57
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[45]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19 .lut_mask = 64'h0000000055555555;
defparam \gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N48
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout  = CARRY(( (!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout )) # 
// (\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout ) # (\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout )))) ) + ( VCC ) + ( 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~29_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~13_combout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|StageOut[53]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h0000000000004777;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N51
cyclonev_lcell_comb \gen_grid|Mod1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_grid|Mod1|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \gen_grid|Mod1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N0
cyclonev_lcell_comb \gen_grid|LessThan3~0 (
// Equation(s):
// \gen_grid|LessThan3~0_combout  = ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  & ( !\gen_grid|LessThan3~1_combout  ) ) ) # ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout  & ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  & ( !\gen_grid|LessThan3~1_combout  ) ) ) # ( \gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout  & ( 
// !\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout  & ( (\gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout  & (\gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout  & 
// \gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout )) ) ) )

	.dataa(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.datab(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~13_sumout ),
	.datac(!\gen_grid|LessThan3~1_combout ),
	.datad(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~17_sumout ),
	.dataf(!\gen_grid|Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan3~0 .extended_lut = "off";
defparam \gen_grid|LessThan3~0 .lut_mask = 64'h00000011F0F0F0F0;
defparam \gen_grid|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N48
cyclonev_lcell_comb \gen_grid|blue~2 (
// Equation(s):
// \gen_grid|blue~2_combout  = ( \vgaCont|x [9] & ( !\gen_grid|LessThan3~0_combout  & ( (\gen_grid|blue~1_combout  & ((!\gen_grid|Add0~1_sumout ) # ((!\gen_grid|rectMarca|LessThan1~2_combout ) # (!\gen_grid|rectMarca|in_rectangle~7_combout )))) ) ) ) # ( 
// !\vgaCont|x [9] & ( !\gen_grid|LessThan3~0_combout  & ( (\gen_grid|blue~1_combout  & ((!\gen_grid|rectMarca|in_rectangle~7_combout ) # ((!\gen_grid|Add0~1_sumout  & !\gen_grid|rectMarca|LessThan1~2_combout )))) ) ) )

	.dataa(!\gen_grid|Add0~1_sumout ),
	.datab(!\gen_grid|blue~1_combout ),
	.datac(!\gen_grid|rectMarca|LessThan1~2_combout ),
	.datad(!\gen_grid|rectMarca|in_rectangle~7_combout ),
	.datae(!\vgaCont|x [9]),
	.dataf(!\gen_grid|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|blue~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|blue~2 .extended_lut = "off";
defparam \gen_grid|blue~2 .lut_mask = 64'h3320333200000000;
defparam \gen_grid|blue~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N21
cyclonev_lcell_comb \gen_grid|red[0]~1 (
// Equation(s):
// \gen_grid|red[0]~1_combout  = ( \gen_grid|rectMarca|LessThan1~2_combout  & ( \gen_grid|rectMarca|in_rectangle~7_combout  & ( (\select~input_o  & ((!\vgaCont|x [9]) # (\gen_grid|Add0~1_sumout ))) ) ) ) # ( !\gen_grid|rectMarca|LessThan1~2_combout  & ( 
// \gen_grid|rectMarca|in_rectangle~7_combout  & ( (\gen_grid|Add0~1_sumout  & (!\vgaCont|x [9] & \select~input_o )) ) ) )

	.dataa(!\gen_grid|Add0~1_sumout ),
	.datab(!\vgaCont|x [9]),
	.datac(!\select~input_o ),
	.datad(gnd),
	.datae(!\gen_grid|rectMarca|LessThan1~2_combout ),
	.dataf(!\gen_grid|rectMarca|in_rectangle~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~1 .extended_lut = "off";
defparam \gen_grid|red[0]~1 .lut_mask = 64'h0000000004040D0D;
defparam \gen_grid|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N30
cyclonev_lcell_comb \gen_grid|red[1]~2 (
// Equation(s):
// \gen_grid|red[1]~2_combout  = ( \gen_grid|blue[0]~0_combout  & ( \gen_grid|red[0]~1_combout  ) ) # ( !\gen_grid|blue[0]~0_combout  & ( \gen_grid|red[0]~1_combout  ) ) # ( \gen_grid|blue[0]~0_combout  & ( !\gen_grid|red[0]~1_combout  ) ) # ( 
// !\gen_grid|blue[0]~0_combout  & ( !\gen_grid|red[0]~1_combout  & ( (\gen_grid|blue~2_combout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  & ((!\gen_grid|LessThan2~0_combout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  & (\gen_grid|LessThan2~2_combout )))) ) ) )

	.dataa(!\gen_grid|LessThan2~2_combout ),
	.datab(!\gen_grid|LessThan2~0_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\gen_grid|blue~2_combout ),
	.datae(!\gen_grid|blue[0]~0_combout ),
	.dataf(!\gen_grid|red[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~2 .extended_lut = "off";
defparam \gen_grid|red[1]~2 .lut_mask = 64'h00C5FFFFFFFFFFFF;
defparam \gen_grid|red[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N42
cyclonev_lcell_comb \gen_grid|green[0]~0 (
// Equation(s):
// \gen_grid|green[0]~0_combout  = ( \vgaCont|x [9] & ( \gen_grid|rectMarca|in_rectangle~7_combout  & ( ((\gen_grid|rectMarca|LessThan1~2_combout  & (!\select~input_o  & \gen_grid|Add0~1_sumout ))) # (\gen_grid|blue[0]~0_combout ) ) ) ) # ( !\vgaCont|x [9] & 
// ( \gen_grid|rectMarca|in_rectangle~7_combout  & ( ((!\select~input_o  & ((\gen_grid|Add0~1_sumout ) # (\gen_grid|rectMarca|LessThan1~2_combout )))) # (\gen_grid|blue[0]~0_combout ) ) ) ) # ( \vgaCont|x [9] & ( !\gen_grid|rectMarca|in_rectangle~7_combout  
// & ( \gen_grid|blue[0]~0_combout  ) ) ) # ( !\vgaCont|x [9] & ( !\gen_grid|rectMarca|in_rectangle~7_combout  & ( \gen_grid|blue[0]~0_combout  ) ) )

	.dataa(!\gen_grid|rectMarca|LessThan1~2_combout ),
	.datab(!\select~input_o ),
	.datac(!\gen_grid|Add0~1_sumout ),
	.datad(!\gen_grid|blue[0]~0_combout ),
	.datae(!\vgaCont|x [9]),
	.dataf(!\gen_grid|rectMarca|in_rectangle~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|green[0]~0 .extended_lut = "off";
defparam \gen_grid|green[0]~0 .lut_mask = 64'h00FF00FF4CFF04FF;
defparam \gen_grid|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N0
cyclonev_lcell_comb \gen_grid|green[0]~1 (
// Equation(s):
// \gen_grid|green[0]~1_combout  = ( \vgaCont|x [9] & ( \gen_grid|rectMarca|in_rectangle~7_combout  & ( (\gen_grid|rectMarca|LessThan1~2_combout  & (!\select~input_o  & \gen_grid|Add0~1_sumout )) ) ) ) # ( !\vgaCont|x [9] & ( 
// \gen_grid|rectMarca|in_rectangle~7_combout  & ( (!\select~input_o  & ((\gen_grid|Add0~1_sumout ) # (\gen_grid|rectMarca|LessThan1~2_combout ))) ) ) )

	.dataa(!\gen_grid|rectMarca|LessThan1~2_combout ),
	.datab(!\select~input_o ),
	.datac(!\gen_grid|Add0~1_sumout ),
	.datad(gnd),
	.datae(!\vgaCont|x [9]),
	.dataf(!\gen_grid|rectMarca|in_rectangle~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|green[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|green[0]~1 .extended_lut = "off";
defparam \gen_grid|green[0]~1 .lut_mask = 64'h000000004C4C0404;
defparam \gen_grid|green[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N33
cyclonev_lcell_comb \gen_grid|green[1]~2 (
// Equation(s):
// \gen_grid|green[1]~2_combout  = ( \gen_grid|blue[0]~0_combout  & ( \gen_grid|green[0]~1_combout  ) ) # ( !\gen_grid|blue[0]~0_combout  & ( \gen_grid|green[0]~1_combout  ) ) # ( \gen_grid|blue[0]~0_combout  & ( !\gen_grid|green[0]~1_combout  ) ) # ( 
// !\gen_grid|blue[0]~0_combout  & ( !\gen_grid|green[0]~1_combout  & ( (\gen_grid|blue~2_combout  & ((!\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  & ((!\gen_grid|LessThan2~0_combout ))) # 
// (\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  & (\gen_grid|LessThan2~2_combout )))) ) ) )

	.dataa(!\gen_grid|LessThan2~2_combout ),
	.datab(!\gen_grid|LessThan2~0_combout ),
	.datac(!\gen_grid|blue~2_combout ),
	.datad(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\gen_grid|blue[0]~0_combout ),
	.dataf(!\gen_grid|green[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|green[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|green[1]~2 .extended_lut = "off";
defparam \gen_grid|green[1]~2 .lut_mask = 64'h0C05FFFFFFFFFFFF;
defparam \gen_grid|green[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N51
cyclonev_lcell_comb \gen_grid|LessThan2~1 (
// Equation(s):
// \gen_grid|LessThan2~1_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout  & ( (\gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout  & \gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout ) ) )

	.dataa(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~13_sumout ),
	.datab(gnd),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|LessThan2~1 .extended_lut = "off";
defparam \gen_grid|LessThan2~1 .lut_mask = 64'h0000000005050505;
defparam \gen_grid|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N39
cyclonev_lcell_comb \gen_grid|blue[1]~3 (
// Equation(s):
// \gen_grid|blue[1]~3_combout  = ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( \gen_grid|LessThan2~2_combout  & ( (!\gen_grid|blue[0]~0_combout  & !\gen_grid|blue~2_combout ) ) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( \gen_grid|LessThan2~2_combout  & ( (!\gen_grid|blue[0]~0_combout  & ((!\gen_grid|blue~2_combout ) # ((\gen_grid|LessThan2~1_combout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout )))) ) ) ) # ( \gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( !\gen_grid|LessThan2~2_combout  & ( !\gen_grid|blue[0]~0_combout  ) ) ) # ( 
// !\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( !\gen_grid|LessThan2~2_combout  & ( (!\gen_grid|blue[0]~0_combout  & ((!\gen_grid|blue~2_combout ) # ((\gen_grid|LessThan2~1_combout  & 
// \gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout )))) ) ) )

	.dataa(!\gen_grid|LessThan2~1_combout ),
	.datab(!\gen_grid|blue[0]~0_combout ),
	.datac(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~17_sumout ),
	.datad(!\gen_grid|blue~2_combout ),
	.datae(!\gen_grid|Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.dataf(!\gen_grid|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|blue[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|blue[1]~3 .extended_lut = "off";
defparam \gen_grid|blue[1]~3 .lut_mask = 64'hCC04CCCCCC04CC00;
defparam \gen_grid|blue[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
