$date
	Sun Aug 02 20:18:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla4 $end
$var wire 1 ! Y $end
$var wire 1 " out0 $end
$var wire 1 # out1 $end
$var wire 1 $ out10 $end
$var wire 1 % out11 $end
$var wire 1 & out12 $end
$var wire 1 ' out2 $end
$var wire 1 ( out3 $end
$var wire 1 ) out4 $end
$var wire 1 * out5 $end
$var wire 1 + out6 $end
$var wire 1 , out7 $end
$var wire 1 - out8 $end
$var wire 1 . out9 $end
$var reg 1 / A $end
$var reg 1 0 B $end
$var reg 1 1 C $end
$var reg 1 2 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0!
0)
0(
12
#2
1!
1)
0'
1(
11
02
#3
0(
12
#4
0!
0*
0#
1'
1(
10
01
02
#5
0+
1*
0(
12
#6
1!
1+
0'
1(
11
02
#7
0(
12
#8
0"
1#
1'
1(
1/
00
01
02
#9
0!
0,
0(
12
#10
1!
1,
0'
1(
11
02
#11
0!
0-
0(
12
#12
0.
1-
0#
1'
1(
10
01
02
#13
0$
1.
0(
12
#14
0%
1$
0'
1(
11
02
#15
0&
1%
0(
12
