[2025-09-18 06:19:56] START suite=qualcomm_srv trace=srv441_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv441_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3345159 heartbeat IPC: 2.989 cumulative IPC: 2.989 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6165324 heartbeat IPC: 3.546 cumulative IPC: 3.244 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6165324 cumulative IPC: 3.244 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6165324 cumulative IPC: 3.244 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 12001904 heartbeat IPC: 1.713 cumulative IPC: 1.713 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 18109077 heartbeat IPC: 1.637 cumulative IPC: 1.675 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 23918671 heartbeat IPC: 1.721 cumulative IPC: 1.69 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 29712253 heartbeat IPC: 1.726 cumulative IPC: 1.699 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 35435216 heartbeat IPC: 1.747 cumulative IPC: 1.708 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 41064546 heartbeat IPC: 1.776 cumulative IPC: 1.719 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 47034151 heartbeat IPC: 1.675 cumulative IPC: 1.713 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 52842916 heartbeat IPC: 1.722 cumulative IPC: 1.714 (Simulation time: 00 hr 09 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv441_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000023 cycles: 58520435 heartbeat IPC: 1.761 cumulative IPC: 1.719 (Simulation time: 00 hr 09 min 53 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 57912233 cumulative IPC: 1.727 (Simulation time: 00 hr 10 min 49 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 57912233 cumulative IPC: 1.727 (Simulation time: 00 hr 10 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv441_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.727 instructions: 100000001 cycles: 57912233
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.35 Average ROB Occupancy at Mispredict: 86.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00064
BRANCH_INDIRECT: 0.00684
BRANCH_CONDITIONAL: 5.34
BRANCH_DIRECT_CALL: 0.00097
BRANCH_INDIRECT_CALL: 0.00166
BRANCH_RETURN: 0.00055


====Backend Stall Breakdown====
ROB_STALL: 857967
LQ_STALL: 0
SQ_STALL: 1351584


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 163.69604
REPLAY_LOAD: 97.43221
NON_REPLAY_LOAD: 11.876457

== Total ==
ADDR_TRANS: 198727
REPLAY_LOAD: 141569
NON_REPLAY_LOAD: 517671

== Counts ==
ADDR_TRANS: 1214
REPLAY_LOAD: 1453
NON_REPLAY_LOAD: 43588

cpu0->cpu0_STLB TOTAL        ACCESS:     950776 HIT:     907320 MISS:      43456 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     950776 HIT:     907320 MISS:      43456 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 228.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     903516 HIT:     451542 MISS:     451974 MSHR_MERGE:      95650
cpu0->cpu0_L2C LOAD         ACCESS:     500693 HIT:     316058 MISS:     184635 MSHR_MERGE:      25121
cpu0->cpu0_L2C RFO          ACCESS:      71303 HIT:       7238 MISS:      64065 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     137387 HIT:      15561 MISS:     121826 MSHR_MERGE:      70529
cpu0->cpu0_L2C WRITE        ACCESS:      96301 HIT:      95620 MISS:        681 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97832 HIT:      17065 MISS:      80767 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     122473 ISSUED:     122004 USEFUL:      26161 USELESS:       2293
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.07 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15024695 HIT:   14582222 MISS:     442473 MSHR_MERGE:     137517
cpu0->cpu0_L1I LOAD         ACCESS:   15024695 HIT:   14582222 MISS:     442473 MSHR_MERGE:     137517
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27628517 HIT:   26734340 MISS:     894177 MSHR_MERGE:     513583
cpu0->cpu0_L1D LOAD         ACCESS:   14896504 HIT:   14507276 MISS:     389228 MSHR_MERGE:     193491
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     596773 HIT:     554735 MISS:      42038 MSHR_MERGE:      26316
cpu0->cpu0_L1D WRITE        ACCESS:   12030853 HIT:   11666093 MISS:     364760 MSHR_MERGE:     293457
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104387 HIT:       6236 MISS:      98151 MSHR_MERGE:        319
cpu0->cpu0_L1D PREFETCH REQUESTED:    3495238 ISSUED:     596781 USEFUL:       2490 USELESS:       1427
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12825091 HIT:   12715610 MISS:     109481 MSHR_MERGE:      62784
cpu0->cpu0_ITLB LOAD         ACCESS:   12825091 HIT:   12715610 MISS:     109481 MSHR_MERGE:      62784
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.51 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24941300 HIT:   23614275 MISS:    1327025 MSHR_MERGE:     422946
cpu0->cpu0_DTLB LOAD         ACCESS:   24941300 HIT:   23614275 MISS:    1327025 MSHR_MERGE:     422946
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.45 cycles
cpu0->LLC TOTAL        ACCESS:     439841 HIT:     185481 MISS:     254360 MSHR_MERGE:      14605
cpu0->LLC LOAD         ACCESS:     159514 HIT:      45804 MISS:     113710 MSHR_MERGE:       2336
cpu0->LLC RFO          ACCESS:      64065 HIT:      17599 MISS:      46466 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      51295 HIT:       9511 MISS:      41784 MSHR_MERGE:      12269
cpu0->LLC WRITE        ACCESS:      84200 HIT:      83983 MISS:        217 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80767 HIT:      28584 MISS:      52183 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8675
  ROW_BUFFER_MISS:     230763
  AVG DBUS CONGESTED CYCLE: 6.118
Channel 0 WQ ROW_BUFFER_HIT:      11418
  ROW_BUFFER_MISS:      48861
  FULL:          0
Channel 0 REFRESHES ISSUED:       4826

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1035541        11834         7592        26157
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          234          385         2762         7700
  STLB miss resolved @ L2C                0          526         2380         5167        22323
  STLB miss resolved @ LLC                0          757         4024         5423        24128
  STLB miss resolved @ MEM                0         1143         8110        16593        47909

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28263         2154        54649         3032         1237
---------------------------------------------------------------
  STLB miss resolved @ L1D               26            8           43          612          303
  STLB miss resolved @ L2C               11           31           27          148           46
  STLB miss resolved @ LLC               40           22          128         1935          558
  STLB miss resolved @ MEM               20            7           63         1026          759
[2025-09-18 06:30:45] END   suite=qualcomm_srv trace=srv441_ap (rc=0)
