OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/picorv32a/runs/RUN_2024.07.21_15.03.35/results/floorplan/picorv32a.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /openlane/designs/picorv32a/src/sky130_fd_sc_hd__slow.lib
[WARNING STA-1173] /openlane/designs/picorv32a/src/sky130_fd_sc_hd__slow.lib line 24, default_fanout_load is 0.0.
read_liberty -corner Typical /openlane/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib
[WARNING STA-1173] /openlane/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib line 23, default_fanout_load is 0.0.
read_liberty -corner Fastest /openlane/designs/picorv32a/src/sky130_fd_sc_hd__fast.lib
[WARNING STA-1173] /openlane/designs/picorv32a/src/sky130_fd_sc_hd__fast.lib line 23, default_fanout_load is 0.0.
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.946000000000001
[INFO]: Setting input delay to: 4.946000000000001
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met3. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose -congestion_report_file /openlane/designs/picorv32a/runs/RUN_2024.07.21_15.03.35/tmp/routing/resizer-routing-design-congestion.rpt
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 255 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 21
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 26225

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal     203580         98950          51.40%
met2       Vertical       151818         99915          34.19%
met3       Horizontal     101790         70123          31.11%
met4       Vertical        60909         38418          36.93%
met5       Horizontal      20298          9702          52.20%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 108306
[INFO GRT-0198] Via related Steiner nodes: 1874
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 137020
[INFO GRT-0112] Final usage 3D: 535159

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             98950         52831           53.39%             0 /  0 /  0
met2             99915         48105           48.15%             0 /  0 /  0
met3             70123         13661           19.48%             0 /  0 /  0
met4             38418          9034           23.52%             0 /  0 /  0
met5              9702           468            4.82%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           317108        124099           39.13%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 1187276 um
[INFO GRT-0014] Routed nets: 17101
[INFO]: Setting RC values...
[INFO RSZ-0058] Using max wire length 4508um.
[INFO RSZ-0034] Found 28 slew violations.
[INFO RSZ-0038] Inserted 6 buffers in 14 nets.
[INFO RSZ-0039] Resized 7 instances.
Placement Analysis
---------------------------------
total displacement         40.2 u
average displacement        0.0 u
max displacement            4.1 u
original HPWL          775556.1 u
legalized HPWL         787606.8 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 9692 instances
[INFO DPL-0021] HPWL before          787606.8 u
[INFO DPL-0022] HPWL after           775591.3 u
[INFO DPL-0023] HPWL delta               -1.5 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/picorv32a/runs/RUN_2024.07.21_15.03.35/tmp/20-picorv32a.odb'…
Writing netlist to '/openlane/designs/picorv32a/runs/RUN_2024.07.21_15.03.35/tmp/20-picorv32a.nl.v'…
Writing powered netlist to '/openlane/designs/picorv32a/runs/RUN_2024.07.21_15.03.35/tmp/20-picorv32a.pnl.v'…
Writing layout to '/openlane/designs/picorv32a/runs/RUN_2024.07.21_15.03.35/tmp/20-picorv32a.def'…
Writing timing constraints to '/openlane/designs/picorv32a/runs/RUN_2024.07.21_15.03.35/tmp/20-picorv32a.sdc'…
area_report

===========================================================================
report_design_area
============================================================================
Design area 190565 u^2 41% utilization.
area_report_end
