// Seed: 2362311570
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  tri0 id_3 = {1'h0{1}}, id_4;
  wire id_5;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri1  id_4
);
  assign id_4 = 1 ? id_2 : 1;
  assign id_0 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wand id_7 = (1);
  wire id_8;
endmodule
module module_2 (
    output uwire id_0
);
  always $display(id_2, id_2, id_2 - id_2, id_2, 1, id_2, 1, 1 && id_2);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
