 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : crc
Version: K-2015.06
Date   : Sun Apr 17 11:17:52 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: genblk1[24].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[24].U0/data_register_reg[1]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[24].U0/counter_reg[3]/CK (EDFFTRX4M)            0.00       0.00 r
  genblk1[24].U0/counter_reg[3]/Q (EDFFTRX4M)             0.59       0.59 f
  genblk1[24].U0/U5/Y (NOR2X8M)                           0.51       1.11 r
  genblk1[24].U0/U43/Y (NAND3XLM)                         0.84       1.95 f
  genblk1[24].U0/U42/Y (BUFX5M)                           0.67       2.62 f
  genblk1[24].U0/U63/Y (OAI22X1M)                         0.86       3.48 r
  genblk1[24].U0/U74/Y (NOR4X2M)                          0.36       3.84 f
  genblk1[24].U0/U73/Y (OAI22X1M)                         0.78       4.62 r
  genblk1[24].U0/data_register_reg[1]/D (DFFQX1M)         0.00       4.62 r
  data arrival time                                                  4.62

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[24].U0/data_register_reg[1]/CK (DFFQX1M)        0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: genblk1[8].U0/data_register_reg[4]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[8].U0/data_register_reg[4]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[8].U0/data_register_reg[4]/CK (DFFQX2M)         0.00       0.00 r
  genblk1[8].U0/data_register_reg[4]/Q (DFFQX2M)          1.02       1.02 r
  genblk1[8].U0/U201/Y (INVX2M)                           0.62       1.65 f
  genblk1[8].U0/U123/Y (XOR3XLM)                          0.93       2.57 f
  genblk1[8].U0/U91/Y (OAI22X1M)                          0.88       3.46 r
  genblk1[8].U0/U89/Y (NOR4X2M)                           0.38       3.83 f
  genblk1[8].U0/U88/Y (OAI22X1M)                          0.78       4.61 r
  genblk1[8].U0/data_register_reg[4]/D (DFFQX2M)          0.00       4.61 r
  data arrival time                                                  4.61

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[8].U0/data_register_reg[4]/CK (DFFQX2M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: genblk1[8].U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[8].U0/data_register_reg[7]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[8].U0/counter_reg[0]/CK (EDFFTRX4M)             0.00       0.00 r
  genblk1[8].U0/counter_reg[0]/QN (EDFFTRX4M)             1.15       1.15 r
  genblk1[8].U0/U20/Y (NOR2X12M)                          0.21       1.36 f
  genblk1[8].U0/U100/Y (NAND2X2M)                         0.29       1.66 r
  genblk1[8].U0/U99/Y (CLKBUFX6M)                         0.77       2.42 r
  genblk1[8].U0/U68/Y (NAND4X2M)                          0.59       3.01 f
  genblk1[8].U0/U40/Y (OAI21X4M)                          0.55       3.56 r
  genblk1[8].U0/U18/Y (NAND2X12M)                         0.34       3.90 f
  genblk1[8].U0/U97/Y (OAI22X1M)                          0.70       4.60 r
  genblk1[8].U0/data_register_reg[7]/D (DFFQX4M)          0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[8].U0/data_register_reg[7]/CK (DFFQX4M)         0.00       4.80 r
  library setup time                                     -0.19       4.61
  data required time                                                 4.61
  --------------------------------------------------------------------------
  data required time                                                 4.61
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: genblk1[8].U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[8].U0/data_register_reg[2]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[8].U0/counter_reg[0]/CK (EDFFTRX4M)             0.00       0.00 r
  genblk1[8].U0/counter_reg[0]/QN (EDFFTRX4M)             1.15       1.15 r
  genblk1[8].U0/U20/Y (NOR2X12M)                          0.21       1.36 f
  genblk1[8].U0/U100/Y (NAND2X2M)                         0.29       1.66 r
  genblk1[8].U0/U99/Y (CLKBUFX6M)                         0.77       2.42 r
  genblk1[8].U0/U68/Y (NAND4X2M)                          0.59       3.01 f
  genblk1[8].U0/U40/Y (OAI21X4M)                          0.55       3.56 r
  genblk1[8].U0/U18/Y (NAND2X12M)                         0.34       3.90 f
  genblk1[8].U0/U84/Y (OAI22X1M)                          0.70       4.61 r
  genblk1[8].U0/data_register_reg[2]/D (DFFQX2M)          0.00       4.61 r
  data arrival time                                                  4.61

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[8].U0/data_register_reg[2]/CK (DFFQX2M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: genblk1[8].U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[8].U0/data_register_reg[3]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[8].U0/counter_reg[0]/CK (EDFFTRX4M)             0.00       0.00 r
  genblk1[8].U0/counter_reg[0]/QN (EDFFTRX4M)             1.15       1.15 r
  genblk1[8].U0/U20/Y (NOR2X12M)                          0.21       1.36 f
  genblk1[8].U0/U100/Y (NAND2X2M)                         0.29       1.66 r
  genblk1[8].U0/U99/Y (CLKBUFX6M)                         0.77       2.42 r
  genblk1[8].U0/U68/Y (NAND4X2M)                          0.59       3.01 f
  genblk1[8].U0/U40/Y (OAI21X4M)                          0.55       3.56 r
  genblk1[8].U0/U18/Y (NAND2X12M)                         0.34       3.90 f
  genblk1[8].U0/U86/Y (OAI22X1M)                          0.70       4.61 r
  genblk1[8].U0/data_register_reg[3]/D (DFFQX2M)          0.00       4.61 r
  data arrival time                                                  4.61

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[8].U0/data_register_reg[3]/CK (DFFQX2M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: genblk1[0].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[0].U0/data_register_reg[2]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[0].U0/counter_reg[3]/CK (EDFFTRX4M)             0.00       0.00 r
  genblk1[0].U0/counter_reg[3]/Q (EDFFTRX4M)              0.59       0.59 f
  genblk1[0].U0/U6/Y (NOR2X8M)                            0.51       1.11 r
  genblk1[0].U0/U17/Y (NAND3BXLM)                         0.85       1.96 f
  genblk1[0].U0/U3/Y (BUFX6M)                             0.63       2.58 f
  genblk1[0].U0/U82/Y (OAI22X1M)                          0.86       3.44 r
  genblk1[0].U0/U33/Y (NOR4BX2M)                          0.39       3.83 f
  genblk1[0].U0/U81/Y (OAI22X1M)                          0.78       4.60 r
  genblk1[0].U0/data_register_reg[2]/D (DFFQX2M)          0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[0].U0/data_register_reg[2]/CK (DFFQX2M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[0].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[0].U0/data_register_reg[7]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[0].U0/counter_reg[3]/CK (EDFFTRX4M)             0.00       0.00 r
  genblk1[0].U0/counter_reg[3]/Q (EDFFTRX4M)              0.59       0.59 f
  genblk1[0].U0/U6/Y (NOR2X8M)                            0.51       1.11 r
  genblk1[0].U0/U17/Y (NAND3BXLM)                         0.85       1.96 f
  genblk1[0].U0/U3/Y (BUFX6M)                             0.63       2.58 f
  genblk1[0].U0/U93/Y (OAI22X1M)                          0.86       3.44 r
  genblk1[0].U0/U41/Y (NOR4BX2M)                          0.39       3.83 f
  genblk1[0].U0/U92/Y (OAI22X1M)                          0.78       4.60 r
  genblk1[0].U0/data_register_reg[7]/D (DFFQX2M)          0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[0].U0/data_register_reg[7]/CK (DFFQX2M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[0].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[0].U0/data_register_reg[3]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[0].U0/counter_reg[3]/CK (EDFFTRX4M)             0.00       0.00 r
  genblk1[0].U0/counter_reg[3]/Q (EDFFTRX4M)              0.59       0.59 f
  genblk1[0].U0/U6/Y (NOR2X8M)                            0.51       1.11 r
  genblk1[0].U0/U17/Y (NAND3BXLM)                         0.85       1.96 f
  genblk1[0].U0/U3/Y (BUFX6M)                             0.63       2.58 f
  genblk1[0].U0/U84/Y (OAI22X1M)                          0.86       3.44 r
  genblk1[0].U0/U35/Y (NOR4BX2M)                          0.39       3.83 f
  genblk1[0].U0/U83/Y (OAI22X1M)                          0.78       4.60 r
  genblk1[0].U0/data_register_reg[3]/D (DFFQX2M)          0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[0].U0/data_register_reg[3]/CK (DFFQX2M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[0].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[0].U0/data_register_reg[0]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[0].U0/counter_reg[3]/CK (EDFFTRX4M)             0.00       0.00 r
  genblk1[0].U0/counter_reg[3]/Q (EDFFTRX4M)              0.59       0.59 f
  genblk1[0].U0/U6/Y (NOR2X8M)                            0.51       1.11 r
  genblk1[0].U0/U17/Y (NAND3BXLM)                         0.85       1.96 f
  genblk1[0].U0/U3/Y (BUFX6M)                             0.63       2.58 f
  genblk1[0].U0/U76/Y (OAI22X1M)                          0.86       3.44 r
  genblk1[0].U0/U31/Y (NOR4BX2M)                          0.39       3.83 f
  genblk1[0].U0/U75/Y (OAI22X1M)                          0.78       4.60 r
  genblk1[0].U0/data_register_reg[0]/D (DFFQX2M)          0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[0].U0/data_register_reg[0]/CK (DFFQX2M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[8].U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[8].U0/data_register_reg[5]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[8].U0/counter_reg[0]/CK (EDFFTRX4M)             0.00       0.00 r
  genblk1[8].U0/counter_reg[0]/QN (EDFFTRX4M)             1.15       1.15 r
  genblk1[8].U0/U20/Y (NOR2X12M)                          0.21       1.36 f
  genblk1[8].U0/U100/Y (NAND2X2M)                         0.29       1.66 r
  genblk1[8].U0/U99/Y (CLKBUFX6M)                         0.77       2.42 r
  genblk1[8].U0/U68/Y (NAND4X2M)                          0.59       3.01 f
  genblk1[8].U0/U40/Y (OAI21X4M)                          0.55       3.56 r
  genblk1[8].U0/U18/Y (NAND2X12M)                         0.34       3.90 f
  genblk1[8].U0/U92/Y (OAI22X1M)                          0.70       4.61 r
  genblk1[8].U0/data_register_reg[5]/D (DFFQX1M)          0.00       4.61 r
  data arrival time                                                  4.61

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[8].U0/data_register_reg[5]/CK (DFFQX1M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[24].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[24].U0/data_register_reg[2]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[24].U0/counter_reg[3]/CK (EDFFTRX4M)            0.00       0.00 r
  genblk1[24].U0/counter_reg[3]/Q (EDFFTRX4M)             0.59       0.59 f
  genblk1[24].U0/U5/Y (NOR2X8M)                           0.51       1.11 r
  genblk1[24].U0/U11/Y (NAND3BXLM)                        0.85       1.96 f
  genblk1[24].U0/U3/Y (BUFX6M)                            0.63       2.58 f
  genblk1[24].U0/U78/Y (OAI22X1M)                         0.86       3.44 r
  genblk1[24].U0/U27/Y (NOR4BX2M)                         0.39       3.82 f
  genblk1[24].U0/U77/Y (OAI22X1M)                         0.78       4.60 r
  genblk1[24].U0/data_register_reg[2]/D (DFFQX2M)         0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[24].U0/data_register_reg[2]/CK (DFFQX2M)        0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[24].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[24].U0/data_register_reg[7]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[24].U0/counter_reg[3]/CK (EDFFTRX4M)            0.00       0.00 r
  genblk1[24].U0/counter_reg[3]/Q (EDFFTRX4M)             0.59       0.59 f
  genblk1[24].U0/U5/Y (NOR2X8M)                           0.51       1.11 r
  genblk1[24].U0/U11/Y (NAND3BXLM)                        0.85       1.96 f
  genblk1[24].U0/U3/Y (BUFX6M)                            0.63       2.58 f
  genblk1[24].U0/U89/Y (OAI22X1M)                         0.86       3.44 r
  genblk1[24].U0/U35/Y (NOR4BX2M)                         0.39       3.82 f
  genblk1[24].U0/U88/Y (OAI22X1M)                         0.78       4.60 r
  genblk1[24].U0/data_register_reg[7]/D (DFFQX2M)         0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[24].U0/data_register_reg[7]/CK (DFFQX2M)        0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[24].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[24].U0/data_register_reg[3]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[24].U0/counter_reg[3]/CK (EDFFTRX4M)            0.00       0.00 r
  genblk1[24].U0/counter_reg[3]/Q (EDFFTRX4M)             0.59       0.59 f
  genblk1[24].U0/U5/Y (NOR2X8M)                           0.51       1.11 r
  genblk1[24].U0/U11/Y (NAND3BXLM)                        0.85       1.96 f
  genblk1[24].U0/U3/Y (BUFX6M)                            0.63       2.58 f
  genblk1[24].U0/U80/Y (OAI22X1M)                         0.86       3.44 r
  genblk1[24].U0/U29/Y (NOR4BX2M)                         0.39       3.82 f
  genblk1[24].U0/U79/Y (OAI22X1M)                         0.78       4.60 r
  genblk1[24].U0/data_register_reg[3]/D (DFFQX2M)         0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[24].U0/data_register_reg[3]/CK (DFFQX2M)        0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[24].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[24].U0/data_register_reg[0]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[24].U0/counter_reg[3]/CK (EDFFTRX4M)            0.00       0.00 r
  genblk1[24].U0/counter_reg[3]/Q (EDFFTRX4M)             0.59       0.59 f
  genblk1[24].U0/U5/Y (NOR2X8M)                           0.51       1.11 r
  genblk1[24].U0/U11/Y (NAND3BXLM)                        0.85       1.96 f
  genblk1[24].U0/U3/Y (BUFX6M)                            0.63       2.58 f
  genblk1[24].U0/U72/Y (OAI22X1M)                         0.86       3.44 r
  genblk1[24].U0/U25/Y (NOR4BX2M)                         0.39       3.82 f
  genblk1[24].U0/U71/Y (OAI22X1M)                         0.78       4.60 r
  genblk1[24].U0/data_register_reg[0]/D (DFFQX2M)         0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[24].U0/data_register_reg[0]/CK (DFFQX2M)        0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[0].U0/data_register_reg[1]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[0].U0/data_register_reg[1]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[0].U0/data_register_reg[1]/CK (DFFQX1M)         0.00       0.00 r
  genblk1[0].U0/data_register_reg[1]/Q (DFFQX1M)          0.81       0.81 f
  genblk1[0].U0/U203/Y (INVX2M)                           0.72       1.53 r
  genblk1[0].U0/U98/Y (XNOR2X4M)                          0.53       2.06 r
  genblk1[0].U0/U102/Y (CLKXOR2X2M)                       0.62       2.68 f
  genblk1[0].U0/U79/Y (OAI22X1M)                          0.77       3.45 r
  genblk1[0].U0/U78/Y (NOR4X2M)                           0.38       3.82 f
  genblk1[0].U0/U77/Y (OAI22X1M)                          0.78       4.60 r
  genblk1[0].U0/data_register_reg[1]/D (DFFQX1M)          0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[0].U0/data_register_reg[1]/CK (DFFQX1M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[0].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[0].U0/data_register_reg[5]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[0].U0/counter_reg[3]/CK (EDFFTRX4M)             0.00       0.00 r
  genblk1[0].U0/counter_reg[3]/Q (EDFFTRX4M)              0.59       0.59 f
  genblk1[0].U0/U6/Y (NOR2X8M)                            0.51       1.11 r
  genblk1[0].U0/U17/Y (NAND3BXLM)                         0.85       1.96 f
  genblk1[0].U0/U3/Y (BUFX6M)                             0.63       2.58 f
  genblk1[0].U0/U88/Y (OAI22X1M)                          0.86       3.44 r
  genblk1[0].U0/U39/Y (NOR4BX2M)                          0.39       3.83 f
  genblk1[0].U0/U87/Y (OAI22X1M)                          0.78       4.60 r
  genblk1[0].U0/data_register_reg[5]/D (DFFQX1M)          0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[0].U0/data_register_reg[5]/CK (DFFQX1M)         0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[24].U0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[24].U0/data_register_reg[5]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[24].U0/counter_reg[3]/CK (EDFFTRX4M)            0.00       0.00 r
  genblk1[24].U0/counter_reg[3]/Q (EDFFTRX4M)             0.59       0.59 f
  genblk1[24].U0/U5/Y (NOR2X8M)                           0.51       1.11 r
  genblk1[24].U0/U11/Y (NAND3BXLM)                        0.85       1.96 f
  genblk1[24].U0/U3/Y (BUFX6M)                            0.63       2.58 f
  genblk1[24].U0/U84/Y (OAI22X1M)                         0.86       3.44 r
  genblk1[24].U0/U33/Y (NOR4BX2M)                         0.39       3.82 f
  genblk1[24].U0/U83/Y (OAI22X1M)                         0.78       4.60 r
  genblk1[24].U0/data_register_reg[5]/D (DFFQX1M)         0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[24].U0/data_register_reg[5]/CK (DFFQX1M)        0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[16].U0/data_register_reg[1]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[16].U0/data_register_reg[1]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[16].U0/data_register_reg[1]/CK (DFFQX1M)        0.00       0.00 r
  genblk1[16].U0/data_register_reg[1]/Q (DFFQX1M)         0.81       0.81 f
  genblk1[16].U0/U203/Y (INVX2M)                          0.72       1.53 r
  genblk1[16].U0/U95/Y (XNOR2X4M)                         0.53       2.06 r
  genblk1[16].U0/U100/Y (CLKXOR2X2M)                      0.62       2.68 f
  genblk1[16].U0/U29/Y (OAI22X1M)                         0.77       3.45 r
  genblk1[16].U0/U77/Y (NOR4X2M)                          0.38       3.82 f
  genblk1[16].U0/U76/Y (OAI22X1M)                         0.78       4.60 r
  genblk1[16].U0/data_register_reg[1]/D (DFFQX1M)         0.00       4.60 r
  data arrival time                                                  4.60

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[16].U0/data_register_reg[1]/CK (DFFQX1M)        0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[16].U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[16].U0/data_register_reg[6]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[16].U0/counter_reg[2]/CK (EDFFTRX4M)            0.00       0.00 r
  genblk1[16].U0/counter_reg[2]/QN (EDFFTRX4M)            0.63       0.63 f
  genblk1[16].U0/U8/Y (CLKAND2X4M)                        0.59       1.22 f
  genblk1[16].U0/U154/Y (NAND3X2M)                        0.44       1.66 r
  genblk1[16].U0/U17/Y (BUFX5M)                           0.79       2.45 r
  genblk1[16].U0/U65/Y (NAND4X2M)                         0.55       3.00 f
  genblk1[16].U0/U38/Y (OAI21X4M)                         0.55       3.55 r
  genblk1[16].U0/U13/Y (NAND2X12M)                        0.34       3.89 f
  genblk1[16].U0/U87/Y (OAI22X1M)                         0.70       4.59 r
  genblk1[16].U0/data_register_reg[6]/D (DFFQX4M)         0.00       4.59 r
  data arrival time                                                  4.59

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[16].U0/data_register_reg[6]/CK (DFFQX4M)        0.00       4.80 r
  library setup time                                     -0.19       4.61
  data required time                                                 4.61
  --------------------------------------------------------------------------
  data required time                                                 4.61
  data arrival time                                                 -4.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: genblk1[16].U0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: genblk1[16].U0/data_register_reg[2]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crc                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1[16].U0/counter_reg[2]/CK (EDFFTRX4M)            0.00       0.00 r
  genblk1[16].U0/counter_reg[2]/QN (EDFFTRX4M)            0.63       0.63 f
  genblk1[16].U0/U8/Y (CLKAND2X4M)                        0.59       1.22 f
  genblk1[16].U0/U154/Y (NAND3X2M)                        0.44       1.66 r
  genblk1[16].U0/U17/Y (BUFX5M)                           0.79       2.45 r
  genblk1[16].U0/U65/Y (NAND4X2M)                         0.55       3.00 f
  genblk1[16].U0/U38/Y (OAI21X4M)                         0.55       3.55 r
  genblk1[16].U0/U13/Y (NAND2X12M)                        0.34       3.89 f
  genblk1[16].U0/U79/Y (OAI22X1M)                         0.70       4.59 r
  genblk1[16].U0/data_register_reg[2]/D (DFFQX2M)         0.00       4.59 r
  data arrival time                                                  4.59

  clock i_clk (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.20       4.80
  genblk1[16].U0/data_register_reg[2]/CK (DFFQX2M)        0.00       4.80 r
  library setup time                                     -0.18       4.62
  data required time                                                 4.62
  --------------------------------------------------------------------------
  data required time                                                 4.62
  data arrival time                                                 -4.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
