vhdl xil_defaultlib  \
"../../../../elec3342_prj_tmpl.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0_sim_netlist.vhdl" \

nosort
