Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  9 17:33:17 2023
| Host         : 3304-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LedPosition_BASYS3_timing_summary_routed.rpt -pb LedPosition_BASYS3_timing_summary_routed.pb -rpx LedPosition_BASYS3_timing_summary_routed.rpx -warn_on_violation
| Design       : LedPosition_BASYS3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.824        0.000                      0                   82        0.182        0.000                      0                   82        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.824        0.000                      0                   82        0.182        0.000                      0                   82        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.828ns (19.847%)  route 3.344ns (80.153%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/Q
                         net (fo=2, routed)           0.656     6.262    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[5]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0/O
                         net (fo=2, routed)           1.337     7.722    DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          1.351     9.197    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.321 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     9.321    DEBOUNCE_DEC/count[11]
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[11]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.031    15.145    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.856ns (20.382%)  route 3.344ns (79.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/Q
                         net (fo=2, routed)           0.656     6.262    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[5]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0/O
                         net (fo=2, routed)           1.337     7.722    DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          1.351     9.197    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.152     9.349 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.349    DEBOUNCE_DEC/count[9]
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.075    15.189    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.043%)  route 3.107ns (78.957%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/Q
                         net (fo=2, routed)           0.656     6.262    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[5]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0/O
                         net (fo=2, routed)           1.337     7.722    DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          1.114     8.960    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.084 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.084    DEBOUNCE_DEC/count[5]
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.031    15.145    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.966ns (24.510%)  route 2.975ns (75.490%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.624     5.145    DEBOUNCE_INC/CLK
    SLICE_X59Y20         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/Q
                         net (fo=2, routed)           0.822     6.386    DEBOUNCE_INC/count[12]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.299     6.685 r  DEBOUNCE_INC/PULSE_GENERATOR.count[0]_i_3/O
                         net (fo=2, routed)           0.817     7.502    DEBOUNCE_INC/PULSE_GENERATOR.count[0]_i_3_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.626 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          1.336     8.963    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.087 r  DEBOUNCE_INC/PULSE_GENERATOR.count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.087    DEBOUNCE_INC/count_0[21]
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.503    14.844    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[21]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.077    15.160    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.857ns (21.620%)  route 3.107ns (78.380%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/Q
                         net (fo=2, routed)           0.656     6.262    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[5]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0/O
                         net (fo=2, routed)           1.337     7.722    DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          1.114     8.960    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.153     9.113 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.113    DEBOUNCE_DEC/count[7]
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.075    15.189    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.992ns (25.005%)  route 2.975ns (74.995%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.624     5.145    DEBOUNCE_INC/CLK
    SLICE_X59Y20         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/Q
                         net (fo=2, routed)           0.822     6.386    DEBOUNCE_INC/count[12]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.299     6.685 r  DEBOUNCE_INC/PULSE_GENERATOR.count[0]_i_3/O
                         net (fo=2, routed)           0.817     7.502    DEBOUNCE_INC/PULSE_GENERATOR.count[0]_i_3_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.626 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          1.336     8.963    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.150     9.113 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.113    DEBOUNCE_INC/count_0[22]
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.503    14.844    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.118    15.201    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.194%)  route 2.903ns (77.806%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/Q
                         net (fo=2, routed)           0.656     6.262    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[5]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0/O
                         net (fo=2, routed)           1.337     7.722    DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          0.910     8.756    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.880 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.880    DEBOUNCE_DEC/count[6]
    SLICE_X61Y16         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.511    14.852    DEBOUNCE_DEC/CLK
    SLICE_X61Y16         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y16         FDCE (Setup_fdce_C_D)        0.031    15.122    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.966ns (26.091%)  route 2.736ns (73.909%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.624     5.145    DEBOUNCE_INC/CLK
    SLICE_X59Y20         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/Q
                         net (fo=2, routed)           0.822     6.386    DEBOUNCE_INC/count[12]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.299     6.685 r  DEBOUNCE_INC/PULSE_GENERATOR.count[0]_i_3/O
                         net (fo=2, routed)           0.817     7.502    DEBOUNCE_INC/PULSE_GENERATOR.count[0]_i_3_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.626 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          1.098     8.724    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.848 r  DEBOUNCE_INC/PULSE_GENERATOR.count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.848    DEBOUNCE_INC/count_0[14]
    SLICE_X62Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507    14.848    DEBOUNCE_INC/CLK
    SLICE_X62Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[14]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031    15.104    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.857ns (22.794%)  route 2.903ns (77.206%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/Q
                         net (fo=2, routed)           0.656     6.262    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[5]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0/O
                         net (fo=2, routed)           1.337     7.722    DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          0.910     8.756    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.153     8.909 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.909    DEBOUNCE_DEC/count[8]
    SLICE_X61Y16         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.511    14.852    DEBOUNCE_DEC/CLK
    SLICE_X61Y16         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y16         FDCE (Setup_fdce_C_D)        0.075    15.166    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.828ns (22.235%)  route 2.896ns (77.765%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/Q
                         net (fo=2, routed)           0.656     6.262    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[5]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0/O
                         net (fo=2, routed)           1.337     7.722    DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_6__0_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          0.903     8.749    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.873    DEBOUNCE_DEC/count[10]
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    DEBOUNCE_DEC/CLK
    SLICE_X61Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[10]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.029    15.143    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  6.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.825%)  route 0.130ns (41.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    DEBOUNCE_INC/CLK
    SLICE_X63Y22         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/Q
                         net (fo=6, routed)           0.130     1.739    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]_0[0]
    SLICE_X64Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.784 r  DEBOUNCE_INC/currentLedPosition_IS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    LED_POSITION_DRIVER/D[1]
    SLICE_X64Y22         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    LED_POSITION_DRIVER/CLK
    SLICE_X64Y22         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.121     1.602    LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.825%)  route 0.130ns (41.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    DEBOUNCE_INC/CLK
    SLICE_X63Y22         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/Q
                         net (fo=6, routed)           0.130     1.739    LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]_0[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  LED_POSITION_DRIVER/currentLedPosition_IS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    LED_POSITION_DRIVER/currentLedPosition_IS[2]_i_1_n_0
    SLICE_X64Y22         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    LED_POSITION_DRIVER/CLK
    SLICE_X64Y22         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.121     1.602    LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.871%)  route 0.149ns (44.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    DEBOUNCE_INC/CLK
    SLICE_X63Y21         FDRE                                         r  DEBOUNCE_INC/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  DEBOUNCE_INC/enable_reg/Q
                         net (fo=2, routed)           0.149     1.758    DEBOUNCE_INC/enable_reg_n_0
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.048     1.806 r  DEBOUNCE_INC/FSM_sequential_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    DEBOUNCE_INC/nextState[1]
    SLICE_X63Y22         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    DEBOUNCE_INC/CLK
    SLICE_X63Y22         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.107     1.588    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SYNC_SW0/syncChain_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_SW0/syncChain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.469    SYNC_SW0/CLK
    SLICE_X62Y20         FDCE                                         r  SYNC_SW0/syncChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SYNC_SW0/syncChain_reg[0]/Q
                         net (fo=1, routed)           0.182     1.792    SYNC_SW0/p_0_in__1[1]
    SLICE_X62Y20         FDCE                                         r  SYNC_SW0/syncChain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     1.982    SYNC_SW0/CLK
    SLICE_X62Y20         FDCE                                         r  SYNC_SW0/syncChain_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.072     1.541    SYNC_SW0/syncChain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    DEBOUNCE_INC/CLK
    SLICE_X63Y22         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/Q
                         net (fo=6, routed)           0.168     1.777    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]_0[0]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.822 r  DEBOUNCE_INC/FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    DEBOUNCE_INC/nextState[0]
    SLICE_X63Y22         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    DEBOUNCE_INC/CLK
    SLICE_X63Y22         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.091     1.559    DEBOUNCE_INC/FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    DEBOUNCE_INC/CLK
    SLICE_X63Y21         FDRE                                         r  DEBOUNCE_INC/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DEBOUNCE_INC/enable_reg/Q
                         net (fo=2, routed)           0.168     1.777    DEBOUNCE_INC/enable_reg_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.822 r  DEBOUNCE_INC/enable_i_1/O
                         net (fo=1, routed)           0.000     1.822    DEBOUNCE_INC/enable_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  DEBOUNCE_INC/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     1.981    DEBOUNCE_INC/CLK
    SLICE_X63Y21         FDRE                                         r  DEBOUNCE_INC/enable_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.091     1.559    DEBOUNCE_INC/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DEBOUNCE_DEC/enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.469    DEBOUNCE_DEC/CLK
    SLICE_X64Y20         FDRE                                         r  DEBOUNCE_DEC/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  DEBOUNCE_DEC/enable_reg/Q
                         net (fo=2, routed)           0.175     1.808    DEBOUNCE_DEC/enable_reg_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.853 r  DEBOUNCE_DEC/enable_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    DEBOUNCE_DEC/enable_i_1__0_n_0
    SLICE_X64Y20         FDRE                                         r  DEBOUNCE_DEC/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     1.982    DEBOUNCE_DEC/CLK
    SLICE_X64Y20         FDRE                                         r  DEBOUNCE_DEC/enable_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.120     1.589    DEBOUNCE_DEC/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.470    DEBOUNCE_INC/CLK
    SLICE_X63Y19         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.791    DEBOUNCE_INC/count[0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  DEBOUNCE_INC/PULSE_GENERATOR.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    DEBOUNCE_INC/count_0[0]
    SLICE_X63Y19         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     1.983    DEBOUNCE_INC/CLK
    SLICE_X63Y19         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.091     1.561    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.000%)  route 0.201ns (49.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    LED_POSITION_DRIVER/CLK
    SLICE_X64Y22         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/Q
                         net (fo=11, routed)          0.201     1.833    LED_POSITION_DRIVER/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.878 r  LED_POSITION_DRIVER/currentLedPosition_IS[3]_i_2/O
                         net (fo=1, routed)           0.000     1.878    LED_POSITION_DRIVER/currentLedPosition_IS[3]_i_2_n_0
    SLICE_X64Y21         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     1.981    LED_POSITION_DRIVER/CLK
    SLICE_X64Y21         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.121     1.603    LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 SYNC_SW0/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.943%)  route 0.228ns (55.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.469    SYNC_SW0/CLK
    SLICE_X62Y20         FDCE                                         r  SYNC_SW0/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SYNC_SW0/syncChain_reg[1]/Q
                         net (fo=5, routed)           0.228     1.838    SYNC_SW0/Q[0]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  SYNC_SW0/currentLedPosition_IS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    LED_POSITION_DRIVER/D[0]
    SLICE_X64Y22         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    LED_POSITION_DRIVER/CLK
    SLICE_X64Y22         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.120     1.601    LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]/C



