/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef CFG_GPIO_H
#define CFG_GPIO_H

#include <gpio.h>

/* Pad configuration was generated automatically using intelp2m 2.5-149f0c750c */
static const struct pad_config gpio_table[] = {
	/* ------- GPIO Community 0 ------- */

	/* ------- GPIO Group GPP_G ------- */
	PAD_NC(GPP_G00, NONE),
	PAD_NC(GPP_G01, NONE),
	PAD_NC(GPP_G02, NONE),
	PAD_NC(GPP_G03, NONE),
	PAD_NC(GPP_G04, NONE),
	PAD_NC(GPP_G05, NONE),
	PAD_NC(GPP_G06, NONE),
	PAD_NC(GPP_G07, NONE),

	/* ------- GPIO Community 1 ------- */

	/* ------- GPIO Group HVCMOS ------- */

	/* ------- GPIO Group GPP_E ------- */
	PAD_NC(GPP_E00, NONE),
	PAD_CFG_GPO(GPP_E01, 1, PLTRST),
	PAD_NC(GPP_E02, NONE),
	PAD_NC(GPP_E03, NONE),
	PAD_NC(GPP_E04, NONE),
	_PAD_CFG_STRUCT(GPP_E05, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	PAD_NC(GPP_E06, NONE),
	PAD_NC(GPP_E07, NONE),
	PAD_CFG_GPI_SCI(GPP_E08, NONE, DEEP, LEVEL, INVERT),
	_PAD_CFG_STRUCT(GPP_E09, PAD_FUNC(NF2) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_E10, PAD_FUNC(NF2) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	PAD_NC(GPP_E11, NATIVE),
	PAD_NC(GPP_E12, NATIVE),
	_PAD_CFG_STRUCT(GPP_E13, PAD_FUNC(NF5) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(NATIVE)),
	_PAD_CFG_STRUCT(GPP_E14, PAD_FUNC(NF5) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(NATIVE)),
	_PAD_CFG_STRUCT(GPP_E15, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(NATIVE)),
	_PAD_CFG_STRUCT(GPP_E16, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE)),
	_PAD_CFG_STRUCT(GPP_E17, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(NATIVE)),
	_PAD_CFG_STRUCT(GPP_E18, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE)),
	_PAD_CFG_STRUCT(GPP_E19, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_E20, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_E21, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_E22, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_E23, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* ------- GPIO Group JTAG ------- */

	/* ------- GPIO Group VGPIO_LNK ------- */
	PAD_CFG_NF(VGPIO_LNK_DN_0, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_LNK_DN_1, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_LNK_DN_2, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_LNK_DN_3, NONE, DEEP, NF1),

	/* ------- GPIO Community 2 ------- */

	/* ------- GPIO Group CPU ------- */

	/* ------- GPIO Group VGPIO_PCIE ------- */
	PAD_CFG_NF(VGPIO_PCIE0, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE1, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE2, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE3, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE4, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE5, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE6, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE7, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE8, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE9, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE10, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE11, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE12, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE13, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE14, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE15, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE16, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE17, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE18, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE19, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE20, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE21, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE22, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE23, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE24, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE25, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE26, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE27, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE28, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE29, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE30, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE31, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE32, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE33, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE34, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE35, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE36, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE37, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE38, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE39, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE40, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE41, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE42, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE43, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE44, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE45, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE46, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE47, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE48, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE49, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE50, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE51, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE52, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE53, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE54, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE55, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE56, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE57, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE58, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE59, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE60, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE61, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE62, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE63, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE64, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE65, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE66, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE67, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE68, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE69, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE70, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE71, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE72, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE73, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE74, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE75, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE76, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE77, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE78, NONE, PLTRST, NF1),
	PAD_CFG_NF(VGPIO_PCIE79, NONE, PLTRST, NF1),

	/* ------- GPIO Group VGPIO_USB ------- */
	PAD_CFG_NF(VGPIO_USB0, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB1, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB2, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB3, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB4, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB5, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB6, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB7, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB8, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB9, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB10, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO_USB11, NONE, DEEP, NF1),

	/* ------- GPIO Community 3 ------- */

	/* ------- GPIO Group GPD ------- */
	_PAD_CFG_STRUCT(GPD0, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPD1, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE)),
	PAD_CFG_GPI_SCI(GPD2, NONE, DEEP, LEVEL, INVERT),
	_PAD_CFG_STRUCT(GPD3, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPD4, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPD5, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPD6, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	PAD_CFG_GPO(GPD7, 0, RSMRST),
	_PAD_CFG_STRUCT(GPD8, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPD9, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPD10, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* ------- GPIO Community 4 ------- */

	/* ------- GPIO Group GPP_H ------- */
	PAD_CFG_GPI_APIC(GPP_H00, NONE, PLTRST, LEVEL, INVERT),
	_PAD_CFG_STRUCT(GPP_H01, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_H02, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	PAD_NC(GPP_H03, NONE),
	PAD_NC(GPP_H04, NONE),
	PAD_NC(GPP_H05, NONE),
	PAD_CFG_GPI_APIC(GPP_H06, NONE, PLTRST, LEVEL, NONE),
	PAD_CFG_GPO(GPP_H07, 1, PLTRST),
	PAD_NC(GPP_H08, NONE),
	PAD_NC(GPP_H09, NONE),
	_PAD_CFG_STRUCT(GPP_H10, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	PAD_NC(GPP_H11, NONE),
	_PAD_CFG_STRUCT(GPP_H12, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_H13, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	PAD_CFG_GPI_TRIG_OWN(GPP_H14, NONE, PLTRST, OFF, ACPI),
	PAD_NC(GPP_H15, NONE),
	PAD_CFG_GPO(GPP_H16, 1, PLTRST),
	PAD_NC(GPP_H17, NONE),
	PAD_CFG_GPO(GPP_H18, 1, PLTRST),
	PAD_CFG_GPO(GPP_H19, 0, PLTRST),
	PAD_NC(GPP_H20, NONE),
	PAD_NC(GPP_H21, NONE),
	PAD_NC(GPP_H22, NONE),
	PAD_NC(GPP_H23, NONE),

	/* ------- GPIO Group GPP_D ------- */
	PAD_CFG_GPO(GPP_D00, 1, DEEP),
	PAD_CFG_GPO(GPP_D01, 1, DEEP),
	PAD_CFG_GPI_SMI(GPP_D02, NONE, PLTRST, LEVEL, INVERT),
	PAD_CFG_GPO(GPP_D03, 0, PLTRST),
	PAD_CFG_GPO(GPP_D04, 1, PLTRST),
	PAD_CFG_GPO(GPP_D05, 1, PLTRST),
	PAD_CFG_GPO(GPP_D06, 1, DEEP),
	PAD_CFG_GPO(GPP_D07, 1, DEEP),
	PAD_NC(GPP_D08, NONE),
	PAD_NC(GPP_D09, NONE),
	PAD_NC(GPP_D10, NONE),
	PAD_NC(GPP_D11, NONE),
	PAD_NC(GPP_D12, NONE),
	PAD_NC(GPP_D13, NONE),
	PAD_CFG_GPO(GPP_D14, 0, PLTRST),
	PAD_CFG_GPI_APIC(GPP_D15, NONE, PLTRST, LEVEL, INVERT),
	PAD_CFG_GPI_SCI(GPP_D16, NONE, DEEP, LEVEL, INVERT),
	PAD_CFG_GPI_SCI(GPP_D17, NONE, DEEP, LEVEL, INVERT),
	PAD_NC(GPP_D18, NONE),
	PAD_NC(GPP_D19, NONE),
	PAD_NC(GPP_D20, NONE),
	PAD_NC(GPP_D21, NONE),
	PAD_NC(GPP_D22, NONE),
	PAD_NC(GPP_D23, NONE),

	/* ------- GPIO Group VGPIO ------- */
	PAD_CFG_GPO(VGPIO0, 0, DEEP),
	PAD_CFG_GPIO_BIDIRECT(VGPIO3, 1, NONE, DEEP, LEVEL, ACPI),
	PAD_CFG_GPI_TRIG_OWN(VGPIO4, NONE, DEEP, OFF, ACPI),
	PAD_CFG_GPIO_BIDIRECT(VGPIO5, 1, NONE, DEEP, LEVEL, ACPI),
	PAD_CFG_NF(VGPIO6, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO7, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO8, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO9, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO10, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO11, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO12, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO13, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO18, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO19, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO20, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO21, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO22, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO23, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO24, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO25, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO30, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO31, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO32, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO33, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO34, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO35, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO36, NONE, DEEP, NF1),
	PAD_CFG_NF(VGPIO37, NONE, DEEP, NF1),
	PAD_CFG_GPIO_BIDIRECT(VGPIO39, 0, NONE, DEEP, OFF, ACPI),

	/* ------- GPIO Group GPP_C ------- */
	PAD_NC(GPP_C00, NONE),
	PAD_NC(GPP_C01, NONE),
	PAD_NC(GPP_C02, NONE),
	PAD_CFG_GPI_TRIG_OWN(GPP_C03, NONE, DEEP, OFF, ACPI),
	PAD_CFG_GPO(GPP_C04, 1, PLTRST),
	PAD_CFG_GPO(GPP_C05, 1, PLTRST),
	PAD_CFG_GPI_TRIG_OWN(GPP_C06, NONE, DEEP, OFF, ACPI),
	PAD_CFG_GPO(GPP_C07, 1, DEEP),
	PAD_CFG_GPO(GPP_C08, 1, PLTRST),
	PAD_CFG_GPO(GPP_C09, 1, PLTRST),
	PAD_NC(GPP_C10, NONE),
	PAD_CFG_GPO(GPP_C11, 1, PLTRST),
	PAD_CFG_GPI_APIC(GPP_C12, NONE, PLTRST, EDGE_SINGLE, INVERT),
	PAD_NC(GPP_C13, NONE),
	PAD_CFG_GPO(GPP_C14, 1, DEEP),
	PAD_CFG_GPI_APIC(GPP_C15, NONE, DEEP, LEVEL, INVERT),
	PAD_NC(GPP_C16, NONE),
	PAD_NC(GPP_C17, NONE),
	PAD_CFG_GPO(GPP_C18, 1, PLTRST),
	PAD_CFG_GPO(GPP_C19, 1, PLTRST),
	PAD_NC(GPP_C20, NONE),
	PAD_NC(GPP_C21, NONE),
	PAD_NC(GPP_C22, NONE),
	PAD_NC(GPP_C23, NONE),

	/* ------- GPIO Community 5 ------- */

	/* ------- GPIO Group GPP_F ------- */
	PAD_NC(GPP_F00, NONE),
	PAD_NC(GPP_F01, NONE),
	PAD_NC(GPP_F02, NONE),
	PAD_NC(GPP_F03, NONE),
	PAD_CFG_GPI_SCI(GPP_F04, NONE, DEEP, LEVEL, INVERT),
	PAD_NC(GPP_F05, NONE),
	PAD_NC(GPP_F06, NONE),
	PAD_NC(GPP_F07, NONE),
	PAD_NC(GPP_F08, NONE),
	PAD_NC(GPP_F09, NONE),
	PAD_NC(GPP_F10, NONE),
	PAD_NC(GPP_F11, NONE),
	PAD_NC(GPP_F12, NONE),
	PAD_NC(GPP_F13, NONE),
	PAD_NC(GPP_F14, NONE),
	PAD_NC(GPP_F15, NONE),
	PAD_NC(GPP_F16, NONE),
	PAD_NC(GPP_F17, NONE),
	PAD_NC(GPP_F18, NONE),
	PAD_NC(GPP_F19, NONE),

	/* ------- GPIO Group SPI ------- */

	/* ------- GPIO Group GPP_B ------- */
	_PAD_CFG_STRUCT(GPP_B00, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_B01, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	PAD_NC(GPP_B02, NONE),
	PAD_CFG_GPI_APIC(GPP_B03, NONE, PLTRST, LEVEL, INVERT),
	PAD_CFG_GPI_TRIG_OWN(GPP_B04, NONE, PLTRST, OFF, ACPI),
	PAD_NC(GPP_B05, NONE),
	PAD_NC(GPP_B06, NONE),
	PAD_NC(GPP_B07, NONE),
	PAD_NC(GPP_B08, NONE),
	PAD_NC(GPP_B09, NONE),
	PAD_CFG_GPO(GPP_B10, 1, PLTRST),
	_PAD_CFG_STRUCT(GPP_B11, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_B12, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_B13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_B14, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	PAD_CFG_GPI_APIC(GPP_B15, NONE, DEEP, LEVEL, INVERT),
	PAD_CFG_GPO(GPP_B16, 1, PLTRST),
	PAD_CFG_GPO(GPP_B17, 1, PLTRST),
	PAD_CFG_GPO(GPP_B18, 0, PLTRST),
	PAD_NC(GPP_B19, NONE),
	PAD_NC(GPP_B20, NONE),
	PAD_NC(GPP_B21, NONE),
	PAD_CFG_GPO(GPP_B22, 0, DEEP),
	_PAD_CFG_STRUCT(GPP_B23, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* ------- GPIO Group GPP_A ------- */
	_PAD_CFG_STRUCT(GPP_A00, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_A01, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_A02, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_A03, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_A04, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_A05, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(DN_20K)),
	_PAD_CFG_STRUCT(GPP_A06, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_A07, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_A08, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_A09, 1, DEEP),
	PAD_NC(GPP_A10, NONE),
	PAD_CFG_GPO(GPP_A11, 0, PLTRST),
	PAD_CFG_GPO(GPP_A12, 1, PLTRST),
	_PAD_CFG_STRUCT(GPP_A13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_A14, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_A15, 0, DEEP),
	_PAD_CFG_STRUCT(GPP_A16, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_A17, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_A18, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_A19, 1, PLTRST),

	/* ------- GPIO Group GPP_S ------- */
	PAD_NC(GPP_S00, NONE),
	PAD_CFG_GPO(GPP_S01, 1, PLTRST),
	_PAD_CFG_STRUCT(GPP_S02, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_S03, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	PAD_NC(GPP_S04, NONE),
	PAD_NC(GPP_S05, NONE),
	_PAD_CFG_STRUCT(GPP_S06, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_S07, PAD_FUNC(NF2) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* ------- GPIO Group GPP_R ------- */
	_PAD_CFG_STRUCT(GPP_R00, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_R01, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(NATIVE)),
	_PAD_CFG_STRUCT(GPP_R02, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_PULL(NATIVE)),
	_PAD_CFG_STRUCT(GPP_R03, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), PAD_PULL(NATIVE)),
	_PAD_CFG_STRUCT(GPP_R04, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	PAD_NC(GPP_R05, NONE),
	PAD_NC(GPP_R06, NONE),
	PAD_NC(GPP_R07, NONE),
};

#endif /* CFG_GPIO_H */
