commit 85a8526a7e8d12a31f2f1d9ebcec2841a27dc493
Author: Joel Sing <joel@sing.id.au>
Date:   Fri Feb 21 02:30:09 2020 +1100

    cmd/asm,cmd/internal/obj/riscv: add LR/SC instructions
    
    Add support for Load-Reserved (LR) and Store-Conditional (SC) instructions.
    
    Use instructions in place of currently used defines.
    
    Updates #36765
    
    Change-Id: I77e660639802293ece40cfde4865ac237e3308d6
    Reviewed-on: https://go-review.googlesource.com/c/go/+/220540
    Reviewed-by: Cherry Zhang <cherryyz@google.com>

 src/cmd/asm/internal/arch/riscv64.go         | 25 +++++++++++++++++++++
 src/cmd/asm/internal/asm/asm.go              | 17 +++++++++++++-
 src/cmd/asm/internal/asm/testdata/riscvenc.s |  8 ++++++-
 src/cmd/internal/obj/riscv/obj.go            | 33 +++++++++++++++++++++-------
 src/runtime/internal/atomic/atomic_riscv64.s | 12 +++++-----
 5 files changed, 79 insertions(+), 16 deletions(-)
