Compile each file using the following commands:
(Command format: ghdl -a file_name.vhd)
ghdl -a tensor_operations_arithmetic.vhd
ghdl -a tensor_operations_pooling.vhd
ghdl -a tensor_operations_activation.vhd
ghdl -a wb_peripheral.vhd
ghdl -a tb_wb_relu.vhd
ghdl -e tb_wb_relu
ghdl -r tb_wb_relu --vcd=tb_wb_relu.vcd

Output:
tb_wb_relu.vhd:164:7:@305ns:(report note): Word 0 ReLU latency (cycles) = 11
tb_wb_relu.vhd:164:7:@335ns:(report note): Word 1 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@365ns:(report note): Word 2 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@395ns:(report note): Word 3 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@425ns:(report note): Word 4 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@455ns:(report note): Word 5 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@485ns:(report note): Word 6 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@515ns:(report note): Word 7 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@545ns:(report note): Word 8 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@575ns:(report note): Word 9 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@605ns:(report note): Word 10 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@635ns:(report note): Word 11 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@665ns:(report note): Word 12 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@695ns:(report note): Word 13 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@725ns:(report note): Word 14 ReLU latency (cycles) = 2
tb_wb_relu.vhd:164:7:@755ns:(report note): Word 15 ReLU latency (cycles) = 2
tb_wb_relu.vhd:170:5:@855ns:(report failure): Simulation finished
ghdl:error: report failed
  instance: /tb_wb_relu/stimulus
  from: process work.tb_wb_relu(sim).stimulus at tb_wb_relu.vhd:170

In GTKWave:
Open GTKWave
Open vcd file
Append signals for clock (clk) and cycle count
Cycle count = 85
Total duration = 850ns
