irun(64): 15.20-p001: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-p001: Started on Mar 03, 2020 at 16:35:50 -03
irun
	-64bit
	-top banch
	banch.v
	CORE65LPSVT.v
	martool.v
	-access +rw
	-sdf_cmd_file sdf_cmd_file.in
Recompiling... reason: file './banch.v' is newer than expected.
	expected: Tue Mar  3 16:20:44 2020
	actual:   Tue Mar  3 16:31:35 2020
file: banch.v
	module worklib.banch:v
		errors: 0, warnings: 0
	module worklib.rom_read:v
		errors: 0, warnings: 0
file: martool.v
	module worklib.add_signed_carry_388:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_371:v
		errors: 0, warnings: 0
	module worklib.filter_2_bit_width10:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_carry_472:v
		errors: 0, warnings: 0
	module worklib.somador_n_np1_bit_width8_1:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_386:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_369:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_387:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_370:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S1_add_18_10_group_14_1:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S21_add_18_10_group_12_1:v
		errors: 0, warnings: 0
	module worklib.filter_2_bit_width10_1:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_carry_471:v
		errors: 0, warnings: 0
	module worklib.somador_n_np1_bit_width8_2:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_384:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_367:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_385:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_368:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S1_add_18_10_group_14_2:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S21_add_18_10_group_12_2:v
		errors: 0, warnings: 0
	module worklib.filter_2_bit_width10_2:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_carry_470:v
		errors: 0, warnings: 0
	module worklib.somador_n_np1_bit_width8_3:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_382:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_365:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_383:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_366:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S1_add_18_10_group_14_3:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S21_add_18_10_group_12_3:v
		errors: 0, warnings: 0
	module worklib.filter_2_bit_width10_3:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_carry_469:v
		errors: 0, warnings: 0
	module worklib.somador_n_np1_bit_width8_4:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_380:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_363:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_381:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_364:v
		errors: 0, warnings: 0
	module worklib.filter_2_bit_width10_4:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_carry_468:v
		errors: 0, warnings: 0
	module worklib.somador_n_np1_bit_width8_5:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_378:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_361:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_379:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_362:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S1_add_18_10_group_14_5:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S21_add_18_10_group_12_5:v
		errors: 0, warnings: 0
	module worklib.filter_2_bit_width10_5:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_carry_467:v
		errors: 0, warnings: 0
	module worklib.somador_n_np1_bit_width8_6:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_376:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_359:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_377:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_360:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S1_add_18_10_group_14_6:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S21_add_18_10_group_12_6:v
		errors: 0, warnings: 0
	module worklib.filter_2_bit_width10_6:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_carry_466:v
		errors: 0, warnings: 0
	module worklib.somador_n_np1_bit_width8_7:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_374:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_357:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_375:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_358:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S1_add_18_10_group_14_7:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S21_add_18_10_group_12_7:v
		errors: 0, warnings: 0
	module worklib.filter_2_bit_width10_7:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_carry_465:v
		errors: 0, warnings: 0
	module worklib.somador_n_np1_bit_width8_8:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_372:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_355:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_373:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_24_356:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S1_add_18_10_group_14_8:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S21_add_18_10_group_12_8:v
		errors: 0, warnings: 0
	module worklib.filter_2_bit_width10_8:v
		errors: 0, warnings: 0
	module worklib.INTER_2:v
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	INTER_2 DUT ( input_A1[0], clk, in_rst, out_S1[0][0]); 	// o Modulo principal do circuito
	          |
ncelab: *W,CUVWSP (./banch.v,33|11): 27 output ports were not connected:
ncelab: (./martool.v,7029): out_inter[26]
ncelab: (./martool.v,7029): out_inter[25]
ncelab: (./martool.v,7030): out_inter[24]
ncelab: (./martool.v,7030): out_inter[23]
ncelab: (./martool.v,7030): out_inter[22]
ncelab: (./martool.v,7030): out_inter[21]
ncelab: (./martool.v,7031): out_inter[20]
ncelab: (./martool.v,7031): out_inter[19]
ncelab: (./martool.v,7031): out_inter[18]
ncelab: (./martool.v,7032): out_inter[17]
ncelab: (./martool.v,7032): out_inter[16]
ncelab: (./martool.v,7032): out_inter[15]
ncelab: (./martool.v,7032): out_inter[14]
ncelab: (./martool.v,7033): out_inter[13]
ncelab: (./martool.v,7033): out_inter[12]
ncelab: (./martool.v,7033): out_inter[11]
ncelab: (./martool.v,7034): out_inter[10]
ncelab: (./martool.v,7034): out_inter[9]
ncelab: (./martool.v,7034): out_inter[8]
ncelab: (./martool.v,7034): out_inter[7]
ncelab: (./martool.v,7035): out_inter[6]
ncelab: (./martool.v,7035): out_inter[5]
ncelab: (./martool.v,7035): out_inter[4]
ncelab: (./martool.v,7035): out_inter[3]
ncelab: (./martool.v,7036): out_inter[2]
ncelab: (./martool.v,7036): out_inter[1]
ncelab: (./martool.v,7036): out_inter[0]

	INTER_2 DUT ( input_A1[0], clk, in_rst, out_S1[0][0]); 	// o Modulo principal do circuito
	          |
ncelab: *W,CUVWSI (./banch.v,33|11): 8 input ports were not connected:
ncelab: (./martool.v,7028): linha[5]
ncelab: (./martool.v,7028): linha[4]
ncelab: (./martool.v,7028): linha[3]
ncelab: (./martool.v,7028): linha[2]
ncelab: (./martool.v,7028): linha[1]
ncelab: (./martool.v,7029): linha[0]
ncelab: (./martool.v,7029): clk
ncelab: (./martool.v,7029): rst

	Top level design units:
		banch
	rom_read    #(IN,HALF_N)  memory1  (K, input_A1[0], in_rst); //chamando memoria la de baixo	
	                                              |
ncelab: *W,CUVMPW (./banch.v,32|47): port sizes differ in port connection (10/1).
	rom_read    #(IN,HALF_N)  memory1  (K, input_A1[0], in_rst); //chamando memoria la de baixo	
	                                                         |
ncelab: *W,CUVMPW (./banch.v,32|58): port sizes differ in port connection (1/64).
	INTER_2 DUT ( input_A1[0], clk, in_rst, out_S1[0][0]); 	// o Modulo principal do circuito
	                             |
ncelab: *W,CUVMPW (./banch.v,33|30): port sizes differ in port connection (1/10).
	INTER_2 DUT ( input_A1[0], clk, in_rst, out_S1[0][0]); 	// o Modulo principal do circuito
	                                     |
ncelab: *W,CUVMPW (./banch.v,33|38): port sizes differ in port connection (1/10).
	Annotating SDF timing data:
		Compiled SDF file:     barreira.sdf.X
		Log file:              sdf.log
		Backannotation scope:  banch:DUT
		Configuration file:    
		MTM control:           MAXIMUM
		Scale factors:         1:1:1
		Scale type:            FROM_MAXIMUM
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 16515  Annotated = 100.00% -- No. of Tchecks = 2844  Annotated = 100.00% 
				        Total 	   Annotated	  Percentage
		 Path Delays	       16515	       16515	      100.00
		      $width	         948	         948	      100.00
		     $recrem	         632	         632	      100.00
		  $setuphold	        1264	        1264	      100.00
	Building instance overlay tables: 
  in_rst = a0_rom[K] ;
                  |
ncelab: *W,BIGWIX (./banch.v,93|18): Memory index truncation.
input_A1 = a1_rom[K] ;
                  |
ncelab: *W,BIGWIX (./banch.v,95|18): Memory index truncation.
.................... Done
	Generating native compiled code:
		worklib.INTER_2:v <0x6bbff368>
			streams:   0, words:     0
		worklib.banch:v <0x45a0a734>
			streams:   5, words:  3271
		worklib.filter_2_bit_width10:v <0x0485e386>
			streams:   0, words:     0
		worklib.filter_2_bit_width10_1:v <0x749fa643>
			streams:   0, words:     0
		worklib.filter_2_bit_width10_2:v <0x411eedfb>
			streams:   0, words:     0
		worklib.filter_2_bit_width10_3:v <0x63876401>
			streams:   0, words:     0
		worklib.filter_2_bit_width10_4:v <0x1bfaca19>
			streams:   0, words:     0
		worklib.filter_2_bit_width10_5:v <0x396343e3>
			streams:   0, words:     0
		worklib.filter_2_bit_width10_6:v <0x0ce2085b>
			streams:   0, words:     0
		worklib.filter_2_bit_width10_7:v <0x2e7b81a1>
			streams:   0, words:     0
		worklib.filter_2_bit_width10_8:v <0x1f22b469>
			streams:   0, words:     0
		worklib.rom_read:v <0x1baf6f61>
			streams:   2, words:  1553
		worklib.somador_n_np1_bit_width8_1:v <0x2d1328a1>
			streams:   0, words:     0
		worklib.somador_n_np1_bit_width8_2:v <0x6d990616>
			streams:   0, words:     0
		worklib.somador_n_np1_bit_width8_3:v <0x3a74c158>
			streams:   0, words:     0
		worklib.somador_n_np1_bit_width8_4:v <0x65d78c8f>
			streams:   0, words:     0
		worklib.somador_n_np1_bit_width8_5:v <0x323a4bc1>
			streams:   0, words:     0
		worklib.somador_n_np1_bit_width8_6:v <0x72b06576>
			streams:   0, words:     0
		worklib.somador_n_np1_bit_width8_7:v <0x255da238>
			streams:   0, words:     0
		worklib.somador_n_np1_bit_width8_8:v <0x2761480b>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 4286     165
		UDPs:                     352       2
		Primitives:              8153       5
		Timing outputs:          4661      50
		Registers:                324      12
		Scalar wires:            7181       -
		Expanded wires:            74       2
		Vectored wires:             1       -
		Always blocks:              2       2
		Initial blocks:             3       3
		Cont. assignments:          0      54
		Pseudo assignments:         2       2
		Timing checks:           2844     634
		Interconnect:            8893       -
		Delayed tcheck signals:   948     318
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.banch:v
Loading snapshot worklib.banch:v .................... Done
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RMEMNOF: $readmem error: open failed on file "/home/mgsilva/rafael_s/example/sbox_v1/rtl/reset.txt".
            File: ./banch.v, line = 85, pos = 73
           Scope: banch.memory1
            Time: 0 FS + 0

ncsim: *W,RMEMNOF: $readmem error: open failed on file "/home/mgsilva/rafael_s/example/sbox_v1/rtl/2tap_n8.txt".
            File: ./banch.v, line = 86, pos = 76
           Scope: banch.memory1
            Time: 0 FS + 0

Simulation complete via $finish(1) at time 1015 US + 0
./banch.v:59 $finish; 
ncsim> exit
TOOL:	irun(64)	15.20-p001: Exiting on Mar 03, 2020 at 16:35:53 -03  (total: 00:00:03)
