$date
	Mon Mar 18 15:55:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! result [31:0] $end
$var reg 1 " CLK $end
$var reg 4 # spike_in [3:0] $end
$var reg 128 $ weights_in [127:0] $end
$scope module m1 $end
$var wire 1 " CLK $end
$var wire 4 % spike_in [3:0] $end
$var wire 128 & weight [127:0] $end
$var reg 128 ' mask [127:0] $end
$var reg 128 ( mult_ans [127:0] $end
$var reg 32 ) mult_output [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
bx $
bx #
0"
bx !
$end
#3
b1000101111001001000111111 $
b1000101111001001000111111 &
b0 #
b0 %
#4
b0 !
b0 )
1"
#8
0"
#11
b1 #
b1 %
#12
b1000101111001001000111111 !
b1000101111001001000111111 )
b1000101111001001000111111 (
b11111111111111111111111111111111 '
1"
#16
0"
#19
b0 #
b0 %
#20
b0 !
b0 )
1"
#24
0"
#27
b1 #
b1 %
#28
b1000101111001001000111111 !
b1000101111001001000111111 )
b11111111111111111111111111111111 '
1"
#32
0"
#36
b11111111111111111111111111111111 '
1"
#40
0"
#43
b0 #
b0 %
#44
b0 !
b0 )
1"
#48
0"
#51
