INFO-FLOW: Workspace /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution opened at Thu Sep 07 16:45:22 MST 2023
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/CoE/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/CoE/Xilinx/Vivado/2020.2/data:/opt/CoE/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/CoE/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/CoE/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_part_info done; 16.72 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu9eg:-ffvb1156:-2-e 
Execute       import_lib /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Command       import_lib done; 0.79 sec.
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.3 sec.
Execute           source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Command         ap_source done; 0.32 sec.
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.53 sec.
Command     add_library done; 1.36 sec.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 18.1 sec.
Execute   create_clock -period 3.33333333 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.33333333 -name default 
Execute     ap_set_clock -name default -period 3.333 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute   set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
Execute     ap_set_clock -name default -uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.66 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.62 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.66 seconds; current allocated memory: 206.069 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 206.251 MB.
INFO: [HLS 200-10] Analyzing design file './filter2d_hw.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./filter2d_hw.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ./filter2d_hw.cpp -foptimization-record-file=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang.filter2d_hw.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/CoE/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I./. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang.filter2d_hw.cpp.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang.filter2d_hw.cpp.err.log 
Command       ap_eval done; 2.37 sec.
INFO-FLOW: Done: GCC PP 39 time: 2.4 seconds per iteration
Execute       set_directive_top Filter2DKernel -name=Filter2DKernel 
INFO-FLOW: Setting directive 'TOP' name=Filter2DKernel 
INFO-FLOW: Setting directive 'TOP' name=Filter2DKernel 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=Filter2DKernel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/.systemc_flag -fix-errors /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/all.directive.json -fix-errors /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang-tidy.filter2d_hw.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang-tidy.filter2d_hw.pp.0.cpp.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang-tidy.filter2d_hw.pp.0.cpp.err.log 
Command         ap_eval done; 0.33 sec.
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/CoE/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.36 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/xilinx-dataflow-lawyer.filter2d_hw.pp.0.cpp.diag.yml /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/xilinx-dataflow-lawyer.filter2d_hw.pp.0.cpp.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/xilinx-dataflow-lawyer.filter2d_hw.pp.0.cpp.err.log 
Command       ap_eval done; 0.88 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang.filter2d_hw.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.pp.0.cpp -I./. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.bc > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang.filter2d_hw.pp.0.cpp.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang.filter2d_hw.pp.0.cpp.err.log 
Command       ap_eval done; 0.9 sec.
WARNING: [HLS 207-5301] unused parameter 'width': ./filter2d_hw.cpp:23:24
WARNING: [HLS 207-5301] unused parameter 'factor': ./filter2d_hw.cpp:141:15
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.55 seconds. CPU system time: 0.39 seconds. Elapsed time: 6.68 seconds; current allocated memory: 207.990 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/filter2d_hw.g.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.0.bc > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.56 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.56 sec.
Execute       run_link_or_opt -opt -out /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 1.19 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.2 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.04 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.04 sec.
Execute       run_link_or_opt -opt -out /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Filter2DKernel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Filter2DKernel -reflow-float-conversion -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.42 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.42 sec.
Execute       run_link_or_opt -out /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       run_link_or_opt -opt -out /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Filter2DKernel 
Execute         ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Filter2DKernel -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/CoE/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Filter2DKernel -mllvm -hls-db-dir -mllvm /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.lto.bc > /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.52 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 2>::stream()' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<window, 0>::stream()' into 'hls::stream<window, 3>::stream()' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'ReadFromMem(unsigned short, unsigned short, unsigned short, float const*, hls::stream<float, 0>&)' (./filter2d_hw.cpp:39:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'Window2D(unsigned short, unsigned short, hls::stream<int, 0>&, hls::stream<window, 0>&)' (./filter2d_hw.cpp:107:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<window, 0>::write(window const&)' into 'Window2D(unsigned short, unsigned short, hls::stream<int, 0>&, hls::stream<window, 0>&)' (./filter2d_hw.cpp:132:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<window, 0>::read(window&)' into 'hls::stream<window, 0>::read()' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul> const&)' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul> const&)' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul> const&)' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul> const&)' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul> const&)' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul> const&)' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'Filter2D(unsigned short, unsigned short, float, short, hls::stream<float, 0>&, hls::stream<window, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&)' (./filter2d_hw.cpp:158:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul> const&)' into 'Filter2D(unsigned short, unsigned short, float, short, hls::stream<float, 0>&, hls::stream<window, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&)' (./filter2d_hw.cpp:199:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<window, 0>::read()' into 'Filter2D(unsigned short, unsigned short, float, short, hls::stream<float, 0>&, hls::stream<window, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&)' (./filter2d_hw.cpp:169:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 2>::stream()' into 'Filter2DKernel' (./filter2d_hw.cpp:233:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<window, 3>::stream()' into 'Filter2DKernel' (./filter2d_hw.cpp:235:27)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3872.s_struct.windows' into 'Window2D(unsigned short, unsigned short, hls::stream<int, 0>&, hls::stream<window, 0>&) (.1)' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.84 seconds; current allocated memory: 213.169 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.170 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Filter2DKernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.0.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.82 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 237.991 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.1.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'Filter2D' (./filter2d_hw.cpp:186) automatically.
Command         transform done; 0.33 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.2.prechk.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 273.587 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.g.1.bc to /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.o.1.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'read_coefs' (./filter2d_hw.cpp:37) in function 'ReadFromMem' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_window' (./filter2d_hw.cpp:92) in function 'Window2D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_165_2' (./filter2d_hw.cpp:165) in function 'Filter2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_1' (./filter2d_hw.cpp:110) in function 'Window2D' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_2' (./filter2d_hw.cpp:111) in function 'Window2D' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_118_3' (./filter2d_hw.cpp:118) in function 'Window2D' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_173_3' (./filter2d_hw.cpp:172) in function 'Filter2D' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_175_4' (./filter2d_hw.cpp:172) in function 'Filter2D' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'Window.pix' (./filter2d_hw.cpp:90) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.0' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.1' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.2' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.3' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.4' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.5' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.6' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.7' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.8' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.9' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'Window.pix.10' (./filter2d_hw.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.0' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.1' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.2' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.3' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.4' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.5' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.6' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.7' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.8' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.9' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.pix.10' (/opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer' (./filter2d_hw.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'coeffs' (./filter2d_hw.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'coeffs' (./filter2d_hw.cpp:151) in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coeffs' in function 'ReadFromMem' (./filter2d_hw.cpp:38:22).
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'Filter2DKernel' (./filter2d_hw.cpp:209)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'Filter2DKernel' (./filter2d_hw.cpp:209), detected/extracted 4 process function(s): 
	 'Filter2DKernel.entry4'
	 'ReadFromMem'
	 'Window2D'
	 'Filter2D'.
Command         transform done; 0.82 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.o.1.tmp.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Filter2D' (./filter2d_hw.cpp:0:15)...121 expression(s) balanced.
Command         transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 332.888 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.o.2.bc -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'load_coefs' (./filter2d_hw.cpp:155:23) in function 'Filter2D'.
INFO: [XFORM 203-541] Flattening a loop nest 'apply_filter' (./filter2d_hw.cpp:163:28) in function 'Filter2D'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[0]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[7]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[6]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[5]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[4]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[3]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[2]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[1]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[8]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer[9]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[0]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[7]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[6]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[5]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[4]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[3]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[2]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[1]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[8]' (./filter2d_hw.cpp:84).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuffer[9]' (./filter2d_hw.cpp:84).
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuffer[0]' (./filter2d_hw.cpp:119:36)
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuffer[9]' (./filter2d_hw.cpp:121:36)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Window2D has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
Command         transform done; 0.77 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 411.626 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.15 sec.
Command     elaborate done; 16.67 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Filter2DKernel' ...
Execute       ap_set_top_model Filter2DKernel 
WARNING: [SYN 201-103] Legalizing function name 'Filter2DKernel.entry3' to 'Filter2DKernel_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Filter2DKernel.entry4' to 'Filter2DKernel_entry4'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
Execute       get_model_list Filter2DKernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Filter2DKernel 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model __hls_fptosi_float_i32 
Execute       preproc_iomode -model Window2D 
Execute       preproc_iomode -model ReadFromMem 
Execute       preproc_iomode -model Filter2DKernel.entry4 
Execute       preproc_iomode -model Filter2DKernel.entry3 
Execute       get_model_list Filter2DKernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Filter2DKernel.entry3 Filter2DKernel.entry4 ReadFromMem Window2D __hls_fptosi_float_i32 Filter2D Filter2DKernel
INFO-FLOW: Configuring Module : Filter2DKernel.entry3 ...
Execute       set_default_model Filter2DKernel.entry3 
Execute       apply_spec_resource_limit Filter2DKernel.entry3 
INFO-FLOW: Configuring Module : Filter2DKernel.entry4 ...
Execute       set_default_model Filter2DKernel.entry4 
Execute       apply_spec_resource_limit Filter2DKernel.entry4 
INFO-FLOW: Configuring Module : ReadFromMem ...
Execute       set_default_model ReadFromMem 
Execute       apply_spec_resource_limit ReadFromMem 
INFO-FLOW: Configuring Module : Window2D ...
Execute       set_default_model Window2D 
Execute       apply_spec_resource_limit Window2D 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute       set_default_model __hls_fptosi_float_i32 
Execute       apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : Filter2DKernel ...
Execute       set_default_model Filter2DKernel 
Execute       apply_spec_resource_limit Filter2DKernel 
INFO-FLOW: Model list for preprocess: Filter2DKernel.entry3 Filter2DKernel.entry4 ReadFromMem Window2D __hls_fptosi_float_i32 Filter2D Filter2DKernel
INFO-FLOW: Preprocessing Module: Filter2DKernel.entry3 ...
Execute       set_default_model Filter2DKernel.entry3 
Execute       cdfg_preprocess -model Filter2DKernel.entry3 
Execute       rtl_gen_preprocess Filter2DKernel.entry3 
INFO-FLOW: Preprocessing Module: Filter2DKernel.entry4 ...
Execute       set_default_model Filter2DKernel.entry4 
Execute       cdfg_preprocess -model Filter2DKernel.entry4 
Execute       rtl_gen_preprocess Filter2DKernel.entry4 
INFO-FLOW: Preprocessing Module: ReadFromMem ...
Execute       set_default_model ReadFromMem 
Execute       cdfg_preprocess -model ReadFromMem 
Execute       rtl_gen_preprocess ReadFromMem 
INFO-FLOW: Preprocessing Module: Window2D ...
Execute       set_default_model Window2D 
Execute       cdfg_preprocess -model Window2D 
Execute       rtl_gen_preprocess Window2D 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute       set_default_model __hls_fptosi_float_i32 
Execute       cdfg_preprocess -model __hls_fptosi_float_i32 
Execute       rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: Filter2DKernel ...
Execute       set_default_model Filter2DKernel 
Execute       cdfg_preprocess -model Filter2DKernel 
Execute       rtl_gen_preprocess Filter2DKernel 
INFO-FLOW: Model list for synthesis: Filter2DKernel.entry3 Filter2DKernel.entry4 ReadFromMem Window2D __hls_fptosi_float_i32 Filter2D Filter2DKernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2DKernel_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2DKernel.entry3 
Execute       schedule -model Filter2DKernel.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 412.535 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2DKernel.entry3.
Execute       set_default_model Filter2DKernel.entry3 
Execute       bind -model Filter2DKernel.entry3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 412.618 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.bind.adb -f 
INFO-FLOW: Finish binding Filter2DKernel.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2DKernel_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2DKernel.entry4 
Execute       schedule -model Filter2DKernel.entry4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 412.716 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2DKernel.entry4.
Execute       set_default_model Filter2DKernel.entry4 
Execute       bind -model Filter2DKernel.entry4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 412.867 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.bind.adb -f 
INFO-FLOW: Finish binding Filter2DKernel.entry4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ReadFromMem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ReadFromMem 
Execute       schedule -model ReadFromMem 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_coefs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_coefs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 412.961 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.sched.adb -f 
INFO-FLOW: Finish scheduling ReadFromMem.
Execute       set_default_model ReadFromMem 
Execute       bind -model ReadFromMem 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 413.077 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.bind.adb -f 
INFO-FLOW: Finish binding ReadFromMem.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Window2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Window2D 
Execute       schedule -model Window2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=num_pixels) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'update_window'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'update_window'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 414.168 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.sched.adb -f 
INFO-FLOW: Finish scheduling Window2D.
Execute       set_default_model Window2D 
Execute       bind -model Window2D 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 415.811 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.bind.adb -f 
INFO-FLOW: Finish binding Window2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model __hls_fptosi_float_i32 
Execute       schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function '__hls_fptosi_float_i32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 415.925 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute       set_default_model __hls_fptosi_float_i32 
Execute       bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 416.049 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=bound4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'load_coefs_VITIS_LOOP_156_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_coefs_VITIS_LOOP_156_1'
INFO: [SCHED 204-61] Pipelining loop 'apply_filter_VITIS_LOOP_165_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'apply_filter_VITIS_LOOP_165_2'
WARNING: [HLS 200-871] Estimated clock period (3.239ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 1ns, effective delay budget: 2.333ns).
WARNING: [HLS 200-1016] The critical path in module 'Filter2D' consists of the following:	'sitofp' operation ('tmp_2_i', ./filter2d_hw.cpp:186->./filter2d_hw.cpp:212) [895]  (3.24 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.82 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 422.732 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.84 sec.
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 433.944 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.43 sec.
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.bind.adb -f 
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2DKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2DKernel 
Execute       schedule -model Filter2DKernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO coeff_stream (from ReadFromMem_U0 to Filter2D_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.5 seconds; current allocated memory: 434.136 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2DKernel.
Execute       set_default_model Filter2DKernel 
Execute       bind -model Filter2DKernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 434.525 MB.
Execute       syn_report -verbosereport -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.6 sec.
Execute       db_write -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.bind.adb -f 
INFO-FLOW: Finish binding Filter2DKernel.
Execute       get_model_list Filter2DKernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Filter2DKernel.entry3 
Execute       rtl_gen_preprocess Filter2DKernel.entry4 
Execute       rtl_gen_preprocess ReadFromMem 
Execute       rtl_gen_preprocess Window2D 
Execute       rtl_gen_preprocess __hls_fptosi_float_i32 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess Filter2DKernel 
INFO-FLOW: Model list for RTL generation: Filter2DKernel.entry3 Filter2DKernel.entry4 ReadFromMem Window2D __hls_fptosi_float_i32 Filter2D Filter2DKernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2DKernel_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Filter2DKernel.entry3 -top_prefix Filter2DKernel_ -sub_prefix Filter2DKernel_ -mg_file /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2DKernel_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 434.645 MB.
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2DKernel.entry3 -style xilinx -f -lang vhdl -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/vhdl/Filter2DKernel_Filter2DKernel_entry3 
Execute       gen_rtl Filter2DKernel.entry3 -style xilinx -f -lang vlog -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/verilog/Filter2DKernel_Filter2DKernel_entry3 
Execute       syn_report -csynth -model Filter2DKernel.entry3 -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Filter2DKernel_entry3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Filter2DKernel.entry3 -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Filter2DKernel_entry3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Filter2DKernel.entry3 -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Filter2DKernel.entry3 -f -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.adb 
Execute       gen_tb_info Filter2DKernel.entry3 -p /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2DKernel_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Filter2DKernel.entry4 -top_prefix Filter2DKernel_ -sub_prefix Filter2DKernel_ -mg_file /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2DKernel_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 435.032 MB.
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2DKernel.entry4 -style xilinx -f -lang vhdl -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/vhdl/Filter2DKernel_Filter2DKernel_entry4 
Execute       gen_rtl Filter2DKernel.entry4 -style xilinx -f -lang vlog -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/verilog/Filter2DKernel_Filter2DKernel_entry4 
Execute       syn_report -csynth -model Filter2DKernel.entry4 -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Filter2DKernel_entry4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Filter2DKernel.entry4 -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Filter2DKernel_entry4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Filter2DKernel.entry4 -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Filter2DKernel.entry4 -f -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.adb 
Execute       gen_tb_info Filter2DKernel.entry4 -p /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ReadFromMem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ReadFromMem -top_prefix Filter2DKernel_ -sub_prefix Filter2DKernel_ -mg_file /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ReadFromMem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 435.549 MB.
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl ReadFromMem -style xilinx -f -lang vhdl -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/vhdl/Filter2DKernel_ReadFromMem 
Execute       gen_rtl ReadFromMem -style xilinx -f -lang vlog -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/verilog/Filter2DKernel_ReadFromMem 
Execute       syn_report -csynth -model ReadFromMem -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/ReadFromMem_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ReadFromMem -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/ReadFromMem_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ReadFromMem -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ReadFromMem -f -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.adb 
Execute       gen_tb_info ReadFromMem -p /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Window2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Window2D -top_prefix Filter2DKernel_ -sub_prefix Filter2DKernel_ -mg_file /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Window2D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 438.524 MB.
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Window2D -style xilinx -f -lang vhdl -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/vhdl/Filter2DKernel_Window2D 
Execute       gen_rtl Window2D -style xilinx -f -lang vlog -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/verilog/Filter2DKernel_Window2D 
Execute       syn_report -csynth -model Window2D -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Window2D_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Window2D -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Window2D_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Window2D -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Window2D -f -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.adb 
Execute       gen_tb_info Window2D -p /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model __hls_fptosi_float_i32 -top_prefix Filter2DKernel_ -sub_prefix Filter2DKernel_ -mg_file /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 444.480 MB.
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/vhdl/Filter2DKernel_p_hls_fptosi_float_i32 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/verilog/Filter2DKernel_p_hls_fptosi_float_i32 
Execute       syn_report -csynth -model __hls_fptosi_float_i32 -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model __hls_fptosi_float_i32 -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model __hls_fptosi_float_i32 -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model __hls_fptosi_float_i32 -f -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute       gen_tb_info __hls_fptosi_float_i32 -p /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Filter2D -top_prefix Filter2DKernel_ -sub_prefix Filter2DKernel_ -mg_file /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 121 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 121 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 0.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 467.928 MB.
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/vhdl/Filter2DKernel_Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/verilog/Filter2DKernel_Filter2D 
Execute       syn_report -csynth -model Filter2D -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Filter2D_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.5 sec.
Execute       syn_report -rtlxml -model Filter2D -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Filter2D_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       syn_report -verbosereport -model Filter2D -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.62 sec.
Execute       db_write -model Filter2D -f -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.adb 
Command       db_write done; 0.32 sec.
Execute       gen_tb_info Filter2D -p /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2DKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Filter2DKernel -top_prefix  -sub_prefix Filter2DKernel_ -mg_file /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/coeffs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/factor' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/input_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2DKernel/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter2DKernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'factor', 'bias', 'width', 'height', 'stride', 'coeffs' and 'return' to AXI-Lite port config.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2DKernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.88 seconds; current allocated memory: 496.989 MB.
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2DKernel -istop -style xilinx -f -lang vhdl -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/vhdl/Filter2DKernel 
Execute       gen_rtl Filter2DKernel -istop -style xilinx -f -lang vlog -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/verilog/Filter2DKernel 
Execute       syn_report -csynth -model Filter2DKernel -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Filter2DKernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Filter2DKernel -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/Filter2DKernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Filter2DKernel -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.62 sec.
Execute       db_write -model Filter2DKernel -f -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.adb 
Execute       gen_tb_info Filter2DKernel -p /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel 
Execute       export_constraint_db -f -tool general -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.constraint.tcl 
Execute       syn_report -designview -model Filter2DKernel -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.design.xml 
Command       syn_report done; 0.55 sec.
Execute       syn_report -csynthDesign -model Filter2DKernel -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Filter2DKernel -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Filter2DKernel -o /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Filter2DKernel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Filter2DKernel 
INFO-FLOW: Model list for RTL component generation: Filter2DKernel.entry3 Filter2DKernel.entry4 ReadFromMem Window2D __hls_fptosi_float_i32 Filter2D Filter2DKernel
INFO-FLOW: Handling components in module [Filter2DKernel_entry3] ... 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2DKernel_entry4] ... 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.compgen.tcl 
INFO-FLOW: Handling components in module [ReadFromMem] ... 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.compgen.tcl 
INFO-FLOW: Handling components in module [Window2D] ... 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.compgen.tcl 
INFO-FLOW: Found component Filter2DKernel_mul_mul_16ns_16ns_32_4_1.
INFO-FLOW: Append model Filter2DKernel_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: Found component Filter2DKernel_Window2D_LineBuffer_0.
INFO-FLOW: Append model Filter2DKernel_Window2D_LineBuffer_0
INFO-FLOW: Found component Filter2DKernel_regslice_both.
INFO-FLOW: Append model Filter2DKernel_regslice_both
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component Filter2DKernel_fmul_32ns_32ns_32_8_max_dsp_1.
INFO-FLOW: Append model Filter2DKernel_fmul_32ns_32ns_32_8_max_dsp_1
INFO-FLOW: Found component Filter2DKernel_sitofp_32ns_32_7_no_dsp_1.
INFO-FLOW: Append model Filter2DKernel_sitofp_32ns_32_7_no_dsp_1
INFO-FLOW: Found component Filter2DKernel_mul_mul_11ns_11ns_22_4_1.
INFO-FLOW: Append model Filter2DKernel_mul_mul_11ns_11ns_22_4_1
INFO-FLOW: Found component Filter2DKernel_regslice_both.
INFO-FLOW: Append model Filter2DKernel_regslice_both
INFO-FLOW: Found component Filter2DKernel_regslice_both.
INFO-FLOW: Append model Filter2DKernel_regslice_both
INFO-FLOW: Found component Filter2DKernel_regslice_both.
INFO-FLOW: Append model Filter2DKernel_regslice_both
INFO-FLOW: Found component Filter2DKernel_regslice_both.
INFO-FLOW: Append model Filter2DKernel_regslice_both
INFO-FLOW: Handling components in module [Filter2DKernel] ... 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.tcl 
INFO-FLOW: Found component Filter2DKernel_fifo_w16_d2_S.
INFO-FLOW: Append model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: Found component Filter2DKernel_fifo_w16_d2_S.
INFO-FLOW: Append model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: Found component Filter2DKernel_fifo_w16_d2_S.
INFO-FLOW: Append model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: Found component Filter2DKernel_fifo_w16_d3_S.
INFO-FLOW: Append model Filter2DKernel_fifo_w16_d3_S
INFO-FLOW: Found component Filter2DKernel_fifo_w16_d2_S.
INFO-FLOW: Append model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: Found component Filter2DKernel_fifo_w16_d3_S.
INFO-FLOW: Append model Filter2DKernel_fifo_w16_d3_S
INFO-FLOW: Found component Filter2DKernel_fifo_w16_d2_S.
INFO-FLOW: Append model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: Found component Filter2DKernel_fifo_w16_d3_S.
INFO-FLOW: Append model Filter2DKernel_fifo_w16_d3_S
INFO-FLOW: Found component Filter2DKernel_fifo_w32_d2_S.
INFO-FLOW: Append model Filter2DKernel_fifo_w32_d2_S
INFO-FLOW: Found component Filter2DKernel_fifo_w3872_d3_A.
INFO-FLOW: Append model Filter2DKernel_fifo_w3872_d3_A
INFO-FLOW: Found component Filter2DKernel_start_for_Filter2DKernel_entry4_U0.
INFO-FLOW: Append model Filter2DKernel_start_for_Filter2DKernel_entry4_U0
INFO-FLOW: Found component Filter2DKernel_start_for_Window2D_U0.
INFO-FLOW: Append model Filter2DKernel_start_for_Window2D_U0
INFO-FLOW: Found component Filter2DKernel_start_for_Filter2D_U0.
INFO-FLOW: Append model Filter2DKernel_start_for_Filter2D_U0
INFO-FLOW: Found component Filter2DKernel_config_s_axi.
INFO-FLOW: Append model Filter2DKernel_config_s_axi
INFO-FLOW: Append model Filter2DKernel_entry3
INFO-FLOW: Append model Filter2DKernel_entry4
INFO-FLOW: Append model ReadFromMem
INFO-FLOW: Append model Window2D
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model Filter2DKernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Filter2DKernel_mul_mul_16ns_16ns_32_4_1 Filter2DKernel_Window2D_LineBuffer_0 Filter2DKernel_regslice_both Filter2DKernel_fmul_32ns_32ns_32_8_max_dsp_1 Filter2DKernel_sitofp_32ns_32_7_no_dsp_1 Filter2DKernel_mul_mul_11ns_11ns_22_4_1 Filter2DKernel_regslice_both Filter2DKernel_regslice_both Filter2DKernel_regslice_both Filter2DKernel_regslice_both Filter2DKernel_fifo_w16_d2_S Filter2DKernel_fifo_w16_d2_S Filter2DKernel_fifo_w16_d2_S Filter2DKernel_fifo_w16_d3_S Filter2DKernel_fifo_w16_d2_S Filter2DKernel_fifo_w16_d3_S Filter2DKernel_fifo_w16_d2_S Filter2DKernel_fifo_w16_d3_S Filter2DKernel_fifo_w32_d2_S Filter2DKernel_fifo_w3872_d3_A Filter2DKernel_start_for_Filter2DKernel_entry4_U0 Filter2DKernel_start_for_Window2D_U0 Filter2DKernel_start_for_Filter2D_U0 Filter2DKernel_config_s_axi Filter2DKernel_entry3 Filter2DKernel_entry4 ReadFromMem Window2D p_hls_fptosi_float_i32 Filter2D Filter2DKernel
INFO-FLOW: To file: write model Filter2DKernel_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: To file: write model Filter2DKernel_Window2D_LineBuffer_0
INFO-FLOW: To file: write model Filter2DKernel_regslice_both
INFO-FLOW: To file: write model Filter2DKernel_fmul_32ns_32ns_32_8_max_dsp_1
INFO-FLOW: To file: write model Filter2DKernel_sitofp_32ns_32_7_no_dsp_1
INFO-FLOW: To file: write model Filter2DKernel_mul_mul_11ns_11ns_22_4_1
INFO-FLOW: To file: write model Filter2DKernel_regslice_both
INFO-FLOW: To file: write model Filter2DKernel_regslice_both
INFO-FLOW: To file: write model Filter2DKernel_regslice_both
INFO-FLOW: To file: write model Filter2DKernel_regslice_both
INFO-FLOW: To file: write model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: To file: write model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: To file: write model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: To file: write model Filter2DKernel_fifo_w16_d3_S
INFO-FLOW: To file: write model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: To file: write model Filter2DKernel_fifo_w16_d3_S
INFO-FLOW: To file: write model Filter2DKernel_fifo_w16_d2_S
INFO-FLOW: To file: write model Filter2DKernel_fifo_w16_d3_S
INFO-FLOW: To file: write model Filter2DKernel_fifo_w32_d2_S
INFO-FLOW: To file: write model Filter2DKernel_fifo_w3872_d3_A
INFO-FLOW: To file: write model Filter2DKernel_start_for_Filter2DKernel_entry4_U0
INFO-FLOW: To file: write model Filter2DKernel_start_for_Window2D_U0
INFO-FLOW: To file: write model Filter2DKernel_start_for_Filter2D_U0
INFO-FLOW: To file: write model Filter2DKernel_config_s_axi
INFO-FLOW: To file: write model Filter2DKernel_entry3
INFO-FLOW: To file: write model Filter2DKernel_entry4
INFO-FLOW: To file: write model ReadFromMem
INFO-FLOW: To file: write model Window2D
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model Filter2DKernel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): Filter2DKernel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Filter2DKernel_Window2D_LineBuffer_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'bias_c1_U(Filter2DKernel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'width_c2_U(Filter2DKernel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'height_c3_U(Filter2DKernel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'bias_c_U(Filter2DKernel_fifo_w16_d3_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(Filter2DKernel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'width_c9_U(Filter2DKernel_fifo_w16_d3_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(Filter2DKernel_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'height_c10_U(Filter2DKernel_fifo_w16_d3_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'coeff_stream_U(Filter2DKernel_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'window_stream_U(Filter2DKernel_fifo_w3872_d3_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Filter2DKernel_entry4_U0_U(Filter2DKernel_start_for_Filter2DKernel_entry4_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Window2D_U0_U(Filter2DKernel_start_for_Window2D_U0)' using Shift Registers.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Filter2D_U0_U(Filter2DKernel_start_for_Filter2D_U0)' using Shift Registers.
Execute         source ./config.slave.tcl 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Filter2DKernel xml_exists=0
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.compgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.constraint.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=31 #gSsdmPorts=10
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/top-io-be.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.dataonly.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.dataonly.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.tbgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.tbgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.tbgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.tbgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.tbgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.constraint.tcl 
Execute       sc_get_clocks Filter2DKernel 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/impl/misc/Filter2DKernel_ap_fmul_6_max_dsp_32_ip.tcl 
Execute       source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/impl/misc/Filter2DKernel_ap_sitofp_5_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.13 seconds; current allocated memory: 504.808 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter2DKernel.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter2DKernel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model Filter2DKernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 308.74 MHz
Command     autosyn done; 15.99 sec.
Command   csynth_design done; 32.66 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.5 seconds. CPU system time: 0.93 seconds. Elapsed time: 32.66 seconds; current allocated memory: 506.040 MB.
Execute   export_design -rtl verilog -format ip_catalog -description 2D Convolution -display_name Conv2D 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -description 2D Convolution -display_name Conv2D 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -description=2D Convolution -display_name=Conv2D -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -description {2D Convolution} -display_name Conv2D
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): Filter2DKernel
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.compgen.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to Filter2DKernel
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.compgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to Filter2DKernel
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.constraint.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=31 #gSsdmPorts=10
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/top-io-be.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.dataonly.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.dataonly.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry3.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel_entry4.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/ReadFromMem.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Window2D.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2D.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.constraint.tcl 
Execute     sc_get_clocks Filter2DKernel 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/impl/misc/Filter2DKernel_ap_fmul_6_max_dsp_32_ip.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/impl/misc/Filter2DKernel_ap_sitofp_5_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       copying IP vlog from /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=10 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.dataonly.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.compgen.dataonly.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Filter2DKernel
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Filter2DKernel
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.rtl_wrap.cfg.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.constraint.tcl 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/Filter2DKernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/.autopilot/db/global.setting.tcl 
Execute     source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/CoE/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /mnt/data/Xilinx_Workspace/Vivado/ZCU102_10ffts/HLS_accel/Conv2D/conv_filter_prj/solution/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s conv_filter_prj/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file conv_filter_prj/solution/impl/export.zip
Command   export_design done; 55.16 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.53 seconds. CPU system time: 2.89 seconds. Elapsed time: 55.16 seconds; current allocated memory: 513.631 MB.
Execute   cleanup_all 
