#[doc = "Register `BDTxUPR` reader"]
pub type R = crate::R<BdtxUprSpec>;
#[doc = "Register `BDTxUPR` writer"]
pub type W = crate::W<BdtxUprSpec>;
#[doc = "Field `TIMxCR` reader - HRTIM_TIMxCR register update enable"]
pub type TimxCrR = crate::BitReader;
#[doc = "Field `TIMxCR` writer - HRTIM_TIMxCR register update enable"]
pub type TimxCrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxICR` reader - HRTIM_TIMxICR register update enable"]
pub type TimxIcrR = crate::BitReader;
#[doc = "Field `TIMxICR` writer - HRTIM_TIMxICR register update enable"]
pub type TimxIcrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxDIER` reader - HRTIM_TIMxDIER register update enable"]
pub type TimxDierR = crate::BitReader;
#[doc = "Field `TIMxDIER` writer - HRTIM_TIMxDIER register update enable"]
pub type TimxDierW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxCNT` reader - HRTIM_CNTxR register update enable"]
pub type TimxCntR = crate::BitReader;
#[doc = "Field `TIMxCNT` writer - HRTIM_CNTxR register update enable"]
pub type TimxCntW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxPER` reader - HRTIM_PERxR register update enable"]
pub type TimxPerR = crate::BitReader;
#[doc = "Field `TIMxPER` writer - HRTIM_PERxR register update enable"]
pub type TimxPerW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxREP` reader - HRTIM_REPxR register update enable"]
pub type TimxRepR = crate::BitReader;
#[doc = "Field `TIMxREP` writer - HRTIM_REPxR register update enable"]
pub type TimxRepW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxCMP1` reader - HRTIM_CMP1xR register update enable"]
pub type TimxCmp1R = crate::BitReader;
#[doc = "Field `TIMxCMP1` writer - HRTIM_CMP1xR register update enable"]
pub type TimxCmp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxCMP2` reader - HRTIM_CMP2xR register update enable"]
pub type TimxCmp2R = crate::BitReader;
#[doc = "Field `TIMxCMP2` writer - HRTIM_CMP2xR register update enable"]
pub type TimxCmp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxCMP3` reader - HRTIM_CMP3xR register update enable"]
pub type TimxCmp3R = crate::BitReader;
#[doc = "Field `TIMxCMP3` writer - HRTIM_CMP3xR register update enable"]
pub type TimxCmp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxCMP4` reader - HRTIM_CMP4xR register update enable"]
pub type TimxCmp4R = crate::BitReader;
#[doc = "Field `TIMxCMP4` writer - HRTIM_CMP4xR register update enable"]
pub type TimxCmp4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMx_DTxR` reader - HRTIM_DTxR register update enable"]
pub type TimxDtxRR = crate::BitReader;
#[doc = "Field `TIMx_DTxR` writer - HRTIM_DTxR register update enable"]
pub type TimxDtxRW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxSET1R` reader - HRTIM_SET1xR register update enable"]
pub type TimxSet1rR = crate::BitReader;
#[doc = "Field `TIMxSET1R` writer - HRTIM_SET1xR register update enable"]
pub type TimxSet1rW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxRST1R` reader - HRTIM_RST1xR register update enable"]
pub type TimxRst1rR = crate::BitReader;
#[doc = "Field `TIMxRST1R` writer - HRTIM_RST1xR register update enable"]
pub type TimxRst1rW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxSET2R` reader - HRTIM_SET2xR register update enable"]
pub type TimxSet2rR = crate::BitReader;
#[doc = "Field `TIMxSET2R` writer - HRTIM_SET2xR register update enable"]
pub type TimxSet2rW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxRST2R` reader - HRTIM_RST2xR register update enable"]
pub type TimxRst2rR = crate::BitReader;
#[doc = "Field `TIMxRST2R` writer - HRTIM_RST2xR register update enable"]
pub type TimxRst2rW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxEEFR1` reader - HRTIM_EEFxR1 register update enable"]
pub type TimxEefr1R = crate::BitReader;
#[doc = "Field `TIMxEEFR1` writer - HRTIM_EEFxR1 register update enable"]
pub type TimxEefr1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxEEFR2` reader - HRTIM_EEFxR2 register update enable"]
pub type TimxEefr2R = crate::BitReader;
#[doc = "Field `TIMxEEFR2` writer - HRTIM_EEFxR2 register update enable"]
pub type TimxEefr2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxRSTR` reader - HRTIM_RSTxR register update enable"]
pub type TimxRstrR = crate::BitReader;
#[doc = "Field `TIMxRSTR` writer - HRTIM_RSTxR register update enable"]
pub type TimxRstrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxCHPR` reader - HRTIM_CHPxR register update enable"]
pub type TimxChprR = crate::BitReader;
#[doc = "Field `TIMxCHPR` writer - HRTIM_CHPxR register update enable"]
pub type TimxChprW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxOUTR` reader - HRTIM_OUTxR register update enable"]
pub type TimxOutrR = crate::BitReader;
#[doc = "Field `TIMxOUTR` writer - HRTIM_OUTxR register update enable"]
pub type TimxOutrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMxFLTR` reader - HRTIM_FLTxR register update enable"]
pub type TimxFltrR = crate::BitReader;
#[doc = "Field `TIMxFLTR` writer - HRTIM_FLTxR register update enable"]
pub type TimxFltrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - HRTIM_TIMxCR register update enable"]
    #[inline(always)]
    pub fn timx_cr(&self) -> TimxCrR {
        TimxCrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - HRTIM_TIMxICR register update enable"]
    #[inline(always)]
    pub fn timx_icr(&self) -> TimxIcrR {
        TimxIcrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - HRTIM_TIMxDIER register update enable"]
    #[inline(always)]
    pub fn timx_dier(&self) -> TimxDierR {
        TimxDierR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - HRTIM_CNTxR register update enable"]
    #[inline(always)]
    pub fn timx_cnt(&self) -> TimxCntR {
        TimxCntR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - HRTIM_PERxR register update enable"]
    #[inline(always)]
    pub fn timx_per(&self) -> TimxPerR {
        TimxPerR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - HRTIM_REPxR register update enable"]
    #[inline(always)]
    pub fn timx_rep(&self) -> TimxRepR {
        TimxRepR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - HRTIM_CMP1xR register update enable"]
    #[inline(always)]
    pub fn timx_cmp1(&self) -> TimxCmp1R {
        TimxCmp1R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - HRTIM_CMP2xR register update enable"]
    #[inline(always)]
    pub fn timx_cmp2(&self) -> TimxCmp2R {
        TimxCmp2R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - HRTIM_CMP3xR register update enable"]
    #[inline(always)]
    pub fn timx_cmp3(&self) -> TimxCmp3R {
        TimxCmp3R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - HRTIM_CMP4xR register update enable"]
    #[inline(always)]
    pub fn timx_cmp4(&self) -> TimxCmp4R {
        TimxCmp4R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - HRTIM_DTxR register update enable"]
    #[inline(always)]
    pub fn timx_dtx_r(&self) -> TimxDtxRR {
        TimxDtxRR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - HRTIM_SET1xR register update enable"]
    #[inline(always)]
    pub fn timx_set1r(&self) -> TimxSet1rR {
        TimxSet1rR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - HRTIM_RST1xR register update enable"]
    #[inline(always)]
    pub fn timx_rst1r(&self) -> TimxRst1rR {
        TimxRst1rR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - HRTIM_SET2xR register update enable"]
    #[inline(always)]
    pub fn timx_set2r(&self) -> TimxSet2rR {
        TimxSet2rR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - HRTIM_RST2xR register update enable"]
    #[inline(always)]
    pub fn timx_rst2r(&self) -> TimxRst2rR {
        TimxRst2rR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - HRTIM_EEFxR1 register update enable"]
    #[inline(always)]
    pub fn timx_eefr1(&self) -> TimxEefr1R {
        TimxEefr1R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - HRTIM_EEFxR2 register update enable"]
    #[inline(always)]
    pub fn timx_eefr2(&self) -> TimxEefr2R {
        TimxEefr2R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - HRTIM_RSTxR register update enable"]
    #[inline(always)]
    pub fn timx_rstr(&self) -> TimxRstrR {
        TimxRstrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - HRTIM_CHPxR register update enable"]
    #[inline(always)]
    pub fn timx_chpr(&self) -> TimxChprR {
        TimxChprR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - HRTIM_OUTxR register update enable"]
    #[inline(always)]
    pub fn timx_outr(&self) -> TimxOutrR {
        TimxOutrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - HRTIM_FLTxR register update enable"]
    #[inline(always)]
    pub fn timx_fltr(&self) -> TimxFltrR {
        TimxFltrR::new(((self.bits >> 20) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - HRTIM_TIMxCR register update enable"]
    #[inline(always)]
    pub fn timx_cr(&mut self) -> TimxCrW<BdtxUprSpec> {
        TimxCrW::new(self, 0)
    }
    #[doc = "Bit 1 - HRTIM_TIMxICR register update enable"]
    #[inline(always)]
    pub fn timx_icr(&mut self) -> TimxIcrW<BdtxUprSpec> {
        TimxIcrW::new(self, 1)
    }
    #[doc = "Bit 2 - HRTIM_TIMxDIER register update enable"]
    #[inline(always)]
    pub fn timx_dier(&mut self) -> TimxDierW<BdtxUprSpec> {
        TimxDierW::new(self, 2)
    }
    #[doc = "Bit 3 - HRTIM_CNTxR register update enable"]
    #[inline(always)]
    pub fn timx_cnt(&mut self) -> TimxCntW<BdtxUprSpec> {
        TimxCntW::new(self, 3)
    }
    #[doc = "Bit 4 - HRTIM_PERxR register update enable"]
    #[inline(always)]
    pub fn timx_per(&mut self) -> TimxPerW<BdtxUprSpec> {
        TimxPerW::new(self, 4)
    }
    #[doc = "Bit 5 - HRTIM_REPxR register update enable"]
    #[inline(always)]
    pub fn timx_rep(&mut self) -> TimxRepW<BdtxUprSpec> {
        TimxRepW::new(self, 5)
    }
    #[doc = "Bit 6 - HRTIM_CMP1xR register update enable"]
    #[inline(always)]
    pub fn timx_cmp1(&mut self) -> TimxCmp1W<BdtxUprSpec> {
        TimxCmp1W::new(self, 6)
    }
    #[doc = "Bit 7 - HRTIM_CMP2xR register update enable"]
    #[inline(always)]
    pub fn timx_cmp2(&mut self) -> TimxCmp2W<BdtxUprSpec> {
        TimxCmp2W::new(self, 7)
    }
    #[doc = "Bit 8 - HRTIM_CMP3xR register update enable"]
    #[inline(always)]
    pub fn timx_cmp3(&mut self) -> TimxCmp3W<BdtxUprSpec> {
        TimxCmp3W::new(self, 8)
    }
    #[doc = "Bit 9 - HRTIM_CMP4xR register update enable"]
    #[inline(always)]
    pub fn timx_cmp4(&mut self) -> TimxCmp4W<BdtxUprSpec> {
        TimxCmp4W::new(self, 9)
    }
    #[doc = "Bit 10 - HRTIM_DTxR register update enable"]
    #[inline(always)]
    pub fn timx_dtx_r(&mut self) -> TimxDtxRW<BdtxUprSpec> {
        TimxDtxRW::new(self, 10)
    }
    #[doc = "Bit 11 - HRTIM_SET1xR register update enable"]
    #[inline(always)]
    pub fn timx_set1r(&mut self) -> TimxSet1rW<BdtxUprSpec> {
        TimxSet1rW::new(self, 11)
    }
    #[doc = "Bit 12 - HRTIM_RST1xR register update enable"]
    #[inline(always)]
    pub fn timx_rst1r(&mut self) -> TimxRst1rW<BdtxUprSpec> {
        TimxRst1rW::new(self, 12)
    }
    #[doc = "Bit 13 - HRTIM_SET2xR register update enable"]
    #[inline(always)]
    pub fn timx_set2r(&mut self) -> TimxSet2rW<BdtxUprSpec> {
        TimxSet2rW::new(self, 13)
    }
    #[doc = "Bit 14 - HRTIM_RST2xR register update enable"]
    #[inline(always)]
    pub fn timx_rst2r(&mut self) -> TimxRst2rW<BdtxUprSpec> {
        TimxRst2rW::new(self, 14)
    }
    #[doc = "Bit 15 - HRTIM_EEFxR1 register update enable"]
    #[inline(always)]
    pub fn timx_eefr1(&mut self) -> TimxEefr1W<BdtxUprSpec> {
        TimxEefr1W::new(self, 15)
    }
    #[doc = "Bit 16 - HRTIM_EEFxR2 register update enable"]
    #[inline(always)]
    pub fn timx_eefr2(&mut self) -> TimxEefr2W<BdtxUprSpec> {
        TimxEefr2W::new(self, 16)
    }
    #[doc = "Bit 17 - HRTIM_RSTxR register update enable"]
    #[inline(always)]
    pub fn timx_rstr(&mut self) -> TimxRstrW<BdtxUprSpec> {
        TimxRstrW::new(self, 17)
    }
    #[doc = "Bit 18 - HRTIM_CHPxR register update enable"]
    #[inline(always)]
    pub fn timx_chpr(&mut self) -> TimxChprW<BdtxUprSpec> {
        TimxChprW::new(self, 18)
    }
    #[doc = "Bit 19 - HRTIM_OUTxR register update enable"]
    #[inline(always)]
    pub fn timx_outr(&mut self) -> TimxOutrW<BdtxUprSpec> {
        TimxOutrW::new(self, 19)
    }
    #[doc = "Bit 20 - HRTIM_FLTxR register update enable"]
    #[inline(always)]
    pub fn timx_fltr(&mut self) -> TimxFltrW<BdtxUprSpec> {
        TimxFltrW::new(self, 20)
    }
}
#[doc = "Burst DMA Timerx update Register\n\nYou can [`read`](crate::Reg::read) this register and get [`bdtx_upr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`bdtx_upr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct BdtxUprSpec;
impl crate::RegisterSpec for BdtxUprSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`bdtx_upr::R`](R) reader structure"]
impl crate::Readable for BdtxUprSpec {}
#[doc = "`write(|w| ..)` method takes [`bdtx_upr::W`](W) writer structure"]
impl crate::Writable for BdtxUprSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets BDTxUPR to value 0"]
impl crate::Resettable for BdtxUprSpec {}
