{"top":"global.TestNestedProductReg",
"namespaces":{
  "global":{
    "modules":{
      "DFF_initFalse_has_ceFalse_has_resetFalse_has_async_resetTrue":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.I","reg_PR_inst0.in.0"],
          ["self.O","reg_PR_inst0.out.0"]
        ]
      },
      "DFF_initTrue_has_ceFalse_has_resetFalse_has_async_resetTrue":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h1"]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.I","reg_PR_inst0.in.0"],
          ["self.O","reg_PR_inst0.out.0"]
        ]
      },
      "Mux2xOutBit":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1.0"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out.0"]
        ]
      },
      "Mux2xOutSInt8":{
        "type":["Record",[
          ["I0",["Array",8,"BitIn"]],
          ["I1",["Array",8,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x8_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",8]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x8_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x8_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x8_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x8_inst0.out"]
        ]
      },
      "Mux2xOutUInt4":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",4,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x4_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",4]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x4_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x4_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x4_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x4_inst0.out"]
        ]
      },
      "Mux2xTuplea0_OutBit_a1_Tuplec0_OutUInt4_c1_OutBit_a2_OutSInt8":{
        "type":["Record",[
          ["I0",["Record",[["a0","BitIn"],["a1",["Record",[["c0",["Array",4,"BitIn"]],["c1","BitIn"]]]],["a2",["Array",8,"BitIn"]]]]],
          ["I1",["Record",[["a0","BitIn"],["a1",["Record",[["c0",["Array",4,"BitIn"]],["c1","BitIn"]]]],["a2",["Array",8,"BitIn"]]]]],
          ["S","BitIn"],
          ["O",["Record",[["a0","Bit"],["a1",["Record",[["c0",["Array",4,"Bit"]],["c1","Bit"]]]],["a2",["Array",8,"Bit"]]]]]
        ]],
        "instances":{
          "Mux2xOutBit_inst0":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutSInt8_inst0":{
            "modref":"global.Mux2xOutSInt8"
          },
          "Mux2xTuplec0_OutUInt4_c1_OutBit_inst0":{
            "modref":"global.Mux2xTuplec0_OutUInt4_c1_OutBit"
          }
        },
        "connections":[
          ["self.I0.a0","Mux2xOutBit_inst0.I0"],
          ["self.I1.a0","Mux2xOutBit_inst0.I1"],
          ["self.O.a0","Mux2xOutBit_inst0.O"],
          ["self.S","Mux2xOutBit_inst0.S"],
          ["self.I0.a2","Mux2xOutSInt8_inst0.I0"],
          ["self.I1.a2","Mux2xOutSInt8_inst0.I1"],
          ["self.O.a2","Mux2xOutSInt8_inst0.O"],
          ["self.S","Mux2xOutSInt8_inst0.S"],
          ["self.I0.a1","Mux2xTuplec0_OutUInt4_c1_OutBit_inst0.I0"],
          ["self.I1.a1","Mux2xTuplec0_OutUInt4_c1_OutBit_inst0.I1"],
          ["self.O.a1","Mux2xTuplec0_OutUInt4_c1_OutBit_inst0.O"],
          ["self.S","Mux2xTuplec0_OutUInt4_c1_OutBit_inst0.S"]
        ]
      },
      "Mux2xTuplec0_OutUInt4_c1_OutBit":{
        "type":["Record",[
          ["I0",["Record",[["c0",["Array",4,"BitIn"]],["c1","BitIn"]]]],
          ["I1",["Record",[["c0",["Array",4,"BitIn"]],["c1","BitIn"]]]],
          ["S","BitIn"],
          ["O",["Record",[["c0",["Array",4,"Bit"]],["c1","Bit"]]]]
        ]],
        "instances":{
          "Mux2xOutBit_inst0":{
            "modref":"global.Mux2xOutBit"
          },
          "Mux2xOutUInt4_inst0":{
            "modref":"global.Mux2xOutUInt4"
          }
        },
        "connections":[
          ["self.I0.c1","Mux2xOutBit_inst0.I0"],
          ["self.I1.c1","Mux2xOutBit_inst0.I1"],
          ["self.O.c1","Mux2xOutBit_inst0.O"],
          ["self.S","Mux2xOutBit_inst0.S"],
          ["self.I0.c0","Mux2xOutUInt4_inst0.I0"],
          ["self.I1.c0","Mux2xOutUInt4_inst0.I1"],
          ["self.O.c0","Mux2xOutUInt4_inst0.O"],
          ["self.S","Mux2xOutUInt4_inst0.S"]
        ]
      },
      "TestNestedProductReg":{
        "type":["Record",[
          ["a",["Record",[["a0","BitIn"],["a1",["Record",[["c0",["Array",4,"BitIn"]],["c1","BitIn"]]]],["a2",["Array",8,"BitIn"]]]]],
          ["b","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Record",[["a0","Bit"],["a1",["Record",[["c0",["Array",4,"Bit"]],["c1","Bit"]]]],["a2",["Array",8,"Bit"]]]]]
        ]],
        "instances":{
          "DFF_initFalse_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0":{
            "modref":"global.DFF_initFalse_has_ceFalse_has_resetFalse_has_async_resetTrue"
          },
          "DFF_initTrue_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0":{
            "modref":"global.DFF_initTrue_has_ceFalse_has_resetFalse_has_async_resetTrue"
          },
          "TestNestedProductReg_comb_inst0":{
            "modref":"global.TestNestedProductReg_comb"
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",4]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h3"]}
          },
          "reg_PR_inst1":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",8]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",8],"8'h02"]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","DFF_initFalse_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.ASYNCRESET"],
          ["self.CLK","DFF_initFalse_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.CLK"],
          ["TestNestedProductReg_comb_inst0.O0.a1.c1","DFF_initFalse_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.I"],
          ["TestNestedProductReg_comb_inst0.self_a_O.a1.c1","DFF_initFalse_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.O"],
          ["self.ASYNCRESET","DFF_initTrue_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.ASYNCRESET"],
          ["self.CLK","DFF_initTrue_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.CLK"],
          ["TestNestedProductReg_comb_inst0.O0.a0","DFF_initTrue_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.I"],
          ["TestNestedProductReg_comb_inst0.self_a_O.a0","DFF_initTrue_has_ceFalse_has_resetFalse_has_async_resetTrue_inst0.O"],
          ["reg_PR_inst0.in","TestNestedProductReg_comb_inst0.O0.a1.c0"],
          ["reg_PR_inst1.in","TestNestedProductReg_comb_inst0.O0.a2"],
          ["self.O","TestNestedProductReg_comb_inst0.O1"],
          ["self.a","TestNestedProductReg_comb_inst0.a"],
          ["self.b","TestNestedProductReg_comb_inst0.b"],
          ["reg_PR_inst0.out","TestNestedProductReg_comb_inst0.self_a_O.a1.c0"],
          ["reg_PR_inst1.out","TestNestedProductReg_comb_inst0.self_a_O.a2"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.ASYNCRESET","reg_PR_inst1.arst"],
          ["self.CLK","reg_PR_inst1.clk"]
        ]
      },
      "TestNestedProductReg_comb":{
        "type":["Record",[
          ["a",["Record",[["a0","BitIn"],["a1",["Record",[["c0",["Array",4,"BitIn"]],["c1","BitIn"]]]],["a2",["Array",8,"BitIn"]]]]],
          ["b","BitIn"],
          ["self_a_O",["Record",[["a0","BitIn"],["a1",["Record",[["c0",["Array",4,"BitIn"]],["c1","BitIn"]]]],["a2",["Array",8,"BitIn"]]]]],
          ["O0",["Record",[["a0","Bit"],["a1",["Record",[["c0",["Array",4,"Bit"]],["c1","Bit"]]]],["a2",["Array",8,"Bit"]]]]],
          ["O1",["Record",[["a0","Bit"],["a1",["Record",[["c0",["Array",4,"Bit"]],["c1","Bit"]]]],["a2",["Array",8,"Bit"]]]]]
        ]],
        "instances":{
          "Mux2xTuplea0_OutBit_a1_Tuplec0_OutUInt4_c1_OutBit_a2_OutSInt8_inst0":{
            "modref":"global.Mux2xTuplea0_OutBit_a1_Tuplec0_OutUInt4_c1_OutBit_a2_OutSInt8"
          }
        },
        "connections":[
          ["self.self_a_O","Mux2xTuplea0_OutBit_a1_Tuplec0_OutUInt4_c1_OutBit_a2_OutSInt8_inst0.I0"],
          ["self.a","Mux2xTuplea0_OutBit_a1_Tuplec0_OutUInt4_c1_OutBit_a2_OutSInt8_inst0.I1"],
          ["self.O0","Mux2xTuplea0_OutBit_a1_Tuplec0_OutUInt4_c1_OutBit_a2_OutSInt8_inst0.O"],
          ["self.O1","Mux2xTuplea0_OutBit_a1_Tuplec0_OutUInt4_c1_OutBit_a2_OutSInt8_inst0.O"],
          ["self.b","Mux2xTuplea0_OutBit_a1_Tuplec0_OutUInt4_c1_OutBit_a2_OutSInt8_inst0.S"]
        ]
      }
    }
  }
}
}
