<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/work/serio-pj/hw/prototype/ise/serio_proto/iseconfig/filter.filter -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
top.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="vq100"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-07-09</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - xipMCLK does not clock data to xonCAM_RESET</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;xonCAM_RESET&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="7">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="8">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS1 = PERIOD &quot;xipMCLK&quot; 100 ns HIGH 50%;" ScopeName="">TS1 = PERIOD TIMEGRP &quot;xipMCLK&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_reset/i_reset_sync/ff2_0 (SLICE_X35Y83.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>98.224</twSlack><twSrc BELType="FF">clock_reset/i_reset_sync/ff1_0</twSrc><twDest BELType="FF">clock_reset/i_reset_sync/ff2_0</twDest><twTotPathDel>1.748</twTotPathDel><twClkSkew dest = "0.115" src = "0.143">0.028</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clock_reset/i_reset_sync/ff1_0</twSrc><twDest BELType='FF'>clock_reset/i_reset_sync/ff2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_reset/w_buffered_ref</twSrcClk><twPathDel><twSite>SLICE_X34Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>clock_reset/i_reset_sync/ff1&lt;0&gt;</twComp><twBEL>clock_reset/i_reset_sync/ff1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>clock_reset/i_reset_sync/ff1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>clock_reset/i_reset_sync/ff2&lt;0&gt;</twComp><twBEL>clock_reset/i_reset_sync/ff2_0</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>0.735</twRouteDel><twTotDel>1.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clock_reset/w_buffered_ref</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS1 = PERIOD TIMEGRP &quot;xipMCLK&quot; 100 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_reset/i_reset_sync/ff2_0 (SLICE_X35Y83.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.217</twSlack><twSrc BELType="FF">clock_reset/i_reset_sync/ff1_0</twSrc><twDest BELType="FF">clock_reset/i_reset_sync/ff2_0</twDest><twTotPathDel>1.245</twTotPathDel><twClkSkew dest = "0.143" src = "0.115">-0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clock_reset/i_reset_sync/ff1_0</twSrc><twDest BELType='FF'>clock_reset/i_reset_sync/ff2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clock_reset/w_buffered_ref</twSrcClk><twPathDel><twSite>SLICE_X34Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>clock_reset/i_reset_sync/ff1&lt;0&gt;</twComp><twBEL>clock_reset/i_reset_sync/ff1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.588</twDelInfo><twComp>clock_reset/i_reset_sync/ff1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>clock_reset/i_reset_sync/ff2&lt;0&gt;</twComp><twBEL>clock_reset/i_reset_sync/ff2_0</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>0.588</twRouteDel><twTotDel>1.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clock_reset/w_buffered_ref</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="14"><twPinLimitBanner>Component Switching Limit Checks: TS1 = PERIOD TIMEGRP &quot;xipMCLK&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="15" type="MINPERIOD" name="Tdcmpfx" slack="16.933" period="20.000" constraintValue="20.000" deviceLimit="3.067" freqLimit="326.052" physResource="clock_reset/dcm_pll/DCM_SP_INST/CLKFX" logResource="clock_reset/dcm_pll/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y1.CLKFX" clockNet="clock_reset/dcm_pll/CLKFX_BUF"/><twPinLimit anchorID="16" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="clock_reset/dcm_pll/DCM_SP_INST/CLKIN" logResource="clock_reset/dcm_pll/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="clock_reset/w_buffered_ref"/><twPinLimit anchorID="17" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="clock_reset/dcm_pll/DCM_SP_INST/CLKIN" logResource="clock_reset/dcm_pll/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="clock_reset/w_buffered_ref"/></twPinLimitRpt></twConst><twConst anchorID="18" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS2 = PERIOD &quot;xipCAM_PCLK&quot; 30 ns HIGH 50%;" ScopeName="">TS2 = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>13902</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>590</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.496</twMinPer></twConstHead><twPathRptBanner iPaths="158" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y3.ENA), 158 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.504</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>16.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X36Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y13.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y16.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">6.360</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.612</twLogDel><twRouteDel>9.884</twRouteDel><twTotDel>16.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.504</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>16.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X36Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;6&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y15.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y16.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">6.360</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.612</twLogDel><twRouteDel>9.884</twRouteDel><twTotDel>16.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.532</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>16.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X36Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y16.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">6.360</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.612</twLogDel><twRouteDel>9.856</twRouteDel><twTotDel>16.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="158" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y4.ENA), 158 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.163</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>15.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X36Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y13.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y16.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_0_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.380</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.557</twLogDel><twRouteDel>9.280</twRouteDel><twTotDel>15.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.163</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>15.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X36Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;6&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y15.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y16.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_0_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.380</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.557</twLogDel><twRouteDel>9.280</twRouteDel><twTotDel>15.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.191</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>15.809</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X36Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y16.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_0_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.380</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.557</twLogDel><twRouteDel>9.252</twRouteDel><twTotDel>15.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="157" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y3.WEA), 157 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.441</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>15.559</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X36Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X36Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y13.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;3&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y16.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.065</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/w_overflow</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.WEA</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">5.623</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.336</twLogDel><twRouteDel>9.223</twRouteDel><twTotDel>15.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.441</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>15.559</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X36Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X36Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;6&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y15.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y15.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y16.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.065</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/w_overflow</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.WEA</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">5.623</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.336</twLogDel><twRouteDel>9.223</twRouteDel><twTotDel>15.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.469</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>15.531</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X36Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X36Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y16.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.065</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/w_overflow</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.WEA</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">5.623</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.336</twLogDel><twRouteDel>9.195</twRouteDel><twTotDel>15.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS2 = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X1Y2.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.892</twSlack><twSrc BELType="FF">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>0.903</twTotPathDel><twClkSkew dest = "0.034" src = "0.023">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X55Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;7&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.564</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>0.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7 (SLICE_X65Y2.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.930</twSlack><twSrc BELType="FF">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7</twSrc><twDest BELType="FF">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7</twDest><twTotPathDel>0.930</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7</twSrc><twDest BELType='FF'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X65Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;7&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y2.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;1&gt;&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q&lt;2&gt;&lt;7&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_3 (SLICE_X65Y34.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.931</twSlack><twSrc BELType="FF">line_buffer/r_DATA_pre_3</twSrc><twDest BELType="FF">line_buffer/r_DATA_3</twDest><twTotPathDel>0.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>line_buffer/r_DATA_pre_3</twSrc><twDest BELType='FF'>line_buffer/r_DATA_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICE_X64Y34.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_pre_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>line_buffer/r_DATA&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_3</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS2 = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0/SR" locationPin="SLICE_X55Y15.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg&lt;1&gt;"/><twPinLimit anchorID="45" type="MINHIGHPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0/SR" locationPin="SLICE_X55Y15.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg&lt;1&gt;"/><twPinLimit anchorID="46" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1/SR" locationPin="SLICE_X55Y15.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_uart_transaction_uart_io_i_RxClk_cgate01a_latched = PERIOD &quot;uart_transaction/uart_io/i_RxClk/cgate01a/latched&quot; 20 ns HIGH 50%;" ScopeName="">TS_uart_transaction_uart_io_i_RxClk_cgate01a_latched = PERIOD TIMEGRP         &quot;uart_transaction/uart_io/i_RxClk/cgate01a/latched&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.192</twMinPer></twConstHead><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_uart_transaction_uart_io_i_RxClk_cgate01a_latched = PERIOD TIMEGRP
        &quot;uart_transaction/uart_io/i_RxClk/cgate01a/latched&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxrx_01a/r_rxCount&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxrx_01a/r_rxCount_1/SR" locationPin="SLICE_X13Y16.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="50" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxrx_01a/r_rxCount&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxrx_01a/r_rxCount_1/SR" locationPin="SLICE_X13Y16.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="51" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxrx_01a/r_rxCount&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxrx_01a/r_rxCount_0/SR" locationPin="SLICE_X13Y16.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_uart_transaction_uart_io_i_TxClk_cgate01a_latched = PERIOD &quot;uart_transaction/uart_io/i_TxClk/cgate01a/latched&quot; 20 ns HIGH 50%;" ScopeName="">TS_uart_transaction_uart_io_i_TxClk_cgate01a_latched = PERIOD TIMEGRP         &quot;uart_transaction/uart_io/i_TxClk/cgate01a/latched&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.192</twMinPer></twConstHead><twPinLimitRpt anchorID="53"><twPinLimitBanner>Component Switching Limit Checks: TS_uart_transaction_uart_io_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        &quot;uart_transaction/uart_io/i_TxClk/cgate01a/latched&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="54" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg_1/SR" locationPin="SLICE_X31Y43.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="55" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg_1/SR" locationPin="SLICE_X31Y43.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="56" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg_0/SR" locationPin="SLICE_X31Y43.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_clock_reset_cam_clk = PERIOD &quot;clock_reset/cam_clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_clock_reset_cam_clk = PERIOD TIMEGRP &quot;clock_reset/cam_clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.192</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_reset/i_reset_cam/reset2_reg (SLICE_X53Y37.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.512</twSlack><twSrc BELType="FF">clock_reset/i_reset_cam/reset1_reg</twSrc><twDest BELType="FF">clock_reset/i_reset_cam/reset2_reg</twDest><twTotPathDel>1.487</twTotPathDel><twClkSkew dest = "0.006" src = "0.007">0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clock_reset/i_reset_cam/reset1_reg</twSrc><twDest BELType='FF'>clock_reset/i_reset_cam/reset2_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_reset/cam_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>clock_reset/i_reset_cam/reset1_reg</twComp><twBEL>clock_reset/i_reset_cam/reset1_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y37.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>clock_reset/i_reset_cam/reset1_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y37.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>clock_reset/i_reset_cam/reset2_reg</twComp><twBEL>clock_reset/i_reset_cam/reset2_reg</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>1.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_reset/cam_clk</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_reset_cam_clk = PERIOD TIMEGRP &quot;clock_reset/cam_clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_reset/i_reset_cam/reset2_reg (SLICE_X53Y37.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.035</twSlack><twSrc BELType="FF">clock_reset/i_reset_cam/reset1_reg</twSrc><twDest BELType="FF">clock_reset/i_reset_cam/reset2_reg</twDest><twTotPathDel>1.036</twTotPathDel><twClkSkew dest = "0.007" src = "0.006">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clock_reset/i_reset_cam/reset1_reg</twSrc><twDest BELType='FF'>clock_reset/i_reset_cam/reset2_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clock_reset/cam_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>clock_reset/i_reset_cam/reset1_reg</twComp><twBEL>clock_reset/i_reset_cam/reset1_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y37.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>clock_reset/i_reset_cam/reset1_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>clock_reset/i_reset_cam/reset2_reg</twComp><twBEL>clock_reset/i_reset_cam/reset2_reg</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_reset/cam_clk</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="62"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_reset_cam_clk = PERIOD TIMEGRP &quot;clock_reset/cam_clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="63" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="clock_reset/cam_clk/SR" logResource="clock_reset/cam_clk/SR" locationPin="SLICE_X46Y23.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="64" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="clock_reset/cam_clk/SR" logResource="clock_reset/cam_clk/SR" locationPin="SLICE_X46Y23.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="65" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="clock_reset/i_reset_cam/reset1_reg/SR" logResource="clock_reset/i_reset_cam/reset1_reg/SR" locationPin="SLICE_X52Y37.SR" clockNet="clock_reset/i_reset_cam/reset_in_inv"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS1 = PERIOD &quot;xipMCLK&quot; 100 ns HIGH 50%;" ScopeName="">TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP         &quot;clock_reset_dcm_pll_CLKFX_BUF&quot; TS1 / 5 HIGH 50%;</twConstName><twItemCnt>5850</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1373</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.230</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_transaction/uart_io/rxrx_01a/r_shiftInData_7 (SLICE_X12Y17.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.770</twSlack><twSrc BELType="FF">uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twSrc><twDest BELType="FF">uart_transaction/uart_io/rxrx_01a/r_shiftInData_7</twDest><twTotPathDel>15.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twSrc><twDest BELType='FF'>uart_transaction/uart_io/rxrx_01a/r_shiftInData_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICE_X22Y7.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twComp><twBEL>uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">14.278</twDelInfo><twComp>uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>uart_transaction/uart_io/rxrx_01a/r_shiftInData&lt;7&gt;</twComp><twBEL>uart_transaction/uart_io/rxrx_01a/r_shiftInData_7</twBEL></twPathDel><twLogDel>0.952</twLogDel><twRouteDel>14.278</twRouteDel><twTotDel>15.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">uart_transaction/uart_io/w_RxClk</twDestClk><twPctLog>6.3</twPctLog><twPctRoute>93.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_transaction/uart_io/rxtx_01a/r_shiftReg_7 (SLICE_X30Y44.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.242</twSlack><twSrc BELType="FF">uart_transaction/r_tx_data_6</twSrc><twDest BELType="FF">uart_transaction/uart_io/rxtx_01a/r_shiftReg_7</twDest><twTotPathDel>13.758</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart_transaction/r_tx_data_6</twSrc><twDest BELType='FF'>uart_transaction/uart_io/rxtx_01a/r_shiftReg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICE_X30Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>uart_transaction/r_tx_data&lt;7&gt;</twComp><twBEL>uart_transaction/r_tx_data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y44.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">12.214</twDelInfo><twComp>uart_transaction/r_tx_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y44.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>uart_transaction/uart_io/rxtx_01a/r_shiftReg&lt;7&gt;</twComp><twBEL>uart_transaction/uart_io/rxtx_01a/w_shiftReg&lt;7&gt;1</twBEL><twBEL>uart_transaction/uart_io/rxtx_01a/r_shiftReg_7</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>12.214</twRouteDel><twTotDel>13.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">uart_transaction/uart_io/w_TxClk</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAMB16_X0Y4.ENB), 17 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.239</twSlack><twSrc BELType="FF">tree_link/r_MCmd_1</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twTotPathDel>12.761</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tree_link/r_MCmd_1</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICE_X27Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>tree_link/r_MCmd&lt;1&gt;</twComp><twBEL>tree_link/r_MCmd_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>tree_link/r_MCmd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/r_read_enable</twComp><twBEL>line_buffer/w_fifo_read_enable11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>line_buffer/w_read_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/w_fifo_read_enable</twComp><twBEL>line_buffer/w_fifo_read_enable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>line_buffer/w_fifo_read_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_0_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.382</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKB</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twBEL></twPathDel><twLogDel>4.397</twLogDel><twRouteDel>8.364</twRouteDel><twTotDel>12.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.358</twSlack><twSrc BELType="FF">tree_link/r_active_link_0_1</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twTotPathDel>12.642</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tree_link/r_active_link_0_1</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICE_X26Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>tree_link/r_active_link_0_1</twComp><twBEL>tree_link/r_active_link_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>tree_link/r_active_link_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/r_read_enable</twComp><twBEL>line_buffer/w_fifo_read_enable11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>line_buffer/w_read_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/w_fifo_read_enable</twComp><twBEL>line_buffer/w_fifo_read_enable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>line_buffer/w_fifo_read_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_0_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.382</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKB</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twBEL></twPathDel><twLogDel>4.458</twLogDel><twRouteDel>8.184</twRouteDel><twTotDel>12.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.482</twSlack><twSrc BELType="FF">tree_link/r_MCmd_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twTotPathDel>12.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tree_link/r_MCmd_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICE_X25Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>tree_link/r_MCmd&lt;0&gt;</twComp><twBEL>tree_link/r_MCmd_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>tree_link/r_MCmd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/r_read_enable</twComp><twBEL>line_buffer/w_fifo_read_enable11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>line_buffer/w_read_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/w_fifo_read_enable</twComp><twBEL>line_buffer/w_fifo_read_enable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>line_buffer/w_fifo_read_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_0_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ENB</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.382</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKB</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B</twBEL></twPathDel><twLogDel>4.397</twLogDel><twRouteDel>8.121</twRouteDel><twTotDel>12.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clock_reset_dcm_pll_CLKFX_BUF&quot; TS1 / 5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_transaction/uart_io/rxrx_01a/r_shiftInData_3 (SLICE_X14Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.825</twSlack><twSrc BELType="FF">uart_transaction/uart_io/rxrx_01a/r_shiftInData_4</twSrc><twDest BELType="FF">uart_transaction/uart_io/rxrx_01a/r_shiftInData_3</twDest><twTotPathDel>1.202</twTotPathDel><twClkSkew dest = "1.356" src = "0.979">-0.377</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart_transaction/uart_io/rxrx_01a/r_shiftInData_4</twSrc><twDest BELType='FF'>uart_transaction/uart_io/rxrx_01a/r_shiftInData_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">uart_transaction/uart_io/w_RxClk</twSrcClk><twPathDel><twSite>SLICE_X13Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>uart_transaction/uart_io/rxrx_01a/r_shiftInData&lt;5&gt;</twComp><twBEL>uart_transaction/uart_io/rxrx_01a/r_shiftInData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.598</twDelInfo><twComp>uart_transaction/uart_io/rxrx_01a/r_shiftInData&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>uart_transaction/uart_io/rxrx_01a/r_shiftInData&lt;3&gt;</twComp><twBEL>uart_transaction/uart_io/rxrx_01a/r_shiftInData_3</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.598</twRouteDel><twTotDel>1.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">uart_transaction/uart_io/w_RxClk</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tree_link/r_MData_1 (SLICE_X25Y46.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.923</twSlack><twSrc BELType="FF">uart_transaction/r_MData_1</twSrc><twDest BELType="FF">tree_link/r_MData_1</twDest><twTotPathDel>0.930</twTotPathDel><twClkSkew dest = "0.043" src = "0.036">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uart_transaction/r_MData_1</twSrc><twDest BELType='FF'>tree_link/r_MData_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twSrcClk><twPathDel><twSite>SLICE_X23Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>uart_transaction/r_MData&lt;1&gt;</twComp><twBEL>uart_transaction/r_MData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>uart_transaction/r_MData&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>tree_link/r_MData&lt;1&gt;</twComp><twBEL>tree_link/r_MData_1</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7 (SLICE_X55Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.931</twSlack><twSrc BELType="FF">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7</twSrc><twDest BELType="FF">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7</twDest><twTotPathDel>0.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7</twSrc><twDest BELType='FF'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twSrcClk><twPathDel><twSite>SLICE_X54Y66.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;7&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;1&gt;&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;7&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clock_reset_dcm_pll_CLKFX_BUF&quot; TS1 / 5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="84" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0/SR" locationPin="SLICE_X55Y49.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;"/><twPinLimit anchorID="85" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0/SR" locationPin="SLICE_X55Y49.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;"/><twPinLimit anchorID="86" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_1/SR" locationPin="SLICE_X55Y49.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;0&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;0&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.073</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_0 (SLICE_X64Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstOffIn anchorID="89" twDataPathType="twDataPathMaxDelay"><twSlack>15.073</twSlack><twSrc BELType="PAD">xipCAM_D&lt;0&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_0</twDest><twClkDel>2.395</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;0&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;0&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P60.PAD</twSrcSite><twPathDel><twSite>P60.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;0&gt;</twComp><twBEL>xipCAM_D&lt;0&gt;</twBEL><twBEL>xipCAM_D_0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.640</twDelInfo><twComp>xipCAM_D_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>line_buffer/r_DATA_pre_0</twBEL></twPathDel><twLogDel>1.682</twLogDel><twRouteDel>0.640</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>72.4</twPctLog><twPctRoute>27.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>2.395</twTotDel><twPctLog>92.1</twPctLog><twPctRoute>7.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;0&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_0 (SLICE_X64Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstOffIn anchorID="91" twDataPathType="twDataPathMinDelay"><twSlack>13.721</twSlack><twSrc BELType="PAD">xipCAM_D&lt;0&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_0</twDest><twClkDel>2.983</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;0&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;0&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P60.PAD</twSrcSite><twPathDel><twSite>P60.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;0&gt;</twComp><twBEL>xipCAM_D&lt;0&gt;</twBEL><twBEL>xipCAM_D_0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.512</twDelInfo><twComp>xipCAM_D_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>line_buffer/r_DATA_pre_0</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>0.512</twRouteDel><twTotDel>1.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>2.983</twTotDel><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="92" twConstType="OFFSETINDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;1&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;1&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.186</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_1 (SLICE_X64Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstOffIn anchorID="94" twDataPathType="twDataPathMaxDelay"><twSlack>14.814</twSlack><twSrc BELType="PAD">xipCAM_D&lt;1&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_1</twDest><twClkDel>2.395</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;1&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;1&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P61.PAD</twSrcSite><twPathDel><twSite>P61.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;1&gt;</twComp><twBEL>xipCAM_D&lt;1&gt;</twBEL><twBEL>xipCAM_D_1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.921</twDelInfo><twComp>xipCAM_D_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>line_buffer/r_DATA_pre_1</twBEL></twPathDel><twLogDel>1.660</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>2.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>2.395</twTotDel><twPctLog>92.1</twPctLog><twPctRoute>7.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;1&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_1 (SLICE_X64Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstOffIn anchorID="96" twDataPathType="twDataPathMinDelay"><twSlack>13.928</twSlack><twSrc BELType="PAD">xipCAM_D&lt;1&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_1</twDest><twClkDel>2.983</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;1&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;1&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P61.PAD</twSrcSite><twPathDel><twSite>P61.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;1&gt;</twComp><twBEL>xipCAM_D&lt;1&gt;</twBEL><twBEL>xipCAM_D_1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.737</twDelInfo><twComp>xipCAM_D_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>line_buffer/r_DATA_pre_1</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>0.737</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>2.983</twTotDel><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="97" twConstType="OFFSETINDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;2&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;2&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.276</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_2 (SLICE_X64Y34.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstOffIn anchorID="99" twDataPathType="twDataPathMaxDelay"><twSlack>14.724</twSlack><twSrc BELType="PAD">xipCAM_D&lt;2&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_2</twDest><twClkDel>2.389</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;2&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;2&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>P62.PAD</twSrcSite><twPathDel><twSite>P62.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;2&gt;</twComp><twBEL>xipCAM_D&lt;2&gt;</twBEL><twBEL>xipCAM_D_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y34.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.983</twDelInfo><twComp>xipCAM_D_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y34.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_pre_2</twBEL></twPathDel><twLogDel>1.682</twLogDel><twRouteDel>0.983</twRouteDel><twTotDel>2.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.183</twRouteDel><twTotDel>2.389</twTotDel><twPctLog>92.3</twPctLog><twPctRoute>7.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;2&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_2 (SLICE_X64Y34.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstOffIn anchorID="101" twDataPathType="twDataPathMinDelay"><twSlack>14.003</twSlack><twSrc BELType="PAD">xipCAM_D&lt;2&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_2</twDest><twClkDel>2.976</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;2&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;2&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>P62.PAD</twSrcSite><twPathDel><twSite>P62.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;2&gt;</twComp><twBEL>xipCAM_D&lt;2&gt;</twBEL><twBEL>xipCAM_D_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y34.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.787</twDelInfo><twComp>xipCAM_D_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_pre_2</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>2.976</twTotDel><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="102" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;3&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;3&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.166</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_3 (SLICE_X64Y34.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstOffIn anchorID="104" twDataPathType="twDataPathMaxDelay"><twSlack>14.834</twSlack><twSrc BELType="PAD">xipCAM_D&lt;3&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_3</twDest><twClkDel>2.389</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;3&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;3&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P63.PAD</twSrcSite><twPathDel><twSite>P63.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;3&gt;</twComp><twBEL>xipCAM_D&lt;3&gt;</twBEL><twBEL>xipCAM_D_3_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.895</twDelInfo><twComp>xipCAM_D_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y34.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_pre_3</twBEL></twPathDel><twLogDel>1.660</twLogDel><twRouteDel>0.895</twRouteDel><twTotDel>2.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.183</twRouteDel><twTotDel>2.389</twTotDel><twPctLog>92.3</twPctLog><twPctRoute>7.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;3&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_3 (SLICE_X64Y34.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstOffIn anchorID="106" twDataPathType="twDataPathMinDelay"><twSlack>13.914</twSlack><twSrc BELType="PAD">xipCAM_D&lt;3&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_3</twDest><twClkDel>2.976</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;3&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;3&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P63.PAD</twSrcSite><twPathDel><twSite>P63.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;3&gt;</twComp><twBEL>xipCAM_D&lt;3&gt;</twBEL><twBEL>xipCAM_D_3_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.716</twDelInfo><twComp>xipCAM_D_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_pre_3</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>0.716</twRouteDel><twTotDel>1.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>2.976</twTotDel><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="107" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;4&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;4&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.269</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_4 (SLICE_X64Y55.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstOffIn anchorID="109" twDataPathType="twDataPathMaxDelay"><twSlack>14.731</twSlack><twSrc BELType="PAD">xipCAM_D&lt;4&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_4</twDest><twClkDel>2.391</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;4&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;4&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>P65.PAD</twSrcSite><twPathDel><twSite>P65.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;4&gt;</twComp><twBEL>xipCAM_D&lt;4&gt;</twBEL><twBEL>xipCAM_D_4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y55.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.978</twDelInfo><twComp>xipCAM_D_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>line_buffer/r_DATA_pre_4</twBEL></twPathDel><twLogDel>1.682</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>2.391</twTotDel><twPctLog>92.3</twPctLog><twPctRoute>7.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;4&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_4 (SLICE_X64Y55.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstOffIn anchorID="111" twDataPathType="twDataPathMinDelay"><twSlack>13.996</twSlack><twSrc BELType="PAD">xipCAM_D&lt;4&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_4</twDest><twClkDel>2.979</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;4&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;4&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>P65.PAD</twSrcSite><twPathDel><twSite>P65.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;4&gt;</twComp><twBEL>xipCAM_D&lt;4&gt;</twBEL><twBEL>xipCAM_D_4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y55.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.783</twDelInfo><twComp>xipCAM_D_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>line_buffer/r_DATA_pre_4</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>0.783</twRouteDel><twTotDel>1.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.222</twRouteDel><twTotDel>2.979</twTotDel><twPctLog>92.5</twPctLog><twPctRoute>7.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="112" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;5&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;5&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.723</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_5 (SLICE_X64Y55.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstOffIn anchorID="114" twDataPathType="twDataPathMaxDelay"><twSlack>14.277</twSlack><twSrc BELType="PAD">xipCAM_D&lt;5&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_5</twDest><twClkDel>2.391</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;5&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;5&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>P66.PAD</twSrcSite><twPathDel><twSite>P66.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;5&gt;</twComp><twBEL>xipCAM_D&lt;5&gt;</twBEL><twBEL>xipCAM_D_5_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.454</twDelInfo><twComp>xipCAM_D_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>line_buffer/r_DATA_pre_5</twBEL></twPathDel><twLogDel>1.660</twLogDel><twRouteDel>1.454</twRouteDel><twTotDel>3.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>2.391</twTotDel><twPctLog>92.3</twPctLog><twPctRoute>7.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;5&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_5 (SLICE_X64Y55.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstOffIn anchorID="116" twDataPathType="twDataPathMinDelay"><twSlack>14.359</twSlack><twSrc BELType="PAD">xipCAM_D&lt;5&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_5</twDest><twClkDel>2.979</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;5&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;5&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>P66.PAD</twSrcSite><twPathDel><twSite>P66.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;5&gt;</twComp><twBEL>xipCAM_D&lt;5&gt;</twBEL><twBEL>xipCAM_D_5_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.164</twDelInfo><twComp>xipCAM_D_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>line_buffer/r_DATA_pre_5</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>2.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.222</twRouteDel><twTotDel>2.979</twTotDel><twPctLog>92.5</twPctLog><twPctRoute>7.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="117" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;6&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;6&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.228</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_6 (SLICE_X65Y29.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstOffIn anchorID="119" twDataPathType="twDataPathMaxDelay"><twSlack>13.772</twSlack><twSrc BELType="PAD">xipCAM_D&lt;6&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_6</twDest><twClkDel>2.382</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;7&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;6&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;6&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>P67.PAD</twSrcSite><twPathDel><twSite>P67.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;6&gt;</twComp><twBEL>xipCAM_D&lt;6&gt;</twBEL><twBEL>xipCAM_D_6_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y29.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.949</twDelInfo><twComp>xipCAM_D_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;7&gt;</twComp><twBEL>line_buffer/r_DATA_pre_6</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>1.949</twRouteDel><twTotDel>3.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>2.382</twTotDel><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;6&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_6 (SLICE_X65Y29.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstOffIn anchorID="121" twDataPathType="twDataPathMinDelay"><twSlack>14.766</twSlack><twSrc BELType="PAD">xipCAM_D&lt;6&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_6</twDest><twClkDel>2.968</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;7&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;6&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;6&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>P67.PAD</twSrcSite><twPathDel><twSite>P67.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;6&gt;</twComp><twBEL>xipCAM_D&lt;6&gt;</twBEL><twBEL>xipCAM_D_6_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y29.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.559</twDelInfo><twComp>xipCAM_D_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;7&gt;</twComp><twBEL>line_buffer/r_DATA_pre_6</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>1.559</twRouteDel><twTotDel>2.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.211</twRouteDel><twTotDel>2.968</twTotDel><twPctLog>92.9</twPctLog><twPctRoute>7.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="122" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;7&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;7&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.867</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_7 (SLICE_X65Y29.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstOffIn anchorID="124" twDataPathType="twDataPathMaxDelay"><twSlack>14.133</twSlack><twSrc BELType="PAD">xipCAM_D&lt;7&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_7</twDest><twClkDel>2.382</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;7&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;7&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;7&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>P68.PAD</twSrcSite><twPathDel><twSite>P68.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;7&gt;</twComp><twBEL>xipCAM_D&lt;7&gt;</twBEL><twBEL>xipCAM_D_7_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y29.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.641</twDelInfo><twComp>xipCAM_D_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;7&gt;</twComp><twBEL>line_buffer/r_DATA_pre_7</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>1.641</twRouteDel><twTotDel>3.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>2.382</twTotDel><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;7&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_7 (SLICE_X65Y29.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstOffIn anchorID="126" twDataPathType="twDataPathMinDelay"><twSlack>14.478</twSlack><twSrc BELType="PAD">xipCAM_D&lt;7&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_7</twDest><twClkDel>2.968</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;7&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;7&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;7&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>P68.PAD</twSrcSite><twPathDel><twSite>P68.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;7&gt;</twComp><twBEL>xipCAM_D&lt;7&gt;</twBEL><twBEL>xipCAM_D_7_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y29.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.313</twDelInfo><twComp>xipCAM_D_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;7&gt;</twComp><twBEL>line_buffer/r_DATA_pre_7</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>2.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.211</twRouteDel><twTotDel>2.968</twTotDel><twPctLog>92.9</twPctLog><twPctRoute>7.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="127" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;xipCAM_HREF&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_HREF&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.032</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_HREF_pre (SLICE_X36Y10.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstOffIn anchorID="129" twDataPathType="twDataPathMaxDelay"><twSlack>14.968</twSlack><twSrc BELType="PAD">xipCAM_HREF</twSrc><twDest BELType="FF">line_buffer/r_HREF_pre</twDest><twClkDel>2.387</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_HREF_pre</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_HREF</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_HREF</twSrc><twDest BELType='FF'>line_buffer/r_HREF_pre</twDest><twLogLvls>1</twLogLvls><twSrcSite>P36.PAD</twSrcSite><twPathDel><twSite>P36.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_HREF</twComp><twBEL>xipCAM_HREF</twBEL><twBEL>xipCAM_HREF_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.737</twDelInfo><twComp>xipCAM_HREF_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>line_buffer/r_HREF_pre</twComp><twBEL>line_buffer/r_HREF_pre</twBEL></twPathDel><twLogDel>1.682</twLogDel><twRouteDel>0.737</twRouteDel><twTotDel>2.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_HREF_pre</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>2.387</twTotDel><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_HREF&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_HREF_pre (SLICE_X36Y10.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstOffIn anchorID="131" twDataPathType="twDataPathMinDelay"><twSlack>13.808</twSlack><twSrc BELType="PAD">xipCAM_HREF</twSrc><twDest BELType="FF">line_buffer/r_HREF_pre</twDest><twClkDel>2.974</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_HREF_pre</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_HREF</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_HREF</twSrc><twDest BELType='FF'>line_buffer/r_HREF_pre</twDest><twLogLvls>1</twLogLvls><twSrcSite>P36.PAD</twSrcSite><twPathDel><twSite>P36.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_HREF</twComp><twBEL>xipCAM_HREF</twBEL><twBEL>xipCAM_HREF_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.590</twDelInfo><twComp>xipCAM_HREF_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y10.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>line_buffer/r_HREF_pre</twComp><twBEL>line_buffer/r_HREF_pre</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>0.590</twRouteDel><twTotDel>1.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>66.9</twPctLog><twPctRoute>33.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_HREF_pre</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.171</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.217</twRouteDel><twTotDel>2.974</twTotDel><twPctLog>92.7</twPctLog><twPctRoute>7.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="132" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;xipCAM_VSYNC&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_VSYNC&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.585</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_VSYNC (SLICE_X41Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstOffIn anchorID="134" twDataPathType="twDataPathMaxDelay"><twSlack>14.415</twSlack><twSrc BELType="PAD">xipCAM_VSYNC</twSrc><twDest BELType="FF">line_buffer/r_VSYNC</twDest><twClkDel>2.384</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_VSYNC</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_VSYNC</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_VSYNC</twSrc><twDest BELType='FF'>line_buffer/r_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>P35.PAD</twSrcSite><twPathDel><twSite>P35.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_VSYNC</twComp><twBEL>xipCAM_VSYNC</twBEL><twBEL>xipCAM_VSYNC_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.308</twDelInfo><twComp>xipCAM_VSYNC_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>line_buffer/r_VSYNC</twComp><twBEL>line_buffer/r_VSYNC</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>1.308</twRouteDel><twTotDel>2.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_VSYNC</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>2.384</twTotDel><twPctLog>92.5</twPctLog><twPctRoute>7.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_VSYNC&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_VSYNC (SLICE_X41Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstOffIn anchorID="136" twDataPathType="twDataPathMinDelay"><twSlack>14.251</twSlack><twSrc BELType="PAD">xipCAM_VSYNC</twSrc><twDest BELType="FF">line_buffer/r_VSYNC</twDest><twClkDel>2.970</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_VSYNC</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_VSYNC</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_VSYNC</twSrc><twDest BELType='FF'>line_buffer/r_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>P35.PAD</twSrcSite><twPathDel><twSite>P35.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_VSYNC</twComp><twBEL>xipCAM_VSYNC</twBEL><twBEL>xipCAM_VSYNC_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.046</twDelInfo><twComp>xipCAM_VSYNC_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>line_buffer/r_VSYNC</twComp><twBEL>line_buffer/r_VSYNC</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>1.046</twRouteDel><twTotDel>2.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_VSYNC</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>2.970</twTotDel><twPctLog>92.8</twPctLog><twPctRoute>7.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="137" twConstType="OFFSETOUTDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;xonCAM_RESET&quot; OFFSET = OUT 100 ns AFTER &quot;xipMCLK&quot;;" ScopeName="">COMP &quot;xonCAM_RESET&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="138" twConstType="OFFSETOUTDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET &quot;xopCAM_XCLK&quot; OFFSET = OUT 100 ns AFTER &quot;xipMCLK&quot;;" ScopeName="">COMP &quot;xopCAM_XCLK&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.126</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xopCAM_XCLK (P41.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstOffOut anchorID="140" twDataPathType="twDataPathMaxDelay"><twSlack>90.874</twSlack><twSrc BELType="FF">clock_reset/cam_clk</twSrc><twDest BELType="PAD">xopCAM_XCLK</twDest><twClkDel>0.482</twClkDel><twClkSrc>xipMCLK</twClkSrc><twClkDest>clock_reset/cam_clk</twClkDest><twDataDel>8.644</twDataDel><twDataSrc>clock_reset/cam_clk</twDataSrc><twDataDest>xopCAM_XCLK</twDataDest><twOff>100.000</twOff><twOffSrc>xipMCLK</twOffSrc><twOffDest>xopCAM_XCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipMCLK</twSrc><twDest BELType='FF'>clock_reset/cam_clk</twDest><twLogLvls>3</twLogLvls><twSrcSite>P83.PAD</twSrcSite><twPathDel><twSite>P83.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipMCLK</twComp><twBEL>xipMCLK</twBEL><twBEL>clock_reset/dcm_pll/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>clock_reset/w_buffered_ref</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.520</twDelInfo><twComp>clock_reset/dcm_pll/DCM_SP_INST</twComp><twBEL>clock_reset/dcm_pll/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>clock_reset/dcm_pll/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/dcm_pll/CLKFX_BUFG_INST</twComp><twBEL>clock_reset/dcm_pll/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>clock_reset/dcm_pll/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>278</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>w_mclk</twComp></twPathDel><twLogDel>-0.763</twLogDel><twRouteDel>1.245</twRouteDel><twTotDel>0.482</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>clock_reset/cam_clk</twSrc><twDest BELType='PAD'>xopCAM_XCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICE_X46Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>clock_reset/cam_clk</twComp><twBEL>clock_reset/cam_clk</twBEL></twPathDel><twPathDel><twSite>P41.O1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">4.744</twDelInfo><twComp>clock_reset/cam_clk</twComp></twPathDel><twPathDel><twSite>P41.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>xopCAM_XCLK</twComp><twBEL>xopCAM_XCLK_OBUF</twBEL><twBEL>xopCAM_XCLK</twBEL></twPathDel><twLogDel>3.900</twLogDel><twRouteDel>4.744</twRouteDel><twTotDel>8.644</twTotDel><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;xopCAM_XCLK&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xopCAM_XCLK (P41.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstOffOut anchorID="142" twDataPathType="twDataPathMinDelay"><twSlack>6.535</twSlack><twSrc BELType="FF">clock_reset/cam_clk</twSrc><twDest BELType="PAD">xopCAM_XCLK</twDest><twClkDel>-0.516</twClkDel><twClkSrc>xipMCLK</twClkSrc><twClkDest>clock_reset/cam_clk</twClkDest><twDataDel>7.051</twDataDel><twDataSrc>clock_reset/cam_clk</twDataSrc><twDataDest>xopCAM_XCLK</twDataDest><twOff>100.000</twOff><twOffSrc>xipMCLK</twOffSrc><twOffDest>xopCAM_XCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipMCLK</twSrc><twDest BELType='FF'>clock_reset/cam_clk</twDest><twLogLvls>3</twLogLvls><twSrcSite>P83.PAD</twSrcSite><twPathDel><twSite>P83.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipMCLK</twComp><twBEL>xipMCLK</twBEL><twBEL>clock_reset/dcm_pll/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>clock_reset/w_buffered_ref</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.725</twDelInfo><twComp>clock_reset/dcm_pll/DCM_SP_INST</twComp><twBEL>clock_reset/dcm_pll/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>clock_reset/dcm_pll/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/dcm_pll/CLKFX_BUFG_INST</twComp><twBEL>clock_reset/dcm_pll/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>clock_reset/dcm_pll/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>278</twFanCnt><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>w_mclk</twComp></twPathDel><twLogDel>-1.519</twLogDel><twRouteDel>1.003</twRouteDel><twTotDel>-0.516</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>clock_reset/cam_clk</twSrc><twDest BELType='PAD'>xopCAM_XCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICE_X46Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>clock_reset/cam_clk</twComp><twBEL>clock_reset/cam_clk</twBEL></twPathDel><twPathDel><twSite>P41.O1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.795</twDelInfo><twComp>clock_reset/cam_clk</twComp></twPathDel><twPathDel><twSite>P41.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>xopCAM_XCLK</twComp><twBEL>xopCAM_XCLK_OBUF</twBEL><twBEL>xopCAM_XCLK</twBEL></twPathDel><twLogDel>3.256</twLogDel><twRouteDel>3.795</twRouteDel><twTotDel>7.051</twTotDel><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="143"><twConstRollup name="TS1" fullName="TS1 = PERIOD TIMEGRP &quot;xipMCLK&quot; 100 ns HIGH 50%;" type="origin" depth="0" requirement="100.000" prefType="period" actual="20.000" actualRollup="76.150" errors="0" errorRollup="0" items="1" itemsRollup="5850"/><twConstRollup name="TS_clock_reset_dcm_pll_CLKFX_BUF" fullName="TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP         &quot;clock_reset_dcm_pll_CLKFX_BUF&quot; TS1 / 5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="15.230" actualRollup="N/A" errors="0" errorRollup="0" items="5850" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="144">0</twUnmetConstCnt><twDataSheet anchorID="145" twNameLen="15"><twSUH2ClkList anchorID="146" twDestWidth="12" twPhaseWidth="10"><twDest>xipCAM_PCLK</twDest><twSUH2Clk ><twSrc>xipCAM_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.279</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.186</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.072</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.276</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.997</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.166</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.086</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.269</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.867</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_HREF</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.032</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.192</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_VSYNC</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.585</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.749</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="147" twDestWidth="11" twPhaseWidth="6"><twSrc>xipMCLK</twSrc><twClk2Out  twOutPad = "xopCAM_XCLK" twMinTime = "6.535" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.126" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="w_mclk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="148" twDestWidth="11"><twDest>xipCAM_PCLK</twDest><twClk2SU><twSrc>xipCAM_PCLK</twSrc><twRiseRise>16.496</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="149" twDestWidth="7"><twDest>xipMCLK</twDest><twClk2SU><twSrc>xipMCLK</twSrc><twRiseRise>15.230</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="150" twDestWidth="11" twWorstWindow="1.206" twWorstSetup="-0.073" twWorstHold="1.279" twWorstSetupSlack="15.073" twWorstHoldSlack="13.721" ><twConstName>COMP &quot;xipCAM_D&lt;0&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "15.073" twHoldSlack = "13.721" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.073</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.279</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="151" twDestWidth="11" twWorstWindow="1.258" twWorstSetup="0.186" twWorstHold="1.072" twWorstSetupSlack="14.814" twWorstHoldSlack="13.928" ><twConstName>COMP &quot;xipCAM_D&lt;1&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "14.814" twHoldSlack = "13.928" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.186</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.072</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="152" twDestWidth="11" twWorstWindow="1.273" twWorstSetup="0.276" twWorstHold="0.997" twWorstSetupSlack="14.724" twWorstHoldSlack="14.003" ><twConstName>COMP &quot;xipCAM_D&lt;2&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "14.724" twHoldSlack = "14.003" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.276</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.997</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="153" twDestWidth="11" twWorstWindow="1.252" twWorstSetup="0.166" twWorstHold="1.086" twWorstSetupSlack="14.834" twWorstHoldSlack="13.914" ><twConstName>COMP &quot;xipCAM_D&lt;3&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "14.834" twHoldSlack = "13.914" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.166</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.086</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="154" twDestWidth="11" twWorstWindow="1.273" twWorstSetup="0.269" twWorstHold="1.004" twWorstSetupSlack="14.731" twWorstHoldSlack="13.996" ><twConstName>COMP &quot;xipCAM_D&lt;4&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "14.731" twHoldSlack = "13.996" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.269</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.004</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="155" twDestWidth="11" twWorstWindow="1.364" twWorstSetup="0.723" twWorstHold="0.641" twWorstSetupSlack="14.277" twWorstHoldSlack="14.359" ><twConstName>COMP &quot;xipCAM_D&lt;5&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "14.277" twHoldSlack = "14.359" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.723</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.641</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="156" twDestWidth="11" twWorstWindow="1.462" twWorstSetup="1.228" twWorstHold="0.234" twWorstSetupSlack="13.772" twWorstHoldSlack="14.766" ><twConstName>COMP &quot;xipCAM_D&lt;6&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "13.772" twHoldSlack = "14.766" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="157" twDestWidth="11" twWorstWindow="1.389" twWorstSetup="0.867" twWorstHold="0.522" twWorstSetupSlack="14.133" twWorstHoldSlack="14.478" ><twConstName>COMP &quot;xipCAM_D&lt;7&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "14.133" twHoldSlack = "14.478" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.867</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.522</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="158" twDestWidth="11" twWorstWindow="1.224" twWorstSetup="0.032" twWorstHold="1.192" twWorstSetupSlack="14.968" twWorstHoldSlack="13.808" ><twConstName>COMP &quot;xipCAM_HREF&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_HREF</twSrc><twSUHSlackTime twSetupSlack = "14.968" twHoldSlack = "13.808" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.032</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.192</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="159" twDestWidth="12" twWorstWindow="1.334" twWorstSetup="0.585" twWorstHold="0.749" twWorstSetupSlack="14.415" twWorstHoldSlack="14.251" ><twConstName>COMP &quot;xipCAM_VSYNC&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_VSYNC</twSrc><twSUHSlackTime twSetupSlack = "14.415" twHoldSlack = "14.251" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.585</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.749</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="160" twDestWidth="11" twMinSlack="90.874" twMaxSlack="90.874" twRelSkew="0.000" ><twConstName>COMP &quot;xopCAM_XCLK&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "xopCAM_XCLK" twSlack = "9.126" twMaxDelayCrnr="f" twMinDelay = "6.535" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="161"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>19765</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3697</twConnCnt></twConstCov><twStats anchorID="162"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMinInBeforeClk>1.228</twMinInBeforeClk><twMinOutAfterClk>9.126</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>SAT 1 SEP 12:33:59 2012 </twTimestamp></twFoot><twClientInfo anchorID="163"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 191 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
