Analysis & Synthesis report for menu
Sun Oct 27 17:45:56 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Physical Synthesis Netlist Optimizations
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for user_io:user_io
 18. Source assignments for osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated
 19. Source assignments for scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_89d1:auto_generated
 20. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: user_io:user_io
 22. Parameter Settings for User Entity Instance: lfsr:random
 23. Parameter Settings for Inferred Entity Instance: osd:osd|altsyncram:osd_buffer_rtl_0
 24. Parameter Settings for Inferred Entity Instance: scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "video_mixer:video_mixer"
 28. Port Connectivity Checks: "scandoubler:scandoubler"
 29. Port Connectivity Checks: "osd:osd"
 30. Port Connectivity Checks: "cos:cos"
 31. Port Connectivity Checks: "lfsr:random"
 32. Port Connectivity Checks: "sram:ram"
 33. Port Connectivity Checks: "user_io:user_io"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 27 17:45:56 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; menu                                        ;
; Top-level Entity Name              ; MENU                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,507                                       ;
;     Total combinational functions  ; 1,366                                       ;
;     Dedicated logic registers      ; 359                                         ;
; Total registers                    ; 359                                         ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 53,248                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                                      ; MENU               ; menu               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; video_mixer.sv                   ; yes             ; User SystemVerilog HDL File  ; E:/G/Electronica/SiDi/Sources/Menu/video_mixer.sv                    ;         ;
; sram.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/G/Electronica/SiDi/Sources/Menu/sram.sv                           ;         ;
; lfsr.v                           ; yes             ; User Verilog HDL File        ; E:/G/Electronica/SiDi/Sources/Menu/lfsr.v                            ;         ;
; cos.sv                           ; yes             ; User SystemVerilog HDL File  ; E:/G/Electronica/SiDi/Sources/Menu/cos.sv                            ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; E:/G/Electronica/SiDi/Sources/Menu/pll.v                             ;         ;
; user_io.v                        ; yes             ; User Verilog HDL File        ; E:/G/Electronica/SiDi/Sources/Menu/user_io.v                         ;         ;
; osd.v                            ; yes             ; User Verilog HDL File        ; E:/G/Electronica/SiDi/Sources/Menu/osd.v                             ;         ;
; scandoubler.v                    ; yes             ; User Verilog HDL File        ; E:/G/Electronica/SiDi/Sources/Menu/scandoubler.v                     ;         ;
; MENU.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/G/Electronica/SiDi/Sources/Menu/MENU.sv                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/altera/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_66d1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/G/Electronica/SiDi/Sources/Menu/db/altsyncram_66d1.tdf            ;         ;
; db/altsyncram_89d1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/G/Electronica/SiDi/Sources/Menu/db/altsyncram_89d1.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,507                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 1366                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 571                                                                        ;
;     -- 3 input functions                    ; 389                                                                        ;
;     -- <=2 input functions                  ; 406                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 843                                                                        ;
;     -- arithmetic mode                      ; 523                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 359                                                                        ;
;     -- Dedicated logic registers            ; 359                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 66                                                                         ;
; Total memory bits                           ; 53248                                                                      ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 332                                                                        ;
; Total fan-out                               ; 5993                                                                       ;
; Average fan-out                             ; 3.15                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; |MENU                                     ; 1366 (164)          ; 359 (98)                  ; 53248       ; 0            ; 0       ; 0         ; 66   ; 0            ; |MENU                                                                                   ; MENU            ; work         ;
;    |cos:cos|                              ; 193 (193)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|cos:cos                                                                           ; cos             ; work         ;
;    |lfsr:random|                          ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|lfsr:random                                                                       ; lfsr            ; work         ;
;    |osd:osd|                              ; 202 (202)           ; 93 (93)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|osd:osd                                                                           ; osd             ; work         ;
;       |altsyncram:osd_buffer_rtl_0|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|osd:osd|altsyncram:osd_buffer_rtl_0                                               ; altsyncram      ; work         ;
;          |altsyncram_66d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated                ; altsyncram_66d1 ; work         ;
;    |pll:pll|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|pll:pll                                                                           ; pll             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|pll:pll|altpll:altpll_component                                                   ; altpll          ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                         ; pll_altpll      ; work         ;
;    |scandoubler:scandoubler|              ; 38 (38)             ; 64 (64)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|scandoubler:scandoubler                                                           ; scandoubler     ; work         ;
;       |altsyncram:sd_buffer_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_89d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_89d1:auto_generated ; altsyncram_89d1 ; work         ;
;    |sram:ram|                             ; 136 (136)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|sram:ram                                                                          ; sram            ; work         ;
;    |user_io:user_io|                      ; 56 (56)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|user_io:user_io                                                                   ; user_io         ; work         ;
;    |video_mixer:video_mixer|              ; 554 (554)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MENU|video_mixer:video_mixer                                                           ; video_mixer     ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_89d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 18           ; 2048         ; 18           ; 36864 ; None ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; video_mixer:video_mixer|Add13~0                        ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; sram:ram|new_data[4..15]               ; Stuck at GND due to stuck port data_in ;
; sram:ram|old_rd                        ; Lost fanout                            ;
; sram:ram|new_data[0..3]                ; Stuck at GND due to stuck port data_in ;
; sram:ram|new_wtbt[0,1]                 ; Stuck at VCC due to stuck port data_in ;
; sram:ram|SDRAM_DQ[7]~reg0              ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[6]~reg0              ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[5]~reg0              ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[4]~reg0              ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[3]~reg0              ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[2]~reg0              ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[1]~reg0              ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[0]~reg0              ; Stuck at GND due to stuck port data_in ;
; user_io:user_io|serial_out_wptr[0..5]  ; Stuck at GND due to stuck port clock   ;
; sram:ram|SDRAM_DQ[15]~reg0             ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[14]~reg0             ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[13]~reg0             ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[12]~reg0             ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[11]~reg0             ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[10]~reg0             ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[9]~reg0              ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQ[8]~reg0              ; Stuck at GND due to stuck port data_in ;
; sram:ram|save_addr[0..13,23,24]        ; Lost fanout                            ;
; sram:ram|ready                         ; Lost fanout                            ;
; sram:ram|data_ready_delay[1,2]         ; Lost fanout                            ;
; sram:ram|new_rd                        ; Stuck at GND due to stuck port data_in ;
; sram:ram|SDRAM_DQML                    ; Merged with sram:ram|SDRAM_DQMH        ;
; sram:ram|state[4..9,11..31]            ; Merged with sram:ram|state[10]         ;
; sram:ram|save_we                       ; Stuck at VCC due to stuck port data_in ;
; scandoubler:scandoubler|scanline       ; Lost fanout                            ;
; sram:ram|state[10]                     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 92 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                       ;
+------------------------------+---------------------------+----------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------+---------------------------+----------------------------------------+
; sram:ram|new_data[15]        ; Stuck at GND              ; sram:ram|SDRAM_DQ[15]~reg0             ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[14]        ; Stuck at GND              ; sram:ram|SDRAM_DQ[14]~reg0             ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[13]        ; Stuck at GND              ; sram:ram|SDRAM_DQ[13]~reg0             ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[12]        ; Stuck at GND              ; sram:ram|SDRAM_DQ[12]~reg0             ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[11]        ; Stuck at GND              ; sram:ram|SDRAM_DQ[11]~reg0             ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[10]        ; Stuck at GND              ; sram:ram|SDRAM_DQ[10]~reg0             ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[9]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[9]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[8]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[8]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[7]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[7]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[6]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[6]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[5]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[5]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[4]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[4]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[3]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[3]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[2]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[2]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[1]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[1]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_data[0]         ; Stuck at GND              ; sram:ram|SDRAM_DQ[0]~reg0              ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|new_wtbt[1]         ; Stuck at VCC              ; sram:ram|save_addr[0]                  ;
;                              ; due to stuck port data_in ;                                        ;
; sram:ram|data_ready_delay[1] ; Lost Fanouts              ; sram:ram|data_ready_delay[2]           ;
; sram:ram|new_rd              ; Stuck at GND              ; sram:ram|save_we                       ;
;                              ; due to stuck port data_in ;                                        ;
+------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 359   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 216   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; sram:ram|command[0]                     ; 1       ;
; sram:ram|command[1]                     ; 1       ;
; sram:ram|command[2]                     ; 1       ;
; sram:ram|command[3]                     ; 1       ;
; sram:ram|refresh_count[4]               ; 9       ;
; sram:ram|refresh_count[3]               ; 9       ;
; sram:ram|refresh_count[0]               ; 6       ;
; sram:ram|refresh_count[1]               ; 4       ;
; sram:ram|refresh_count[5]               ; 5       ;
; sram:ram|refresh_count[7]               ; 5       ;
; sram:ram|refresh_count[12]              ; 5       ;
; init[6]                                 ; 2       ;
; init[8]                                 ; 2       ;
; init[9]                                 ; 2       ;
; init[11]                                ; 2       ;
; init[14]                                ; 2       ;
; init[18]                                ; 2       ;
; init[19]                                ; 2       ;
; init[22]                                ; 2       ;
; cnt[0]                                  ; 4       ;
; cnt[3]                                  ; 3       ;
; Total number of inverted registers = 21 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                           ;
+-------------------------------------------+------------------+---------------------+
; Node                                      ; Action           ; Reason              ;
+-------------------------------------------+------------------+---------------------+
; Add6~0                                    ; Modified         ; Timing optimization ;
; Add7~1                                    ; Modified         ; Timing optimization ;
; cos:cos|Mux3~4                            ; Modified         ; Timing optimization ;
; cos:cos|Mux5~14                           ; Modified         ; Timing optimization ;
; cos:cos|Mux10~1                           ; Modified         ; Timing optimization ;
; osd:osd|Add2~1                            ; Modified         ; Timing optimization ;
; osd:osd|Add3~1                            ; Modified         ; Timing optimization ;
; osd:osd|Add6~0                            ; Deleted          ; Timing optimization ;
; osd:osd|LessThan4~18                      ; Modified         ; Timing optimization ;
; osd:osd|R_out[0]~0                        ; Modified         ; Timing optimization ;
; osd:osd|h_cnt~9                           ; Modified         ; Timing optimization ;
; osd:osd|v_cnt~9                           ; Modified         ; Timing optimization ;
; sram:ram|Add0~1                           ; Modified         ; Timing optimization ;
; sram:ram|Add2~1                           ; Modified         ; Timing optimization ;
; sram:ram|refresh_count~2                  ; Modified         ; Timing optimization ;
; sram:ram|refresh_count~3                  ; Modified         ; Timing optimization ;
; user_io:user_io|Add8~0                    ; Modified         ; Timing optimization ;
; user_io:user_io|Add8~0_OTERM5             ; Retimed Register ; Timing optimization ;
; user_io:user_io|Add9~0                    ; Modified         ; Timing optimization ;
; user_io:user_io|Equal15~0                 ; Deleted          ; Timing optimization ;
; user_io:user_io|Equal15~0_OTERM1          ; Retimed Register ; Timing optimization ;
; user_io:user_io|Equal15~0_RTM03           ; Modified         ; Timing optimization ;
; user_io:user_io|Equal15~0_RTM03           ; Retimed Register ; Timing optimization ;
; user_io:user_io|Equal15~2                 ; Modified         ; Timing optimization ;
; user_io:user_io|Equal15~2_RTM02           ; Modified         ; Timing optimization ;
; user_io:user_io|Mux2~0                    ; Deleted          ; Timing optimization ;
; user_io:user_io|Mux2~1                    ; Deleted          ; Timing optimization ;
; user_io:user_io|Mux2~2                    ; Deleted          ; Timing optimization ;
; user_io:user_io|Mux2~3                    ; Deleted          ; Timing optimization ;
; user_io:user_io|bit_cnt[0]~2              ; Modified         ; Timing optimization ;
; user_io:user_io|byte_cnt[1]_OTERM7        ; Retimed Register ; Timing optimization ;
; user_io:user_io|spi_do~2                  ; Deleted          ; Timing optimization ;
; user_io:user_io|spi_do~3                  ; Modified         ; Timing optimization ;
; user_io:user_io|spi_do~5                  ; Modified         ; Timing optimization ;
; video_mixer:video_mixer|VGA_HS~1          ; Deleted          ; Timing optimization ;
; video_mixer:video_mixer|VGA_HS~1_wirecell ; Modified         ; Timing optimization ;
+-------------------------------------------+------------------+---------------------+


+----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                           ;
+---------------------------------------+-----------------------------------------+------+
; Register Name                         ; Megafunction                            ; Type ;
+---------------------------------------+-----------------------------------------+------+
; osd:osd|osd_byte[0..7]                ; osd:osd|osd_buffer_rtl_0                ; RAM  ;
; scandoubler:scandoubler|sd_out[0..17] ; scandoubler:scandoubler|sd_buffer_rtl_0 ; RAM  ;
+---------------------------------------+-----------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MENU|osd:osd|bcnt[0]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MENU|osd:osd|bcnt[9]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |MENU|scandoubler:scandoubler|sd_hcnt[5] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MENU|sram:ram|SDRAM_A[9]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |MENU|sram:ram|SDRAM_A[1]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |MENU|sram:ram|refresh_count[6]          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |MENU|sram:ram|refresh_count[7]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MENU|cos:cos|y[4]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MENU|video_mixer:video_mixer|pr[3]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MENU|video_mixer:video_mixer|pb[6]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MENU|video_mixer:video_mixer|y[1]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |MENU|B_in[5]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MENU|sram:ram|SDRAM_A                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MENU|osd:osd|G_out[2]                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for user_io:user_io                           ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[0] ;
+------------------------------+-------+------+--------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_66d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_89d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NO_COMPENSATION       ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                    ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 10                    ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 20                    ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 100                   ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 100                   ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 27                    ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 27                    ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 27                    ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 27                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; -1667                 ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: user_io:user_io ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; STRLEN         ; 6     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr:random ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; N              ; 23    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Untyped                  ;
; WIDTHAD_A                          ; 11                   ; Untyped                  ;
; NUMWORDS_A                         ; 2048                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Untyped                  ;
; WIDTHAD_B                          ; 11                   ; Untyped                  ;
; NUMWORDS_B                         ; 2048                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_66d1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 18                   ; Untyped                                 ;
; WIDTHAD_A                          ; 11                   ; Untyped                                 ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 18                   ; Untyped                                 ;
; WIDTHAD_B                          ; 11                   ; Untyped                                 ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_89d1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                 ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; osd:osd|altsyncram:osd_buffer_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 2048                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 2048                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 18                                                 ;
;     -- NUMWORDS_A                         ; 2048                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 18                                                 ;
;     -- NUMWORDS_B                         ; 2048                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "video_mixer:video_mixer" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; ypbpr_full ; Input ; Info     ; Stuck at VCC        ;
+------------+-------+----------+---------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "scandoubler:scandoubler" ;
+-----------+-------+----------+----------------------+
; Port      ; Type  ; Severity ; Details              ;
+-----------+-------+----------+----------------------+
; scanlines ; Input ; Info     ; Stuck at GND         ;
+-----------+-------+----------+----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "osd:osd"                  ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; OSD_X_OFFSET[9..4] ; Input ; Info     ; Stuck at GND ;
; OSD_X_OFFSET[3]    ; Input ; Info     ; Stuck at VCC ;
; OSD_X_OFFSET[2]    ; Input ; Info     ; Stuck at GND ;
; OSD_X_OFFSET[1]    ; Input ; Info     ; Stuck at VCC ;
; OSD_X_OFFSET[0]    ; Input ; Info     ; Stuck at GND ;
; OSD_Y_OFFSET       ; Input ; Info     ; Stuck at GND ;
; OSD_COLOR[2]       ; Input ; Info     ; Stuck at VCC ;
; OSD_COLOR[1]       ; Input ; Info     ; Stuck at GND ;
; OSD_COLOR[0]       ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cos:cos"                                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x       ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr:random"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rnd[22..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sram:ram"               ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; wtbt  ; Input  ; Info     ; Stuck at VCC           ;
; dout  ; Output ; Info     ; Explicitly unconnected ;
; din   ; Input  ; Info     ; Stuck at GND           ;
; rd    ; Input  ; Info     ; Stuck at GND           ;
; ready ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "user_io:user_io"                                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; conf_str[43..42]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[27..25]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[13..11]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[9..8]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[5..3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[1..0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[45..44]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[37..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[29..28]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[24..23]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[15..14]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[7..6]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[47]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[46]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[41]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[40]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[39]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[38]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[34]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[33]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[32]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[31]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[30]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[22]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[21]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[20]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[19]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[18]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[17]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[16]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[2]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; joystick_0        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; buttons           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; switches          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; status            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_lba            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_rd             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_wr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_ack            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_conf           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_sdhc           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_dout           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_dout_strobe    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_din            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_din_strobe     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_mounted        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_clk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ps2_kbd_clk       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_kbd_data      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_clk     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_data    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; serial_data       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; serial_strobe     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 359                         ;
;     CLR               ; 7                           ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 193                         ;
;     ENA CLR           ; 12                          ;
;     ENA CLR SLD       ; 11                          ;
;     SCLR              ; 10                          ;
;     SCLR SLD          ; 10                          ;
;     plain             ; 111                         ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1378                        ;
;     arith             ; 523                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 271                         ;
;         3 data inputs ; 250                         ;
;     normal            ; 855                         ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 139                         ;
;         4 data inputs ; 571                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 26                          ;
;                       ;                             ;
; Max LUT depth         ; 32.90                       ;
; Average LUT depth     ; 18.07                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Oct 27 17:45:37 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off menu -c menu
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file video_mixer.sv
    Info (12023): Found entity 1: video_mixer File: E:/G/Electronica/SiDi/Sources/Menu/video_mixer.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sram.sv
    Info (12023): Found entity 1: sram File: E:/G/Electronica/SiDi/Sources/Menu/sram.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: lfsr File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cos.sv
    Info (12023): Found entity 1: cos File: E:/G/Electronica/SiDi/Sources/Menu/cos.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: E:/G/Electronica/SiDi/Sources/Menu/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file user_io.v
    Info (12023): Found entity 1: user_io File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file osd.v
    Info (12023): Found entity 1: osd File: E:/G/Electronica/SiDi/Sources/Menu/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file scandoubler.v
    Info (12023): Found entity 1: scandoubler File: E:/G/Electronica/SiDi/Sources/Menu/scandoubler.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file menu.sv
    Info (12023): Found entity 1: MENU File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 12
Info (12127): Elaborating entity "MENU" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 52
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: E:/G/Electronica/SiDi/Sources/Menu/pll.v Line: 106
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: E:/G/Electronica/SiDi/Sources/Menu/pll.v Line: 106
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Menu/pll.v Line: 106
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "27"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "100"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "27"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "100"
    Info (12134): Parameter "clk1_phase_shift" = "-1667"
    Info (12134): Parameter "clk2_divide_by" = "27"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "20"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "27"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "10"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/G/Electronica/SiDi/Sources/Menu/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "user_io" for hierarchy "user_io:user_io" File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 71
Info (12128): Elaborating entity "sram" for hierarchy "sram:ram" File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 85
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:random" File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 115
Info (12128): Elaborating entity "cos" for hierarchy "cos:cos" File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 155
Info (12128): Elaborating entity "osd" for hierarchy "osd:osd" File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 170
Info (12128): Elaborating entity "scandoubler" for hierarchy "scandoubler:scandoubler" File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 184
Info (12128): Elaborating entity "video_mixer" for hierarchy "video_mixer:video_mixer" File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 202
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "scandoubler:scandoubler|sd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "osd:osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66d1.tdf
    Info (12023): Found entity 1: altsyncram_66d1 File: E:/G/Electronica/SiDi/Sources/Menu/db/altsyncram_66d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0"
Info (12133): Instantiated megafunction "scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_89d1.tdf
    Info (12023): Found entity 1: altsyncram_89d1 File: E:/G/Electronica/SiDi/Sources/Menu/db/altsyncram_89d1.tdf Line: 27
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED" is stuck at GND File: E:/G/Electronica/SiDi/Sources/Menu/MENU.sv Line: 22
Info (17049): 21 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lfsr:random|lcn[0].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[1].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[16].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[21].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[1]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[2]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[3]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[0]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[5]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[6]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[7]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[4]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (17048): Logic cell "lfsr:random|lcn[15].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[20].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[14].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[19].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[13].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[18].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[12].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[17].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[11].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[10].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[9].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[8].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[7].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[6].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[5].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[4].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[3].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Info (17048): Logic cell "lfsr:random|lcn[2].lc" File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'menu.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 100 -phase -60.00 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 20 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 10 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[3]} {pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 47 nodes File: E:/G/Electronica/SiDi/Sources/Menu/lfsr.v Line: 12
    Warning (332126): Node "random|lcn[1].lc|combout"
    Warning (332126): Node "random|lcn[2].lc|dataa"
    Warning (332126): Node "random|lcn[2].lc|combout"
    Warning (332126): Node "random|lcn[3].lc|dataa"
    Warning (332126): Node "random|lcn[3].lc|combout"
    Warning (332126): Node "random|lcn[4].lc|dataa"
    Warning (332126): Node "random|lcn[4].lc|combout"
    Warning (332126): Node "random|lcn[5].lc|dataa"
    Warning (332126): Node "random|lcn[5].lc|combout"
    Warning (332126): Node "random|lcn[6].lc|dataa"
    Warning (332126): Node "random|lcn[6].lc|combout"
    Warning (332126): Node "random|lcn[7].lc|dataa"
    Warning (332126): Node "random|lcn[7].lc|combout"
    Warning (332126): Node "random|lcn[8].lc|dataa"
    Warning (332126): Node "random|lcn[8].lc|combout"
    Warning (332126): Node "random|lcn[9].lc|dataa"
    Warning (332126): Node "random|lcn[9].lc|combout"
    Warning (332126): Node "random|lcn[10].lc|dataa"
    Warning (332126): Node "random|lcn[10].lc|combout"
    Warning (332126): Node "random|lcn[11].lc|dataa"
    Warning (332126): Node "random|lcn[11].lc|combout"
    Warning (332126): Node "random|lcn[12].lc|dataa"
    Warning (332126): Node "random|lcn[12].lc|combout"
    Warning (332126): Node "random|lcn[13].lc|dataa"
    Warning (332126): Node "random|lcn[13].lc|combout"
    Warning (332126): Node "random|lcn[14].lc|dataa"
    Warning (332126): Node "random|lcn[14].lc|combout"
    Warning (332126): Node "random|lcn[15].lc|dataa"
    Warning (332126): Node "random|lcn[15].lc|combout"
    Warning (332126): Node "random|lcn[16].lc|dataa"
    Warning (332126): Node "random|lcn[16].lc|combout"
    Warning (332126): Node "random|lc0|datac"
    Warning (332126): Node "random|lc0|combout"
    Warning (332126): Node "random|lcn[0].lc|dataa"
    Warning (332126): Node "random|lcn[0].lc|combout"
    Warning (332126): Node "random|lcn[1].lc|dataa"
    Warning (332126): Node "random|lcn[17].lc|dataa"
    Warning (332126): Node "random|lcn[17].lc|combout"
    Warning (332126): Node "random|lcn[18].lc|dataa"
    Warning (332126): Node "random|lcn[18].lc|combout"
    Warning (332126): Node "random|lcn[19].lc|dataa"
    Warning (332126): Node "random|lcn[19].lc|combout"
    Warning (332126): Node "random|lcn[20].lc|dataa"
    Warning (332126): Node "random|lcn[20].lc|combout"
    Warning (332126): Node "random|lcn[21].lc|dataa"
    Warning (332126): Node "random|lcn[21].lc|combout"
    Warning (332126): Node "random|lc0|datad"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   37.037     CLOCK_27
    Info (332111):    9.999 pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    9.999 pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   49.999 pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   99.999 pll|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):   10.000      SPI_SCK
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 436 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/G/Electronica/SiDi/Sources/Menu/output_files/menu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 12 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "user_io:user_io|serial_out_byte[1]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (35004): Node: "user_io:user_io|serial_out_byte[2]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (35004): Node: "user_io:user_io|serial_out_byte[3]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (35004): Node: "user_io:user_io|serial_out_byte[0]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (35004): Node: "user_io:user_io|serial_out_byte[5]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (35004): Node: "user_io:user_io|serial_out_byte[6]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (35004): Node: "user_io:user_io|serial_out_byte[7]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
    Info (35004): Node: "user_io:user_io|serial_out_byte[4]" File: E:/G/Electronica/SiDi/Sources/Menu/user_io.v Line: 285
Info (21057): Implemented 1609 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1516 logic cells
    Info (21064): Implemented 26 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4880 megabytes
    Info: Processing ended: Sun Oct 27 17:45:56 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/G/Electronica/SiDi/Sources/Menu/output_files/menu.map.smsg.


