{
    "code": "module TopModule (\n    input logic clk,    // Clock signal, positive-edge triggered\n    input logic rst_n,  // Active-low asynchronous reset\n    input logic j,      // J input, 1 bit\n    input logic k,      // K input, 1 bit\n    output logic Q      // Q output, 1 bit\n);\n\nalways_ff @(posedge clk or negedge rst_n) begin\n    if (!rst_n)\n        Q <= 1'b0; // Reset state\n    else begin\n        case ({j, k})\n            2'b00: Q <= Q;      // No change\n            2'b01: Q <= 1'b0;   // Reset\n            2'b10: Q <= 1'b1;   // Set\n            2'b11: Q <= ~Q;     // Toggle\n        endcase\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}