(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param62 = (&(~^(^~(!(8'hb0))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h29):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire [(4'ha):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire61;
  wire signed [(4'h9):(1'h0)] wire54;
  reg [(3'h4):(1'h0)] reg60 = (1'h0);
  reg [(4'h8):(1'h0)] reg59 = (1'h0);
  reg [(3'h4):(1'h0)] reg58 = (1'h0);
  reg [(3'h5):(1'h0)] reg57 = (1'h0);
  reg [(2'h3):(1'h0)] reg56 = (1'h0);
  assign y = {wire61, wire54, reg60, reg59, reg58, reg57, reg56, (1'h0)};
  module4 #() modinst55 (wire54, clk, wire2, wire1, wire3, wire0);
  always
    @(posedge clk) begin
      reg56 <= $signed(wire54[(3'h4):(1'h0)]);
    end
  always
    @(posedge clk) begin
      reg57 <= $unsigned($signed(wire2[(3'h4):(1'h0)]));
      reg58 <= ($unsigned(wire54[(2'h2):(2'h2)]) ?
          $unsigned($unsigned($unsigned(wire2))) : $signed($signed(reg57)));
      reg59 <= ($unsigned((reg58 < reg57)) ?
          (((+wire2) ~^ (~reg58)) ?
              ($signed((8'ha8)) < (reg57 ? wire1 : wire54)) : wire2) : (wire3 ?
              reg58[(1'h1):(1'h1)] : ((~^wire54) * (+reg58))));
    end
  always
    @(posedge clk) begin
      reg60 <= $unsigned(wire3);
    end
  assign wire61 = wire0[(3'h4):(2'h2)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module4
#(parameter param53 = (-(((^(8'ha2)) && ((8'hae) ? (8'ha6) : (8'h9c))) ? (((8'haf) ? (8'h9d) : (8'h9e)) > ((8'hab) ? (8'hae) : (8'ha7))) : (((8'ha7) ? (8'ha0) : (8'ha1)) <= ((8'ha9) > (8'ha0))))))
(y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h26):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire8;
  input wire signed [(4'hb):(1'h0)] wire7;
  input wire [(4'h8):(1'h0)] wire6;
  input wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(3'h5):(1'h0)] wire52;
  wire [(3'h7):(1'h0)] wire51;
  wire signed [(3'h4):(1'h0)] wire49;
  wire signed [(3'h4):(1'h0)] wire31;
  wire [(4'h8):(1'h0)] wire30;
  wire [(3'h5):(1'h0)] wire29;
  wire [(3'h4):(1'h0)] wire27;
  assign y = {wire52, wire51, wire49, wire31, wire30, wire29, wire27, (1'h0)};
  module9 #() modinst28 (wire27, clk, wire6, wire5, wire8, wire7);
  assign wire29 = wire8[(3'h4):(3'h4)];
  assign wire30 = (+wire6[(3'h4):(2'h3)]);
  assign wire31 = ({$unsigned($unsigned(wire30))} <<< (8'had));
  module32 #() modinst50 (wire49, clk, wire27, wire6, wire7, wire30);
  assign wire51 = ($unsigned(wire6[(3'h6):(1'h0)]) ?
                      (wire7[(3'h6):(2'h3)] & {(wire8 | wire5)}) : wire27);
  assign wire52 = wire8[(3'h4):(1'h1)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module32  (y, clk, wire36, wire35, wire34, wire33);
  output wire [(32'h4d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire36;
  input wire signed [(2'h3):(1'h0)] wire35;
  input wire [(2'h3):(1'h0)] wire34;
  input wire signed [(4'h8):(1'h0)] wire33;
  wire [(3'h5):(1'h0)] wire48;
  wire signed [(3'h6):(1'h0)] wire47;
  wire signed [(2'h3):(1'h0)] wire46;
  wire signed [(3'h7):(1'h0)] wire45;
  wire [(3'h6):(1'h0)] wire43;
  wire [(4'hb):(1'h0)] wire42;
  wire signed [(4'hb):(1'h0)] wire41;
  wire signed [(3'h7):(1'h0)] wire37;
  reg [(4'ha):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg40 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg39 = (1'h0);
  reg [(2'h2):(1'h0)] reg38 = (1'h0);
  assign y = {wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire43,
                 wire42,
                 wire41,
                 wire37,
                 reg44,
                 reg40,
                 reg39,
                 reg38,
                 (1'h0)};
  assign wire37 = $signed($signed($unsigned($unsigned(wire35))));
  always
    @(posedge clk) begin
      reg38 <= (^(~(wire35 ?
          (wire36 >>> wire37) : (wire34 ? wire34 : wire37))));
      reg39 <= {((&$signed(reg38)) ? wire37[(2'h3):(1'h0)] : (|{reg38}))};
      reg40 <= $unsigned($signed((!reg39)));
    end
  assign wire41 = (($signed(wire37[(2'h2):(1'h1)]) ?
                          $unsigned(((8'hae) ?
                              (8'h9c) : wire35)) : (((8'ha7) > reg39) ?
                              (wire36 ? (8'ha9) : reg39) : $signed(reg38))) ?
                      {reg40[(1'h1):(1'h1)]} : reg39);
  assign wire42 = {({reg38} << (wire35 == wire36))};
  assign wire43 = ({(+$signed(wire33))} ? $signed((8'hae)) : (reg38 != wire41));
  always
    @(posedge clk) begin
      reg44 <= $unsigned(reg40);
    end
  assign wire45 = reg44;
  assign wire46 = wire36;
  assign wire47 = ($signed((+(wire41 && (8'haa)))) ?
                      reg40[(1'h0):(1'h0)] : $signed(wire43));
  assign wire48 = $unsigned(reg44);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module9  (y, clk, wire13, wire12, wire11, wire10);
  output wire [(32'h56):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire13;
  input wire [(3'h7):(1'h0)] wire12;
  input wire [(2'h3):(1'h0)] wire11;
  input wire signed [(4'hb):(1'h0)] wire10;
  wire [(3'h4):(1'h0)] wire26;
  wire [(4'h9):(1'h0)] wire25;
  wire signed [(4'h8):(1'h0)] wire24;
  wire signed [(3'h7):(1'h0)] wire23;
  wire [(2'h2):(1'h0)] wire22;
  wire signed [(4'h8):(1'h0)] wire21;
  wire [(2'h3):(1'h0)] wire20;
  wire signed [(4'h9):(1'h0)] wire19;
  wire [(3'h6):(1'h0)] wire18;
  wire [(3'h6):(1'h0)] wire17;
  wire [(3'h5):(1'h0)] wire16;
  wire [(4'h8):(1'h0)] wire15;
  wire signed [(4'ha):(1'h0)] wire14;
  assign y = {wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 (1'h0)};
  assign wire14 = (^~(((wire13 <= wire12) >>> wire10[(3'h5):(1'h1)]) ?
                      (wire12[(2'h3):(2'h2)] != wire12) : ($unsigned((8'h9d)) ?
                          (wire13 ? wire12 : wire11) : $unsigned(wire10))));
  assign wire15 = $signed(($unsigned($signed(wire10)) && (~^$signed(wire13))));
  assign wire16 = $signed(($unsigned(wire13[(4'h8):(3'h4)]) - wire15[(1'h1):(1'h0)]));
  assign wire17 = $signed((^~wire13[(2'h3):(2'h3)]));
  assign wire18 = $unsigned((~|wire13[(1'h0):(1'h0)]));
  assign wire19 = (wire13 ?
                      ((~|(-(8'hab))) <= wire16[(1'h1):(1'h0)]) : $unsigned(wire13[(4'h8):(3'h4)]));
  assign wire20 = wire11;
  assign wire21 = (~&(&(^$unsigned((8'ha0)))));
  assign wire22 = (~wire12);
  assign wire23 = $unsigned((&wire12));
  assign wire24 = wire22[(2'h2):(1'h0)];
  assign wire25 = {$signed($signed({wire24}))};
  assign wire26 = (+({{wire24}} >>> $signed({(8'hac)})));
endmodule