Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pc_fetch_bram_integration_tb_behav xil_defaultlib.pc_fetch_bram_integration_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/cpu.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addrb' [/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/cpu.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_latch
Compiling module xil_defaultlib.bram32
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pc_fetch_bram_integration_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_fetch_bram_integration_tb_behav
