============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Sep  9 09:07:38 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.288227s wall, 2.402415s user + 0.218401s system = 2.620817s CPU (79.7%)

RUN-1004 : used memory is 198 MB, reserved memory is 177 MB, peak memory is 198 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.880131s wall, 3.057620s user + 0.124801s system = 3.182420s CPU (110.5%)

RUN-1004 : used memory is 216 MB, reserved memory is 179 MB, peak memory is 238 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.161438s wall, 1.045207s user + 0.124801s system = 1.170008s CPU (100.7%)

RUN-1004 : used memory is 239 MB, reserved memory is 202 MB, peak memory is 239 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.136054s wall, 13.977690s user + 0.187201s system = 14.164891s CPU (100.2%)

RUN-1004 : used memory is 310 MB, reserved memory is 281 MB, peak memory is 354 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.747365s wall, 1.653611s user + 0.062400s system = 1.716011s CPU (98.2%)

RUN-1004 : used memory is 311 MB, reserved memory is 281 MB, peak memory is 354 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.566057s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 287787, overlap = 19
PHY-3002 : Step(2): len = 216858, overlap = 57
PHY-3002 : Step(3): len = 181639, overlap = 84.25
PHY-3002 : Step(4): len = 153216, overlap = 99.25
PHY-3002 : Step(5): len = 131149, overlap = 113.5
PHY-3002 : Step(6): len = 112512, overlap = 125.75
PHY-3002 : Step(7): len = 93059.9, overlap = 138.75
PHY-3002 : Step(8): len = 74988, overlap = 153.5
PHY-3002 : Step(9): len = 64798.8, overlap = 162.25
PHY-3002 : Step(10): len = 54655.3, overlap = 175.5
PHY-3002 : Step(11): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(12): len = 44075.5, overlap = 186
PHY-3002 : Step(13): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(14): len = 46155.8, overlap = 184.25
PHY-3002 : Step(15): len = 62126.7, overlap = 157.5
PHY-3002 : Step(16): len = 73108.7, overlap = 147
PHY-3002 : Step(17): len = 72906.8, overlap = 146.25
PHY-3002 : Step(18): len = 74629.1, overlap = 138.75
PHY-3002 : Step(19): len = 77219.9, overlap = 127.25
PHY-3002 : Step(20): len = 75812.8, overlap = 123
PHY-3002 : Step(21): len = 75875.1, overlap = 123
PHY-3002 : Step(22): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(23): len = 79844.1, overlap = 118
PHY-3002 : Step(24): len = 88188.8, overlap = 103.75
PHY-3002 : Step(25): len = 86987, overlap = 103.75
PHY-3002 : Step(26): len = 87607.9, overlap = 104.75
PHY-3002 : Step(27): len = 88423.5, overlap = 104
PHY-3002 : Step(28): len = 89407, overlap = 103
PHY-3002 : Step(29): len = 89318.3, overlap = 97
PHY-3002 : Step(30): len = 89364.5, overlap = 92.75
PHY-3002 : Step(31): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(32): len = 93666.5, overlap = 85.75
PHY-3002 : Step(33): len = 101391, overlap = 69.5
PHY-3002 : Step(34): len = 100927, overlap = 69
PHY-3002 : Step(35): len = 101352, overlap = 69
PHY-3002 : Step(36): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(37): len = 110415, overlap = 50.75
PHY-3002 : Step(38): len = 115413, overlap = 38.5
PHY-3002 : Step(39): len = 116582, overlap = 32.75
PHY-3002 : Step(40): len = 118195, overlap = 34.5
PHY-3002 : Step(41): len = 119994, overlap = 34.75
PHY-3002 : Step(42): len = 120920, overlap = 34.25
PHY-3002 : Step(43): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(44): len = 125897, overlap = 26.5
PHY-3002 : Step(45): len = 128952, overlap = 23
PHY-3002 : Step(46): len = 130187, overlap = 22.75
PHY-3002 : Step(47): len = 131326, overlap = 21.25
PHY-3002 : Step(48): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(49): len = 136792, overlap = 15.75
PHY-3002 : Step(50): len = 139664, overlap = 14.25
PHY-3002 : Step(51): len = 141497, overlap = 13.75
PHY-3002 : Step(52): len = 142391, overlap = 10.5
PHY-3002 : Step(53): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(54): len = 146923, overlap = 10.5
PHY-3002 : Step(55): len = 148529, overlap = 9.25
PHY-3002 : Step(56): len = 149958, overlap = 8.5
PHY-3002 : Step(57): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(58): len = 153926, overlap = 6.25
PHY-3002 : Step(59): len = 155663, overlap = 5.5
PHY-3002 : Step(60): len = 157800, overlap = 3.25
PHY-3002 : Step(61): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.452780s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444174s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (91.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(62): len = 150003, overlap = 17.5
PHY-3002 : Step(63): len = 142574, overlap = 22.75
PHY-3002 : Step(64): len = 138881, overlap = 30.25
PHY-3002 : Step(65): len = 135714, overlap = 35.75
PHY-3002 : Step(66): len = 133511, overlap = 40.5
PHY-3002 : Step(67): len = 132491, overlap = 40
PHY-3002 : Step(68): len = 132599, overlap = 37.75
PHY-3002 : Step(69): len = 133274, overlap = 38.5
PHY-3002 : Step(70): len = 135016, overlap = 37
PHY-3002 : Step(71): len = 136042, overlap = 34.75
PHY-3002 : Step(72): len = 136332, overlap = 37.5
PHY-3002 : Step(73): len = 136761, overlap = 37.5
PHY-3002 : Step(74): len = 136999, overlap = 37.75
PHY-3002 : Step(75): len = 137121, overlap = 36.5
PHY-3002 : Step(76): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(77): len = 146033, overlap = 28.75
PHY-3002 : Step(78): len = 147996, overlap = 28.25
PHY-3002 : Step(79): len = 149388, overlap = 27.25
PHY-3002 : Step(80): len = 151418, overlap = 26.25
PHY-3002 : Step(81): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(82): len = 158480, overlap = 20
PHY-3002 : Step(83): len = 160716, overlap = 18
PHY-3002 : Step(84): len = 163551, overlap = 16.25
PHY-3002 : Step(85): len = 165765, overlap = 14.5
PHY-3002 : Step(86): len = 165092, overlap = 12.75
PHY-3002 : Step(87): len = 163781, overlap = 12.75
PHY-3002 : Step(88): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(89): len = 169160, overlap = 10.25
PHY-3002 : Step(90): len = 170400, overlap = 11.25
PHY-3002 : Step(91): len = 171998, overlap = 10.5
PHY-3002 : Step(92): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(93): len = 176001, overlap = 8.25
PHY-3002 : Step(94): len = 176679, overlap = 8.25
PHY-3002 : Step(95): len = 177785, overlap = 9
PHY-3002 : Step(96): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(97): len = 180256, overlap = 8.25
PHY-3002 : Step(98): len = 180833, overlap = 7.5
PHY-3002 : Step(99): len = 181599, overlap = 8
PHY-3002 : Step(100): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.432338s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (101.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.374092s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (95.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(101): len = 172165, overlap = 57.75
PHY-3002 : Step(102): len = 165557, overlap = 50.25
PHY-3002 : Step(103): len = 158460, overlap = 54.25
PHY-3002 : Step(104): len = 154578, overlap = 57.25
PHY-3002 : Step(105): len = 150638, overlap = 59
PHY-3002 : Step(106): len = 147881, overlap = 57.25
PHY-3002 : Step(107): len = 145061, overlap = 59.5
PHY-3002 : Step(108): len = 142801, overlap = 63.75
PHY-3002 : Step(109): len = 140983, overlap = 63.25
PHY-3002 : Step(110): len = 139262, overlap = 65.25
PHY-3002 : Step(111): len = 138232, overlap = 67
PHY-3002 : Step(112): len = 137121, overlap = 65
PHY-3002 : Step(113): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(114): len = 141130, overlap = 64.75
PHY-3002 : Step(115): len = 143114, overlap = 59.5
PHY-3002 : Step(116): len = 144521, overlap = 58.75
PHY-3002 : Step(117): len = 146526, overlap = 53.5
PHY-3002 : Step(118): len = 148377, overlap = 48.5
PHY-3002 : Step(119): len = 149743, overlap = 48.75
PHY-3002 : Step(120): len = 151090, overlap = 51.5
PHY-3002 : Step(121): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(122): len = 154577, overlap = 53
PHY-3002 : Step(123): len = 156235, overlap = 51.25
PHY-3002 : Step(124): len = 157560, overlap = 49
PHY-3002 : Step(125): len = 159079, overlap = 44.25
PHY-3002 : Step(126): len = 160287, overlap = 46
PHY-3002 : Step(127): len = 161626, overlap = 43
PHY-3002 : Step(128): len = 162604, overlap = 40
PHY-3002 : Step(129): len = 162989, overlap = 38.25
PHY-3002 : Step(130): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(131): len = 165003, overlap = 35.75
PHY-3002 : Step(132): len = 165686, overlap = 35.75
PHY-3002 : Step(133): len = 166338, overlap = 34.25
PHY-3002 : Step(134): len = 167094, overlap = 35.25
PHY-3002 : Step(135): len = 167880, overlap = 36.5
PHY-3002 : Step(136): len = 168301, overlap = 37.5
PHY-3002 : Step(137): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(138): len = 169480, overlap = 37.5
PHY-3002 : Step(139): len = 170316, overlap = 36.5
PHY-3002 : Step(140): len = 170812, overlap = 36
PHY-3002 : Step(141): len = 171206, overlap = 33.25
PHY-3002 : Step(142): len = 171566, overlap = 32.25
PHY-3002 : Step(143): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.548322s wall, 0.312002s user + 0.358802s system = 0.670804s CPU (122.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.402074s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.373124s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (96.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(144): len = 162416, overlap = 38.5
PHY-3002 : Step(145): len = 159303, overlap = 38.25
PHY-3002 : Step(146): len = 154782, overlap = 46.75
PHY-3002 : Step(147): len = 152432, overlap = 45.25
PHY-3002 : Step(148): len = 150515, overlap = 45.75
PHY-3002 : Step(149): len = 148519, overlap = 46
PHY-3002 : Step(150): len = 147195, overlap = 46.5
PHY-3002 : Step(151): len = 146218, overlap = 47.75
PHY-3002 : Step(152): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(153): len = 148556, overlap = 47
PHY-3002 : Step(154): len = 149790, overlap = 41.5
PHY-3002 : Step(155): len = 150577, overlap = 41.25
PHY-3002 : Step(156): len = 151648, overlap = 42
PHY-3002 : Step(157): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(158): len = 155427, overlap = 35
PHY-3002 : Step(159): len = 156785, overlap = 34.75
PHY-3002 : Step(160): len = 157434, overlap = 32.25
PHY-3002 : Step(161): len = 158455, overlap = 33.25
PHY-3002 : Step(162): len = 159552, overlap = 33
PHY-3002 : Step(163): len = 160384, overlap = 34
PHY-3002 : Step(164): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(165): len = 162239, overlap = 31.5
PHY-3002 : Step(166): len = 163452, overlap = 33
PHY-3002 : Step(167): len = 164484, overlap = 31
PHY-3002 : Step(168): len = 165375, overlap = 31.25
PHY-3002 : Step(169): len = 166012, overlap = 30
PHY-3002 : Step(170): len = 166617, overlap = 28.5
PHY-3002 : Step(171): len = 167393, overlap = 29.25
PHY-3002 : Step(172): len = 168075, overlap = 26.25
PHY-3002 : Step(173): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(174): len = 169647, overlap = 26
PHY-3002 : Step(175): len = 170174, overlap = 24.25
PHY-3002 : Step(176): len = 170768, overlap = 24.25
PHY-3002 : Step(177): len = 171423, overlap = 23.25
PHY-3002 : Step(178): len = 171884, overlap = 23.25
PHY-3002 : Step(179): len = 172214, overlap = 24.25
PHY-3002 : Step(180): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023742s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.7%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  14.482604s wall, 20.560932s user + 1.809612s system = 22.370543s CPU (154.5%)

RUN-1004 : used memory is 330 MB, reserved memory is 290 MB, peak memory is 354 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.081607s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (101.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.782550s wall, 1.778411s user + 0.015600s system = 1.794012s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045343s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.332231s wall, 20.716933s user + 0.140401s system = 20.857334s CPU (113.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.513966s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (97.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.320360s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (107.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.042950s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (145.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.862548s wall, 29.203387s user + 0.202801s system = 29.406188s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  29.844164s wall, 32.198606s user + 0.234002s system = 32.432608s CPU (108.7%)

RUN-1004 : used memory is 421 MB, reserved memory is 380 MB, peak memory is 464 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.822830s wall, 1.731611s user + 0.062400s system = 1.794012s CPU (98.4%)

RUN-1004 : used memory is 421 MB, reserved memory is 380 MB, peak memory is 464 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.089903s wall, 2.090413s user + 0.031200s system = 2.121614s CPU (101.5%)

RUN-1004 : used memory is 473 MB, reserved memory is 432 MB, peak memory is 473 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.712610s wall, 18.579719s user + 0.046800s system = 18.626519s CPU (191.8%)

RUN-1004 : used memory is 488 MB, reserved memory is 448 MB, peak memory is 497 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.372613s wall, 1.294808s user + 0.109201s system = 1.404009s CPU (102.3%)

RUN-1004 : used memory is 595 MB, reserved memory is 553 MB, peak memory is 598 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.995270s wall, 6.006038s user + 0.982806s system = 6.988845s CPU (25.9%)

RUN-1004 : used memory is 597 MB, reserved memory is 555 MB, peak memory is 599 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.895598s wall, 0.436803s user + 0.249602s system = 0.686404s CPU (10.0%)

RUN-1004 : used memory is 545 MB, reserved memory is 506 MB, peak memory is 599 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.034326s wall, 8.190053s user + 1.435209s system = 9.625262s CPU (26.7%)

RUN-1004 : used memory is 534 MB, reserved memory is 496 MB, peak memory is 599 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.019343s wall, 3.182420s user + 0.078001s system = 3.260421s CPU (108.0%)

RUN-1004 : used memory is 330 MB, reserved memory is 305 MB, peak memory is 599 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.201439s wall, 1.154407s user + 0.046800s system = 1.201208s CPU (100.0%)

RUN-1004 : used memory is 340 MB, reserved memory is 314 MB, peak memory is 599 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.420142s wall, 14.258491s user + 0.062400s system = 14.320892s CPU (99.3%)

RUN-1004 : used memory is 383 MB, reserved memory is 343 MB, peak memory is 599 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.757592s wall, 1.560010s user + 0.171601s system = 1.731611s CPU (98.5%)

RUN-1004 : used memory is 387 MB, reserved memory is 347 MB, peak memory is 599 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.584263s wall, 0.608404s user + 0.015600s system = 0.624004s CPU (106.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 287787, overlap = 19
PHY-3002 : Step(182): len = 216858, overlap = 57
PHY-3002 : Step(183): len = 181639, overlap = 84.25
PHY-3002 : Step(184): len = 153216, overlap = 99.25
PHY-3002 : Step(185): len = 131149, overlap = 113.5
PHY-3002 : Step(186): len = 112512, overlap = 125.75
PHY-3002 : Step(187): len = 93059.9, overlap = 138.75
PHY-3002 : Step(188): len = 74988, overlap = 153.5
PHY-3002 : Step(189): len = 64798.8, overlap = 162.25
PHY-3002 : Step(190): len = 54655.3, overlap = 175.5
PHY-3002 : Step(191): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(192): len = 44075.5, overlap = 186
PHY-3002 : Step(193): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(194): len = 46155.8, overlap = 184.25
PHY-3002 : Step(195): len = 62126.7, overlap = 157.5
PHY-3002 : Step(196): len = 73108.7, overlap = 147
PHY-3002 : Step(197): len = 72906.8, overlap = 146.25
PHY-3002 : Step(198): len = 74629.1, overlap = 138.75
PHY-3002 : Step(199): len = 77219.9, overlap = 127.25
PHY-3002 : Step(200): len = 75812.8, overlap = 123
PHY-3002 : Step(201): len = 75875.1, overlap = 123
PHY-3002 : Step(202): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(203): len = 79844.1, overlap = 118
PHY-3002 : Step(204): len = 88188.8, overlap = 103.75
PHY-3002 : Step(205): len = 86987, overlap = 103.75
PHY-3002 : Step(206): len = 87607.9, overlap = 104.75
PHY-3002 : Step(207): len = 88423.5, overlap = 104
PHY-3002 : Step(208): len = 89407, overlap = 103
PHY-3002 : Step(209): len = 89318.3, overlap = 97
PHY-3002 : Step(210): len = 89364.5, overlap = 92.75
PHY-3002 : Step(211): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(212): len = 93666.5, overlap = 85.75
PHY-3002 : Step(213): len = 101391, overlap = 69.5
PHY-3002 : Step(214): len = 100927, overlap = 69
PHY-3002 : Step(215): len = 101352, overlap = 69
PHY-3002 : Step(216): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(217): len = 110415, overlap = 50.75
PHY-3002 : Step(218): len = 115413, overlap = 38.5
PHY-3002 : Step(219): len = 116582, overlap = 32.75
PHY-3002 : Step(220): len = 118195, overlap = 34.5
PHY-3002 : Step(221): len = 119994, overlap = 34.75
PHY-3002 : Step(222): len = 120920, overlap = 34.25
PHY-3002 : Step(223): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(224): len = 125897, overlap = 26.5
PHY-3002 : Step(225): len = 128952, overlap = 23
PHY-3002 : Step(226): len = 130187, overlap = 22.75
PHY-3002 : Step(227): len = 131326, overlap = 21.25
PHY-3002 : Step(228): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(229): len = 136792, overlap = 15.75
PHY-3002 : Step(230): len = 139664, overlap = 14.25
PHY-3002 : Step(231): len = 141497, overlap = 13.75
PHY-3002 : Step(232): len = 142391, overlap = 10.5
PHY-3002 : Step(233): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(234): len = 146923, overlap = 10.5
PHY-3002 : Step(235): len = 148529, overlap = 9.25
PHY-3002 : Step(236): len = 149958, overlap = 8.5
PHY-3002 : Step(237): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(238): len = 153926, overlap = 6.25
PHY-3002 : Step(239): len = 155663, overlap = 5.5
PHY-3002 : Step(240): len = 157800, overlap = 3.25
PHY-3002 : Step(241): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002238s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.584020s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (88.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385013s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(242): len = 150003, overlap = 17.5
PHY-3002 : Step(243): len = 142574, overlap = 22.75
PHY-3002 : Step(244): len = 138881, overlap = 30.25
PHY-3002 : Step(245): len = 135714, overlap = 35.75
PHY-3002 : Step(246): len = 133511, overlap = 40.5
PHY-3002 : Step(247): len = 132491, overlap = 40
PHY-3002 : Step(248): len = 132599, overlap = 37.75
PHY-3002 : Step(249): len = 133274, overlap = 38.5
PHY-3002 : Step(250): len = 135016, overlap = 37
PHY-3002 : Step(251): len = 136042, overlap = 34.75
PHY-3002 : Step(252): len = 136332, overlap = 37.5
PHY-3002 : Step(253): len = 136761, overlap = 37.5
PHY-3002 : Step(254): len = 136999, overlap = 37.75
PHY-3002 : Step(255): len = 137121, overlap = 36.5
PHY-3002 : Step(256): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(257): len = 146033, overlap = 28.75
PHY-3002 : Step(258): len = 147996, overlap = 28.25
PHY-3002 : Step(259): len = 149388, overlap = 27.25
PHY-3002 : Step(260): len = 151418, overlap = 26.25
PHY-3002 : Step(261): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(262): len = 158480, overlap = 20
PHY-3002 : Step(263): len = 160716, overlap = 18
PHY-3002 : Step(264): len = 163551, overlap = 16.25
PHY-3002 : Step(265): len = 165765, overlap = 14.5
PHY-3002 : Step(266): len = 165092, overlap = 12.75
PHY-3002 : Step(267): len = 163781, overlap = 12.75
PHY-3002 : Step(268): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(269): len = 169160, overlap = 10.25
PHY-3002 : Step(270): len = 170400, overlap = 11.25
PHY-3002 : Step(271): len = 171998, overlap = 10.5
PHY-3002 : Step(272): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(273): len = 176001, overlap = 8.25
PHY-3002 : Step(274): len = 176679, overlap = 8.25
PHY-3002 : Step(275): len = 177785, overlap = 9
PHY-3002 : Step(276): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(277): len = 180256, overlap = 8.25
PHY-3002 : Step(278): len = 180833, overlap = 7.5
PHY-3002 : Step(279): len = 181599, overlap = 8
PHY-3002 : Step(280): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.471496s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (96.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.381982s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (110.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(281): len = 172165, overlap = 57.75
PHY-3002 : Step(282): len = 165557, overlap = 50.25
PHY-3002 : Step(283): len = 158460, overlap = 54.25
PHY-3002 : Step(284): len = 154578, overlap = 57.25
PHY-3002 : Step(285): len = 150638, overlap = 59
PHY-3002 : Step(286): len = 147881, overlap = 57.25
PHY-3002 : Step(287): len = 145061, overlap = 59.5
PHY-3002 : Step(288): len = 142801, overlap = 63.75
PHY-3002 : Step(289): len = 140983, overlap = 63.25
PHY-3002 : Step(290): len = 139262, overlap = 65.25
PHY-3002 : Step(291): len = 138232, overlap = 67
PHY-3002 : Step(292): len = 137121, overlap = 65
PHY-3002 : Step(293): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(294): len = 141130, overlap = 64.75
PHY-3002 : Step(295): len = 143114, overlap = 59.5
PHY-3002 : Step(296): len = 144521, overlap = 58.75
PHY-3002 : Step(297): len = 146526, overlap = 53.5
PHY-3002 : Step(298): len = 148377, overlap = 48.5
PHY-3002 : Step(299): len = 149743, overlap = 48.75
PHY-3002 : Step(300): len = 151090, overlap = 51.5
PHY-3002 : Step(301): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(302): len = 154577, overlap = 53
PHY-3002 : Step(303): len = 156235, overlap = 51.25
PHY-3002 : Step(304): len = 157560, overlap = 49
PHY-3002 : Step(305): len = 159079, overlap = 44.25
PHY-3002 : Step(306): len = 160287, overlap = 46
PHY-3002 : Step(307): len = 161626, overlap = 43
PHY-3002 : Step(308): len = 162604, overlap = 40
PHY-3002 : Step(309): len = 162989, overlap = 38.25
PHY-3002 : Step(310): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(311): len = 165003, overlap = 35.75
PHY-3002 : Step(312): len = 165686, overlap = 35.75
PHY-3002 : Step(313): len = 166338, overlap = 34.25
PHY-3002 : Step(314): len = 167094, overlap = 35.25
PHY-3002 : Step(315): len = 167880, overlap = 36.5
PHY-3002 : Step(316): len = 168301, overlap = 37.5
PHY-3002 : Step(317): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(318): len = 169480, overlap = 37.5
PHY-3002 : Step(319): len = 170316, overlap = 36.5
PHY-3002 : Step(320): len = 170812, overlap = 36
PHY-3002 : Step(321): len = 171206, overlap = 33.25
PHY-3002 : Step(322): len = 171566, overlap = 32.25
PHY-3002 : Step(323): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.562095s wall, 0.421203s user + 0.265202s system = 0.686404s CPU (122.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.425929s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384605s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(324): len = 162416, overlap = 38.5
PHY-3002 : Step(325): len = 159303, overlap = 38.25
PHY-3002 : Step(326): len = 154782, overlap = 46.75
PHY-3002 : Step(327): len = 152432, overlap = 45.25
PHY-3002 : Step(328): len = 150515, overlap = 45.75
PHY-3002 : Step(329): len = 148519, overlap = 46
PHY-3002 : Step(330): len = 147195, overlap = 46.5
PHY-3002 : Step(331): len = 146218, overlap = 47.75
PHY-3002 : Step(332): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(333): len = 148556, overlap = 47
PHY-3002 : Step(334): len = 149790, overlap = 41.5
PHY-3002 : Step(335): len = 150577, overlap = 41.25
PHY-3002 : Step(336): len = 151648, overlap = 42
PHY-3002 : Step(337): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(338): len = 155427, overlap = 35
PHY-3002 : Step(339): len = 156785, overlap = 34.75
PHY-3002 : Step(340): len = 157434, overlap = 32.25
PHY-3002 : Step(341): len = 158455, overlap = 33.25
PHY-3002 : Step(342): len = 159552, overlap = 33
PHY-3002 : Step(343): len = 160384, overlap = 34
PHY-3002 : Step(344): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(345): len = 162239, overlap = 31.5
PHY-3002 : Step(346): len = 163452, overlap = 33
PHY-3002 : Step(347): len = 164484, overlap = 31
PHY-3002 : Step(348): len = 165375, overlap = 31.25
PHY-3002 : Step(349): len = 166012, overlap = 30
PHY-3002 : Step(350): len = 166617, overlap = 28.5
PHY-3002 : Step(351): len = 167393, overlap = 29.25
PHY-3002 : Step(352): len = 168075, overlap = 26.25
PHY-3002 : Step(353): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(354): len = 169647, overlap = 26
PHY-3002 : Step(355): len = 170174, overlap = 24.25
PHY-3002 : Step(356): len = 170768, overlap = 24.25
PHY-3002 : Step(357): len = 171423, overlap = 23.25
PHY-3002 : Step(358): len = 171884, overlap = 23.25
PHY-3002 : Step(359): len = 172214, overlap = 24.25
PHY-3002 : Step(360): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022227s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (70.2%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  14.380103s wall, 19.749727s user + 1.747211s system = 21.496938s CPU (149.5%)

RUN-1004 : used memory is 406 MB, reserved memory is 367 MB, peak memory is 599 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.046929s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (104.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.840504s wall, 1.887612s user + 0.000000s system = 1.887612s CPU (102.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043491s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (107.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 17.689397s wall, 20.420531s user + 0.093601s system = 20.514132s CPU (116.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.460321s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (98.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.311049s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (100.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.043728s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (142.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  23.432079s wall, 26.114567s user + 0.140401s system = 26.254968s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  26.445943s wall, 29.203387s user + 0.156001s system = 29.359388s CPU (111.0%)

RUN-1004 : used memory is 479 MB, reserved memory is 438 MB, peak memory is 599 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.768465s wall, 1.684811s user + 0.078001s system = 1.762811s CPU (99.7%)

RUN-1004 : used memory is 479 MB, reserved memory is 438 MB, peak memory is 599 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.034407s wall, 2.043613s user + 0.031200s system = 2.074813s CPU (102.0%)

RUN-1004 : used memory is 518 MB, reserved memory is 477 MB, peak memory is 599 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.489199s wall, 18.345718s user + 0.015600s system = 18.361318s CPU (193.5%)

RUN-1004 : used memory is 533 MB, reserved memory is 492 MB, peak memory is 599 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.343023s wall, 1.263608s user + 0.109201s system = 1.372809s CPU (102.2%)

RUN-1004 : used memory is 640 MB, reserved memory is 598 MB, peak memory is 642 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.364971s wall, 5.584836s user + 0.405603s system = 5.990438s CPU (21.9%)

RUN-1004 : used memory is 631 MB, reserved memory is 600 MB, peak memory is 644 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.881197s wall, 0.390002s user + 0.062400s system = 0.452403s CPU (6.6%)

RUN-1004 : used memory is 581 MB, reserved memory is 554 MB, peak memory is 644 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.361416s wall, 7.675249s user + 0.624004s system = 8.299253s CPU (22.8%)

RUN-1004 : used memory is 571 MB, reserved memory is 544 MB, peak memory is 644 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.033767s wall, 3.400822s user + 0.046800s system = 3.447622s CPU (85.5%)

RUN-1004 : used memory is 377 MB, reserved memory is 364 MB, peak memory is 644 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.272343s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (99.3%)

RUN-1004 : used memory is 379 MB, reserved memory is 366 MB, peak memory is 644 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.113767s wall, 15.178897s user + 0.093601s system = 15.272498s CPU (94.8%)

RUN-1004 : used memory is 434 MB, reserved memory is 431 MB, peak memory is 644 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.842404s wall, 1.669211s user + 0.124801s system = 1.794012s CPU (97.4%)

RUN-1004 : used memory is 435 MB, reserved memory is 431 MB, peak memory is 644 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.636358s wall, 0.608404s user + 0.046800s system = 0.655204s CPU (103.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(361): len = 287787, overlap = 19
PHY-3002 : Step(362): len = 216858, overlap = 57
PHY-3002 : Step(363): len = 181639, overlap = 84.25
PHY-3002 : Step(364): len = 153216, overlap = 99.25
PHY-3002 : Step(365): len = 131149, overlap = 113.5
PHY-3002 : Step(366): len = 112512, overlap = 125.75
PHY-3002 : Step(367): len = 93059.9, overlap = 138.75
PHY-3002 : Step(368): len = 74988, overlap = 153.5
PHY-3002 : Step(369): len = 64798.8, overlap = 162.25
PHY-3002 : Step(370): len = 54655.3, overlap = 175.5
PHY-3002 : Step(371): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(372): len = 44075.5, overlap = 186
PHY-3002 : Step(373): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(374): len = 46155.8, overlap = 184.25
PHY-3002 : Step(375): len = 62126.7, overlap = 157.5
PHY-3002 : Step(376): len = 73108.7, overlap = 147
PHY-3002 : Step(377): len = 72906.8, overlap = 146.25
PHY-3002 : Step(378): len = 74629.1, overlap = 138.75
PHY-3002 : Step(379): len = 77219.9, overlap = 127.25
PHY-3002 : Step(380): len = 75812.8, overlap = 123
PHY-3002 : Step(381): len = 75875.1, overlap = 123
PHY-3002 : Step(382): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(383): len = 79844.1, overlap = 118
PHY-3002 : Step(384): len = 88188.8, overlap = 103.75
PHY-3002 : Step(385): len = 86987, overlap = 103.75
PHY-3002 : Step(386): len = 87607.9, overlap = 104.75
PHY-3002 : Step(387): len = 88423.5, overlap = 104
PHY-3002 : Step(388): len = 89407, overlap = 103
PHY-3002 : Step(389): len = 89318.3, overlap = 97
PHY-3002 : Step(390): len = 89364.5, overlap = 92.75
PHY-3002 : Step(391): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(392): len = 93666.5, overlap = 85.75
PHY-3002 : Step(393): len = 101391, overlap = 69.5
PHY-3002 : Step(394): len = 100927, overlap = 69
PHY-3002 : Step(395): len = 101352, overlap = 69
PHY-3002 : Step(396): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(397): len = 110415, overlap = 50.75
PHY-3002 : Step(398): len = 115413, overlap = 38.5
PHY-3002 : Step(399): len = 116582, overlap = 32.75
PHY-3002 : Step(400): len = 118195, overlap = 34.5
PHY-3002 : Step(401): len = 119994, overlap = 34.75
PHY-3002 : Step(402): len = 120920, overlap = 34.25
PHY-3002 : Step(403): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(404): len = 125897, overlap = 26.5
PHY-3002 : Step(405): len = 128952, overlap = 23
PHY-3002 : Step(406): len = 130187, overlap = 22.75
PHY-3002 : Step(407): len = 131326, overlap = 21.25
PHY-3002 : Step(408): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(409): len = 136792, overlap = 15.75
PHY-3002 : Step(410): len = 139664, overlap = 14.25
PHY-3002 : Step(411): len = 141497, overlap = 13.75
PHY-3002 : Step(412): len = 142391, overlap = 10.5
PHY-3002 : Step(413): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(414): len = 146923, overlap = 10.5
PHY-3002 : Step(415): len = 148529, overlap = 9.25
PHY-3002 : Step(416): len = 149958, overlap = 8.5
PHY-3002 : Step(417): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(418): len = 153926, overlap = 6.25
PHY-3002 : Step(419): len = 155663, overlap = 5.5
PHY-3002 : Step(420): len = 157800, overlap = 3.25
PHY-3002 : Step(421): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002357s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.593221s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (92.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.392531s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(422): len = 150003, overlap = 17.5
PHY-3002 : Step(423): len = 142574, overlap = 22.75
PHY-3002 : Step(424): len = 138881, overlap = 30.25
PHY-3002 : Step(425): len = 135714, overlap = 35.75
PHY-3002 : Step(426): len = 133511, overlap = 40.5
PHY-3002 : Step(427): len = 132491, overlap = 40
PHY-3002 : Step(428): len = 132599, overlap = 37.75
PHY-3002 : Step(429): len = 133274, overlap = 38.5
PHY-3002 : Step(430): len = 135016, overlap = 37
PHY-3002 : Step(431): len = 136042, overlap = 34.75
PHY-3002 : Step(432): len = 136332, overlap = 37.5
PHY-3002 : Step(433): len = 136761, overlap = 37.5
PHY-3002 : Step(434): len = 136999, overlap = 37.75
PHY-3002 : Step(435): len = 137121, overlap = 36.5
PHY-3002 : Step(436): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(437): len = 146033, overlap = 28.75
PHY-3002 : Step(438): len = 147996, overlap = 28.25
PHY-3002 : Step(439): len = 149388, overlap = 27.25
PHY-3002 : Step(440): len = 151418, overlap = 26.25
PHY-3002 : Step(441): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(442): len = 158480, overlap = 20
PHY-3002 : Step(443): len = 160716, overlap = 18
PHY-3002 : Step(444): len = 163551, overlap = 16.25
PHY-3002 : Step(445): len = 165765, overlap = 14.5
PHY-3002 : Step(446): len = 165092, overlap = 12.75
PHY-3002 : Step(447): len = 163781, overlap = 12.75
PHY-3002 : Step(448): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(449): len = 169160, overlap = 10.25
PHY-3002 : Step(450): len = 170400, overlap = 11.25
PHY-3002 : Step(451): len = 171998, overlap = 10.5
PHY-3002 : Step(452): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(453): len = 176001, overlap = 8.25
PHY-3002 : Step(454): len = 176679, overlap = 8.25
PHY-3002 : Step(455): len = 177785, overlap = 9
PHY-3002 : Step(456): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(457): len = 180256, overlap = 8.25
PHY-3002 : Step(458): len = 180833, overlap = 7.5
PHY-3002 : Step(459): len = 181599, overlap = 8
PHY-3002 : Step(460): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.459937s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (101.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.392661s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(461): len = 172165, overlap = 57.75
PHY-3002 : Step(462): len = 165557, overlap = 50.25
PHY-3002 : Step(463): len = 158460, overlap = 54.25
PHY-3002 : Step(464): len = 154578, overlap = 57.25
PHY-3002 : Step(465): len = 150638, overlap = 59
PHY-3002 : Step(466): len = 147881, overlap = 57.25
PHY-3002 : Step(467): len = 145061, overlap = 59.5
PHY-3002 : Step(468): len = 142801, overlap = 63.75
PHY-3002 : Step(469): len = 140983, overlap = 63.25
PHY-3002 : Step(470): len = 139262, overlap = 65.25
PHY-3002 : Step(471): len = 138232, overlap = 67
PHY-3002 : Step(472): len = 137121, overlap = 65
PHY-3002 : Step(473): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(474): len = 141130, overlap = 64.75
PHY-3002 : Step(475): len = 143114, overlap = 59.5
PHY-3002 : Step(476): len = 144521, overlap = 58.75
PHY-3002 : Step(477): len = 146526, overlap = 53.5
PHY-3002 : Step(478): len = 148377, overlap = 48.5
PHY-3002 : Step(479): len = 149743, overlap = 48.75
PHY-3002 : Step(480): len = 151090, overlap = 51.5
PHY-3002 : Step(481): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(482): len = 154577, overlap = 53
PHY-3002 : Step(483): len = 156235, overlap = 51.25
PHY-3002 : Step(484): len = 157560, overlap = 49
PHY-3002 : Step(485): len = 159079, overlap = 44.25
PHY-3002 : Step(486): len = 160287, overlap = 46
PHY-3002 : Step(487): len = 161626, overlap = 43
PHY-3002 : Step(488): len = 162604, overlap = 40
PHY-3002 : Step(489): len = 162989, overlap = 38.25
PHY-3002 : Step(490): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(491): len = 165003, overlap = 35.75
PHY-3002 : Step(492): len = 165686, overlap = 35.75
PHY-3002 : Step(493): len = 166338, overlap = 34.25
PHY-3002 : Step(494): len = 167094, overlap = 35.25
PHY-3002 : Step(495): len = 167880, overlap = 36.5
PHY-3002 : Step(496): len = 168301, overlap = 37.5
PHY-3002 : Step(497): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(498): len = 169480, overlap = 37.5
PHY-3002 : Step(499): len = 170316, overlap = 36.5
PHY-3002 : Step(500): len = 170812, overlap = 36
PHY-3002 : Step(501): len = 171206, overlap = 33.25
PHY-3002 : Step(502): len = 171566, overlap = 32.25
PHY-3002 : Step(503): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.776420s wall, 0.452403s user + 0.390002s system = 0.842405s CPU (108.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.436428s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385824s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(504): len = 162416, overlap = 38.5
PHY-3002 : Step(505): len = 159303, overlap = 38.25
PHY-3002 : Step(506): len = 154782, overlap = 46.75
PHY-3002 : Step(507): len = 152432, overlap = 45.25
PHY-3002 : Step(508): len = 150515, overlap = 45.75
PHY-3002 : Step(509): len = 148519, overlap = 46
PHY-3002 : Step(510): len = 147195, overlap = 46.5
PHY-3002 : Step(511): len = 146218, overlap = 47.75
PHY-3002 : Step(512): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(513): len = 148556, overlap = 47
PHY-3002 : Step(514): len = 149790, overlap = 41.5
PHY-3002 : Step(515): len = 150577, overlap = 41.25
PHY-3002 : Step(516): len = 151648, overlap = 42
PHY-3002 : Step(517): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(518): len = 155427, overlap = 35
PHY-3002 : Step(519): len = 156785, overlap = 34.75
PHY-3002 : Step(520): len = 157434, overlap = 32.25
PHY-3002 : Step(521): len = 158455, overlap = 33.25
PHY-3002 : Step(522): len = 159552, overlap = 33
PHY-3002 : Step(523): len = 160384, overlap = 34
PHY-3002 : Step(524): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(525): len = 162239, overlap = 31.5
PHY-3002 : Step(526): len = 163452, overlap = 33
PHY-3002 : Step(527): len = 164484, overlap = 31
PHY-3002 : Step(528): len = 165375, overlap = 31.25
PHY-3002 : Step(529): len = 166012, overlap = 30
PHY-3002 : Step(530): len = 166617, overlap = 28.5
PHY-3002 : Step(531): len = 167393, overlap = 29.25
PHY-3002 : Step(532): len = 168075, overlap = 26.25
PHY-3002 : Step(533): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(534): len = 169647, overlap = 26
PHY-3002 : Step(535): len = 170174, overlap = 24.25
PHY-3002 : Step(536): len = 170768, overlap = 24.25
PHY-3002 : Step(537): len = 171423, overlap = 23.25
PHY-3002 : Step(538): len = 171884, overlap = 23.25
PHY-3002 : Step(539): len = 172214, overlap = 24.25
PHY-3002 : Step(540): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024114s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (129.4%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  18.253391s wall, 21.652939s user + 2.137214s system = 23.790153s CPU (130.3%)

RUN-1004 : used memory is 436 MB, reserved memory is 433 MB, peak memory is 644 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.170342s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.998122s wall, 1.887612s user + 0.000000s system = 1.887612s CPU (94.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044292s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (140.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 20.160679s wall, 22.089742s user + 0.140401s system = 22.230142s CPU (110.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.741372s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (95.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.332051s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (98.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.046799s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (133.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  26.461037s wall, 28.282981s user + 0.171601s system = 28.454582s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  29.752596s wall, 31.465402s user + 0.171601s system = 31.637003s CPU (106.3%)

RUN-1004 : used memory is 476 MB, reserved memory is 476 MB, peak memory is 644 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.913642s wall, 1.856412s user + 0.046800s system = 1.903212s CPU (99.5%)

RUN-1004 : used memory is 476 MB, reserved memory is 476 MB, peak memory is 644 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.275354s wall, 2.121614s user + 0.046800s system = 2.168414s CPU (95.3%)

RUN-1004 : used memory is 507 MB, reserved memory is 507 MB, peak memory is 644 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.748089s wall, 17.784114s user + 0.109201s system = 17.893315s CPU (166.5%)

RUN-1004 : used memory is 519 MB, reserved memory is 519 MB, peak memory is 644 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.407695s wall, 1.341609s user + 0.062400s system = 1.404009s CPU (99.7%)

RUN-1004 : used memory is 604 MB, reserved memory is 616 MB, peak memory is 644 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.952703s wall, 3.073220s user + 0.374402s system = 3.447622s CPU (12.8%)

RUN-1004 : used memory is 605 MB, reserved memory is 618 MB, peak memory is 644 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.875087s wall, 0.390002s user + 0.078001s system = 0.468003s CPU (6.8%)

RUN-1004 : used memory is 554 MB, reserved memory is 571 MB, peak memory is 644 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.012093s wall, 5.304034s user + 0.530403s system = 5.834437s CPU (16.2%)

RUN-1004 : used memory is 544 MB, reserved memory is 561 MB, peak memory is 644 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.975357s wall, 3.494422s user + 0.109201s system = 3.603623s CPU (121.1%)

RUN-1004 : used memory is 342 MB, reserved memory is 365 MB, peak memory is 644 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.274297s wall, 1.185608s user + 0.109201s system = 1.294808s CPU (101.6%)

RUN-1004 : used memory is 347 MB, reserved memory is 369 MB, peak memory is 644 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.27 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.815215s wall, 14.523693s user + 0.187201s system = 14.710894s CPU (99.3%)

RUN-1004 : used memory is 456 MB, reserved memory is 475 MB, peak memory is 644 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.858242s wall, 1.747211s user + 0.109201s system = 1.856412s CPU (99.9%)

RUN-1004 : used memory is 456 MB, reserved memory is 475 MB, peak memory is 644 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.595638s wall, 0.592804s user + 0.015600s system = 0.608404s CPU (102.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(541): len = 287787, overlap = 19
PHY-3002 : Step(542): len = 216858, overlap = 57
PHY-3002 : Step(543): len = 181639, overlap = 84.25
PHY-3002 : Step(544): len = 153216, overlap = 99.25
PHY-3002 : Step(545): len = 131149, overlap = 113.5
PHY-3002 : Step(546): len = 112512, overlap = 125.75
PHY-3002 : Step(547): len = 93059.9, overlap = 138.75
PHY-3002 : Step(548): len = 74988, overlap = 153.5
PHY-3002 : Step(549): len = 64798.8, overlap = 162.25
PHY-3002 : Step(550): len = 54655.3, overlap = 175.5
PHY-3002 : Step(551): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(552): len = 44075.5, overlap = 186
PHY-3002 : Step(553): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(554): len = 46155.8, overlap = 184.25
PHY-3002 : Step(555): len = 62126.7, overlap = 157.5
PHY-3002 : Step(556): len = 73108.7, overlap = 147
PHY-3002 : Step(557): len = 72906.8, overlap = 146.25
PHY-3002 : Step(558): len = 74629.1, overlap = 138.75
PHY-3002 : Step(559): len = 77219.9, overlap = 127.25
PHY-3002 : Step(560): len = 75812.8, overlap = 123
PHY-3002 : Step(561): len = 75875.1, overlap = 123
PHY-3002 : Step(562): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(563): len = 79844.1, overlap = 118
PHY-3002 : Step(564): len = 88188.8, overlap = 103.75
PHY-3002 : Step(565): len = 86987, overlap = 103.75
PHY-3002 : Step(566): len = 87607.9, overlap = 104.75
PHY-3002 : Step(567): len = 88423.5, overlap = 104
PHY-3002 : Step(568): len = 89407, overlap = 103
PHY-3002 : Step(569): len = 89318.3, overlap = 97
PHY-3002 : Step(570): len = 89364.5, overlap = 92.75
PHY-3002 : Step(571): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(572): len = 93666.5, overlap = 85.75
PHY-3002 : Step(573): len = 101391, overlap = 69.5
PHY-3002 : Step(574): len = 100927, overlap = 69
PHY-3002 : Step(575): len = 101352, overlap = 69
PHY-3002 : Step(576): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(577): len = 110415, overlap = 50.75
PHY-3002 : Step(578): len = 115413, overlap = 38.5
PHY-3002 : Step(579): len = 116582, overlap = 32.75
PHY-3002 : Step(580): len = 118195, overlap = 34.5
PHY-3002 : Step(581): len = 119994, overlap = 34.75
PHY-3002 : Step(582): len = 120920, overlap = 34.25
PHY-3002 : Step(583): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(584): len = 125897, overlap = 26.5
PHY-3002 : Step(585): len = 128952, overlap = 23
PHY-3002 : Step(586): len = 130187, overlap = 22.75
PHY-3002 : Step(587): len = 131326, overlap = 21.25
PHY-3002 : Step(588): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(589): len = 136792, overlap = 15.75
PHY-3002 : Step(590): len = 139664, overlap = 14.25
PHY-3002 : Step(591): len = 141497, overlap = 13.75
PHY-3002 : Step(592): len = 142391, overlap = 10.5
PHY-3002 : Step(593): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(594): len = 146923, overlap = 10.5
PHY-3002 : Step(595): len = 148529, overlap = 9.25
PHY-3002 : Step(596): len = 149958, overlap = 8.5
PHY-3002 : Step(597): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(598): len = 153926, overlap = 6.25
PHY-3002 : Step(599): len = 155663, overlap = 5.5
PHY-3002 : Step(600): len = 157800, overlap = 3.25
PHY-3002 : Step(601): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.529720s wall, 0.514803s user + 0.015600s system = 0.530403s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.393794s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(602): len = 150003, overlap = 17.5
PHY-3002 : Step(603): len = 142574, overlap = 22.75
PHY-3002 : Step(604): len = 138881, overlap = 30.25
PHY-3002 : Step(605): len = 135714, overlap = 35.75
PHY-3002 : Step(606): len = 133511, overlap = 40.5
PHY-3002 : Step(607): len = 132491, overlap = 40
PHY-3002 : Step(608): len = 132599, overlap = 37.75
PHY-3002 : Step(609): len = 133274, overlap = 38.5
PHY-3002 : Step(610): len = 135016, overlap = 37
PHY-3002 : Step(611): len = 136042, overlap = 34.75
PHY-3002 : Step(612): len = 136332, overlap = 37.5
PHY-3002 : Step(613): len = 136761, overlap = 37.5
PHY-3002 : Step(614): len = 136999, overlap = 37.75
PHY-3002 : Step(615): len = 137121, overlap = 36.5
PHY-3002 : Step(616): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(617): len = 146033, overlap = 28.75
PHY-3002 : Step(618): len = 147996, overlap = 28.25
PHY-3002 : Step(619): len = 149388, overlap = 27.25
PHY-3002 : Step(620): len = 151418, overlap = 26.25
PHY-3002 : Step(621): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(622): len = 158480, overlap = 20
PHY-3002 : Step(623): len = 160716, overlap = 18
PHY-3002 : Step(624): len = 163551, overlap = 16.25
PHY-3002 : Step(625): len = 165765, overlap = 14.5
PHY-3002 : Step(626): len = 165092, overlap = 12.75
PHY-3002 : Step(627): len = 163781, overlap = 12.75
PHY-3002 : Step(628): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(629): len = 169160, overlap = 10.25
PHY-3002 : Step(630): len = 170400, overlap = 11.25
PHY-3002 : Step(631): len = 171998, overlap = 10.5
PHY-3002 : Step(632): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(633): len = 176001, overlap = 8.25
PHY-3002 : Step(634): len = 176679, overlap = 8.25
PHY-3002 : Step(635): len = 177785, overlap = 9
PHY-3002 : Step(636): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(637): len = 180256, overlap = 8.25
PHY-3002 : Step(638): len = 180833, overlap = 7.5
PHY-3002 : Step(639): len = 181599, overlap = 8
PHY-3002 : Step(640): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.497778s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (97.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.396650s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(641): len = 172165, overlap = 57.75
PHY-3002 : Step(642): len = 165557, overlap = 50.25
PHY-3002 : Step(643): len = 158460, overlap = 54.25
PHY-3002 : Step(644): len = 154578, overlap = 57.25
PHY-3002 : Step(645): len = 150638, overlap = 59
PHY-3002 : Step(646): len = 147881, overlap = 57.25
PHY-3002 : Step(647): len = 145061, overlap = 59.5
PHY-3002 : Step(648): len = 142801, overlap = 63.75
PHY-3002 : Step(649): len = 140983, overlap = 63.25
PHY-3002 : Step(650): len = 139262, overlap = 65.25
PHY-3002 : Step(651): len = 138232, overlap = 67
PHY-3002 : Step(652): len = 137121, overlap = 65
PHY-3002 : Step(653): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(654): len = 141130, overlap = 64.75
PHY-3002 : Step(655): len = 143114, overlap = 59.5
PHY-3002 : Step(656): len = 144521, overlap = 58.75
PHY-3002 : Step(657): len = 146526, overlap = 53.5
PHY-3002 : Step(658): len = 148377, overlap = 48.5
PHY-3002 : Step(659): len = 149743, overlap = 48.75
PHY-3002 : Step(660): len = 151090, overlap = 51.5
PHY-3002 : Step(661): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(662): len = 154577, overlap = 53
PHY-3002 : Step(663): len = 156235, overlap = 51.25
PHY-3002 : Step(664): len = 157560, overlap = 49
PHY-3002 : Step(665): len = 159079, overlap = 44.25
PHY-3002 : Step(666): len = 160287, overlap = 46
PHY-3002 : Step(667): len = 161626, overlap = 43
PHY-3002 : Step(668): len = 162604, overlap = 40
PHY-3002 : Step(669): len = 162989, overlap = 38.25
PHY-3002 : Step(670): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(671): len = 165003, overlap = 35.75
PHY-3002 : Step(672): len = 165686, overlap = 35.75
PHY-3002 : Step(673): len = 166338, overlap = 34.25
PHY-3002 : Step(674): len = 167094, overlap = 35.25
PHY-3002 : Step(675): len = 167880, overlap = 36.5
PHY-3002 : Step(676): len = 168301, overlap = 37.5
PHY-3002 : Step(677): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(678): len = 169480, overlap = 37.5
PHY-3002 : Step(679): len = 170316, overlap = 36.5
PHY-3002 : Step(680): len = 170812, overlap = 36
PHY-3002 : Step(681): len = 171206, overlap = 33.25
PHY-3002 : Step(682): len = 171566, overlap = 32.25
PHY-3002 : Step(683): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.650324s wall, 0.452403s user + 0.343202s system = 0.795605s CPU (122.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.480528s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (100.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.399794s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (105.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(684): len = 162416, overlap = 38.5
PHY-3002 : Step(685): len = 159303, overlap = 38.25
PHY-3002 : Step(686): len = 154782, overlap = 46.75
PHY-3002 : Step(687): len = 152432, overlap = 45.25
PHY-3002 : Step(688): len = 150515, overlap = 45.75
PHY-3002 : Step(689): len = 148519, overlap = 46
PHY-3002 : Step(690): len = 147195, overlap = 46.5
PHY-3002 : Step(691): len = 146218, overlap = 47.75
PHY-3002 : Step(692): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(693): len = 148556, overlap = 47
PHY-3002 : Step(694): len = 149790, overlap = 41.5
PHY-3002 : Step(695): len = 150577, overlap = 41.25
PHY-3002 : Step(696): len = 151648, overlap = 42
PHY-3002 : Step(697): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(698): len = 155427, overlap = 35
PHY-3002 : Step(699): len = 156785, overlap = 34.75
PHY-3002 : Step(700): len = 157434, overlap = 32.25
PHY-3002 : Step(701): len = 158455, overlap = 33.25
PHY-3002 : Step(702): len = 159552, overlap = 33
PHY-3002 : Step(703): len = 160384, overlap = 34
PHY-3002 : Step(704): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(705): len = 162239, overlap = 31.5
PHY-3002 : Step(706): len = 163452, overlap = 33
PHY-3002 : Step(707): len = 164484, overlap = 31
PHY-3002 : Step(708): len = 165375, overlap = 31.25
PHY-3002 : Step(709): len = 166012, overlap = 30
PHY-3002 : Step(710): len = 166617, overlap = 28.5
PHY-3002 : Step(711): len = 167393, overlap = 29.25
PHY-3002 : Step(712): len = 168075, overlap = 26.25
PHY-3002 : Step(713): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(714): len = 169647, overlap = 26
PHY-3002 : Step(715): len = 170174, overlap = 24.25
PHY-3002 : Step(716): len = 170768, overlap = 24.25
PHY-3002 : Step(717): len = 171423, overlap = 23.25
PHY-3002 : Step(718): len = 171884, overlap = 23.25
PHY-3002 : Step(719): len = 172214, overlap = 24.25
PHY-3002 : Step(720): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022451s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (69.5%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  16.314475s wall, 21.528138s user + 1.809612s system = 23.337750s CPU (143.0%)

RUN-1004 : used memory is 458 MB, reserved memory is 477 MB, peak memory is 644 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.105144s wall, 1.060807s user + 0.015600s system = 1.076407s CPU (97.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.909749s wall, 1.950012s user + 0.031200s system = 1.981213s CPU (103.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.042922s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (72.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000059s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.986177s wall, 21.434537s user + 0.156001s system = 21.590538s CPU (113.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.612436s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.347224s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (98.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.048086s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (129.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  25.225205s wall, 27.596577s user + 0.202801s system = 27.799378s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  28.362654s wall, 30.763397s user + 0.249602s system = 31.012999s CPU (109.3%)

RUN-1004 : used memory is 486 MB, reserved memory is 490 MB, peak memory is 644 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.863806s wall, 1.716011s user + 0.109201s system = 1.825212s CPU (97.9%)

RUN-1004 : used memory is 486 MB, reserved memory is 490 MB, peak memory is 644 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.166427s wall, 2.121614s user + 0.062400s system = 2.184014s CPU (100.8%)

RUN-1004 : used memory is 529 MB, reserved memory is 533 MB, peak memory is 644 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.595301s wall, 19.999328s user + 0.015600s system = 20.014928s CPU (172.6%)

RUN-1004 : used memory is 541 MB, reserved memory is 546 MB, peak memory is 644 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.406019s wall, 1.404009s user + 0.078001s system = 1.482009s CPU (105.4%)

RUN-1004 : used memory is 634 MB, reserved memory is 636 MB, peak memory is 644 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.012376s wall, 2.761218s user + 0.468003s system = 3.229221s CPU (12.0%)

RUN-1004 : used memory is 635 MB, reserved memory is 638 MB, peak memory is 644 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.873089s wall, 0.390002s user + 0.140401s system = 0.530403s CPU (7.7%)

RUN-1004 : used memory is 606 MB, reserved memory is 609 MB, peak memory is 644 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.072464s wall, 5.101233s user + 0.733205s system = 5.834437s CPU (16.2%)

RUN-1004 : used memory is 596 MB, reserved memory is 598 MB, peak memory is 644 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.955879s wall, 3.166820s user + 0.078001s system = 3.244821s CPU (109.8%)

RUN-1004 : used memory is 414 MB, reserved memory is 426 MB, peak memory is 644 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.221372s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (100.9%)

RUN-1004 : used memory is 416 MB, reserved memory is 427 MB, peak memory is 644 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.26 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.293429s wall, 14.196091s user + 0.062400s system = 14.258491s CPU (99.8%)

RUN-1004 : used memory is 503 MB, reserved memory is 510 MB, peak memory is 644 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.844231s wall, 1.809612s user + 0.031200s system = 1.840812s CPU (99.8%)

RUN-1004 : used memory is 503 MB, reserved memory is 510 MB, peak memory is 644 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.565314s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (102.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(721): len = 287787, overlap = 19
PHY-3002 : Step(722): len = 216858, overlap = 57
PHY-3002 : Step(723): len = 181639, overlap = 84.25
PHY-3002 : Step(724): len = 153216, overlap = 99.25
PHY-3002 : Step(725): len = 131149, overlap = 113.5
PHY-3002 : Step(726): len = 112512, overlap = 125.75
PHY-3002 : Step(727): len = 93059.9, overlap = 138.75
PHY-3002 : Step(728): len = 74988, overlap = 153.5
PHY-3002 : Step(729): len = 64798.8, overlap = 162.25
PHY-3002 : Step(730): len = 54655.3, overlap = 175.5
PHY-3002 : Step(731): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(732): len = 44075.5, overlap = 186
PHY-3002 : Step(733): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(734): len = 46155.8, overlap = 184.25
PHY-3002 : Step(735): len = 62126.7, overlap = 157.5
PHY-3002 : Step(736): len = 73108.7, overlap = 147
PHY-3002 : Step(737): len = 72906.8, overlap = 146.25
PHY-3002 : Step(738): len = 74629.1, overlap = 138.75
PHY-3002 : Step(739): len = 77219.9, overlap = 127.25
PHY-3002 : Step(740): len = 75812.8, overlap = 123
PHY-3002 : Step(741): len = 75875.1, overlap = 123
PHY-3002 : Step(742): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(743): len = 79844.1, overlap = 118
PHY-3002 : Step(744): len = 88188.8, overlap = 103.75
PHY-3002 : Step(745): len = 86987, overlap = 103.75
PHY-3002 : Step(746): len = 87607.9, overlap = 104.75
PHY-3002 : Step(747): len = 88423.5, overlap = 104
PHY-3002 : Step(748): len = 89407, overlap = 103
PHY-3002 : Step(749): len = 89318.3, overlap = 97
PHY-3002 : Step(750): len = 89364.5, overlap = 92.75
PHY-3002 : Step(751): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(752): len = 93666.5, overlap = 85.75
PHY-3002 : Step(753): len = 101391, overlap = 69.5
PHY-3002 : Step(754): len = 100927, overlap = 69
PHY-3002 : Step(755): len = 101352, overlap = 69
PHY-3002 : Step(756): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(757): len = 110415, overlap = 50.75
PHY-3002 : Step(758): len = 115413, overlap = 38.5
PHY-3002 : Step(759): len = 116582, overlap = 32.75
PHY-3002 : Step(760): len = 118195, overlap = 34.5
PHY-3002 : Step(761): len = 119994, overlap = 34.75
PHY-3002 : Step(762): len = 120920, overlap = 34.25
PHY-3002 : Step(763): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(764): len = 125897, overlap = 26.5
PHY-3002 : Step(765): len = 128952, overlap = 23
PHY-3002 : Step(766): len = 130187, overlap = 22.75
PHY-3002 : Step(767): len = 131326, overlap = 21.25
PHY-3002 : Step(768): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(769): len = 136792, overlap = 15.75
PHY-3002 : Step(770): len = 139664, overlap = 14.25
PHY-3002 : Step(771): len = 141497, overlap = 13.75
PHY-3002 : Step(772): len = 142391, overlap = 10.5
PHY-3002 : Step(773): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(774): len = 146923, overlap = 10.5
PHY-3002 : Step(775): len = 148529, overlap = 9.25
PHY-3002 : Step(776): len = 149958, overlap = 8.5
PHY-3002 : Step(777): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(778): len = 153926, overlap = 6.25
PHY-3002 : Step(779): len = 155663, overlap = 5.5
PHY-3002 : Step(780): len = 157800, overlap = 3.25
PHY-3002 : Step(781): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002642s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.462023s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (97.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.376523s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(782): len = 150003, overlap = 17.5
PHY-3002 : Step(783): len = 142574, overlap = 22.75
PHY-3002 : Step(784): len = 138881, overlap = 30.25
PHY-3002 : Step(785): len = 135714, overlap = 35.75
PHY-3002 : Step(786): len = 133511, overlap = 40.5
PHY-3002 : Step(787): len = 132491, overlap = 40
PHY-3002 : Step(788): len = 132599, overlap = 37.75
PHY-3002 : Step(789): len = 133274, overlap = 38.5
PHY-3002 : Step(790): len = 135016, overlap = 37
PHY-3002 : Step(791): len = 136042, overlap = 34.75
PHY-3002 : Step(792): len = 136332, overlap = 37.5
PHY-3002 : Step(793): len = 136761, overlap = 37.5
PHY-3002 : Step(794): len = 136999, overlap = 37.75
PHY-3002 : Step(795): len = 137121, overlap = 36.5
PHY-3002 : Step(796): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(797): len = 146033, overlap = 28.75
PHY-3002 : Step(798): len = 147996, overlap = 28.25
PHY-3002 : Step(799): len = 149388, overlap = 27.25
PHY-3002 : Step(800): len = 151418, overlap = 26.25
PHY-3002 : Step(801): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(802): len = 158480, overlap = 20
PHY-3002 : Step(803): len = 160716, overlap = 18
PHY-3002 : Step(804): len = 163551, overlap = 16.25
PHY-3002 : Step(805): len = 165765, overlap = 14.5
PHY-3002 : Step(806): len = 165092, overlap = 12.75
PHY-3002 : Step(807): len = 163781, overlap = 12.75
PHY-3002 : Step(808): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(809): len = 169160, overlap = 10.25
PHY-3002 : Step(810): len = 170400, overlap = 11.25
PHY-3002 : Step(811): len = 171998, overlap = 10.5
PHY-3002 : Step(812): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(813): len = 176001, overlap = 8.25
PHY-3002 : Step(814): len = 176679, overlap = 8.25
PHY-3002 : Step(815): len = 177785, overlap = 9
PHY-3002 : Step(816): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(817): len = 180256, overlap = 8.25
PHY-3002 : Step(818): len = 180833, overlap = 7.5
PHY-3002 : Step(819): len = 181599, overlap = 8
PHY-3002 : Step(820): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.447812s wall, 0.452403s user + 0.015600s system = 0.468003s CPU (104.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.383193s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(821): len = 172165, overlap = 57.75
PHY-3002 : Step(822): len = 165557, overlap = 50.25
PHY-3002 : Step(823): len = 158460, overlap = 54.25
PHY-3002 : Step(824): len = 154578, overlap = 57.25
PHY-3002 : Step(825): len = 150638, overlap = 59
PHY-3002 : Step(826): len = 147881, overlap = 57.25
PHY-3002 : Step(827): len = 145061, overlap = 59.5
PHY-3002 : Step(828): len = 142801, overlap = 63.75
PHY-3002 : Step(829): len = 140983, overlap = 63.25
PHY-3002 : Step(830): len = 139262, overlap = 65.25
PHY-3002 : Step(831): len = 138232, overlap = 67
PHY-3002 : Step(832): len = 137121, overlap = 65
PHY-3002 : Step(833): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(834): len = 141130, overlap = 64.75
PHY-3002 : Step(835): len = 143114, overlap = 59.5
PHY-3002 : Step(836): len = 144521, overlap = 58.75
PHY-3002 : Step(837): len = 146526, overlap = 53.5
PHY-3002 : Step(838): len = 148377, overlap = 48.5
PHY-3002 : Step(839): len = 149743, overlap = 48.75
PHY-3002 : Step(840): len = 151090, overlap = 51.5
PHY-3002 : Step(841): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(842): len = 154577, overlap = 53
PHY-3002 : Step(843): len = 156235, overlap = 51.25
PHY-3002 : Step(844): len = 157560, overlap = 49
PHY-3002 : Step(845): len = 159079, overlap = 44.25
PHY-3002 : Step(846): len = 160287, overlap = 46
PHY-3002 : Step(847): len = 161626, overlap = 43
PHY-3002 : Step(848): len = 162604, overlap = 40
PHY-3002 : Step(849): len = 162989, overlap = 38.25
PHY-3002 : Step(850): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(851): len = 165003, overlap = 35.75
PHY-3002 : Step(852): len = 165686, overlap = 35.75
PHY-3002 : Step(853): len = 166338, overlap = 34.25
PHY-3002 : Step(854): len = 167094, overlap = 35.25
PHY-3002 : Step(855): len = 167880, overlap = 36.5
PHY-3002 : Step(856): len = 168301, overlap = 37.5
PHY-3002 : Step(857): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(858): len = 169480, overlap = 37.5
PHY-3002 : Step(859): len = 170316, overlap = 36.5
PHY-3002 : Step(860): len = 170812, overlap = 36
PHY-3002 : Step(861): len = 171206, overlap = 33.25
PHY-3002 : Step(862): len = 171566, overlap = 32.25
PHY-3002 : Step(863): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.626606s wall, 0.436803s user + 0.280802s system = 0.717605s CPU (114.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.410133s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (102.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385566s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(864): len = 162416, overlap = 38.5
PHY-3002 : Step(865): len = 159303, overlap = 38.25
PHY-3002 : Step(866): len = 154782, overlap = 46.75
PHY-3002 : Step(867): len = 152432, overlap = 45.25
PHY-3002 : Step(868): len = 150515, overlap = 45.75
PHY-3002 : Step(869): len = 148519, overlap = 46
PHY-3002 : Step(870): len = 147195, overlap = 46.5
PHY-3002 : Step(871): len = 146218, overlap = 47.75
PHY-3002 : Step(872): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(873): len = 148556, overlap = 47
PHY-3002 : Step(874): len = 149790, overlap = 41.5
PHY-3002 : Step(875): len = 150577, overlap = 41.25
PHY-3002 : Step(876): len = 151648, overlap = 42
PHY-3002 : Step(877): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(878): len = 155427, overlap = 35
PHY-3002 : Step(879): len = 156785, overlap = 34.75
PHY-3002 : Step(880): len = 157434, overlap = 32.25
PHY-3002 : Step(881): len = 158455, overlap = 33.25
PHY-3002 : Step(882): len = 159552, overlap = 33
PHY-3002 : Step(883): len = 160384, overlap = 34
PHY-3002 : Step(884): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(885): len = 162239, overlap = 31.5
PHY-3002 : Step(886): len = 163452, overlap = 33
PHY-3002 : Step(887): len = 164484, overlap = 31
PHY-3002 : Step(888): len = 165375, overlap = 31.25
PHY-3002 : Step(889): len = 166012, overlap = 30
PHY-3002 : Step(890): len = 166617, overlap = 28.5
PHY-3002 : Step(891): len = 167393, overlap = 29.25
PHY-3002 : Step(892): len = 168075, overlap = 26.25
PHY-3002 : Step(893): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(894): len = 169647, overlap = 26
PHY-3002 : Step(895): len = 170174, overlap = 24.25
PHY-3002 : Step(896): len = 170768, overlap = 24.25
PHY-3002 : Step(897): len = 171423, overlap = 23.25
PHY-3002 : Step(898): len = 171884, overlap = 23.25
PHY-3002 : Step(899): len = 172214, overlap = 24.25
PHY-3002 : Step(900): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022933s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (68.0%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  15.526021s wall, 20.794933s user + 2.043613s system = 22.838546s CPU (147.1%)

RUN-1004 : used memory is 505 MB, reserved memory is 511 MB, peak memory is 644 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.133523s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (97.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.847497s wall, 1.872012s user + 0.031200s system = 1.903212s CPU (103.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.043680s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (142.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.943539s wall, 21.450138s user + 0.218401s system = 21.668539s CPU (114.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.506613s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (100.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.330380s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (108.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.051409s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (151.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  24.914796s wall, 27.362575s user + 0.265202s system = 27.627777s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  28.015043s wall, 30.420195s user + 0.312002s system = 30.732197s CPU (109.7%)

RUN-1004 : used memory is 516 MB, reserved memory is 520 MB, peak memory is 644 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.947321s wall, 2.199614s user + 0.202801s system = 2.402415s CPU (123.4%)

RUN-1004 : used memory is 516 MB, reserved memory is 520 MB, peak memory is 644 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.202839s wall, 2.402415s user + 0.109201s system = 2.511616s CPU (114.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 565 MB, peak memory is 644 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.858507s wall, 20.654532s user + 0.421203s system = 21.075735s CPU (177.7%)

RUN-1004 : used memory is 573 MB, reserved memory is 577 MB, peak memory is 644 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.385464s wall, 1.341609s user + 0.046800s system = 1.388409s CPU (100.2%)

RUN-1004 : used memory is 626 MB, reserved memory is 662 MB, peak memory is 657 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.019963s wall, 2.886019s user + 0.421203s system = 3.307221s CPU (12.2%)

RUN-1004 : used memory is 628 MB, reserved memory is 664 MB, peak memory is 657 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.871182s wall, 0.358802s user + 0.031200s system = 0.390002s CPU (5.7%)

RUN-1004 : used memory is 601 MB, reserved memory is 637 MB, peak memory is 657 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.029277s wall, 5.116833s user + 0.546003s system = 5.662836s CPU (15.7%)

RUN-1004 : used memory is 591 MB, reserved memory is 627 MB, peak memory is 657 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.203520s wall, 3.073220s user + 0.109201s system = 3.182420s CPU (99.3%)

RUN-1004 : used memory is 339 MB, reserved memory is 498 MB, peak memory is 657 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.577250s wall, 1.185608s user + 0.109201s system = 1.294808s CPU (82.1%)

RUN-1004 : used memory is 374 MB, reserved memory is 500 MB, peak memory is 657 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.121311s wall, 0.780005s user + 0.062400s system = 0.842405s CPU (75.1%)

RUN-1004 : used memory is 422 MB, reserved memory is 509 MB, peak memory is 657 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.26 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.032500s wall, 14.398892s user + 0.171601s system = 14.570493s CPU (96.9%)

RUN-1004 : used memory is 473 MB, reserved memory is 542 MB, peak memory is 657 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.877402s wall, 1.840812s user + 0.062400s system = 1.903212s CPU (101.4%)

RUN-1004 : used memory is 484 MB, reserved memory is 542 MB, peak memory is 657 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.560363s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (103.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(901): len = 287787, overlap = 19
PHY-3002 : Step(902): len = 216858, overlap = 57
PHY-3002 : Step(903): len = 181639, overlap = 84.25
PHY-3002 : Step(904): len = 153216, overlap = 99.25
PHY-3002 : Step(905): len = 131149, overlap = 113.5
PHY-3002 : Step(906): len = 112512, overlap = 125.75
PHY-3002 : Step(907): len = 93059.9, overlap = 138.75
PHY-3002 : Step(908): len = 74988, overlap = 153.5
PHY-3002 : Step(909): len = 64798.8, overlap = 162.25
PHY-3002 : Step(910): len = 54655.3, overlap = 175.5
PHY-3002 : Step(911): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(912): len = 44075.5, overlap = 186
PHY-3002 : Step(913): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(914): len = 46155.8, overlap = 184.25
PHY-3002 : Step(915): len = 62126.7, overlap = 157.5
PHY-3002 : Step(916): len = 73108.7, overlap = 147
PHY-3002 : Step(917): len = 72906.8, overlap = 146.25
PHY-3002 : Step(918): len = 74629.1, overlap = 138.75
PHY-3002 : Step(919): len = 77219.9, overlap = 127.25
PHY-3002 : Step(920): len = 75812.8, overlap = 123
PHY-3002 : Step(921): len = 75875.1, overlap = 123
PHY-3002 : Step(922): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(923): len = 79844.1, overlap = 118
PHY-3002 : Step(924): len = 88188.8, overlap = 103.75
PHY-3002 : Step(925): len = 86987, overlap = 103.75
PHY-3002 : Step(926): len = 87607.9, overlap = 104.75
PHY-3002 : Step(927): len = 88423.5, overlap = 104
PHY-3002 : Step(928): len = 89407, overlap = 103
PHY-3002 : Step(929): len = 89318.3, overlap = 97
PHY-3002 : Step(930): len = 89364.5, overlap = 92.75
PHY-3002 : Step(931): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(932): len = 93666.5, overlap = 85.75
PHY-3002 : Step(933): len = 101391, overlap = 69.5
PHY-3002 : Step(934): len = 100927, overlap = 69
PHY-3002 : Step(935): len = 101352, overlap = 69
PHY-3002 : Step(936): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(937): len = 110415, overlap = 50.75
PHY-3002 : Step(938): len = 115413, overlap = 38.5
PHY-3002 : Step(939): len = 116582, overlap = 32.75
PHY-3002 : Step(940): len = 118195, overlap = 34.5
PHY-3002 : Step(941): len = 119994, overlap = 34.75
PHY-3002 : Step(942): len = 120920, overlap = 34.25
PHY-3002 : Step(943): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(944): len = 125897, overlap = 26.5
PHY-3002 : Step(945): len = 128952, overlap = 23
PHY-3002 : Step(946): len = 130187, overlap = 22.75
PHY-3002 : Step(947): len = 131326, overlap = 21.25
PHY-3002 : Step(948): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(949): len = 136792, overlap = 15.75
PHY-3002 : Step(950): len = 139664, overlap = 14.25
PHY-3002 : Step(951): len = 141497, overlap = 13.75
PHY-3002 : Step(952): len = 142391, overlap = 10.5
PHY-3002 : Step(953): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(954): len = 146923, overlap = 10.5
PHY-3002 : Step(955): len = 148529, overlap = 9.25
PHY-3002 : Step(956): len = 149958, overlap = 8.5
PHY-3002 : Step(957): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(958): len = 153926, overlap = 6.25
PHY-3002 : Step(959): len = 155663, overlap = 5.5
PHY-3002 : Step(960): len = 157800, overlap = 3.25
PHY-3002 : Step(961): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002333s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.522618s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.393983s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (106.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(962): len = 150003, overlap = 17.5
PHY-3002 : Step(963): len = 142574, overlap = 22.75
PHY-3002 : Step(964): len = 138881, overlap = 30.25
PHY-3002 : Step(965): len = 135714, overlap = 35.75
PHY-3002 : Step(966): len = 133511, overlap = 40.5
PHY-3002 : Step(967): len = 132491, overlap = 40
PHY-3002 : Step(968): len = 132599, overlap = 37.75
PHY-3002 : Step(969): len = 133274, overlap = 38.5
PHY-3002 : Step(970): len = 135016, overlap = 37
PHY-3002 : Step(971): len = 136042, overlap = 34.75
PHY-3002 : Step(972): len = 136332, overlap = 37.5
PHY-3002 : Step(973): len = 136761, overlap = 37.5
PHY-3002 : Step(974): len = 136999, overlap = 37.75
PHY-3002 : Step(975): len = 137121, overlap = 36.5
PHY-3002 : Step(976): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(977): len = 146033, overlap = 28.75
PHY-3002 : Step(978): len = 147996, overlap = 28.25
PHY-3002 : Step(979): len = 149388, overlap = 27.25
PHY-3002 : Step(980): len = 151418, overlap = 26.25
PHY-3002 : Step(981): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(982): len = 158480, overlap = 20
PHY-3002 : Step(983): len = 160716, overlap = 18
PHY-3002 : Step(984): len = 163551, overlap = 16.25
PHY-3002 : Step(985): len = 165765, overlap = 14.5
PHY-3002 : Step(986): len = 165092, overlap = 12.75
PHY-3002 : Step(987): len = 163781, overlap = 12.75
PHY-3002 : Step(988): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(989): len = 169160, overlap = 10.25
PHY-3002 : Step(990): len = 170400, overlap = 11.25
PHY-3002 : Step(991): len = 171998, overlap = 10.5
PHY-3002 : Step(992): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(993): len = 176001, overlap = 8.25
PHY-3002 : Step(994): len = 176679, overlap = 8.25
PHY-3002 : Step(995): len = 177785, overlap = 9
PHY-3002 : Step(996): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(997): len = 180256, overlap = 8.25
PHY-3002 : Step(998): len = 180833, overlap = 7.5
PHY-3002 : Step(999): len = 181599, overlap = 8
PHY-3002 : Step(1000): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.491353s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (101.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.404543s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(1001): len = 172165, overlap = 57.75
PHY-3002 : Step(1002): len = 165557, overlap = 50.25
PHY-3002 : Step(1003): len = 158460, overlap = 54.25
PHY-3002 : Step(1004): len = 154578, overlap = 57.25
PHY-3002 : Step(1005): len = 150638, overlap = 59
PHY-3002 : Step(1006): len = 147881, overlap = 57.25
PHY-3002 : Step(1007): len = 145061, overlap = 59.5
PHY-3002 : Step(1008): len = 142801, overlap = 63.75
PHY-3002 : Step(1009): len = 140983, overlap = 63.25
PHY-3002 : Step(1010): len = 139262, overlap = 65.25
PHY-3002 : Step(1011): len = 138232, overlap = 67
PHY-3002 : Step(1012): len = 137121, overlap = 65
PHY-3002 : Step(1013): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(1014): len = 141130, overlap = 64.75
PHY-3002 : Step(1015): len = 143114, overlap = 59.5
PHY-3002 : Step(1016): len = 144521, overlap = 58.75
PHY-3002 : Step(1017): len = 146526, overlap = 53.5
PHY-3002 : Step(1018): len = 148377, overlap = 48.5
PHY-3002 : Step(1019): len = 149743, overlap = 48.75
PHY-3002 : Step(1020): len = 151090, overlap = 51.5
PHY-3002 : Step(1021): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(1022): len = 154577, overlap = 53
PHY-3002 : Step(1023): len = 156235, overlap = 51.25
PHY-3002 : Step(1024): len = 157560, overlap = 49
PHY-3002 : Step(1025): len = 159079, overlap = 44.25
PHY-3002 : Step(1026): len = 160287, overlap = 46
PHY-3002 : Step(1027): len = 161626, overlap = 43
PHY-3002 : Step(1028): len = 162604, overlap = 40
PHY-3002 : Step(1029): len = 162989, overlap = 38.25
PHY-3002 : Step(1030): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(1031): len = 165003, overlap = 35.75
PHY-3002 : Step(1032): len = 165686, overlap = 35.75
PHY-3002 : Step(1033): len = 166338, overlap = 34.25
PHY-3002 : Step(1034): len = 167094, overlap = 35.25
PHY-3002 : Step(1035): len = 167880, overlap = 36.5
PHY-3002 : Step(1036): len = 168301, overlap = 37.5
PHY-3002 : Step(1037): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(1038): len = 169480, overlap = 37.5
PHY-3002 : Step(1039): len = 170316, overlap = 36.5
PHY-3002 : Step(1040): len = 170812, overlap = 36
PHY-3002 : Step(1041): len = 171206, overlap = 33.25
PHY-3002 : Step(1042): len = 171566, overlap = 32.25
PHY-3002 : Step(1043): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.587943s wall, 0.452403s user + 0.280802s system = 0.733205s CPU (124.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.450043s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.395042s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(1044): len = 162416, overlap = 38.5
PHY-3002 : Step(1045): len = 159303, overlap = 38.25
PHY-3002 : Step(1046): len = 154782, overlap = 46.75
PHY-3002 : Step(1047): len = 152432, overlap = 45.25
PHY-3002 : Step(1048): len = 150515, overlap = 45.75
PHY-3002 : Step(1049): len = 148519, overlap = 46
PHY-3002 : Step(1050): len = 147195, overlap = 46.5
PHY-3002 : Step(1051): len = 146218, overlap = 47.75
PHY-3002 : Step(1052): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(1053): len = 148556, overlap = 47
PHY-3002 : Step(1054): len = 149790, overlap = 41.5
PHY-3002 : Step(1055): len = 150577, overlap = 41.25
PHY-3002 : Step(1056): len = 151648, overlap = 42
PHY-3002 : Step(1057): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(1058): len = 155427, overlap = 35
PHY-3002 : Step(1059): len = 156785, overlap = 34.75
PHY-3002 : Step(1060): len = 157434, overlap = 32.25
PHY-3002 : Step(1061): len = 158455, overlap = 33.25
PHY-3002 : Step(1062): len = 159552, overlap = 33
PHY-3002 : Step(1063): len = 160384, overlap = 34
PHY-3002 : Step(1064): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(1065): len = 162239, overlap = 31.5
PHY-3002 : Step(1066): len = 163452, overlap = 33
PHY-3002 : Step(1067): len = 164484, overlap = 31
PHY-3002 : Step(1068): len = 165375, overlap = 31.25
PHY-3002 : Step(1069): len = 166012, overlap = 30
PHY-3002 : Step(1070): len = 166617, overlap = 28.5
PHY-3002 : Step(1071): len = 167393, overlap = 29.25
PHY-3002 : Step(1072): len = 168075, overlap = 26.25
PHY-3002 : Step(1073): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(1074): len = 169647, overlap = 26
PHY-3002 : Step(1075): len = 170174, overlap = 24.25
PHY-3002 : Step(1076): len = 170768, overlap = 24.25
PHY-3002 : Step(1077): len = 171423, overlap = 23.25
PHY-3002 : Step(1078): len = 171884, overlap = 23.25
PHY-3002 : Step(1079): len = 172214, overlap = 24.25
PHY-3002 : Step(1080): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024201s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (128.9%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  15.425602s wall, 21.434537s user + 1.965613s system = 23.400150s CPU (151.7%)

RUN-1004 : used memory is 486 MB, reserved memory is 543 MB, peak memory is 657 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.131690s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (99.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.967561s wall, 2.012413s user + 0.015600s system = 2.028013s CPU (103.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045546s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (102.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.291886s wall, 20.794933s user + 0.140401s system = 20.935334s CPU (114.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.559029s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (99.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.362151s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (103.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.057033s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (136.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  24.564515s wall, 26.769772s user + 0.202801s system = 26.972573s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  27.786540s wall, 30.045793s user + 0.234002s system = 30.279794s CPU (109.0%)

RUN-1004 : used memory is 511 MB, reserved memory is 546 MB, peak memory is 657 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.857757s wall, 1.794012s user + 0.093601s system = 1.887612s CPU (101.6%)

RUN-1004 : used memory is 511 MB, reserved memory is 546 MB, peak memory is 657 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.109993s wall, 2.059213s user + 0.062400s system = 2.121614s CPU (100.6%)

RUN-1004 : used memory is 550 MB, reserved memory is 583 MB, peak memory is 657 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.459602s wall, 21.621739s user + 0.046800s system = 21.668539s CPU (189.1%)

RUN-1004 : used memory is 569 MB, reserved memory is 595 MB, peak memory is 657 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.320578s wall, 1.216808s user + 0.093601s system = 1.310408s CPU (99.2%)

RUN-1004 : used memory is 654 MB, reserved memory is 684 MB, peak memory is 657 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.013720s wall, 2.683217s user + 0.670804s system = 3.354021s CPU (12.4%)

RUN-1004 : used memory is 655 MB, reserved memory is 685 MB, peak memory is 658 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.884203s wall, 0.343202s user + 0.202801s system = 0.546003s CPU (7.9%)

RUN-1004 : used memory is 636 MB, reserved memory is 665 MB, peak memory is 658 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.980638s wall, 4.726830s user + 0.998406s system = 5.725237s CPU (15.9%)

RUN-1004 : used memory is 625 MB, reserved memory is 655 MB, peak memory is 658 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(31)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 39 in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 41 in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(181)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(182)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-5007 WARNING: port 'pnumcnt2' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module UART in src/UART.v(1)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: net 'frame_length[7]' does not have a driver in src/UART.v(266)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(41)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'uart_callback' in CPLD_SOC_AHB_TOP.v(178)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(36)
HDL-5007 WARNING: input port 'pnumcnt2[23]' remains unconnected for this instance in CPLD_SOC_AHB_TOP.v(107)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "UART"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt2[0]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[23]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[22]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[21]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[20]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[19]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[18]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[17]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[16]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[15]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[14]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[13]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[12]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[11]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[10]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[9]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[8]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[7]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[6]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[5]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[4]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[3]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[2]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[1]"
SYN-5011 WARNING: Undriven pin: model "CPLD_SOC_AHB_TOP" / inst "U_AHB" in CPLD_SOC_AHB_TOP.v(107) / pin "pnumcnt3[0]"
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(36)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(32)
SYN-5014 WARNING: the net's pin: pin "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(107)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[0]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[0]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[10]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[10]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[11]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[11]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[12]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[12]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[13]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[13]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[14]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[14]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[15]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[15]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[16]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[16]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[17]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[17]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[18]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[18]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[19]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[19]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[1]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[1]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[20]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[20]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[21]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[21]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[22]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[22]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[23]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[23]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[24]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[24]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[25]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[25]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[26]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[26]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[27]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[27]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[28]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[28]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[29]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[29]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[2]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[2]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[30]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[30]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[31]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[31]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[32]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[32]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[3]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[3]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[4]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[4]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[5]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[5]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[6]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[6]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[7]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[7]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[8]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[8]" in src/AHB.v(20)
SYN-5013 WARNING: Undriven net: model "AHB" / net "pnum4[9]" in src/AHB.v(20)
SYN-5014 WARNING: the net's pin: pin "pnum4[9]" in src/AHB.v(20)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_0[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_0[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_1[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_1[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_2[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_2[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[0]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[0]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[1]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[1]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[2]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[2]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[3]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[3]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[4]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[4]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[5]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[5]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[6]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[6]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "MAH_3[7]" in src/UART.v(18)
SYN-5014 WARNING: the net's pin: pin "MAH_3[7]" in src/UART.v(18)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_0[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_0[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[0]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[0]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[1]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[1]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[2]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[2]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[3]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[3]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[4]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[4]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[5]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[5]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[6]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[6]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_1[7]" in src/UART.v(15)
SYN-5014 WARNING: the net's pin: pin "NPulse4_1[7]" in src/UART.v(15)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_2[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_2[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[0]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[0]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[1]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[1]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[2]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[2]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[3]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[3]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[4]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[4]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[5]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[5]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[6]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[6]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "NPulse4_3[7]" in src/UART.v(16)
SYN-5014 WARNING: the net's pin: pin "NPulse4_3[7]" in src/UART.v(16)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[0]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[1]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[2]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[3]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[4]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[5]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[6]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in src/UART.v(320)
SYN-5013 WARNING: Undriven net: model "UART" / net "frame_length[7]" in src/UART.v(266)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in src/UART.v(320)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model UART
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7088/744 useful/useless nets, 6737/410 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 1211 distributor mux.
SYN-1016 : Merged 2968 instances.
SYN-1015 : Optimize round 1, 6325 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5566/1641 useful/useless nets, 5215/1859 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uUART/uart_byte_tx/reg1_b0
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2097 better
SYN-1014 : Optimize round 3
SYN-1032 : 5556/2 useful/useless nets, 5205/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.099197s wall, 3.385222s user + 0.124801s system = 3.510022s CPU (113.3%)

RUN-1004 : used memory is 465 MB, reserved memory is 515 MB, peak memory is 658 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         3787
  #and               1250
  #nand                 0
  #or                 766
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 93
  #bufif1               0
  #MX21                72
  #FADD                 0
  #DFF               1606
  #LATCH                0
#MACRO_ADD             17
#MACRO_EQ              53
#MACRO_MUX           1063

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2180   |1606   |70     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.280995s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (97.4%)

RUN-1004 : used memory is 469 MB, reserved memory is 516 MB, peak memory is 658 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5641/57 useful/useless nets, 5324/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6525/0 useful/useless nets, 6209/0 useful/useless insts
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 612 better
SYN-2501 : Optimize round 2
SYN-1032 : 6441/0 useful/useless nets, 6125/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 7366/0 useful/useless nets, 7050/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 27292, tnet num: 7373, tinst num: 7040, tnode num: 48937, tedge num: 50298.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7373 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1447 (4.10), #lev = 7 (4.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1425 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 1424 (4.07), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.26 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4731 instances into 1425 LUTs, name keeping = 46%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4049/0 useful/useless nets, 3733/0 useful/useless insts
SYN-1017 : Remove 5 const input seq instances
SYN-1002 :     uUART/reg2_b3
SYN-1002 :     uUART/reg2_b4
SYN-1002 :     uUART/reg2_b5
SYN-1002 :     uUART/reg2_b6
SYN-1002 :     uUART/reg2_b7
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 4039/0 useful/useless nets, 3723/5 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 1599 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1425 LUT to BLE ...
SYN-4008 : Packed 1425 LUT and 533 SEQ to BLE.
SYN-4003 : Packing 1066 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1066 nodes)...
SYN-4004 : #1: Packed 382 SEQ (30231 nodes)...
SYN-4004 : #2: Packed 651 SEQ (231076 nodes)...
SYN-4004 : #3: Packed 732 SEQ (195616 nodes)...
SYN-4004 : #4: Packed 767 SEQ (146699 nodes)...
SYN-4004 : #5: Packed 798 SEQ (190204 nodes)...
SYN-4004 : #6: Packed 900 SEQ (139947 nodes)...
SYN-4004 : #7: Packed 915 SEQ (49147 nodes)...
SYN-4004 : #8: Packed 921 SEQ (6084 nodes)...
SYN-4004 : #9: Packed 921 SEQ (1378 nodes)...
SYN-4004 : #10: Packed 921 SEQ (0 nodes)...
SYN-4005 : Packed 921 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 1066 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1570/2078 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1984  |1839  |1599  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.545510s wall, 14.336492s user + 0.156001s system = 14.492493s CPU (99.6%)

RUN-1004 : used memory is 534 MB, reserved memory is 580 MB, peak memory is 658 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.901103s wall, 1.840812s user + 0.078001s system = 1.918812s CPU (100.9%)

RUN-1004 : used memory is 534 MB, reserved memory is 580 MB, peak memory is 658 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[0]_al_n1333' to 'PWM2/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[10]_al_n1334' to 'PWM2/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[11]_al_n1344' to 'PWM2/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[12]_al_n1345' to 'PWM2/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[13]_al_n1346' to 'PWM2/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[14]_al_n1347' to 'PWM2/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[15]_al_n1348' to 'PWM2/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[16]_al_n1349' to 'PWM2/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[17]_al_n1350' to 'PWM2/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[18]_al_n1351' to 'PWM2/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[19]_al_n1352' to 'PWM2/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[1]_al_n1343' to 'PWM2/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[20]_al_n1353' to 'PWM2/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[21]_al_n1354' to 'PWM2/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[22]_al_n1355' to 'PWM2/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[23]_al_n1356' to 'PWM2/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[2]_al_n1342' to 'PWM2/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[3]_al_n1341' to 'PWM2/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[4]_al_n1340' to 'PWM2/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[5]_al_n1339' to 'PWM2/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[6]_al_n1338' to 'PWM2/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[7]_al_n1337' to 'PWM2/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[8]_al_n1336' to 'PWM2/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM2/RemaTxNum[9]_al_n1335' to 'PWM2/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[0]_al_n1357' to 'PWM3/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[10]_al_n1358' to 'PWM3/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[11]_al_n1368' to 'PWM3/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[12]_al_n1369' to 'PWM3/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[13]_al_n1370' to 'PWM3/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[14]_al_n1371' to 'PWM3/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[15]_al_n1372' to 'PWM3/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[16]_al_n1373' to 'PWM3/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[17]_al_n1374' to 'PWM3/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[18]_al_n1375' to 'PWM3/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[19]_al_n1376' to 'PWM3/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[1]_al_n1367' to 'PWM3/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[20]_al_n1377' to 'PWM3/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[21]_al_n1378' to 'PWM3/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[22]_al_n1379' to 'PWM3/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[23]_al_n1380' to 'PWM3/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[2]_al_n1366' to 'PWM3/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[3]_al_n1365' to 'PWM3/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[4]_al_n1364' to 'PWM3/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[5]_al_n1363' to 'PWM3/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[6]_al_n1362' to 'PWM3/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[7]_al_n1361' to 'PWM3/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[8]_al_n1360' to 'PWM3/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM3/RemaTxNum[9]_al_n1359' to 'PWM3/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[0] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[12] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[15] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[16] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[17] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[18] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[19] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[1] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[20] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[21] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[22] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[23] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[24] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[25] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[26] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[27] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[28] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[29] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[30] useless
SYN-5019 WARNING: Net U_AHB/h2h_haddrw[31] useless
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1117 instances, 1011 slices, 17 macros(119 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.568261s wall, 0.577204s user + 0.015600s system = 0.592804s CPU (104.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 449903
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%, beta_incr = 0.729196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1081): len = 287787, overlap = 19
PHY-3002 : Step(1082): len = 216858, overlap = 57
PHY-3002 : Step(1083): len = 181639, overlap = 84.25
PHY-3002 : Step(1084): len = 153216, overlap = 99.25
PHY-3002 : Step(1085): len = 131149, overlap = 113.5
PHY-3002 : Step(1086): len = 112512, overlap = 125.75
PHY-3002 : Step(1087): len = 93059.9, overlap = 138.75
PHY-3002 : Step(1088): len = 74988, overlap = 153.5
PHY-3002 : Step(1089): len = 64798.8, overlap = 162.25
PHY-3002 : Step(1090): len = 54655.3, overlap = 175.5
PHY-3002 : Step(1091): len = 44339.6, overlap = 186.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51279e-06
PHY-3002 : Step(1092): len = 44075.5, overlap = 186
PHY-3002 : Step(1093): len = 44758.2, overlap = 186.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65298e-06
PHY-3002 : Step(1094): len = 46155.8, overlap = 184.25
PHY-3002 : Step(1095): len = 62126.7, overlap = 157.5
PHY-3002 : Step(1096): len = 73108.7, overlap = 147
PHY-3002 : Step(1097): len = 72906.8, overlap = 146.25
PHY-3002 : Step(1098): len = 74629.1, overlap = 138.75
PHY-3002 : Step(1099): len = 77219.9, overlap = 127.25
PHY-3002 : Step(1100): len = 75812.8, overlap = 123
PHY-3002 : Step(1101): len = 75875.1, overlap = 123
PHY-3002 : Step(1102): len = 75687.9, overlap = 121.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.30596e-06
PHY-3002 : Step(1103): len = 79844.1, overlap = 118
PHY-3002 : Step(1104): len = 88188.8, overlap = 103.75
PHY-3002 : Step(1105): len = 86987, overlap = 103.75
PHY-3002 : Step(1106): len = 87607.9, overlap = 104.75
PHY-3002 : Step(1107): len = 88423.5, overlap = 104
PHY-3002 : Step(1108): len = 89407, overlap = 103
PHY-3002 : Step(1109): len = 89318.3, overlap = 97
PHY-3002 : Step(1110): len = 89364.5, overlap = 92.75
PHY-3002 : Step(1111): len = 89589.8, overlap = 92.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.86119e-05
PHY-3002 : Step(1112): len = 93666.5, overlap = 85.75
PHY-3002 : Step(1113): len = 101391, overlap = 69.5
PHY-3002 : Step(1114): len = 100927, overlap = 69
PHY-3002 : Step(1115): len = 101352, overlap = 69
PHY-3002 : Step(1116): len = 101891, overlap = 67.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.72238e-05
PHY-3002 : Step(1117): len = 110415, overlap = 50.75
PHY-3002 : Step(1118): len = 115413, overlap = 38.5
PHY-3002 : Step(1119): len = 116582, overlap = 32.75
PHY-3002 : Step(1120): len = 118195, overlap = 34.5
PHY-3002 : Step(1121): len = 119994, overlap = 34.75
PHY-3002 : Step(1122): len = 120920, overlap = 34.25
PHY-3002 : Step(1123): len = 120265, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.44477e-05
PHY-3002 : Step(1124): len = 125897, overlap = 26.5
PHY-3002 : Step(1125): len = 128952, overlap = 23
PHY-3002 : Step(1126): len = 130187, overlap = 22.75
PHY-3002 : Step(1127): len = 131326, overlap = 21.25
PHY-3002 : Step(1128): len = 131291, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148895
PHY-3002 : Step(1129): len = 136792, overlap = 15.75
PHY-3002 : Step(1130): len = 139664, overlap = 14.25
PHY-3002 : Step(1131): len = 141497, overlap = 13.75
PHY-3002 : Step(1132): len = 142391, overlap = 10.5
PHY-3002 : Step(1133): len = 142988, overlap = 9.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000297791
PHY-3002 : Step(1134): len = 146923, overlap = 10.5
PHY-3002 : Step(1135): len = 148529, overlap = 9.25
PHY-3002 : Step(1136): len = 149958, overlap = 8.5
PHY-3002 : Step(1137): len = 150263, overlap = 7.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000595581
PHY-3002 : Step(1138): len = 153926, overlap = 6.25
PHY-3002 : Step(1139): len = 155663, overlap = 5.5
PHY-3002 : Step(1140): len = 157800, overlap = 3.25
PHY-3002 : Step(1141): len = 157749, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.543790s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (94.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460036s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (88.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.18338e-05
PHY-3002 : Step(1142): len = 150003, overlap = 17.5
PHY-3002 : Step(1143): len = 142574, overlap = 22.75
PHY-3002 : Step(1144): len = 138881, overlap = 30.25
PHY-3002 : Step(1145): len = 135714, overlap = 35.75
PHY-3002 : Step(1146): len = 133511, overlap = 40.5
PHY-3002 : Step(1147): len = 132491, overlap = 40
PHY-3002 : Step(1148): len = 132599, overlap = 37.75
PHY-3002 : Step(1149): len = 133274, overlap = 38.5
PHY-3002 : Step(1150): len = 135016, overlap = 37
PHY-3002 : Step(1151): len = 136042, overlap = 34.75
PHY-3002 : Step(1152): len = 136332, overlap = 37.5
PHY-3002 : Step(1153): len = 136761, overlap = 37.5
PHY-3002 : Step(1154): len = 136999, overlap = 37.75
PHY-3002 : Step(1155): len = 137121, overlap = 36.5
PHY-3002 : Step(1156): len = 137170, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143668
PHY-3002 : Step(1157): len = 146033, overlap = 28.75
PHY-3002 : Step(1158): len = 147996, overlap = 28.25
PHY-3002 : Step(1159): len = 149388, overlap = 27.25
PHY-3002 : Step(1160): len = 151418, overlap = 26.25
PHY-3002 : Step(1161): len = 151977, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(1162): len = 158480, overlap = 20
PHY-3002 : Step(1163): len = 160716, overlap = 18
PHY-3002 : Step(1164): len = 163551, overlap = 16.25
PHY-3002 : Step(1165): len = 165765, overlap = 14.5
PHY-3002 : Step(1166): len = 165092, overlap = 12.75
PHY-3002 : Step(1167): len = 163781, overlap = 12.75
PHY-3002 : Step(1168): len = 163376, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000565242
PHY-3002 : Step(1169): len = 169160, overlap = 10.25
PHY-3002 : Step(1170): len = 170400, overlap = 11.25
PHY-3002 : Step(1171): len = 171998, overlap = 10.5
PHY-3002 : Step(1172): len = 172924, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00113048
PHY-3002 : Step(1173): len = 176001, overlap = 8.25
PHY-3002 : Step(1174): len = 176679, overlap = 8.25
PHY-3002 : Step(1175): len = 177785, overlap = 9
PHY-3002 : Step(1176): len = 178455, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00226097
PHY-3002 : Step(1177): len = 180256, overlap = 8.25
PHY-3002 : Step(1178): len = 180833, overlap = 7.5
PHY-3002 : Step(1179): len = 181599, overlap = 8
PHY-3002 : Step(1180): len = 182140, overlap = 8.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.520313s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.425184s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (95.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000373135
PHY-3002 : Step(1181): len = 172165, overlap = 57.75
PHY-3002 : Step(1182): len = 165557, overlap = 50.25
PHY-3002 : Step(1183): len = 158460, overlap = 54.25
PHY-3002 : Step(1184): len = 154578, overlap = 57.25
PHY-3002 : Step(1185): len = 150638, overlap = 59
PHY-3002 : Step(1186): len = 147881, overlap = 57.25
PHY-3002 : Step(1187): len = 145061, overlap = 59.5
PHY-3002 : Step(1188): len = 142801, overlap = 63.75
PHY-3002 : Step(1189): len = 140983, overlap = 63.25
PHY-3002 : Step(1190): len = 139262, overlap = 65.25
PHY-3002 : Step(1191): len = 138232, overlap = 67
PHY-3002 : Step(1192): len = 137121, overlap = 65
PHY-3002 : Step(1193): len = 136487, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739587
PHY-3002 : Step(1194): len = 141130, overlap = 64.75
PHY-3002 : Step(1195): len = 143114, overlap = 59.5
PHY-3002 : Step(1196): len = 144521, overlap = 58.75
PHY-3002 : Step(1197): len = 146526, overlap = 53.5
PHY-3002 : Step(1198): len = 148377, overlap = 48.5
PHY-3002 : Step(1199): len = 149743, overlap = 48.75
PHY-3002 : Step(1200): len = 151090, overlap = 51.5
PHY-3002 : Step(1201): len = 151734, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144621
PHY-3002 : Step(1202): len = 154577, overlap = 53
PHY-3002 : Step(1203): len = 156235, overlap = 51.25
PHY-3002 : Step(1204): len = 157560, overlap = 49
PHY-3002 : Step(1205): len = 159079, overlap = 44.25
PHY-3002 : Step(1206): len = 160287, overlap = 46
PHY-3002 : Step(1207): len = 161626, overlap = 43
PHY-3002 : Step(1208): len = 162604, overlap = 40
PHY-3002 : Step(1209): len = 162989, overlap = 38.25
PHY-3002 : Step(1210): len = 163349, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271447
PHY-3002 : Step(1211): len = 165003, overlap = 35.75
PHY-3002 : Step(1212): len = 165686, overlap = 35.75
PHY-3002 : Step(1213): len = 166338, overlap = 34.25
PHY-3002 : Step(1214): len = 167094, overlap = 35.25
PHY-3002 : Step(1215): len = 167880, overlap = 36.5
PHY-3002 : Step(1216): len = 168301, overlap = 37.5
PHY-3002 : Step(1217): len = 168928, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00441939
PHY-3002 : Step(1218): len = 169480, overlap = 37.5
PHY-3002 : Step(1219): len = 170316, overlap = 36.5
PHY-3002 : Step(1220): len = 170812, overlap = 36
PHY-3002 : Step(1221): len = 171206, overlap = 33.25
PHY-3002 : Step(1222): len = 171566, overlap = 32.25
PHY-3002 : Step(1223): len = 171998, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.646307s wall, 0.421203s user + 0.265202s system = 0.686404s CPU (106.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%, beta_incr = 0.729196
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.477553s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (98.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.417141s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (89.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415685
PHY-3002 : Step(1224): len = 162416, overlap = 38.5
PHY-3002 : Step(1225): len = 159303, overlap = 38.25
PHY-3002 : Step(1226): len = 154782, overlap = 46.75
PHY-3002 : Step(1227): len = 152432, overlap = 45.25
PHY-3002 : Step(1228): len = 150515, overlap = 45.75
PHY-3002 : Step(1229): len = 148519, overlap = 46
PHY-3002 : Step(1230): len = 147195, overlap = 46.5
PHY-3002 : Step(1231): len = 146218, overlap = 47.75
PHY-3002 : Step(1232): len = 145435, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000824453
PHY-3002 : Step(1233): len = 148556, overlap = 47
PHY-3002 : Step(1234): len = 149790, overlap = 41.5
PHY-3002 : Step(1235): len = 150577, overlap = 41.25
PHY-3002 : Step(1236): len = 151648, overlap = 42
PHY-3002 : Step(1237): len = 152791, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156632
PHY-3002 : Step(1238): len = 155427, overlap = 35
PHY-3002 : Step(1239): len = 156785, overlap = 34.75
PHY-3002 : Step(1240): len = 157434, overlap = 32.25
PHY-3002 : Step(1241): len = 158455, overlap = 33.25
PHY-3002 : Step(1242): len = 159552, overlap = 33
PHY-3002 : Step(1243): len = 160384, overlap = 34
PHY-3002 : Step(1244): len = 161092, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282023
PHY-3002 : Step(1245): len = 162239, overlap = 31.5
PHY-3002 : Step(1246): len = 163452, overlap = 33
PHY-3002 : Step(1247): len = 164484, overlap = 31
PHY-3002 : Step(1248): len = 165375, overlap = 31.25
PHY-3002 : Step(1249): len = 166012, overlap = 30
PHY-3002 : Step(1250): len = 166617, overlap = 28.5
PHY-3002 : Step(1251): len = 167393, overlap = 29.25
PHY-3002 : Step(1252): len = 168075, overlap = 26.25
PHY-3002 : Step(1253): len = 168464, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00511252
PHY-3002 : Step(1254): len = 169647, overlap = 26
PHY-3002 : Step(1255): len = 170174, overlap = 24.25
PHY-3002 : Step(1256): len = 170768, overlap = 24.25
PHY-3002 : Step(1257): len = 171423, overlap = 23.25
PHY-3002 : Step(1258): len = 171884, overlap = 23.25
PHY-3002 : Step(1259): len = 172214, overlap = 24.25
PHY-3002 : Step(1260): len = 172872, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024351s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (128.1%)

PHY-3001 : Legalized: Len = 173999, Over = 0
PHY-3001 : Final: Len = 173999, Over = 0
RUN-1003 : finish command "place" in  17.230332s wall, 22.089742s user + 1.965613s system = 24.055354s CPU (139.6%)

RUN-1004 : used memory is 540 MB, reserved memory is 580 MB, peak memory is 658 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1090 to 863
PHY-1001 : Pin misalignment score is improved from 863 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 304 to 37
PHY-1001 : Pin misalignment score is improved from 867 to 850
PHY-1001 : Pin misalignment score is improved from 850 to 844
PHY-1001 : Pin misalignment score is improved from 844 to 842
PHY-1001 : Pin misalignment score is improved from 842 to 842
PHY-1001 : Pin local connectivity score is improved from 81 to 37
PHY-1001 : End pin swap;  1.158865s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1119 instances
RUN-1001 : 506 mslices, 505 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3055 nets
RUN-6004 WARNING: There are 20 nets with only 1 pin.
RUN-1001 : 1815 nets have 2 pins
RUN-1001 : 926 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 214496, over cnt = 523(6%), over = 844, worst = 7
PHY-1002 : len = 216464, over cnt = 272(3%), over = 359, worst = 4
PHY-1002 : len = 217872, over cnt = 218(2%), over = 254, worst = 4
PHY-1002 : len = 221352, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 222120, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 222400, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  2.786692s wall, 1.981213s user + 0.031200s system = 2.012413s CPU (72.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.054241s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (86.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 30184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 459016, over cnt = 135(0%), over = 136, worst = 2
PHY-1001 : End Routed; 18.901228s wall, 21.138136s user + 0.093601s system = 21.231736s CPU (112.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 454264, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 1.565937s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (96.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 453912, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.339037s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (96.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 453872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 453872
PHY-1001 : End DR Iter 3; 0.048838s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (95.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  25.094724s wall, 27.081774s user + 0.140401s system = 27.222175s CPU (108.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  29.161015s wall, 30.373395s user + 0.171601s system = 30.544996s CPU (104.7%)

RUN-1004 : used memory is 533 MB, reserved memory is 581 MB, peak memory is 658 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1839   out of   4480   41.05%
#reg                 1599   out of   4480   35.69%
#le                  1984
  #lut only           385   out of   1984   19.41%
  #reg only           145   out of   1984    7.31%
  #lut&reg           1454   out of   1984   73.29%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.010689s wall, 1.794012s user + 0.109201s system = 1.903212s CPU (94.7%)

RUN-1004 : used memory is 539 MB, reserved memory is 581 MB, peak memory is 658 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 12811, tnet num: 3053, tinst num: 1117, tnode num: 16029, tedge num: 20932.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.165711s wall, 2.199614s user + 0.015600s system = 2.215214s CPU (102.3%)

RUN-1004 : used memory is 570 MB, reserved memory is 612 MB, peak memory is 658 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1119
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3055, pip num: 31559
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 81916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.264221s wall, 18.142916s user + 0.062400s system = 18.205317s CPU (177.4%)

RUN-1004 : used memory is 575 MB, reserved memory is 615 MB, peak memory is 658 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.360285s wall, 1.294808s user + 0.078001s system = 1.372809s CPU (100.9%)

RUN-1004 : used memory is 663 MB, reserved memory is 691 MB, peak memory is 665 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.061608s wall, 3.166820s user + 0.686404s system = 3.853225s CPU (14.2%)

RUN-1004 : used memory is 664 MB, reserved memory is 693 MB, peak memory is 666 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.861447s wall, 0.374402s user + 0.218401s system = 0.592804s CPU (8.6%)

RUN-1004 : used memory is 645 MB, reserved memory is 673 MB, peak memory is 666 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.059843s wall, 5.350834s user + 1.014007s system = 6.364841s CPU (17.7%)

RUN-1004 : used memory is 635 MB, reserved memory is 663 MB, peak memory is 666 MB
GUI-1001 : Download success!
