Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 14 16:06:33 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sobel_control_sets_placed.rpt
| Design       : sobel
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           54 |
| No           | No                    | Yes                    |              55 |           31 |
| No           | Yes                   | No                     |              49 |           18 |
| Yes          | No                    | No                     |              68 |           21 |
| Yes          | No                    | Yes                    |             156 |           46 |
| Yes          | Yes                   | No                     |              18 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|         Clock Signal         |                                                    Enable Signal                                                    |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk_gen_inst1/inst/c0       | uart_rx_inst/rx_cnt                                                                                                 | uart_rx_inst/rx_cnt[3]_i_1_n_0                    |                1 |              4 |
|  sys_clk_IBUF_BUFG           |                                                                                                                     |                                                   |                2 |              4 |
|  sys_clk_IBUF_BUFG           | uart_tx_inst/tx_cnt                                                                                                 | uart_tx_inst/tx_cnt[3]_i_1_n_0                    |                1 |              4 |
|  sys_clk_IBUF_BUFG           | hdmi_ram_inst/vga_timing_ctrl_inst/enb                                                                              |                                                   |                4 |              4 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/gxy_flag                                                                                            | sobel_ctrl_inst/sys_rst_n                         |                2 |              6 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/data_in1[7]_i_1_n_0                                                                                 | sobel_ctrl_inst/sys_rst_n                         |                1 |              8 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/rd_en                                                                                               | sobel_ctrl_inst/sys_rst_n                         |                3 |              8 |
|  clk_gen_inst1/inst/c0       | uart_rx_inst/E[0]                                                                                                   | sobel_ctrl_inst/sys_rst_n                         |                3 |              8 |
|  clk_gen_inst1/inst/c0       | uart_rx_inst/in_flag                                                                                                | sobel_ctrl_inst/sys_rst_n                         |                2 |              8 |
|  clk_gen_inst1/inst/clk_out3 |                                                                                                                     | hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/p_4_in |                2 |              8 |
|  clk_gen_inst1/inst/c0       |                                                                                                                     |                                                   |                4 |              9 |
|  clk_gen_inst1/inst/c0       |                                                                                                                     | uart_rx_inst/baud_cnt[8]_i_1_n_0                  |                2 |              9 |
|  sys_clk_IBUF_BUFG           |                                                                                                                     | uart_tx_inst/baud_cnt[8]_i_1__0_n_0               |                4 |              9 |
|  clk_gen_inst1/inst/c1       | hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0                                                                 | sobel_ctrl_inst/sys_rst_n                         |                6 |             10 |
|  clk_gen_inst1/inst/c1       | hdmi_ram_inst/vga_timing_ctrl_inst/E[0]                                                                             | sobel_ctrl_inst/sys_rst_n                         |                5 |             16 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/fifo_generator_0_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                                   |                4 |             16 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/fifo_generator_0_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                   |                6 |             16 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                                   |                3 |             16 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                   |                4 |             16 |
|  sys_clk_IBUF_BUFG           | uart_rx_inst/in_flag                                                                                                | sobel_ctrl_inst/sys_rst_n                         |                4 |             16 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/rd_en_reg1                                                                                          | sobel_ctrl_inst/sys_rst_n                         |                7 |             17 |
|  clk_gen_inst1/inst/c0       |                                                                                                                     | sobel_ctrl_inst/sys_rst_n                         |               11 |             18 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/gx_gy_flag                                                                                          | sobel_ctrl_inst/sys_rst_n                         |                6 |             18 |
|  clk_gen_inst1/inst/clk_out3 |                                                                                                                     |                                                   |                8 |             42 |
|  clk_gen_inst1/inst/c0       | sobel_ctrl_inst/rd_en_reg2                                                                                          | sobel_ctrl_inst/sys_rst_n                         |               13 |             51 |
|  clk_gen_inst1/inst/c1       |                                                                                                                     | sobel_ctrl_inst/sys_rst_n                         |               30 |             60 |
|  clk_gen_inst1/inst/c1       |                                                                                                                     |                                                   |               40 |             87 |
+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+


