{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670923834624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670923834624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 16:30:34 2022 " "Processing started: Tue Dec 13 16:30:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670923834624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670923834624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgb_to_gray -c rgb_to_gray " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgb_to_gray -c rgb_to_gray" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670923834648 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670923835615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r rgb_to_gray.v(13) " "Verilog HDL Declaration information at rgb_to_gray.v(13): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670923835955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g rgb_to_gray.v(13) " "Verilog HDL Declaration information at rgb_to_gray.v(13): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670923835959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b rgb_to_gray.v(13) " "Verilog HDL Declaration information at rgb_to_gray.v(13): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670923835959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_to_gray.v 3 3 " "Found 3 design units, including 3 entities, in source file rgb_to_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_gray " "Found entity 1: rgb_to_gray" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670923835976 ""} { "Info" "ISGN_ENTITY_NAME" "2 rgb_to_gray_datapath " "Found entity 2: rgb_to_gray_datapath" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670923835976 ""} { "Info" "ISGN_ENTITY_NAME" "3 rgb_to_gray_controller " "Found entity 3: rgb_to_gray_controller" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670923835976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670923835976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_rgb_to_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_rgb_to_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_rgb_to_gray " "Found entity 1: testbench_rgb_to_gray" {  } { { "testbench_rgb_to_gray.v" "" { Text "E:/RGBtoGray/testbench_rgb_to_gray.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670923835979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670923835979 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "done rgb_to_gray.v(35) " "Verilog HDL Module Declaration error at rgb_to_gray.v(35): top module port \"done\" is not found in the port list" {  } { { "rgb_to_gray.v" "" { Text "E:/RGBtoGray/rgb_to_gray.v" 35 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1670923835980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/RGBtoGray/output_files/rgb_to_gray.map.smsg " "Generated suppressed messages file E:/RGBtoGray/output_files/rgb_to_gray.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670923836087 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670923836338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 13 16:30:36 2022 " "Processing ended: Tue Dec 13 16:30:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670923836338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670923836338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670923836338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670923836338 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670923836960 ""}
