{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621329813708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621329813709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 11:23:23 2021 " "Processing started: Tue May 18 11:23:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621329813709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329813709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329813709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621329815176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_inverter-rtl " "Found design unit 1: sign_inverter-rtl" {  } { { "sign_inverter.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/sign_inverter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840645 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_inverter " "Found entity 1: sign_inverter" {  } { { "sign_inverter.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/sign_inverter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT_16-rtl " "Found design unit 1: LUT_16-rtl" {  } { { "LUT_16.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/LUT_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840653 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT_16 " "Found entity 1: LUT_16" {  } { { "LUT_16.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/LUT_16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_shift-rtl " "Found design unit 1: bit_shift-rtl" {  } { { "bit_shift.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/bit_shift.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840663 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_shift " "Found entity 1: bit_shift" {  } { { "bit_shift.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/bit_shift.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_adder-rtl " "Found design unit 1: signed_adder-rtl" {  } { { "signed_adder.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/signed_adder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840670 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_adder " "Found entity 1: signed_adder" {  } { { "signed_adder.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/signed_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iteration_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iteration_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iteration_counter-rtl " "Found design unit 1: iteration_counter-rtl" {  } { { "iteration_counter.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/iteration_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840680 ""} { "Info" "ISGN_ENTITY_NAME" "1 iteration_counter " "Found entity 1: iteration_counter" {  } { { "iteration_counter.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/iteration_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/Clock_Divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/Clock_Divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT_X-rtl " "Found design unit 1: LUT_X-rtl" {  } { { "LUT_X.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/LUT_X.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840697 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT_X " "Found entity 1: LUT_X" {  } { { "LUT_X.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/LUT_X.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut_y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT_Y-rtl " "Found design unit 1: LUT_Y-rtl" {  } { { "LUT_Y.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/LUT_Y.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840704 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT_Y " "Found entity 1: LUT_Y" {  } { { "LUT_Y.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/LUT_Y.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/Debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/Debounce.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_area.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_area.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_area-behave " "Found design unit 1: cordic_area-behave" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840721 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_area " "Found entity 1: cordic_area" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621329840721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329840721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CORDIC_area " "Elaborating entity \"CORDIC_area\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621329840854 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "var_zero CORDIC_area.vhd(34) " "VHDL Signal Declaration warning at CORDIC_area.vhd(34): used explicit default value for signal \"var_zero\" because signal was never assigned a value" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1621329840856 "|CORDIC_area"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset CORDIC_area.vhd(104) " "VHDL Signal Declaration warning at CORDIC_area.vhd(104): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1621329840857 "|CORDIC_area"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:clock_divider_x " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:clock_divider_x\"" {  } { { "CORDIC_area.vhd" "clock_divider_x" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329840923 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider.vhd(31) " "VHDL Process Statement warning at Clock_Divider.vhd(31): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/Clock_Divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621329840925 "|CORDIC_area|Clock_Divider:clock_divider_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_shift bit_shift:bit_shift_INST " "Elaborating entity \"bit_shift\" for hierarchy \"bit_shift:bit_shift_INST\"" {  } { { "CORDIC_area.vhd" "bit_shift_INST" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329840948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_inverter sign_inverter:sign_inverter_INST " "Elaborating entity \"sign_inverter\" for hierarchy \"sign_inverter:sign_inverter_INST\"" {  } { { "CORDIC_area.vhd" "sign_inverter_INST" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329840971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_16 LUT_16:LUT_16_INST " "Elaborating entity \"LUT_16\" for hierarchy \"LUT_16:LUT_16_INST\"" {  } { { "CORDIC_area.vhd" "LUT_16_INST" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329840992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_X LUT_X:LUT_X_INST " "Elaborating entity \"LUT_X\" for hierarchy \"LUT_X:LUT_X_INST\"" {  } { { "CORDIC_area.vhd" "LUT_X_INST" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329841029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_Y LUT_Y:LUT_Y_INST " "Elaborating entity \"LUT_Y\" for hierarchy \"LUT_Y:LUT_Y_INST\"" {  } { { "CORDIC_area.vhd" "LUT_Y_INST" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329841061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_adder signed_adder:Adder_INST " "Elaborating entity \"signed_adder\" for hierarchy \"signed_adder:Adder_INST\"" {  } { { "CORDIC_area.vhd" "Adder_INST" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329841090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iteration_counter iteration_counter:iteration_counter_INST " "Elaborating entity \"iteration_counter\" for hierarchy \"iteration_counter:iteration_counter_INST\"" {  } { { "CORDIC_area.vhd" "iteration_counter_INST" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329841117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:Debounce_INST " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:Debounce_INST\"" {  } { { "CORDIC_area.vhd" "Debounce_INST" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329841140 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LUT_Y:LUT_Y_INST\|rom " "RAM logic \"LUT_Y:LUT_Y_INST\|rom\" is uninferred due to inappropriate RAM size" {  } { { "LUT_Y.vhd" "rom" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/LUT_Y.vhd" 53 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621329841675 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LUT_X:LUT_X_INST\|rom " "RAM logic \"LUT_X:LUT_X_INST\|rom\" is uninferred due to inappropriate RAM size" {  } { { "LUT_X.vhd" "rom" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/LUT_X.vhd" 52 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621329841675 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LUT_16:LUT_16_INST\|rom " "RAM logic \"LUT_16:LUT_16_INST\|rom\" is uninferred due to inappropriate RAM size" {  } { { "LUT_16.vhd" "rom" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/LUT_16.vhd" 52 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621329841675 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621329841675 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LUT_TEST\[7\] GND " "Pin \"LUT_TEST\[7\]\" is stuck at GND" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621329842625 "|cordic_area|LUT_TEST[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LUT_TEST\[11\] GND " "Pin \"LUT_TEST\[11\]\" is stuck at GND" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621329842625 "|cordic_area|LUT_TEST[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LUT_TEST\[14\] GND " "Pin \"LUT_TEST\[14\]\" is stuck at GND" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621329842625 "|cordic_area|LUT_TEST[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LUT_TEST\[15\] GND " "Pin \"LUT_TEST\[15\]\" is stuck at GND" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621329842625 "|cordic_area|LUT_TEST[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621329842625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621329842820 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621329843677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621329844018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621329844018 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[0\] " "No output dependent on input pin \"i_x\[0\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[1\] " "No output dependent on input pin \"i_x\[1\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[2\] " "No output dependent on input pin \"i_x\[2\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[3\] " "No output dependent on input pin \"i_x\[3\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[4\] " "No output dependent on input pin \"i_x\[4\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[5\] " "No output dependent on input pin \"i_x\[5\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[6\] " "No output dependent on input pin \"i_x\[6\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[7\] " "No output dependent on input pin \"i_x\[7\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[8\] " "No output dependent on input pin \"i_x\[8\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[9\] " "No output dependent on input pin \"i_x\[9\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[10\] " "No output dependent on input pin \"i_x\[10\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[11\] " "No output dependent on input pin \"i_x\[11\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[12\] " "No output dependent on input pin \"i_x\[12\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[13\] " "No output dependent on input pin \"i_x\[13\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[14\] " "No output dependent on input pin \"i_x\[14\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[15\] " "No output dependent on input pin \"i_x\[15\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_x[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[0\] " "No output dependent on input pin \"i_y\[0\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[1\] " "No output dependent on input pin \"i_y\[1\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[2\] " "No output dependent on input pin \"i_y\[2\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[3\] " "No output dependent on input pin \"i_y\[3\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[4\] " "No output dependent on input pin \"i_y\[4\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[5\] " "No output dependent on input pin \"i_y\[5\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[6\] " "No output dependent on input pin \"i_y\[6\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[7\] " "No output dependent on input pin \"i_y\[7\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[8\] " "No output dependent on input pin \"i_y\[8\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[9\] " "No output dependent on input pin \"i_y\[9\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[10\] " "No output dependent on input pin \"i_y\[10\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[11\] " "No output dependent on input pin \"i_y\[11\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[12\] " "No output dependent on input pin \"i_y\[12\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[13\] " "No output dependent on input pin \"i_y\[13\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[14\] " "No output dependent on input pin \"i_y\[14\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[15\] " "No output dependent on input pin \"i_y\[15\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8_CORDIC_CoProcessor/VHDL/Hardware usage optimisation/CORDIC_area.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621329844172 "|cordic_area|i_y[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621329844172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "464 " "Implemented 464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621329844176 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621329844176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621329844176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621329844176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621329844229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 11:24:04 2021 " "Processing ended: Tue May 18 11:24:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621329844229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621329844229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621329844229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621329844229 ""}
