<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Tue Feb 28 16:27:52 2023
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[7] </cell>
 <cell>(225, 30)</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell>1670</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[1] </cell>
 <cell>(219, 30)</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</cell>
 <cell>483</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[2] </cell>
 <cell>(220, 30)</cell>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_YNn</cell>
 <cell>278</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[4] </cell>
 <cell>(222, 30)</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn</cell>
 <cell>229</cell>
</row>
<row>
 <cell>5</cell>
 <cell>GB[3] </cell>
 <cell>(221, 30)</cell>
 <cell>RESET_ibuf_RNI8T16/U0_YNn</cell>
 <cell>53</cell>
</row>
<row>
 <cell>6</cell>
 <cell>GB[6] </cell>
 <cell>(224, 30)</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell>12</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>H1_CLKWR</cell>
 <cell>F13</cell>
 <cell>MSIO11NB2/CCC_NE0_CLKI2</cell>
 <cell>H1_CLKWR_ibuf/U0/U_IOIN:Y</cell>
 <cell>(354, 1)</cell>
 <cell>GB[1] </cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>RESET</cell>
 <cell>G2</cell>
 <cell>MSIO64NB6</cell>
 <cell>RESET_ibuf/U0/U_IOIN:Y</cell>
 <cell>(6, 16)</cell>
 <cell>GB[3] </cell>
 <cell>RESET_c</cell>
 <cell>ROUTED</cell>
 <cell>17</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>ClkCtrl_1/SysRESET_rep:Q</cell>
 <cell>(263, 28)</cell>
 <cell>GB[2] </cell>
 <cell>ClkCtrl_1/SysRESET_rep_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell>Pin Swapped for Back Annotation Only</cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>CCC-NE0 (372, 44)</cell>
 <cell>GL2 =&gt; GL3</cell>
 <cell>GB[7] </cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>CCC-NE0 (372, 44)</cell>
 <cell>None</cell>
 <cell>GB[4] </cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>CCC-NE0 (372, 44)</cell>
 <cell>GL1 =&gt; GL2</cell>
 <cell>GB[6] </cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To (Pin Swapped for Back Annotation Only) </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>H1_CLK_IN</cell>
 <cell>F12</cell>
 <cell>MSIO11PB2/CCC_NE0_CLKI1</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CLK1_PAD_INST/U_IOPAD:Y</cell>
 <cell>(351, 1)</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:CLK1_PAD</cell>
 <cell>CCC-NE0 (372, 44)</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CLK1_PAD_net</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> RGB Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[7] </cell>
 <cell>(225, 30)</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell>1670</cell>
 <cell>1</cell>
 <cell>(218, 45)</cell>
 <cell>65</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(218, 48)</cell>
 <cell>28</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(219, 42)</cell>
 <cell>104</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(220, 36)</cell>
 <cell>103</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(221, 39)</cell>
 <cell>91</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(222, 33)</cell>
 <cell>130</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[1] </cell>
 <cell>(219, 30)</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</cell>
 <cell>483</cell>
 <cell>1</cell>
 <cell>(218, 36)</cell>
 <cell>31</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(218, 39)</cell>
 <cell>38</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(219, 33)</cell>
 <cell>38</cell>
</row>
<row>
 <cell>3</cell>
 <cell>GB[2] </cell>
 <cell>(220, 30)</cell>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_YNn</cell>
 <cell>278</cell>
 <cell>1</cell>
 <cell>(220, 39)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(221, 33)</cell>
 <cell>12</cell>
</row>
<row>
 <cell>4</cell>
 <cell>GB[4] </cell>
 <cell>(222, 30)</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn</cell>
 <cell>229</cell>
 <cell>1</cell>
 <cell>(218, 42)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(219, 36)</cell>
 <cell>21</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(219, 39)</cell>
 <cell>44</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(220, 33)</cell>
 <cell>14</cell>
</row>
<row>
 <cell>5</cell>
 <cell>GB[3] </cell>
 <cell>(221, 30)</cell>
 <cell>RESET_ibuf_RNI8T16/U0_YNn</cell>
 <cell>53</cell>
 <cell> </cell>
 <cell>(218, 33)</cell>
 <cell>10</cell>
</row>
<row>
 <cell>6</cell>
 <cell>GB[6] </cell>
 <cell>(224, 30)</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell>12</cell>
 <cell>1</cell>
 <cell>(220, 9)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(220, 18)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(221, 24)</cell>
 <cell>3</cell>
</row>
</table>
<text></text>
</section>
</doc>
