<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="AERfifo" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 10 06 19:06:23.748" version="5.7" type="Module" synthesis="" source_format="VHDL">
  <Package>
		<File name="AERfifo.lpc" type="lpc" modified="2014 10 06 19:06:21.252"/>
		<File name="AERfifo.vhd" type="top_level_vhdl" modified="2014 10 06 19:06:21.317"/>
		<File name="AERfifo_tmpl.vhd" type="template_vhdl" modified="2014 10 06 19:06:21.318"/>
		<File name="tb_AERfifo_tmpl.vhd" type="testbench_vhdl" modified="2014 10 06 19:06:21.330"/>
  </Package>
</DiamondModule>
