RADEON_HOST_PATH_CNTL,VAR_0
RADEON_IS_PCI,VAR_1
RADEON_IS_PCIE,VAR_2
RADEON_RING_TYPE_GFX_INDEX,VAR_3
RREG32,FUNC_0
dev_err,FUNC_1
r100_cp_init,FUNC_2
r100_irq_set,FUNC_3
r100_pci_gart_enable,FUNC_4
r100_set_common_regs,FUNC_5
r300_mc_program,FUNC_6
r420_clock_resume,FUNC_7
r420_cp_errata_init,FUNC_8
r420_pipes_init,FUNC_9
radeon_fence_driver_start_ring,FUNC_10
radeon_ib_pool_init,FUNC_11
radeon_irq_kms_init,FUNC_12
radeon_wb_init,FUNC_13
rv370_pcie_gart_enable,FUNC_14
r420_startup,FUNC_15
rdev,VAR_4
r,VAR_5
