/*
 * Copyright (C) 2022 Xilinx, Inc.
 * Copyright (C) 2023 â€“ 2024 Advanced Micro Devices, Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#include "DumpDDRSlice.hpp"
#include "buffer/DDR.hpp"
#include "inst/InstTable.hpp"

// constructor and deconstructor
template <>
DumpDDRSlice<DPUVersion::DPUV2>::DumpDDRSlice(int inst_type, int instid,
                                              vector<string>& inst_str,
                                              vector<uint32_t>& inst_val)
    : InstBase(inst_type, instid, inst_str, inst_val) {
  debug_ = debug_ && SimCfg::Instance().get_debug_instr(SimCfg::DBG_INSTR_DUMP);
  Helper<DPUVersion::DPUV2>::InstInit(inst_type_, root_debug_path_, debug_,
                                      opcode_, debug_path_);
  using TABLE = TableInterface<DPUVersion::DPUV2>::inst_table;
  // get dumpddrslice instruction field value
  save_name_ = field_str_[TABLE::DUMPDDRSLICE_FIELD_SAVE_NAME];
  save_fmt_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_SAVE_FMT];
  ddr_reg_id_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_REG_ID];
  ddr_start_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_DDR_START];
  fmap_h_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT];
  fmap_hs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT_STRIDE];
  fmap_w_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH];
  fmap_ws_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH_STRIDE];
  fmap_c_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL];
  fmap_cs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL_STRIDE];

  ddr_size_ = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);
  UNI_LOG_CHECK(
      (ddr_start_ + ddr_size_) <= DDR::Instance().GetSize(ddr_reg_id_),
      SIM_OUT_OF_RANGE)
      << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
      << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
      << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
}

template <>
DumpDDRSlice<DPUVersion::DPUV3E>::DumpDDRSlice(int inst_type, int instid,
                                               vector<string>& inst_str,
                                               vector<uint32_t>& inst_val)
    : InstBase(inst_type, instid, inst_str, inst_val) {
  debug_ = debug_ && SimCfg::Instance().get_debug_instr(SimCfg::DBG_INSTR_DUMP);
  Helper<DPUVersion::DPUV3E>::InstInit(inst_type_, root_debug_path_, debug_,
                                       opcode_, debug_path_);
  using TABLE = TableInterface<DPUVersion::DPUV3E>::inst_table;
  // get dumpddrslice instruction field value
  save_name_ = field_str_[TABLE::DUMPDDRSLICE_FIELD_SAVE_NAME];
  save_fmt_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_SAVE_FMT];
  ddr_reg_id_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_REG_ID];
  ddr_start_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_DDR_START];
  fmap_h_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT];
  fmap_hs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT_STRIDE];
  fmap_w_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH];
  fmap_ws_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH_STRIDE];
  fmap_c_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL];
  fmap_cs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL_STRIDE];

  ddr_size_ = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);

  UNI_LOG_CHECK(
      (ddr_start_ + ddr_size_) <= DDR::Instance().GetSize(ddr_reg_id_),
      SIM_OUT_OF_RANGE)
      << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
      << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
      << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
}

template <>
DumpDDRSlice<DPUVersion::DPUV3ME>::DumpDDRSlice(int inst_type, int instid,
                                                vector<string>& inst_str,
                                                vector<uint32_t>& inst_val)
    : InstBase(inst_type, instid, inst_str, inst_val) {
  debug_ = debug_ && SimCfg::Instance().get_debug_instr(SimCfg::DBG_INSTR_DUMP);
  Helper<DPUVersion::DPUV3ME>::InstInit(inst_type_, root_debug_path_, debug_,
                                        opcode_, debug_path_);
  using TABLE = TableInterface<DPUVersion::DPUV3ME>::inst_table;
  // get dumpddrslice instruction field value
  save_name_ = field_str_[TABLE::DUMPDDRSLICE_FIELD_SAVE_NAME];
  save_fmt_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_SAVE_FMT];
  ddr_reg_id_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_REG_ID];
  ddr_start_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_DDR_START];
  fmap_h_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT];
  fmap_hs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT_STRIDE];
  fmap_w_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH];
  fmap_ws_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH_STRIDE];
  fmap_c_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL];
  fmap_cs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL_STRIDE];

  ddr_size_ = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);

  UNI_LOG_CHECK(
      (ddr_start_ + ddr_size_) <= DDR::Instance().GetSize(ddr_reg_id_),
      SIM_OUT_OF_RANGE)
      << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
      << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
      << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
}

template <>
DumpDDRSlice<DPUVersion::DPUV4E>::DumpDDRSlice(int inst_type, int instid,
                                               vector<string>& inst_str,
                                               vector<uint32_t>& inst_val)
    : InstBase(inst_type, instid, inst_str, inst_val) {
  debug_ = debug_ && SimCfg::Instance().get_debug_instr(SimCfg::DBG_INSTR_DUMP);
  Helper<DPUVersion::DPUV4E>::InstInit(inst_type_, root_debug_path_, debug_,
                                       opcode_, debug_path_);
  using TABLE = TableInterface<DPUVersion::DPUV4E>::inst_table;
  // get dumpddrslice instruction field value
  save_name_ = field_str_[TABLE::DUMPDDRSLICE_FIELD_SAVE_NAME];
  save_fmt_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_SAVE_FMT];
  ddr_reg_id_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_REG_ID];
  ddr_start_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_DDR_START];
  fmap_h_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT];
  fmap_hs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT_STRIDE];
  fmap_w_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH];
  fmap_ws_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH_STRIDE];
  fmap_c_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL];
  fmap_cs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL_STRIDE];

  ddr_size_ = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);

  UNI_LOG_CHECK(
      (ddr_start_ + ddr_size_) <= DDR::Instance().GetSize(ddr_reg_id_),
      SIM_OUT_OF_RANGE)
      << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
      << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
      << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
}

template <>
DumpDDRSlice<DPUVersion::XVDPU>::DumpDDRSlice(int inst_type, int instid,
                                              vector<string>& inst_str,
                                              vector<uint32_t>& inst_val)
    : InstBase(inst_type, instid, inst_str, inst_val) {
  debug_ = debug_ && SimCfg::Instance().get_debug_instr(SimCfg::DBG_INSTR_DUMP);
  Helper<DPUVersion::XVDPU>::InstInit(inst_type_, root_debug_path_, debug_,
                                      opcode_, debug_path_);
  using TABLE = TableInterface<DPUVersion::XVDPU>::inst_table;
  // get dumpddrslice instruction field value
  save_name_ = field_str_[TABLE::DUMPDDRSLICE_FIELD_SAVE_NAME];
  save_fmt_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_SAVE_FMT];
  ddr_reg_id_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_REG_ID];
  ddr_start_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_DDR_START];
  fmap_h_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT];
  fmap_hs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT_STRIDE];
  fmap_w_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH];
  fmap_ws_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH_STRIDE];
  fmap_c_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL];
  fmap_cs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL_STRIDE];

  ddr_size_ = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);

  UNI_LOG_CHECK(
      (ddr_start_ + ddr_size_) <= DDR::Instance().GetSize(ddr_reg_id_),
      SIM_OUT_OF_RANGE)
      << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
      << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
      << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
}

template <>
DumpDDRSlice<DPUVersion::XV2DPU>::DumpDDRSlice(int inst_type, int instid,
                                               vector<string>& inst_str,
                                               vector<uint32_t>& inst_val)
    : InstBase(inst_type, instid, inst_str, inst_val) {
  debug_ = debug_ && SimCfg::Instance().get_debug_instr(SimCfg::DBG_INSTR_DUMP);
  Helper<DPUVersion::XV2DPU>::InstInit(inst_type_, root_debug_path_, debug_,
                                       opcode_, debug_path_);
  using TABLE = TableInterface<DPUVersion::XV2DPU>::inst_table;
  // get dumpddrslice instruction field value
  save_name_ = field_str_[TABLE::DUMPDDRSLICE_FIELD_SAVE_NAME];
  save_fmt_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_SAVE_FMT];
  ddr_reg_id_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_REG_ID];
  ddr_start_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_DDR_START];
  fmap_h_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT];
  fmap_hs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT_STRIDE];
  fmap_w_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH];
  fmap_ws_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH_STRIDE];
  fmap_c_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL];
  fmap_cs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL_STRIDE];

  // auto engine_id = SimCfg::Instance().get_tiling_engine_id();
  // // engine_id => batch_loc
  // auto field_idx_w = TABLE::DUMPDDRSLICE_FIELD_B0_LOC_W - 2 * (engine_id % 4) +
  //                           (engine_id / 4) * 8;
  // auto field_idx_h = TABLE::DUMPDDRSLICE_FIELD_B0_LOC_H - 2 * (engine_id % 4) + 
  //                           (engine_id / 4) * 8;
  // uint32_t  b_loc_w = field_val_[field_idx_w];
  // uint32_t  b_loc_h = field_val_[field_idx_h];
  // refresh ddr_start
  // ddr_start_ += ((b_loc_w * fmap_w_ + fmap_h_ * b_loc_h * fmap_ws_) * fmap_c_);

  ddr_size_ = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);

  //   // update ddr_addr_
  // auto fake_rid_to_real_rid_map = SimCfg::Instance().get_fake_rid_to_real_rid_map();
  // auto combine_num_to_str = [] (int32_t v1, int32_t v2) -> 
  //     std::string { return std::to_string(v1) + "_" + std::to_string(v2); };
  // auto key_str = combine_num_to_str(ddr_reg_id_, engine_id);
  // if (fake_rid_to_real_rid_map.count(key_str)) {
  //   ddr_reg_id_ = fake_rid_to_real_rid_map.at(key_str);
  // }

  if ((ddr_start_ + ddr_size_) > DDR::Instance().GetSize(ddr_reg_id_)) {
  UNI_LOG_WARNING << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
    << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
    << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
    // recalculate the ddr_size, to solve the tiling 4*1 situation
    // this situation may occur, 38 + 38 + 38 + 36, the last 36 will
    // use 38 as height, it may out of range
    ddr_size_ = DDR::Instance().GetSize(ddr_reg_id_) - ddr_start_ - 1;
    ddr_size_ = std::floor((double)ddr_size_ / 4096 - 1) * 4096;
}


  UNI_LOG_CHECK(
      (ddr_start_ + ddr_size_) <= DDR::Instance().GetSize(ddr_reg_id_),
      SIM_OUT_OF_RANGE)
      << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
      << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
      << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
}

template <>
DumpDDRSlice<DPUVersion::XV3DPU>::DumpDDRSlice(int inst_type, int instid,
                                               vector<string>& inst_str,
                                               vector<uint32_t>& inst_val)
    : InstBase(inst_type, instid, inst_str, inst_val) {
  debug_ = debug_ && SimCfg::Instance().get_debug_instr(SimCfg::DBG_INSTR_DUMP);
  Helper<DPUVersion::XV3DPU>::InstInit(inst_type_, root_debug_path_, debug_,
                                       opcode_, debug_path_);
  using TABLE = TableInterface<DPUVersion::XV3DPU>::inst_table;
  // get dumpddrslice instruction field value
  save_name_ = field_str_[TABLE::DUMPDDRSLICE_FIELD_SAVE_NAME];
  save_fmt_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_SAVE_FMT];
  ddr_reg_id_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_REG_ID];
  ddr_start_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_DDR_START];
  fmap_h_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT];
  fmap_hs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT_STRIDE];
  fmap_w_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH];
  fmap_ws_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH_STRIDE];
  fmap_c_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL];
  fmap_cs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL_STRIDE];

  // auto engine_id = SimCfg::Instance().get_tiling_engine_id();
  // // engine_id => batch_loc
  // auto field_idx_w = TABLE::DUMPDDRSLICE_FIELD_B0_LOC_W - 2 * (engine_id % 4) +
  //                           (engine_id / 4) * 8;
  // auto field_idx_h = TABLE::DUMPDDRSLICE_FIELD_B0_LOC_H - 2 * (engine_id % 4) + 
  //                           (engine_id / 4) * 8;
  // uint32_t  b_loc_w = field_val_[field_idx_w];
  // uint32_t  b_loc_h = field_val_[field_idx_h];
  // refresh ddr_start
  // ddr_start_ += ((b_loc_w * fmap_w_ + fmap_h_ * b_loc_h * fmap_ws_) * fmap_c_);

  ddr_size_ = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);

  //   // update ddr_addr_
  // auto fake_rid_to_real_rid_map = SimCfg::Instance().get_fake_rid_to_real_rid_map();
  // auto combine_num_to_str = [] (int32_t v1, int32_t v2) -> 
  //     std::string { return std::to_string(v1) + "_" + std::to_string(v2); };
  // auto key_str = combine_num_to_str(ddr_reg_id_, engine_id);
  // if (fake_rid_to_real_rid_map.count(key_str)) {
  //   ddr_reg_id_ = fake_rid_to_real_rid_map.at(key_str);
  // }

  if ((ddr_start_ + ddr_size_) > DDR::Instance().GetSize(ddr_reg_id_)) {
  UNI_LOG_WARNING << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
    << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
    << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
    // recalculate the ddr_size, to solve the tiling 4*1 situation
    // this situation may occur, 38 + 38 + 38 + 36, the last 36 will
    // use 38 as height, it may out of range
    ddr_size_ = DDR::Instance().GetSize(ddr_reg_id_) - ddr_start_ - 1;
    ddr_size_ = std::floor((double)ddr_size_ / 4096 - 1) * 4096;
}


  UNI_LOG_CHECK(
      (ddr_start_ + ddr_size_) <= DDR::Instance().GetSize(ddr_reg_id_),
      SIM_OUT_OF_RANGE)
      << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
      << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
      << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
}

template <>
DumpDDRSlice<DPUVersion::DPU4F>::DumpDDRSlice(int inst_type, int instid,
                                              vector<string>& inst_str,
                                              vector<uint32_t>& inst_val)
    : InstBase(inst_type, instid, inst_str, inst_val) {
  debug_ = debug_ && SimCfg::Instance().get_debug_instr(SimCfg::DBG_INSTR_DUMP);
  Helper<DPUVersion::DPU4F>::InstInit(inst_type_, root_debug_path_, debug_,
                                      opcode_, debug_path_);
  using TABLE = TableInterface<DPUVersion::DPU4F>::inst_table;
  // get dumpddrslice instruction field value
  save_name_ = field_str_[TABLE::DUMPDDRSLICE_FIELD_SAVE_NAME];
  save_fmt_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_SAVE_FMT];
  ddr_reg_id_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_REG_ID];
  ddr_start_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_DDR_START];
  fmap_h_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT];
  fmap_hs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_HEIGHT_STRIDE];
  fmap_w_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH];
  fmap_ws_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_WIDTH_STRIDE];
  fmap_c_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL];
  fmap_cs_ = field_val_[TABLE::DUMPDDRSLICE_FIELD_CHANNEL_STRIDE];

  ddr_size_ = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);

  UNI_LOG_CHECK(
      (ddr_start_ + ddr_size_) <= DDR::Instance().GetSize(ddr_reg_id_),
      SIM_OUT_OF_RANGE)
      << "Exceed ddr size: ddr_start(" << ddr_start_ << ") + ddr_size("
      << ddr_size_ << ") > ddr_size[" << ddr_reg_id_ << "]("
      << DDR::Instance().GetSize(ddr_reg_id_) << ")!";
}

template <DPUVersion dv>
DumpDDRSlice<dv>::~DumpDDRSlice() {}

template <DPUVersion dv>
void DumpDDRSlice<dv>::Exec() {
  dump_ddr_range();
}

template <DPUVersion dv>
void DumpDDRSlice<dv>::dump_ddr_range() {
  if ((!debug_) || (ddr_size_ == 0)) return;

  // get save file name
  stringstream ss;
  string fname;
  if (save_name_ == "nullptr") {
    ss.clear();
    ss.str("");
    ss << debug_path_ << "ddr_"
       << "net_" << netid_ << "_layer_" << layerid_ << "_inst_" << instid_
       << "_reg_" << ddr_reg_id_ << "_start_" << ddr_start_ << "_size_"
       << ddr_size_;
    ss >> fname;
    fname += Util::GetFileNameSuffix(save_fmt_);
  } else {
    fname = InstBase::root_debug_path_ + "/" + "batch_" +
            std::to_string(SimCfg::Instance().get_batch_index()) + "_" +
            save_name_.substr(save_name_.find_last_of("/") + 1);
            
    auto pos = fname.rfind("/");
    if (fname.size() - pos >= 256) {
      fname = fname.substr(0, 125) + "..." +
        fname.substr(fname.size() - 125);
    }
  }

  // read ddr data into vector
  auto* p = reinterpret_cast<DPU_DATA_TYPE*>(
      DDR::Instance().GetAddr(ddr_reg_id_, ddr_start_));
  vector<DPU_DATA_TYPE> data(ddr_size_, 0);
  for (auto i = 0U; i < fmap_h_; i++) {
    for (auto j = 0U; j < fmap_w_; j++) {
      for (auto k = 0U; k < fmap_c_; k++) {
        auto ddr_pos = i * fmap_ws_ * fmap_cs_ + j * fmap_cs_ + k;
        auto vec_pos = i * fmap_w_ * fmap_c_ + j * fmap_c_ + k;

        data[vec_pos] = p[ddr_pos];
      }
    }
  }

  // save ddr data into file
  auto* data_char_ptr = reinterpret_cast<char*>(data.data());
  auto* data_dtype_ptr = data.data();
  auto data_dtype_size = ddr_size_ / sizeof(DPU_DATA_TYPE);

  if (save_fmt_ <= DATA_FMT_HEX_CONT_BIGEND) {
    auto line_size =
        (save_fmt_ == DATA_FMT_DEC) ? 1 : (hp_width_ / sizeof(DPU_DATA_TYPE));
    Util::SaveData(save_fmt_, fname, data_dtype_ptr, data_dtype_size,
                   line_size);
  } else if (save_fmt_ == DATA_FMT_HEX_CONT_SMALLEND_DDRADDR) {
    Util::SaveHexContSmallEndDDRAddr(fname, data_char_ptr, ddr_size_, hp_width_,
                                     ddr_start_, ddr_reg_id_, SM_TRUNC);
  } else if (save_fmt_ == DATA_FMT_HEX_CONT_BIGEND_DDRADDR) {
    Util::SaveHexContBigEndDDRAddr(fname, data_char_ptr, ddr_size_, hp_width_,
                                   ddr_start_, ddr_reg_id_, SM_TRUNC);
  } else {
    UNI_LOG_FATAL(SIM_OUT_OF_RANGE)
        << "Unsupported DDR dump format: " << save_fmt_ << "!";
  }
}

template <>
void DumpDDRSlice<DPUVersion::XV2DPU>::dump_ddr_range() {
  if ((!debug_) || (ddr_size_ == 0)) return;

  // get save file name
  stringstream ss;
  string fname;
  if (save_name_ == "nullptr") {
    ss.clear();
    ss.str("");
    ss << debug_path_ << "ddr_"
       << "net_" << netid_ << "_layer_" << layerid_ << "_inst_" << instid_
       << "_reg_" << ddr_reg_id_ << "_start_" << ddr_start_ << "_size_"
       << ddr_size_;
    ss >> fname;
    fname += Util::GetFileNameSuffix(save_fmt_);
  } else {
    fname = InstBase::root_debug_path_ + "/" + "batch_" +
            std::to_string(SimCfg::Instance().get_batch_index()) + "_" +
            save_name_.substr(save_name_.find_last_of("/") + 1);

    auto pos = fname.rfind("/");
    if (fname.size() - pos >= 256) {
      fname = fname.substr(0, 125) + "..." + fname.substr(fname.size() - 125);
    }
  }

  // read ddr data into vector
  auto* p = reinterpret_cast<DPU_DATA_TYPE*>(
      DDR::Instance().GetAddr(ddr_reg_id_, ddr_start_));
  auto allocted_size = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);
  vector<DPU_DATA_TYPE> data(allocted_size, 0);
  for (auto i = 0U; i < fmap_h_; i++) {
    for (auto j = 0U; j < fmap_w_; j++) {
      for (auto k = 0U; k < fmap_c_; k++) {
        auto ddr_pos = i * fmap_ws_ * fmap_cs_ + j * fmap_cs_ + k;
        auto vec_pos = i * fmap_w_ * fmap_c_ + j * fmap_c_ + k;

        data[vec_pos] = p[ddr_pos];
      }
    }
  }

  // save ddr data into file
  auto* data_char_ptr = reinterpret_cast<char*>(data.data());
  auto* data_dtype_ptr = data.data();
  auto data_dtype_size = ddr_size_ / sizeof(DPU_DATA_TYPE);

  if (save_fmt_ <= DATA_FMT_HEX_CONT_BIGEND) {
    auto line_size =
        (save_fmt_ == DATA_FMT_DEC) ? 1 : (hp_width_ / sizeof(DPU_DATA_TYPE));
    Util::SaveData(save_fmt_, fname, data_dtype_ptr, data_dtype_size,
                   line_size);
  } else if (save_fmt_ == DATA_FMT_HEX_CONT_SMALLEND_DDRADDR) {
    Util::SaveHexContSmallEndDDRAddr(fname, data_char_ptr, ddr_size_, hp_width_,
                                     ddr_start_, ddr_reg_id_, SM_TRUNC);
  } else if (save_fmt_ == DATA_FMT_HEX_CONT_BIGEND_DDRADDR) {
    Util::SaveHexContBigEndDDRAddr(fname, data_char_ptr, ddr_size_, hp_width_,
                                   ddr_start_, ddr_reg_id_, SM_TRUNC);
  } else {
    UNI_LOG_FATAL(SIM_OUT_OF_RANGE)
        << "Unsupported DDR dump format: " << save_fmt_ << "!";
  }
}

template <>
void DumpDDRSlice<DPUVersion::XV3DPU>::dump_ddr_range() {
  if ((!debug_) || (ddr_size_ == 0)) return;

  // get save file name
  stringstream ss;
  string fname;
  if (save_name_ == "nullptr") {
    ss.clear();
    ss.str("");
    ss << debug_path_ << "ddr_"
       << "net_" << netid_ << "_layer_" << layerid_ << "_inst_" << instid_
       << "_reg_" << ddr_reg_id_ << "_start_" << ddr_start_ << "_size_"
       << ddr_size_;
    ss >> fname;
    fname += Util::GetFileNameSuffix(save_fmt_);
  } else {
    fname = InstBase::root_debug_path_ + "/" + "batch_" +
            std::to_string(SimCfg::Instance().get_batch_index()) + "_" +
            save_name_.substr(save_name_.find_last_of("/") + 1);

    auto pos = fname.rfind("/");
    if (fname.size() - pos >= 256) {
      fname = fname.substr(0, 125) + "..." + fname.substr(fname.size() - 125);
    }
  }

  // read ddr data into vector
  auto* p = reinterpret_cast<DPU_DATA_TYPE*>(
      DDR::Instance().GetAddr(ddr_reg_id_, ddr_start_));
  auto allocted_size = fmap_h_ * fmap_w_ * fmap_c_ * sizeof(DPU_DATA_TYPE);
  vector<DPU_DATA_TYPE> data(allocted_size, 0);
  for (auto i = 0U; i < fmap_h_; i++) {
    for (auto j = 0U; j < fmap_w_; j++) {
      for (auto k = 0U; k < fmap_c_; k++) {
        auto ddr_pos = i * fmap_ws_ * fmap_cs_ + j * fmap_cs_ + k;
        auto vec_pos = i * fmap_w_ * fmap_c_ + j * fmap_c_ + k;

        data[vec_pos] = p[ddr_pos];
      }
    }
  }

  // save ddr data into file
  auto* data_char_ptr = reinterpret_cast<char*>(data.data());
  auto* data_dtype_ptr = data.data();
  auto data_dtype_size = ddr_size_ / sizeof(DPU_DATA_TYPE);

  if (save_fmt_ <= DATA_FMT_HEX_CONT_BIGEND) {
    auto line_size =
        (save_fmt_ == DATA_FMT_DEC) ? 1 : (hp_width_ / sizeof(DPU_DATA_TYPE));
    Util::SaveData(save_fmt_, fname, data_dtype_ptr, data_dtype_size,
                   line_size);
  } else if (save_fmt_ == DATA_FMT_HEX_CONT_SMALLEND_DDRADDR) {
    Util::SaveHexContSmallEndDDRAddr(fname, data_char_ptr, ddr_size_, hp_width_,
                                     ddr_start_, ddr_reg_id_, SM_TRUNC);
  } else if (save_fmt_ == DATA_FMT_HEX_CONT_BIGEND_DDRADDR) {
    Util::SaveHexContBigEndDDRAddr(fname, data_char_ptr, ddr_size_, hp_width_,
                                   ddr_start_, ddr_reg_id_, SM_TRUNC);
  } else {
    UNI_LOG_FATAL(SIM_OUT_OF_RANGE)
        << "Unsupported DDR dump format: " << save_fmt_ << "!";
  }
}

template <DPUVersion T>
void DumpDDRSlice<T>::GenInstStr(int inst_fmt) {
  ac_ = Helper<T>::GetInstStr(inst_type_, inst_fmt, dpdon_, dpdby_, field_str_);
}
