********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Mon Sep 18 11:34:47 2023)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::modelsim::usf_launch_script" line 36)
    invoked from within
"::tclapp::xilinx::modelsim::usf_launch_script "modelsim" $step"
    (procedure "tclapp::xilinx::modelsim::compile" line 13)
    invoked from within
"tclapp::xilinx::modelsim::compile { -simset sim_1 -mode behavioral -run_dir D:/Develop/ZYNQ_A_New/4_Source_Code/1_FPGA_Design/ZYNQ_7020_FPGA/16_ip_1po..."
