#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_027d2de8 .scope module, "reg_file_tb" "reg_file_tb" 2 16;
 .timescale 0 0;
v027fb288_0 .var "clk", 0 0;
v027fad08_0 .var "rd0_addr", 1 0;
v027fae68_0 .net "rd0_data", 8 0, L_027fb1d8;  1 drivers
v027fb2e0_0 .var "rd1_addr", 1 0;
v027fb390_0 .net "rd1_data", 8 0, L_027faf70;  1 drivers
v027fb338_0 .var "rd_en", 0 0;
v027facb0_0 .var "rst", 0 0;
v027fb230_0 .var "wr_addr", 1 0;
v027fac58_0 .var "wr_data", 8 0;
v027fad60_0 .var "wr_en", 0 0;
S_01073338 .scope module, "Reg_file" "reg_file" 2 22, 2 1 0, S_027d2de8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 1 "rd_en"
    .port_info 4 /INPUT 2 "rd0_addr"
    .port_info 5 /INPUT 2 "rd1_addr"
    .port_info 6 /INPUT 2 "wr_addr"
    .port_info 7 /INPUT 9 "wr_data"
    .port_info 8 /OUTPUT 9 "rd0_data"
    .port_info 9 /OUTPUT 9 "rd1_data"
v0107bae0_0 .net *"_s0", 8 0, L_027fadb8;  1 drivers
v01073408_0 .net *"_s10", 3 0, L_027fae10;  1 drivers
L_027fb468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v01073460_0 .net *"_s13", 1 0, L_027fb468;  1 drivers
v010734b8_0 .net *"_s2", 3 0, L_027fb078;  1 drivers
L_027fb440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v027c2698_0 .net *"_s5", 1 0, L_027fb440;  1 drivers
v027c26f0_0 .net *"_s8", 8 0, L_027fb020;  1 drivers
v027c2748_0 .net "clk", 0 0, v027fb288_0;  1 drivers
v027c27a0_0 .var/i "i", 31 0;
v027c27f8 .array "mem", 0 3, 8 0;
v027d15f8_0 .net "rd0_addr", 1 0, v027fad08_0;  1 drivers
v027d1650_0 .net "rd0_data", 8 0, L_027fb1d8;  alias, 1 drivers
v027d16a8_0 .net "rd1_addr", 1 0, v027fb2e0_0;  1 drivers
v027d1700_0 .net "rd1_data", 8 0, L_027faf70;  alias, 1 drivers
v027d1758_0 .net "rd_en", 0 0, v027fb338_0;  1 drivers
v027d17b0_0 .net "rst", 0 0, v027facb0_0;  1 drivers
v027d1808_0 .net "wr_addr", 1 0, v027fb230_0;  1 drivers
v027d1860_0 .net "wr_data", 8 0, v027fac58_0;  1 drivers
v027faf18_0 .net "wr_en", 0 0, v027fad60_0;  1 drivers
E_0107c248/0 .event negedge, v027c2748_0;
E_0107c248/1 .event posedge, v027d17b0_0;
E_0107c248 .event/or E_0107c248/0, E_0107c248/1;
L_027fadb8 .array/port v027c27f8, L_027fb078;
L_027fb078 .concat [ 2 2 0 0], v027fad08_0, L_027fb440;
L_027fb1d8 .functor MUXZ 9, L_027fb1d8, L_027fadb8, v027fb338_0, C4<>;
L_027fb020 .array/port v027c27f8, L_027fae10;
L_027fae10 .concat [ 2 2 0 0], v027fb2e0_0, L_027fb468;
L_027faf70 .functor MUXZ 9, L_027faf70, L_027fb020, v027fb338_0, C4<>;
    .scope S_01073338;
T_0 ;
    %wait E_0107c248;
    %load/vec4 v027d17b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v027c27a0_0, 0, 32;
T_0.2 ;
    %load/vec4 v027c27a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v027c27a0_0;
    %store/vec4a v027c27f8, 4, 0;
    %load/vec4 v027c27a0_0;
    %addi 1, 0, 32;
    %store/vec4 v027c27a0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v027faf18_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v027d1860_0;
    %load/vec4 v027d1808_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v027c27f8, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_027d2de8;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027facb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027facb0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_027d2de8;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027fb288_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v027fb288_0;
    %inv;
    %store/vec4 v027fb288_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_027d2de8;
T_3 ;
    %vpi_call 2 36 "$monitor", "%d rst=%b clk=%b wr_en=%b rd_en=%b rd0_addr=%d rd1_addr=%d wr_addr=%d wr_data=%d rd0_data=%d rd1_data=%d", $time, v027facb0_0, v027fb288_0, v027fad60_0, v027fb338_0, v027fad08_0, v027fb2e0_0, v027fb230_0, v027fac58_0, v027fae68_0, v027fb390_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027fad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027fb338_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v027fb230_0, 0, 2;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v027fac58_0, 0, 9;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v027fb230_0, 0, 2;
    %pushi/vec4 77, 0, 9;
    %store/vec4 v027fac58_0, 0, 9;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027fad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027fb338_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v027fad08_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v027fb2e0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 45, 0, 9;
    %store/vec4 v027fac58_0, 0, 9;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027fad60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v027fb230_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "prelab4.v";
