/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2022 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      UMC.  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  final_256_32_100
 *      Words:          256
 *      Word Width:     32
 *      Mux:            4
 *      Pipeline:       No
 *      Process:        slow
 *      Delays:		max
 *
 *      Creation Date:  2022-12-24 12:44:31Z
 *      Version:        2001Q4V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-12-24 12:44:31Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2022 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 125.000;
	nom_voltage		: 1.620;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.00181;
	k_temp_cell_rise		: 0.00181;
	k_temp_hold_fall                : 0.00181;
	k_temp_hold_rise                : 0.00181;
	k_temp_min_pulse_width_high     : 0.00181;
	k_temp_min_pulse_width_low      : 0.00181;
	k_temp_min_period               : 0.00181;
	k_temp_rise_propagation         : 0.00181;
	k_temp_fall_propagation         : 0.00181;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.00181;
	k_temp_recovery_rise            : 0.00181;
	k_temp_setup_fall               : 0.00181;
	k_temp_setup_rise               : 0.00181;
	k_volt_cell_fall                : -0.65387;
	k_volt_cell_rise                : -0.65387;
	k_volt_hold_fall                : -0.65387;
	k_volt_hold_rise                : -0.65387;
	k_volt_min_pulse_width_high     : -0.65387;
	k_volt_min_pulse_width_low      : -0.65387;
	k_volt_min_period               : -0.65387;
	k_volt_rise_propagation         : -0.65387;
	k_volt_fall_propagation         : -0.65387;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.65387;
	k_volt_recovery_rise            : -0.65387;
	k_volt_setup_fall               : -0.65387;
	k_volt_setup_rise               : -0.65387;
	operating_conditions(slow) {
		process	 : 1;
		temperature	 : 125.000;
		voltage	 : 1.620;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : slow;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(final_256_32_100_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(final_256_32_100_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(final_256_32_100_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(final_256_32_100_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (final_256_32_100_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 32;
		bit_from : 31;
		bit_to : 0 ;
		downto : true ;
	}
	type (final_256_32_100_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 8;
		bit_from : 7;
		bit_to : 0 ;
		downto : true ;
	}
cell(final_256_32_100) {
	area		 : 117747.273;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 8;
		word_width : 32;
	}
	bus(Q)	 {
		bus_type : final_256_32_100_DATA;
		direction : output;
		max_capacitance : 2.222;
		capacitance : 0.022;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.979, 2.125, 2.277, 2.575, 3.172", \
			  "2.033, 2.179, 2.331, 2.629, 3.225", \
			  "2.140, 2.287, 2.439, 2.737, 3.333", \
			  "2.356, 2.502, 2.654, 2.952, 3.549", \
			  "2.491, 2.637, 2.789, 3.087, 3.683" \
			)
			}
			rise_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.095, 0.406, 0.729, 1.363, 2.631")
			}
			cell_fall(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.977, 2.071, 2.168, 2.360, 2.742", \
			  "2.030, 2.124, 2.222, 2.413, 2.796", \
			  "2.138, 2.232, 2.330, 2.521, 2.904", \
			  "2.354, 2.448, 2.545, 2.737, 3.120", \
			  "2.488, 2.582, 2.680, 2.871, 3.254" \
			)
			}
			fall_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.054, 0.238, 0.428, 0.801, 1.548")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.963, 0.991, 1.143, 1.441, 2.037", \
			  "0.983, 1.039, 1.191, 1.489, 2.086", \
			  "1.022, 1.136, 1.288, 1.586, 2.183", \
			  "1.184, 1.330, 1.482, 1.780, 2.377", \
			  "1.305, 1.452, 1.603, 1.902, 2.498" \
			)
                       }
			rise_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.095, 0.406, 0.729, 1.363, 2.631")
			}
			cell_fall(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.963, 0.963, 0.963, 1.120, 1.503", \
			  "0.983, 0.983, 0.983, 1.169, 1.551", \
			  "1.022, 1.022, 1.074, 1.266, 1.649", \
			  "1.100, 1.171, 1.268, 1.460, 1.843", \
			  "1.198, 1.292, 1.389, 1.581, 1.964" \
			)
			}
			fall_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.054, 0.238, 0.428, 0.801, 1.548")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.963, 0.991, 1.143, 1.441, 2.037", \
			  "0.983, 1.039, 1.191, 1.489, 2.086", \
			  "1.022, 1.136, 1.288, 1.586, 2.183", \
			  "1.184, 1.330, 1.482, 1.780, 2.377", \
			  "1.305, 1.452, 1.603, 1.902, 2.498" \
			)
                       }
			rise_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.095, 0.406, 0.729, 1.363, 2.631")
			}
			cell_fall(final_256_32_100_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.963, 0.963, 0.963, 1.120, 1.503", \
			  "0.983, 0.983, 0.983, 1.169, 1.551", \
			  "1.022, 1.022, 1.074, 1.266, 1.649", \
			  "1.100, 1.171, 1.268, 1.460, 1.843", \
			  "1.198, 1.292, 1.389, 1.581, 1.964" \
			)
			}
			fall_transition(final_256_32_100_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.054, 0.238, 0.428, 0.801, 1.548")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.193
		clock	: true;
		min_pulse_width_low	: 0.240;
		min_pulse_width_high	: 0.147;
		min_period		: 1.794;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(final_256_32_100_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(final_256_32_100_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("108.364, 108.364")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(final_256_32_100_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("123.920, 123.920")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.018;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.557, 0.567, 0.587, 0.644, 0.730", \
			  "0.503, 0.513, 0.533, 0.590, 0.676", \
			  "0.396, 0.405, 0.425, 0.482, 0.569", \
			  "0.180, 0.190, 0.210, 0.267, 0.353", \
			  "0.045, 0.055, 0.075, 0.132, 0.218" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.557, 0.567, 0.587, 0.644, 0.730", \
			  "0.503, 0.513, 0.533, 0.590, 0.676", \
			  "0.396, 0.405, 0.425, 0.482, 0.569", \
			  "0.180, 0.190, 0.210, 0.267, 0.353", \
			  "0.045, 0.055, 0.075, 0.132, 0.218" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.003, 0.000, 0.000, 0.000, 0.000", \
			  "0.111, 0.101, 0.082, 0.042, 0.018", \
			  "0.327, 0.317, 0.297, 0.258, 0.233", \
			  "0.461, 0.452, 0.432, 0.392, 0.368" \
			)
				
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.003, 0.000, 0.000, 0.000, 0.000", \
			  "0.111, 0.101, 0.082, 0.042, 0.018", \
			  "0.327, 0.317, 0.297, 0.258, 0.233", \
			  "0.461, 0.452, 0.432, 0.392, 0.368" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.009;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.562, 0.604, 0.687, 0.854, 0.959", \
			  "0.508, 0.550, 0.634, 0.800, 0.905", \
			  "0.401, 0.442, 0.526, 0.693, 0.797", \
			  "0.185, 0.227, 0.310, 0.477, 0.581", \
			  "0.150, 0.169, 0.213, 0.380, 0.484" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.562, 0.604, 0.687, 0.854, 0.959", \
			  "0.508, 0.550, 0.634, 0.800, 0.905", \
			  "0.401, 0.442, 0.526, 0.693, 0.797", \
			  "0.185, 0.227, 0.310, 0.477, 0.581", \
			  "0.150, 0.169, 0.213, 0.380, 0.484" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.071, 0.029, 0.000, 0.000, 0.000", \
			  "0.287, 0.245, 0.161, 0.052, 0.004", \
			  "0.421, 0.380, 0.296, 0.187, 0.139" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.071, 0.029, 0.000, 0.000, 0.000", \
			  "0.287, 0.245, 0.161, 0.052, 0.004", \
			  "0.421, 0.380, 0.296, 0.187, 0.139" \
			)
	}	}	}

	bus(A)  {
		bus_type : final_256_32_100_ADDRESS;
		direction : input;
		capacitance : 0.043;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.460, 0.465, 0.475, 0.495, 0.507", \
			  "0.406, 0.411, 0.421, 0.441, 0.453", \
			  "0.299, 0.303, 0.313, 0.333, 0.346", \
			  "0.083, 0.088, 0.098, 0.118, 0.130", \
			  "0.000, 0.000, 0.000, 0.000, 0.000" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.460, 0.465, 0.475, 0.495, 0.507", \
			  "0.406, 0.411, 0.421, 0.441, 0.453", \
			  "0.299, 0.303, 0.313, 0.333, 0.346", \
			  "0.083, 0.088, 0.098, 0.118, 0.130", \
			  "0.000, 0.000, 0.000, 0.000, 0.000" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.167, 0.162, 0.152, 0.132, 0.120", \
			  "0.221, 0.216, 0.206, 0.186, 0.174", \
			  "0.329, 0.324, 0.314, 0.294, 0.282", \
			  "0.544, 0.539, 0.529, 0.510, 0.497", \
			  "0.679, 0.674, 0.664, 0.644, 0.632" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.167, 0.162, 0.152, 0.132, 0.120", \
			  "0.221, 0.216, 0.206, 0.186, 0.174", \
			  "0.329, 0.324, 0.314, 0.294, 0.282", \
			  "0.544, 0.539, 0.529, 0.510, 0.497", \
			  "0.679, 0.674, 0.664, 0.644, 0.632" \
			)
	}	}	}
	bus(D)	 {
		bus_type : final_256_32_100_DATA;
		direction : input;
		capacitance : 0.005;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.308, 0.318, 0.398, 0.640, 0.792", \
			  "0.255, 0.265, 0.344, 0.586, 0.738", \
			  "0.147, 0.157, 0.236, 0.479, 0.630", \
			  "0.000, 0.000, 0.021, 0.263, 0.415", \
			  "0.000, 0.000, 0.000, 0.129, 0.280" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.308, 0.318, 0.398, 0.640, 0.792", \
			  "0.255, 0.265, 0.344, 0.586, 0.738", \
			  "0.147, 0.157, 0.236, 0.479, 0.630", \
			  "0.000, 0.000, 0.021, 0.263, 0.415", \
			  "0.000, 0.000, 0.000, 0.129, 0.280" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.003, 0.000, 0.000, 0.000, 0.000", \
			  "0.110, 0.050, 0.000, 0.000, 0.000", \
			  "0.326, 0.265, 0.179, 0.139, 0.114", \
			  "0.460, 0.400, 0.314, 0.274, 0.249" \
			)
			}
			fall_constraint(final_256_32_100_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.003, 0.000, 0.000, 0.000, 0.000", \
			  "0.110, 0.050, 0.000, 0.000, 0.000", \
			  "0.326, 0.265, 0.179, 0.139, 0.114", \
			  "0.460, 0.400, 0.314, 0.274, 0.249" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
