{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644441523227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644441523227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 16:18:36 2022 " "Processing started: Wed Feb 09 16:18:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644441523227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644441523227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644441523227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1644441523519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_debounce_toggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_debounce_toggle-Behavioral " "Found design unit 1: btn_debounce_toggle-Behavioral" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/btn_debounce_toggle.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523852 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce_toggle " "Found entity 1: btn_debounce_toggle" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/btn_debounce_toggle.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "PWM.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/PWM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523854 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_to_ASCII-Behavioral " "Found design unit 1: HEX_to_ASCII-Behavioral" {  } { { "HEX_to_ASCII.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/HEX_to_ASCII.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523855 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_to_ASCII " "Found entity 1: HEX_to_ASCII" {  } { { "HEX_to_ASCII.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/HEX_to_ASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_controller-behavioral " "Found design unit 1: system_controller-behavioral" {  } { { "system_controller.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/system_controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523857 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_controller " "Found entity 1: system_controller" {  } { { "system_controller.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/system_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_i2c_master-behavioral " "Found design unit 1: tb_i2c_master-behavioral" {  } { { "tb_i2c_master.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/tb_i2c_master.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523859 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_i2c_master " "Found entity 1: tb_i2c_master" {  } { { "tb_i2c_master.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/tb_i2c_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_2.1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master_2.1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master_2.1.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_master_2.1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523861 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master_2.1.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_master_2.1.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_Controller-behavioral " "Found design unit 1: SRAM_Controller-behavioral" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/SRAM_Controller.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523863 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/SRAM_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1port-SYN " "Found design unit 1: rom1port-SYN" {  } { { "ROM1Port.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/ROM1Port.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523865 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1Port " "Found entity 1: ROM1Port" {  } { { "ROM1Port.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/ROM1Port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-Arch " "Found design unit 1: Reset_Delay-Arch" {  } { { "reset_delay.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/reset_delay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/reset_delay.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_User_Logic-Behavioral " "Found design unit 1: LCD_User_Logic-Behavioral" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523869 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_User_Logic " "Found entity 1: LCD_User_Logic" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Transmitter-Behavioral " "Found design unit 1: LCD_Transmitter-Behavioral" {  } { { "LCD_Transmitter.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_Transmitter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523871 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Transmitter " "Found entity 1: LCD_Transmitter" {  } { { "LCD_Transmitter.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_Transmitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-structural " "Found design unit 1: DE2_115-structural" {  } { { "DE2_115.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/DE2_115.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523872 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523872 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "top_level.vhd(180) " "VHDL warning at top_level.vhd(180): constant value overflow" {  } { { "top_level.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 180 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1644441523874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavioral " "Found design unit 1: top_level-behavioral" {  } { { "top_level.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523874 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523874 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "address_counter.vhd(9) " "VHDL warning at address_counter.vhd(9): constant value overflow" {  } { { "address_counter.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/address_counter.vhd" 9 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1644441523876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_counter-behavioral " "Found design unit 1: address_counter-behavioral" {  } { { "address_counter.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/address_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523876 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_counter " "Found entity 1: address_counter" {  } { { "address_counter.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/address_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_user_logic-behavioral " "Found design unit 1: i2c_user_logic-behavioral" {  } { { "i2c_user_logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523878 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_user_logic " "Found entity 1: i2c_user_logic" {  } { { "i2c_user_logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644441523878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644441523878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644441523919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:Inst_top_level " "Elaborating entity \"top_level\" for hierarchy \"top_level:Inst_top_level\"" {  } { { "DE2_115.vhd" "Inst_top_level" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/DE2_115.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_en_op top_level.vhd(47) " "Verilog HDL or VHDL warning at top_level.vhd(47): object \"clk_en_op\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644441523922 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SYS_data top_level.vhd(426) " "VHDL Process Statement warning at top_level.vhd(426): signal \"SYS_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523922 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM top_level:Inst_top_level\|PWM:Inst_PWM " "Elaborating entity \"PWM\" for hierarchy \"top_level:Inst_top_level\|PWM:Inst_PWM\"" {  } { { "top_level.vhd" "Inst_PWM" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_to_ASCII top_level:Inst_top_level\|HEX_to_ASCII:Inst_HEX_to_ASCII_0 " "Elaborating entity \"HEX_to_ASCII\" for hierarchy \"top_level:Inst_top_level\|HEX_to_ASCII:Inst_HEX_to_ASCII_0\"" {  } { { "top_level.vhd" "Inst_HEX_to_ASCII_0" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_User_Logic top_level:Inst_top_level\|LCD_User_Logic:Inst_LCD_User_Logic " "Elaborating entity \"LCD_User_Logic\" for hierarchy \"top_level:Inst_top_level\|LCD_User_Logic:Inst_LCD_User_Logic\"" {  } { { "top_level.vhd" "Inst_LCD_User_Logic" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_LCD LCD_User_Logic.vhd(43) " "Verilog HDL or VHDL warning at LCD_User_Logic.vhd(43): object \"reset_LCD\" assigned a value but never read" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644441523934 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ascii LCD_User_Logic.vhd(110) " "VHDL Process Statement warning at LCD_User_Logic.vhd(110): signal \"data_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523934 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ascii LCD_User_Logic.vhd(111) " "VHDL Process Statement warning at LCD_User_Logic.vhd(111): signal \"data_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523934 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ascii LCD_User_Logic.vhd(112) " "VHDL Process Statement warning at LCD_User_Logic.vhd(112): signal \"data_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523934 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ascii LCD_User_Logic.vhd(113) " "VHDL Process Statement warning at LCD_User_Logic.vhd(113): signal \"data_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523934 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_ascii LCD_User_Logic.vhd(120) " "VHDL Process Statement warning at LCD_User_Logic.vhd(120): signal \"address_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_ascii LCD_User_Logic.vhd(121) " "VHDL Process Statement warning at LCD_User_Logic.vhd(121): signal \"address_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ascii LCD_User_Logic.vhd(137) " "VHDL Process Statement warning at LCD_User_Logic.vhd(137): signal \"data_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ascii LCD_User_Logic.vhd(138) " "VHDL Process Statement warning at LCD_User_Logic.vhd(138): signal \"data_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ascii LCD_User_Logic.vhd(139) " "VHDL Process Statement warning at LCD_User_Logic.vhd(139): signal \"data_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ascii LCD_User_Logic.vhd(140) " "VHDL Process Statement warning at LCD_User_Logic.vhd(140): signal \"data_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_ascii LCD_User_Logic.vhd(147) " "VHDL Process Statement warning at LCD_User_Logic.vhd(147): signal \"address_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_ascii LCD_User_Logic.vhd(148) " "VHDL Process Statement warning at LCD_User_Logic.vhd(148): signal \"address_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_h_edge LCD_User_Logic.vhd(196) " "VHDL Process Statement warning at LCD_User_Logic.vhd(196): signal \"reset_h_edge\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_end LCD_User_Logic.vhd(198) " "VHDL Process Statement warning at LCD_User_Logic.vhd(198): signal \"byte_end\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_User_Logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523935 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Transmitter top_level:Inst_top_level\|LCD_User_Logic:Inst_LCD_User_Logic\|LCD_Transmitter:Inst_LCD_Transmitter " "Elaborating entity \"LCD_Transmitter\" for hierarchy \"top_level:Inst_top_level\|LCD_User_Logic:Inst_LCD_User_Logic\|LCD_Transmitter:Inst_LCD_Transmitter\"" {  } { { "LCD_User_Logic.vhd" "Inst_LCD_Transmitter" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523939 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_en LCD_Transmitter.vhd(30) " "VHDL Process Statement warning at LCD_Transmitter.vhd(30): signal \"clk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Transmitter.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_Transmitter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523940 "|DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|LCD_Transmitter:Inst_LCD_Transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_controller top_level:Inst_top_level\|system_controller:Inst_system_controller " "Elaborating entity \"system_controller\" for hierarchy \"top_level:Inst_top_level\|system_controller:Inst_system_controller\"" {  } { { "top_level.vhd" "Inst_system_controller" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_user_logic top_level:Inst_top_level\|i2c_user_logic:Inst_i2c_user_logic " "Elaborating entity \"i2c_user_logic\" for hierarchy \"top_level:Inst_top_level\|i2c_user_logic:Inst_i2c_user_logic\"" {  } { { "top_level.vhd" "Inst_i2c_user_logic" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523967 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_1 i2c_user_logic.vhd(129) " "VHDL Process Statement warning at i2c_user_logic.vhd(129): signal \"addr_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_user_logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523969 "|DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_2 i2c_user_logic.vhd(130) " "VHDL Process Statement warning at i2c_user_logic.vhd(130): signal \"addr_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_user_logic.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523969 "|DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master top_level:Inst_top_level\|i2c_user_logic:Inst_i2c_user_logic\|i2c_master:Inst_i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"top_level:Inst_top_level\|i2c_user_logic:Inst_i2c_user_logic\|i2c_master:Inst_i2c_master\"" {  } { { "i2c_user_logic.vhd" "Inst_i2c_master" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller top_level:Inst_top_level\|SRAM_Controller:Inst_SRAM_Controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"top_level:Inst_top_level\|SRAM_Controller:Inst_SRAM_Controller\"" {  } { { "top_level.vhd" "Inst_SRAM_Controller" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_address_reg SRAM_Controller.vhd(43) " "Verilog HDL or VHDL warning at SRAM_Controller.vhd(43): object \"cont_address_reg\" assigned a value but never read" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/SRAM_Controller.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644441523976 "|DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_h SRAM_Controller.vhd(57) " "VHDL Process Statement warning at SRAM_Controller.vhd(57): signal \"reset_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/SRAM_Controller.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523976 "|DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_h SRAM_Controller.vhd(119) " "VHDL Process Statement warning at SRAM_Controller.vhd(119): signal \"reset_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/SRAM_Controller.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523976 "|DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_counter top_level:Inst_top_level\|address_counter:Inst_Address_Counter " "Elaborating entity \"address_counter\" for hierarchy \"top_level:Inst_top_level\|address_counter:Inst_Address_Counter\"" {  } { { "top_level.vhd" "Inst_Address_Counter" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644441523977 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "speed_sel address_counter.vhd(35) " "VHDL Process Statement warning at address_counter.vhd(35): signal \"speed_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "address_counter.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/address_counter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644441523978 "|DE2_115|top_level:Inst_top_level|address_counter:Inst_Address_Counter"}
{ "Error" "EVRFX_VHDL_VALUE_OUTSIDE_CONSTRAINT" "5154 0 to 0 address_counter.vhd(36) " "VHDL error at address_counter.vhd(36): value \"5154\" is outside the target constraint range (0 to 0)" {  } { { "address_counter.vhd" "" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/address_counter.vhd" 36 0 0 } }  } 0 10528 "VHDL error at %3!s!: value \"%1!s!\" is outside the target constraint range (%2!s!)" 0 0 "Quartus II" 0 -1 1644441523978 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "top_level:Inst_top_level\|address_counter:Inst_Address_Counter " "Can't elaborate user hierarchy \"top_level:Inst_top_level\|address_counter:Inst_Address_Counter\"" {  } { { "top_level.vhd" "Inst_Address_Counter" { Text "C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd" 354 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644441523978 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644441524086 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 09 16:18:44 2022 " "Processing ended: Wed Feb 09 16:18:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644441524086 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644441524086 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644441524086 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644441524086 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644441524643 ""}
