# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tdc_tb_time_synth.v" \
"../../../../../TDCv3.srcs/sim_1/imports/new/tdc_tb.v" \

# Do not sort compile order
nosort
