5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd for3.vcd -o for3.cdd -v for3.v
3 0 $root $root NA 0 0 1
3 0 main main for3.v 1 21 1
2 1 5 8000c 2 3d 12100a 0 0 1 2 1102 $u0
1 i 3 83000b 1 0 31 0 32 1 7faa aa aa aa aa aa aa aa
1 a 3 83000e 1 0 31 0 32 1 7faa aa aa aa aa aa aa aa
1 b 3 30011 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 main.$u0 for3.v 0 10 1
2 2 6 80008 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 3 6 60006 0 1 400 0 0 i
2 4 6 60008 1 37 11006 2 3
2 5 6 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 6 b000b b 1 c 0 0 i
2 7 6 b000e b d 2028e 5 6 1 2 1102
2 8 7 a000e 14 3d 12000a 0 0 1 2 1102 $u1
2 9 6 110011 0 1 400 0 0 i
2 10 6 110013 a 52 26002 0 9 32 2 aa aa aa aa aa aa aa aa
4 10 7 7
4 8 10 0
4 7 8 0
4 4 7 7
3 1 main.$u0.$u1 main.$u0.$u1 for3.v 0 9 1
2 11 8 80008 a 1 1c 0 0 i
2 12 8 40004 0 1 400 0 0 a
2 13 8 40008 a 37 1102e 11 12
4 13 0 0
3 1 main.$u2 main.$u2 for3.v 0 19 1
