// Seed: 2820359146
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    output tri1 id_3,
    output supply0 id_4
);
  assign id_3 = 1;
endmodule
macromodule module_1 (
    input uwire id_0,
    output wire id_1,
    input logic id_2,
    input wire id_3,
    output logic id_4,
    input supply0 id_5,
    input wand id_6
    , id_16,
    input wor id_7,
    output uwire id_8,
    input supply1 id_9,
    output wand id_10,
    output wor id_11,
    input supply0 id_12,
    input uwire id_13,
    output supply0 id_14
);
  assign id_14 = id_12;
  module_0(
      id_6, id_5, id_0, id_10, id_1
  );
  final
    #1
      if (id_12 - id_6) id_4 <= id_2;
      else id_10 = ~id_2;
  assign id_14 = id_16#(.id_9(1)) [1];
endmodule
