WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 0
Simulation Instructions: 2000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 0 cycles: 1 cumulative IPC: 0 (Simulation time: 00 hr 00 min 00 sec)
Warmup complete CPU 0 instructions: 0 cycles: 1 cumulative IPC: 0 (Simulation time: 00 hr 00 min 00 sec)
Simulation finished CPU 0 instructions: 2000001 cycles: 4146850 cumulative IPC: 0.4823 (Simulation time: 00 hr 00 min 17 sec)
Simulation complete CPU 0 instructions: 2000001 cycles: 4146850 cumulative IPC: 0.4823 (Simulation time: 00 hr 00 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/jalexandrou/Documents/Imperial/4Yr/ChampSim/SPEC_quick/603.bwaves_s-891B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4823 instructions: 2000001 cycles: 4146850
CPU 0 Branch Prediction Accuracy: 71.37% MPKI: 21.79 Average ROB Occupancy at Mispredict: 304.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.8
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      77305 HIT:      23022 MISS:      54283
LLC LOAD         ACCESS:      54252 HIT:          0 MISS:      54252
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      23022 HIT:      23022 MISS:          0
LLC TRANSLATION  ACCESS:         31 HIT:          0 MISS:         31
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 657 cycles
cpu0_DTLB TOTAL        ACCESS:     420738 HIT:     417700 MISS:       3038
cpu0_DTLB LOAD         ACCESS:     420738 HIT:     417700 MISS:       3038
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.5 cycles
cpu0_ITLB TOTAL        ACCESS:         17 HIT:         14 MISS:          3
cpu0_ITLB LOAD         ACCESS:         17 HIT:         14 MISS:          3
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 537 cycles
cpu0_L1D TOTAL        ACCESS:     457116 HIT:     204183 MISS:     252933
cpu0_L1D LOAD         ACCESS:     324883 HIT:      71984 MISS:     252899
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     131357 HIT:     131357 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:        876 HIT:        842 MISS:         34
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 102.1 cycles
cpu0_L1I TOTAL        ACCESS:         20 HIT:          7 MISS:         13
cpu0_L1I LOAD         ACCESS:         20 HIT:          7 MISS:         13
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 289 cycles
cpu0_L2C TOTAL        ACCESS:      81022 HIT:      26739 MISS:      54283
cpu0_L2C LOAD         ACCESS:      54252 HIT:          0 MISS:      54252
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26739 HIT:      26739 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         31 HIT:          0 MISS:         31
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 678 cycles
cpu0_STLB TOTAL        ACCESS:        856 HIT:          0 MISS:        856
cpu0_STLB LOAD         ACCESS:        856 HIT:          0 MISS:        856
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 220.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      44852
  ROW_BUFFER_MISS:       9431
 AVG DBUS CONGESTED CYCLE: 3.987
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4006
  FULL:       6633
