INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sources_1/new/Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sources_1/new/TP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sim_1/new/Test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_bench
