
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b938  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a4  0800bac8  0800bac8  0000cac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c06c  0800c06c  0000e078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c06c  0800c06c  0000d06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c074  0800c074  0000e078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c074  0800c074  0000d074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c078  0800c078  0000d078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800c07c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b0  20000078  0800c0f4  0000e078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000628  0800c0f4  0000e628  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001965b  00000000  00000000  0000e0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040f1  00000000  00000000  00027703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001690  00000000  00000000  0002b7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001150  00000000  00000000  0002ce88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028950  00000000  00000000  0002dfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020677  00000000  00000000  00056928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6bad  00000000  00000000  00076f9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016db4c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006444  00000000  00000000  0016db90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00173fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bab0 	.word	0x0800bab0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800bab0 	.word	0x0800bab0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	4611      	mov	r1, r2
 80005a8:	461a      	mov	r2, r3
 80005aa:	460b      	mov	r3, r1
 80005ac:	71fb      	strb	r3, [r7, #7]
 80005ae:	4613      	mov	r3, r2
 80005b0:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d011      	beq.n	80005dc <has_header_tail+0x40>
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d90e      	bls.n	80005dc <has_header_tail+0x40>
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	79fa      	ldrb	r2, [r7, #7]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d109      	bne.n	80005dc <has_header_tail+0x40>
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	3b01      	subs	r3, #1
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	79ba      	ldrb	r2, [r7, #6]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d101      	bne.n	80005dc <has_header_tail+0x40>
 80005d8:	2301      	movs	r3, #1
 80005da:	e000      	b.n	80005de <has_header_tail+0x42>
 80005dc:	2300      	movs	r3, #0
}
 80005de:	4618      	mov	r0, r3
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <be16_read>:

// Leituras/escritas big-endian (formato no fio)
static inline uint16_t be16_read(const uint8_t *p) {
 80005ea:	b480      	push	{r7}
 80005ec:	b083      	sub	sp, #12
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	b21b      	sxth	r3, r3
 80005f8:	021b      	lsls	r3, r3, #8
 80005fa:	b21a      	sxth	r2, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3301      	adds	r3, #1
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	b21b      	sxth	r3, r3
 8000604:	4313      	orrs	r3, r2
 8000606:	b21b      	sxth	r3, r3
 8000608:	b29b      	uxth	r3, r3
}
 800060a:	4618      	mov	r0, r3
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 8000616:	b580      	push	{r7, lr}
 8000618:	b084      	sub	sp, #16
 800061a:	af00      	add	r7, sp, #0
 800061c:	60f8      	str	r0, [r7, #12]
 800061e:	60b9      	str	r1, [r7, #8]
 8000620:	603b      	str	r3, [r7, #0]
 8000622:	4613      	mov	r3, r2
 8000624:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d003      	beq.n	8000634 <frame_expect_req+0x1e>
 800062c:	68ba      	ldr	r2, [r7, #8]
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	429a      	cmp	r2, r3
 8000632:	d202      	bcs.n	800063a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	e012      	b.n	8000660 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800063a:	2355      	movs	r3, #85	@ 0x55
 800063c:	22aa      	movs	r2, #170	@ 0xaa
 800063e:	68b9      	ldr	r1, [r7, #8]
 8000640:	68f8      	ldr	r0, [r7, #12]
 8000642:	f7ff ffab 	bl	800059c <has_header_tail>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d005      	beq.n	8000658 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	3301      	adds	r3, #1
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	79fa      	ldrb	r2, [r7, #7]
 8000654:	429a      	cmp	r2, r3
 8000656:	d002      	beq.n	800065e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000658:	f06f 0301 	mvn.w	r3, #1
 800065c:	e000      	b.n	8000660 <frame_expect_req+0x4a>
	return PROTO_OK;
 800065e:	2300      	movs	r3, #0
}
 8000660:	4618      	mov	r0, r3
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
 800066e:	60f8      	str	r0, [r7, #12]
 8000670:	60b9      	str	r1, [r7, #8]
 8000672:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d002      	beq.n	8000680 <led_ctrl_req_decoder+0x18>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d102      	bne.n	8000686 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 8000680:	f04f 33ff 	mov.w	r3, #4294967295
 8000684:	e02a      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	2b2a      	cmp	r3, #42	@ 0x2a
 800068a:	d902      	bls.n	8000692 <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 800068c:	f06f 0303 	mvn.w	r3, #3
 8000690:	e024      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 8000692:	2309      	movs	r3, #9
 8000694:	2207      	movs	r2, #7
 8000696:	68b9      	ldr	r1, [r7, #8]
 8000698:	68f8      	ldr	r0, [r7, #12]
 800069a:	f7ff ffbc 	bl	8000616 <frame_expect_req>
 800069e:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <led_ctrl_req_decoder+0x42>
        return st;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	e018      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	3302      	adds	r3, #2
 80006ae:	781a      	ldrb	r2, [r3, #0]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	3303      	adds	r3, #3
 80006b8:	781a      	ldrb	r2, [r3, #0]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	3304      	adds	r3, #4
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	3305      	adds	r3, #5
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ff8c 	bl	80005ea <be16_read>
 80006d2:	4603      	mov	r3, r0
 80006d4:	461a      	mov	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 80006da:	2300      	movs	r3, #0
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3718      	adds	r7, #24
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <xor_reduce_bytes>:
// =====================
// Conjunto genérico de auxiliares
// =====================

// XOR sobre bytes (paridade byte a byte)
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80006f2:	2300      	movs	r3, #0
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	e009      	b.n	800070c <xor_reduce_bytes+0x28>
		x ^= p[i];
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	4413      	add	r3, r2
 80006fe:	781a      	ldrb	r2, [r3, #0]
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	4053      	eors	r3, r2
 8000704:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	3301      	adds	r3, #1
 800070a:	60bb      	str	r3, [r7, #8]
 800070c:	68ba      	ldr	r2, [r7, #8]
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	429a      	cmp	r2, r3
 8000712:	d3f1      	bcc.n	80006f8 <xor_reduce_bytes+0x14>
	return x;
 8000714:	7bfb      	ldrb	r3, [r7, #15]
}
 8000716:	4618      	mov	r0, r3
 8000718:	3714      	adds	r7, #20
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr

08000722 <set_parity_byte>:
	if (!raw)
		return 0;
	return xor_reduce_bytes(raw + start, count) == raw[parity_index];
}
static inline int set_parity_byte(uint8_t *raw, uint32_t start, uint32_t count,
		uint32_t parity_index) {
 8000722:	b590      	push	{r4, r7, lr}
 8000724:	b085      	sub	sp, #20
 8000726:	af00      	add	r7, sp, #0
 8000728:	60f8      	str	r0, [r7, #12]
 800072a:	60b9      	str	r1, [r7, #8]
 800072c:	607a      	str	r2, [r7, #4]
 800072e:	603b      	str	r3, [r7, #0]
	if (!raw)
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d102      	bne.n	800073c <set_parity_byte+0x1a>
		return -1;
 8000736:	f04f 33ff 	mov.w	r3, #4294967295
 800073a:	e00b      	b.n	8000754 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 800073c:	68fa      	ldr	r2, [r7, #12]
 800073e:	68bb      	ldr	r3, [r7, #8]
 8000740:	18d0      	adds	r0, r2, r3
 8000742:	68fa      	ldr	r2, [r7, #12]
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	18d4      	adds	r4, r2, r3
 8000748:	6879      	ldr	r1, [r7, #4]
 800074a:	f7ff ffcb 	bl	80006e4 <xor_reduce_bytes>
 800074e:	4603      	mov	r3, r0
 8000750:	7023      	strb	r3, [r4, #0]
	return 0;
 8000752:	2300      	movs	r3, #0
}
 8000754:	4618      	mov	r0, r3
 8000756:	3714      	adds	r7, #20
 8000758:	46bd      	mov	sp, r7
 800075a:	bd90      	pop	{r4, r7, pc}

0800075c <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	460b      	mov	r3, r1
 8000766:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	22ab      	movs	r2, #171	@ 0xab
 800076c:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	3301      	adds	r3, #1
 8000772:	78fa      	ldrb	r2, [r7, #3]
 8000774:	701a      	strb	r2, [r3, #0]
}
 8000776:	bf00      	nop
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr

08000782 <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000782:	b480      	push	{r7}
 8000784:	b083      	sub	sp, #12
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
 800078a:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800078c:	687a      	ldr	r2, [r7, #4]
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	4413      	add	r3, r2
 8000792:	2254      	movs	r2, #84	@ 0x54
 8000794:	701a      	strb	r2, [r3, #0]
}
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr

080007a2 <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b084      	sub	sp, #16
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	60f8      	str	r0, [r7, #12]
 80007aa:	60b9      	str	r1, [r7, #8]
 80007ac:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	68ba      	ldr	r2, [r7, #8]
 80007b2:	2101      	movs	r1, #1
 80007b4:	68f8      	ldr	r0, [r7, #12]
 80007b6:	f7ff ffb4 	bl	8000722 <set_parity_byte>
 80007ba:	4603      	mov	r3, r0
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <led_ctrl_resp_encoder+0x1e>
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d002      	beq.n	80007e2 <led_ctrl_resp_encoder+0x1e>
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2b06      	cmp	r3, #6
 80007e0:	d802      	bhi.n	80007e8 <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80007e2:	f04f 33ff 	mov.w	r3, #4294967295
 80007e6:	e01c      	b.n	8000822 <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 80007e8:	2107      	movs	r1, #7
 80007ea:	68b8      	ldr	r0, [r7, #8]
 80007ec:	f7ff ffb6 	bl	800075c <resp_init>
	raw[2] = in->frameId;
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	3302      	adds	r3, #2
 80007f4:	68fa      	ldr	r2, [r7, #12]
 80007f6:	7812      	ldrb	r2, [r2, #0]
 80007f8:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	3303      	adds	r3, #3
 80007fe:	68fa      	ldr	r2, [r7, #12]
 8000800:	7852      	ldrb	r2, [r2, #1]
 8000802:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	3304      	adds	r3, #4
 8000808:	68fa      	ldr	r2, [r7, #12]
 800080a:	7892      	ldrb	r2, [r2, #2]
 800080c:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 800080e:	2205      	movs	r2, #5
 8000810:	2104      	movs	r1, #4
 8000812:	68b8      	ldr	r0, [r7, #8]
 8000814:	f7ff ffc5 	bl	80007a2 <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 8000818:	2106      	movs	r1, #6
 800081a:	68b8      	ldr	r0, [r7, #8]
 800081c:	f7ff ffb1 	bl	8000782 <resp_set_tail>
	return PROTO_OK;
 8000820:	2300      	movs	r3, #0
}
 8000822:	4618      	mov	r0, r3
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}

0800082a <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 800082a:	b580      	push	{r7, lr}
 800082c:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 800082e:	210c      	movs	r1, #12
 8000830:	2001      	movs	r0, #1
 8000832:	f009 fff1 	bl	800a818 <calloc>
 8000836:	4603      	mov	r3, r0
}
 8000838:	4618      	mov	r0, r3
 800083a:	bd80      	pop	{r7, pc}

0800083c <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d005      	beq.n	800085a <resp_fifo_push+0x1e>
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d002      	beq.n	800085a <resp_fifo_push+0x1e>
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d102      	bne.n	8000860 <resp_fifo_push+0x24>
 800085a:	f04f 33ff 	mov.w	r3, #4294967295
 800085e:	e03d      	b.n	80008dc <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 8000860:	200c      	movs	r0, #12
 8000862:	f009 fff5 	bl	800a850 <malloc>
 8000866:	4603      	mov	r3, r0
 8000868:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d102      	bne.n	8000876 <resp_fifo_push+0x3a>
 8000870:	f06f 0302 	mvn.w	r3, #2
 8000874:	e032      	b.n	80008dc <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f009 ffea 	bl	800a850 <malloc>
 800087c:	4603      	mov	r3, r0
 800087e:	461a      	mov	r2, r3
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d105      	bne.n	8000898 <resp_fifo_push+0x5c>
 800088c:	6978      	ldr	r0, [r7, #20]
 800088e:	f009 ffe7 	bl	800a860 <free>
 8000892:	f06f 0302 	mvn.w	r3, #2
 8000896:	e021      	b.n	80008dc <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	68b9      	ldr	r1, [r7, #8]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f00a fa72 	bl	800ad8a <memcpy>
    n->len = len;
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d004      	beq.n	80008c4 <resp_fifo_push+0x88>
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	697a      	ldr	r2, [r7, #20]
 80008c0:	609a      	str	r2, [r3, #8]
 80008c2:	e002      	b.n	80008ca <resp_fifo_push+0x8e>
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	697a      	ldr	r2, [r7, #20]
 80008c8:	601a      	str	r2, [r3, #0]
    q->tail = n;
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	697a      	ldr	r2, [r7, #20]
 80008ce:	605a      	str	r2, [r3, #4]
    q->count++;
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	1c5a      	adds	r2, r3, #1
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 80008da:	2300      	movs	r3, #0
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3718      	adds	r7, #24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d006      	beq.n	8000904 <resp_fifo_pop+0x20>
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d002      	beq.n	8000904 <resp_fifo_pop+0x20>
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d101      	bne.n	8000908 <resp_fifo_pop+0x24>
 8000904:	2300      	movs	r3, #0
 8000906:	e02e      	b.n	8000966 <resp_fifo_pop+0x82>
    node_t *n = q->head;
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	429a      	cmp	r2, r3
 8000916:	d202      	bcs.n	800091e <resp_fifo_pop+0x3a>
 8000918:	f06f 0303 	mvn.w	r3, #3
 800091c:	e023      	b.n	8000966 <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	6819      	ldr	r1, [r3, #0]
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	461a      	mov	r2, r3
 8000928:	68b8      	ldr	r0, [r7, #8]
 800092a:	f00a fa2e 	bl	800ad8a <memcpy>
    int ret = (int)n->len;
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	689a      	ldr	r2, [r3, #8]
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d102      	bne.n	800094a <resp_fifo_pop+0x66>
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	2200      	movs	r2, #0
 8000948:	605a      	str	r2, [r3, #4]
    q->count--;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	689b      	ldr	r3, [r3, #8]
 800094e:	1e5a      	subs	r2, r3, #1
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	609a      	str	r2, [r3, #8]
    free(n->buf);
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4618      	mov	r0, r3
 800095a:	f009 ff81 	bl	800a860 <free>
    free(n);
 800095e:	6978      	ldr	r0, [r7, #20]
 8000960:	f009 ff7e 	bl	800a860 <free>
    return ret;
 8000964:	693b      	ldr	r3, [r7, #16]
}
 8000966:	4618      	mov	r0, r3
 8000968:	3718      	adds	r7, #24
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
	...

08000970 <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 8000970:	b5b0      	push	{r4, r5, r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
    if (!r) return;
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d01a      	beq.n	80009b8 <router_init+0x48>
    memset(r, 0, sizeof(*r));
 8000982:	2248      	movs	r2, #72	@ 0x48
 8000984:	2100      	movs	r1, #0
 8000986:	68f8      	ldr	r0, [r7, #12]
 8000988:	f00a f974 	bl	800ac74 <memset>
    r->resp = resp_fifo;
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	68ba      	ldr	r2, [r7, #8]
 8000990:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 8000992:	2224      	movs	r2, #36	@ 0x24
 8000994:	2100      	movs	r1, #0
 8000996:	480a      	ldr	r0, [pc, #40]	@ (80009c0 <router_init+0x50>)
 8000998:	f00a f96c 	bl	800ac74 <memset>
    if (h) g_handlers = *h;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d00b      	beq.n	80009ba <router_init+0x4a>
 80009a2:	4a07      	ldr	r2, [pc, #28]	@ (80009c0 <router_init+0x50>)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4614      	mov	r4, r2
 80009a8:	461d      	mov	r5, r3
 80009aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009b2:	682b      	ldr	r3, [r5, #0]
 80009b4:	6023      	str	r3, [r4, #0]
 80009b6:	e000      	b.n	80009ba <router_init+0x4a>
    if (!r) return;
 80009b8:	bf00      	nop
}
 80009ba:	3710      	adds	r7, #16
 80009bc:	46bd      	mov	sp, r7
 80009be:	bdb0      	pop	{r4, r5, r7, pc}
 80009c0:	20000094 	.word	0x20000094

080009c4 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	f000 80c0 	beq.w	8000b58 <dispatch+0x194>
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	f000 80bc 	beq.w	8000b58 <dispatch+0x194>
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2b03      	cmp	r3, #3
 80009e4:	f240 80b8 	bls.w	8000b58 <dispatch+0x194>
    uint8_t type = f[1];
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	3301      	adds	r3, #1
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 80009f0:	7dfb      	ldrb	r3, [r7, #23]
 80009f2:	2b20      	cmp	r3, #32
 80009f4:	dc4a      	bgt.n	8000a8c <dispatch+0xc8>
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	f340 80b0 	ble.w	8000b5c <dispatch+0x198>
 80009fc:	3b01      	subs	r3, #1
 80009fe:	2b1f      	cmp	r3, #31
 8000a00:	f200 80ac 	bhi.w	8000b5c <dispatch+0x198>
 8000a04:	a201      	add	r2, pc, #4	@ (adr r2, 8000a0c <dispatch+0x48>)
 8000a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0a:	bf00      	nop
 8000a0c:	08000a93 	.word	0x08000a93
 8000a10:	08000aa9 	.word	0x08000aa9
 8000a14:	08000abf 	.word	0x08000abf
 8000a18:	08000ad5 	.word	0x08000ad5
 8000a1c:	08000aeb 	.word	0x08000aeb
 8000a20:	08000b01 	.word	0x08000b01
 8000a24:	08000b17 	.word	0x08000b17
 8000a28:	08000b5d 	.word	0x08000b5d
 8000a2c:	08000b5d 	.word	0x08000b5d
 8000a30:	08000b5d 	.word	0x08000b5d
 8000a34:	08000b5d 	.word	0x08000b5d
 8000a38:	08000b5d 	.word	0x08000b5d
 8000a3c:	08000b5d 	.word	0x08000b5d
 8000a40:	08000b5d 	.word	0x08000b5d
 8000a44:	08000b5d 	.word	0x08000b5d
 8000a48:	08000b5d 	.word	0x08000b5d
 8000a4c:	08000b5d 	.word	0x08000b5d
 8000a50:	08000b5d 	.word	0x08000b5d
 8000a54:	08000b5d 	.word	0x08000b5d
 8000a58:	08000b5d 	.word	0x08000b5d
 8000a5c:	08000b5d 	.word	0x08000b5d
 8000a60:	08000b5d 	.word	0x08000b5d
 8000a64:	08000b5d 	.word	0x08000b5d
 8000a68:	08000b5d 	.word	0x08000b5d
 8000a6c:	08000b5d 	.word	0x08000b5d
 8000a70:	08000b5d 	.word	0x08000b5d
 8000a74:	08000b5d 	.word	0x08000b5d
 8000a78:	08000b5d 	.word	0x08000b5d
 8000a7c:	08000b5d 	.word	0x08000b5d
 8000a80:	08000b5d 	.word	0x08000b5d
 8000a84:	08000b5d 	.word	0x08000b5d
 8000a88:	08000b2d 	.word	0x08000b2d
 8000a8c:	2b68      	cmp	r3, #104	@ 0x68
 8000a8e:	d058      	beq.n	8000b42 <dispatch+0x17e>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
        case REQ_MOVE_END:           CALL(on_move_end);           break;
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
        case REQ_FPGA_STATUS:        CALL(on_fpga_status);        break;
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
        default: /* desconhecido */  break;
 8000a90:	e064      	b.n	8000b5c <dispatch+0x198>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8000a92:	4b3d      	ldr	r3, [pc, #244]	@ (8000b88 <dispatch+0x1c4>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d062      	beq.n	8000b60 <dispatch+0x19c>
 8000a9a:	4b3b      	ldr	r3, [pc, #236]	@ (8000b88 <dispatch+0x1c4>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	68b9      	ldr	r1, [r7, #8]
 8000aa2:	68f8      	ldr	r0, [r7, #12]
 8000aa4:	4798      	blx	r3
 8000aa6:	e05b      	b.n	8000b60 <dispatch+0x19c>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8000aa8:	4b37      	ldr	r3, [pc, #220]	@ (8000b88 <dispatch+0x1c4>)
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d059      	beq.n	8000b64 <dispatch+0x1a0>
 8000ab0:	4b35      	ldr	r3, [pc, #212]	@ (8000b88 <dispatch+0x1c4>)
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	687a      	ldr	r2, [r7, #4]
 8000ab6:	68b9      	ldr	r1, [r7, #8]
 8000ab8:	68f8      	ldr	r0, [r7, #12]
 8000aba:	4798      	blx	r3
 8000abc:	e052      	b.n	8000b64 <dispatch+0x1a0>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8000abe:	4b32      	ldr	r3, [pc, #200]	@ (8000b88 <dispatch+0x1c4>)
 8000ac0:	689b      	ldr	r3, [r3, #8]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d050      	beq.n	8000b68 <dispatch+0x1a4>
 8000ac6:	4b30      	ldr	r3, [pc, #192]	@ (8000b88 <dispatch+0x1c4>)
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	68b9      	ldr	r1, [r7, #8]
 8000ace:	68f8      	ldr	r0, [r7, #12]
 8000ad0:	4798      	blx	r3
 8000ad2:	e049      	b.n	8000b68 <dispatch+0x1a4>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8000ad4:	4b2c      	ldr	r3, [pc, #176]	@ (8000b88 <dispatch+0x1c4>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d047      	beq.n	8000b6c <dispatch+0x1a8>
 8000adc:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <dispatch+0x1c4>)
 8000ade:	68db      	ldr	r3, [r3, #12]
 8000ae0:	687a      	ldr	r2, [r7, #4]
 8000ae2:	68b9      	ldr	r1, [r7, #8]
 8000ae4:	68f8      	ldr	r0, [r7, #12]
 8000ae6:	4798      	blx	r3
 8000ae8:	e040      	b.n	8000b6c <dispatch+0x1a8>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8000aea:	4b27      	ldr	r3, [pc, #156]	@ (8000b88 <dispatch+0x1c4>)
 8000aec:	691b      	ldr	r3, [r3, #16]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d03e      	beq.n	8000b70 <dispatch+0x1ac>
 8000af2:	4b25      	ldr	r3, [pc, #148]	@ (8000b88 <dispatch+0x1c4>)
 8000af4:	691b      	ldr	r3, [r3, #16]
 8000af6:	687a      	ldr	r2, [r7, #4]
 8000af8:	68b9      	ldr	r1, [r7, #8]
 8000afa:	68f8      	ldr	r0, [r7, #12]
 8000afc:	4798      	blx	r3
 8000afe:	e037      	b.n	8000b70 <dispatch+0x1ac>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8000b00:	4b21      	ldr	r3, [pc, #132]	@ (8000b88 <dispatch+0x1c4>)
 8000b02:	695b      	ldr	r3, [r3, #20]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d035      	beq.n	8000b74 <dispatch+0x1b0>
 8000b08:	4b1f      	ldr	r3, [pc, #124]	@ (8000b88 <dispatch+0x1c4>)
 8000b0a:	695b      	ldr	r3, [r3, #20]
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	68b9      	ldr	r1, [r7, #8]
 8000b10:	68f8      	ldr	r0, [r7, #12]
 8000b12:	4798      	blx	r3
 8000b14:	e02e      	b.n	8000b74 <dispatch+0x1b0>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8000b16:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <dispatch+0x1c4>)
 8000b18:	699b      	ldr	r3, [r3, #24]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d02c      	beq.n	8000b78 <dispatch+0x1b4>
 8000b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b88 <dispatch+0x1c4>)
 8000b20:	699b      	ldr	r3, [r3, #24]
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	68b9      	ldr	r1, [r7, #8]
 8000b26:	68f8      	ldr	r0, [r7, #12]
 8000b28:	4798      	blx	r3
 8000b2a:	e025      	b.n	8000b78 <dispatch+0x1b4>
        case REQ_FPGA_STATUS:        CALL(on_fpga_status);        break;
 8000b2c:	4b16      	ldr	r3, [pc, #88]	@ (8000b88 <dispatch+0x1c4>)
 8000b2e:	69db      	ldr	r3, [r3, #28]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d023      	beq.n	8000b7c <dispatch+0x1b8>
 8000b34:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <dispatch+0x1c4>)
 8000b36:	69db      	ldr	r3, [r3, #28]
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	68b9      	ldr	r1, [r7, #8]
 8000b3c:	68f8      	ldr	r0, [r7, #12]
 8000b3e:	4798      	blx	r3
 8000b40:	e01c      	b.n	8000b7c <dispatch+0x1b8>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8000b42:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <dispatch+0x1c4>)
 8000b44:	6a1b      	ldr	r3, [r3, #32]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d01a      	beq.n	8000b80 <dispatch+0x1bc>
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <dispatch+0x1c4>)
 8000b4c:	6a1b      	ldr	r3, [r3, #32]
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	68b9      	ldr	r1, [r7, #8]
 8000b52:	68f8      	ldr	r0, [r7, #12]
 8000b54:	4798      	blx	r3
 8000b56:	e013      	b.n	8000b80 <dispatch+0x1bc>
    if (!r || !f || len < 4) return;
 8000b58:	bf00      	nop
 8000b5a:	e012      	b.n	8000b82 <dispatch+0x1be>
        default: /* desconhecido */  break;
 8000b5c:	bf00      	nop
 8000b5e:	e010      	b.n	8000b82 <dispatch+0x1be>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8000b60:	bf00      	nop
 8000b62:	e00e      	b.n	8000b82 <dispatch+0x1be>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8000b64:	bf00      	nop
 8000b66:	e00c      	b.n	8000b82 <dispatch+0x1be>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8000b68:	bf00      	nop
 8000b6a:	e00a      	b.n	8000b82 <dispatch+0x1be>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8000b6c:	bf00      	nop
 8000b6e:	e008      	b.n	8000b82 <dispatch+0x1be>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8000b70:	bf00      	nop
 8000b72:	e006      	b.n	8000b82 <dispatch+0x1be>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8000b74:	bf00      	nop
 8000b76:	e004      	b.n	8000b82 <dispatch+0x1be>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8000b78:	bf00      	nop
 8000b7a:	e002      	b.n	8000b82 <dispatch+0x1be>
        case REQ_FPGA_STATUS:        CALL(on_fpga_status);        break;
 8000b7c:	bf00      	nop
 8000b7e:	e000      	b.n	8000b82 <dispatch+0x1be>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8000b80:	bf00      	nop
    }
    #undef CALL
}
 8000b82:	3718      	adds	r7, #24
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000094 	.word	0x20000094

08000b8c <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d016      	beq.n	8000bcc <router_feed_bytes+0x40>
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d013      	beq.n	8000bcc <router_feed_bytes+0x40>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2b03      	cmp	r3, #3
 8000ba8:	d910      	bls.n	8000bcc <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 8000baa:	68bb      	ldr	r3, [r7, #8]
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2baa      	cmp	r3, #170	@ 0xaa
 8000bb0:	d10e      	bne.n	8000bd0 <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	4413      	add	r3, r2
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b55      	cmp	r3, #85	@ 0x55
 8000bbe:	d109      	bne.n	8000bd4 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8000bc0:	687a      	ldr	r2, [r7, #4]
 8000bc2:	68b9      	ldr	r1, [r7, #8]
 8000bc4:	68f8      	ldr	r0, [r7, #12]
 8000bc6:	f7ff fefd 	bl	80009c4 <dispatch>
 8000bca:	e004      	b.n	8000bd6 <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8000bcc:	bf00      	nop
 8000bce:	e002      	b.n	8000bd6 <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8000bd0:	bf00      	nop
 8000bd2:	e000      	b.n	8000bd6 <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8000bd4:	bf00      	nop
}
 8000bd6:	3710      	adds	r7, #16
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <home_on_move_home>:
}
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af04      	add	r7, sp, #16
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8000be6:	4a08      	ldr	r2, [pc, #32]	@ (8000c08 <home_on_move_home+0x2c>)
 8000be8:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <home_on_move_home+0x30>)
 8000bea:	9302      	str	r3, [sp, #8]
 8000bec:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <home_on_move_home+0x34>)
 8000bee:	9301      	str	r3, [sp, #4]
 8000bf0:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <home_on_move_home+0x38>)
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	2003      	movs	r0, #3
 8000bfc:	f000 fc0c 	bl	8001418 <log_event_auto>
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	0800bac8 	.word	0x0800bac8
 8000c0c:	0800bae0 	.word	0x0800bae0
 8000c10:	0800bad4 	.word	0x0800bad4
 8000c14:	0800baf0 	.word	0x0800baf0

08000c18 <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b088      	sub	sp, #32
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
    if (!led)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d019      	beq.n	8000c5a <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 8000c26:	f107 030c 	add.w	r3, r7, #12
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	60da      	str	r2, [r3, #12]
 8000c34:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	889b      	ldrh	r3, [r3, #4]
 8000c3a:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8000c44:	2300      	movs	r3, #0
 8000c46:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f107 020c 	add.w	r2, r7, #12
 8000c50:	4611      	mov	r1, r2
 8000c52:	4618      	mov	r0, r3
 8000c54:	f002 fd62 	bl	800371c <HAL_GPIO_Init>
 8000c58:	e000      	b.n	8000c5c <led_gpio_config_output+0x44>
        return;
 8000c5a:	bf00      	nop
}
 8000c5c:	3720      	adds	r7, #32
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b088      	sub	sp, #32
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
    if (!led)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d01c      	beq.n	8000caa <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 8000c70:	f107 030c 	add.w	r3, r7, #12
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	889b      	ldrh	r3, [r3, #4]
 8000c84:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8000c86:	2302      	movs	r3, #2
 8000c88:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	689b      	ldr	r3, [r3, #8]
 8000c96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f107 020c 	add.w	r2, r7, #12
 8000ca0:	4611      	mov	r1, r2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f002 fd3a 	bl	800371c <HAL_GPIO_Init>
 8000ca8:	e000      	b.n	8000cac <led_gpio_config_pwm+0x4a>
        return;
 8000caa:	bf00      	nop
}
 8000cac:	3720      	adds	r7, #32
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
	...

08000cb4 <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b088      	sub	sp, #32
 8000cb8:	af02      	add	r7, sp, #8
 8000cba:	4603      	mov	r3, r0
 8000cbc:	71fb      	strb	r3, [r7, #7]
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	71bb      	strb	r3, [r7, #6]
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	733b      	strb	r3, [r7, #12]
 8000cca:	79bb      	ldrb	r3, [r7, #6]
 8000ccc:	737b      	strb	r3, [r7, #13]
 8000cce:	797b      	ldrb	r3, [r7, #5]
 8000cd0:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8000cd2:	f107 0110 	add.w	r1, r7, #16
 8000cd6:	f107 030c 	add.w	r3, r7, #12
 8000cda:	2207      	movs	r2, #7
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fd71 	bl	80007c4 <led_ctrl_resp_encoder>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d00c      	beq.n	8000d02 <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8000ce8:	4a12      	ldr	r2, [pc, #72]	@ (8000d34 <led_push_response+0x80>)
 8000cea:	4b13      	ldr	r3, [pc, #76]	@ (8000d38 <led_push_response+0x84>)
 8000cec:	9301      	str	r3, [sp, #4]
 8000cee:	4b13      	ldr	r3, [pc, #76]	@ (8000d3c <led_push_response+0x88>)
 8000cf0:	9300      	str	r3, [sp, #0]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	f06f 0201 	mvn.w	r2, #1
 8000cf8:	2164      	movs	r1, #100	@ 0x64
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	f000 fb8c 	bl	8001418 <log_event_auto>
 8000d00:	e014      	b.n	8000d2c <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8000d02:	f107 0310 	add.w	r3, r7, #16
 8000d06:	2107      	movs	r1, #7
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f000 feb7 	bl	8001a7c <app_resp_push>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d00b      	beq.n	8000d2c <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 8000d14:	4a07      	ldr	r2, [pc, #28]	@ (8000d34 <led_push_response+0x80>)
 8000d16:	4b0a      	ldr	r3, [pc, #40]	@ (8000d40 <led_push_response+0x8c>)
 8000d18:	9301      	str	r3, [sp, #4]
 8000d1a:	4b08      	ldr	r3, [pc, #32]	@ (8000d3c <led_push_response+0x88>)
 8000d1c:	9300      	str	r3, [sp, #0]
 8000d1e:	4613      	mov	r3, r2
 8000d20:	f06f 0203 	mvn.w	r2, #3
 8000d24:	2164      	movs	r1, #100	@ 0x64
 8000d26:	2001      	movs	r0, #1
 8000d28:	f000 fb76 	bl	8001418 <log_event_auto>
    }
}
 8000d2c:	3718      	adds	r7, #24
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	0800bafc 	.word	0x0800bafc
 8000d38:	0800bb00 	.word	0x0800bb00
 8000d3c:	0800bb1c 	.word	0x0800bb1c
 8000d40:	0800bb24 	.word	0x0800bb24

08000d44 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 8000d4a:	f004 f8ad 	bl	8004ea8 <HAL_RCC_GetPCLK2Freq>
 8000d4e:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 8000d50:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <led_timer_get_clock+0x34>)
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8000d58:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d005      	beq.n	8000d6c <led_timer_get_clock+0x28>
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d002      	beq.n	8000d6c <led_timer_get_clock+0x28>
        clk *= 2u;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8000d6c:	687b      	ldr	r3, [r7, #4]
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40021000 	.word	0x40021000

08000d7c <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8000d7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d80:	b094      	sub	sp, #80	@ 0x50
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	4603      	mov	r3, r0
 8000d86:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8000d88:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d101      	bne.n	8000d92 <led_compute_period_ticks+0x16>
        return 0u;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	e066      	b.n	8000e60 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 8000d92:	f7ff ffd7 	bl	8000d44 <led_timer_get_clock>
 8000d96:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8000d98:	4b34      	ldr	r3, [pc, #208]	@ (8000e6c <led_compute_period_ticks+0xf0>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8000da0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <led_compute_period_ticks+0x2e>
        return 0u;
 8000da6:	2300      	movs	r3, #0
 8000da8:	e05a      	b.n	8000e60 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8000daa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000dac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8000db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d101      	bne.n	8000dbe <led_compute_period_ticks+0x42>
        return 0u;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	e050      	b.n	8000e60 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 8000dbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	4698      	mov	r8, r3
 8000dc4:	4691      	mov	r9, r2
 8000dc6:	4642      	mov	r2, r8
 8000dc8:	464b      	mov	r3, r9
 8000dca:	1891      	adds	r1, r2, r2
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	415b      	adcs	r3, r3
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000dd6:	eb12 0408 	adds.w	r4, r2, r8
 8000dda:	eb43 0509 	adc.w	r5, r3, r9
 8000dde:	f04f 0200 	mov.w	r2, #0
 8000de2:	f04f 0300 	mov.w	r3, #0
 8000de6:	016b      	lsls	r3, r5, #5
 8000de8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000dec:	0162      	lsls	r2, r4, #5
 8000dee:	eb14 0a02 	adds.w	sl, r4, r2
 8000df2:	eb45 0b03 	adc.w	fp, r5, r3
 8000df6:	eb1a 0308 	adds.w	r3, sl, r8
 8000dfa:	603b      	str	r3, [r7, #0]
 8000dfc:	eb4b 0309 	adc.w	r3, fp, r9
 8000e00:	607b      	str	r3, [r7, #4]
 8000e02:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000e06:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 8000e0a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000e0c:	085b      	lsrs	r3, r3, #1
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	2200      	movs	r2, #0
 8000e14:	623b      	str	r3, [r7, #32]
 8000e16:	627a      	str	r2, [r7, #36]	@ 0x24
 8000e18:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000e1c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8000e20:	4621      	mov	r1, r4
 8000e22:	1889      	adds	r1, r1, r2
 8000e24:	61b9      	str	r1, [r7, #24]
 8000e26:	4629      	mov	r1, r5
 8000e28:	eb43 0101 	adc.w	r1, r3, r1
 8000e2c:	61f9      	str	r1, [r7, #28]
 8000e2e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000e30:	2200      	movs	r2, #0
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	617a      	str	r2, [r7, #20]
 8000e36:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000e3a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000e3e:	f7ff fa17 	bl	8000270 <__aeabi_uldivmod>
 8000e42:	4602      	mov	r2, r0
 8000e44:	460b      	mov	r3, r1
 8000e46:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 8000e4a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d305      	bcc.n	8000e5e <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 8000e52:	f04f 32ff 	mov.w	r2, #4294967295
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 8000e5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3750      	adds	r7, #80	@ 0x50
 8000e64:	46bd      	mov	sp, r7
 8000e66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000404 	.word	0x20000404

08000e70 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d101      	bne.n	8000e84 <led_apply_pwm+0x14>
        period_ticks = 1u;
 8000e80:	2301      	movs	r3, #1
 8000e82:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8000e84:	683a      	ldr	r2, [r7, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d901      	bls.n	8000e90 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d002      	beq.n	8000e9c <led_apply_pwm+0x2c>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	3b01      	subs	r3, #1
 8000e9a:	e000      	b.n	8000e9e <led_apply_pwm+0x2e>
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ecc <led_apply_pwm+0x5c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	68fa      	ldr	r2, [r7, #12]
 8000ea6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ea8:	4a08      	ldr	r2, [pc, #32]	@ (8000ecc <led_apply_pwm+0x5c>)
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 8000eae:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <led_apply_pwm+0x5c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	683a      	ldr	r2, [r7, #0]
 8000eb4:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	4804      	ldr	r0, [pc, #16]	@ (8000ecc <led_apply_pwm+0x5c>)
 8000eba:	f007 f97f 	bl	80081bc <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 8000ebe:	4a03      	ldr	r2, [pc, #12]	@ (8000ecc <led_apply_pwm+0x5c>)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	60d3      	str	r3, [r2, #12]
}
 8000ec4:	bf00      	nop
 8000ec6:	3710      	adds	r7, #16
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000404 	.word	0x20000404

08000ed0 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b088      	sub	sp, #32
 8000ed4:	af04      	add	r7, sp, #16
 8000ed6:	6078      	str	r0, [r7, #4]
    if (!led)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d029      	beq.n	8000f32 <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 8000ede:	f000 f913 	bl	8001108 <led_pwm_stop>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8000ee6:	7bfb      	ldrb	r3, [r7, #15]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00d      	beq.n	8000f08 <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8000eec:	4a13      	ldr	r2, [pc, #76]	@ (8000f3c <led_force_off+0x6c>)
 8000eee:	7bfb      	ldrb	r3, [r7, #15]
 8000ef0:	9302      	str	r3, [sp, #8]
 8000ef2:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <led_force_off+0x70>)
 8000ef4:	9301      	str	r3, [sp, #4]
 8000ef6:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <led_force_off+0x74>)
 8000ef8:	9300      	str	r3, [sp, #0]
 8000efa:	4613      	mov	r3, r2
 8000efc:	f06f 0203 	mvn.w	r2, #3
 8000f00:	2164      	movs	r1, #100	@ 0x64
 8000f02:	2001      	movs	r0, #1
 8000f04:	f000 fa88 	bl	8001418 <log_event_auto>
    }
    led_gpio_config_output(led);
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff fe85 	bl	8000c18 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6818      	ldr	r0, [r3, #0]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	889b      	ldrh	r3, [r3, #4]
 8000f16:	2200      	movs	r2, #0
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f002 ffb5 	bl	8003e88 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2200      	movs	r2, #0
 8000f22:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2200      	movs	r2, #0
 8000f28:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	735a      	strb	r2, [r3, #13]
 8000f30:	e000      	b.n	8000f34 <led_force_off+0x64>
        return;
 8000f32:	bf00      	nop
}
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	0800bafc 	.word	0x0800bafc
 8000f40:	0800bb3c 	.word	0x0800bb3c
 8000f44:	0800bb60 	.word	0x0800bb60

08000f48 <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af04      	add	r7, sp, #16
 8000f4e:	6078      	str	r0, [r7, #4]
    if (!led)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d029      	beq.n	8000faa <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 8000f56:	f000 f8d7 	bl	8001108 <led_pwm_stop>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d00d      	beq.n	8000f80 <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8000f64:	4a13      	ldr	r2, [pc, #76]	@ (8000fb4 <led_force_on+0x6c>)
 8000f66:	7bfb      	ldrb	r3, [r7, #15]
 8000f68:	9302      	str	r3, [sp, #8]
 8000f6a:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <led_force_on+0x70>)
 8000f6c:	9301      	str	r3, [sp, #4]
 8000f6e:	4b13      	ldr	r3, [pc, #76]	@ (8000fbc <led_force_on+0x74>)
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	4613      	mov	r3, r2
 8000f74:	f06f 0203 	mvn.w	r2, #3
 8000f78:	2164      	movs	r1, #100	@ 0x64
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	f000 fa4c 	bl	8001418 <log_event_auto>
    }
    led_gpio_config_output(led);
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f7ff fe49 	bl	8000c18 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6818      	ldr	r0, [r3, #0]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	889b      	ldrh	r3, [r3, #4]
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4619      	mov	r1, r3
 8000f92:	f002 ff79 	bl	8003e88 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2201      	movs	r2, #1
 8000f9a:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	735a      	strb	r2, [r3, #13]
 8000fa8:	e000      	b.n	8000fac <led_force_on+0x64>
        return;
 8000faa:	bf00      	nop
}
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	0800bafc 	.word	0x0800bafc
 8000fb8:	0800bb3c 	.word	0x0800bb3c
 8000fbc:	0800bb60 	.word	0x0800bb60

08000fc0 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af02      	add	r7, sp, #8
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d03c      	beq.n	800104c <led_force_blink+0x8c>
 8000fd2:	887b      	ldrh	r3, [r7, #2]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d039      	beq.n	800104c <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 8000fd8:	887b      	ldrh	r3, [r7, #2]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fece 	bl	8000d7c <led_compute_period_ticks>
 8000fe0:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d801      	bhi.n	8000fec <led_force_blink+0x2c>
        period_ticks = 2u;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ff2:	d902      	bls.n	8000ffa <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 8000ff4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ff8:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	085b      	lsrs	r3, r3, #1
 8000ffe:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff fe2e 	bl	8000c62 <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 8001006:	68b9      	ldr	r1, [r7, #8]
 8001008:	68f8      	ldr	r0, [r7, #12]
 800100a:	f7ff ff31 	bl	8000e70 <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 800100e:	f000 f85d 	bl	80010cc <led_pwm_start>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d00f      	beq.n	8001038 <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 8001018:	4a0e      	ldr	r2, [pc, #56]	@ (8001054 <led_force_blink+0x94>)
 800101a:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <led_force_blink+0x98>)
 800101c:	9301      	str	r3, [sp, #4]
 800101e:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <led_force_blink+0x9c>)
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	4613      	mov	r3, r2
 8001024:	f06f 0203 	mvn.w	r2, #3
 8001028:	2164      	movs	r1, #100	@ 0x64
 800102a:	2001      	movs	r0, #1
 800102c:	f000 f9f4 	bl	8001418 <log_event_auto>
        led_force_off(led);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff ff4d 	bl	8000ed0 <led_force_off>
        return;
 8001036:	e00a      	b.n	800104e <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2202      	movs	r2, #2
 800103c:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	887a      	ldrh	r2, [r7, #2]
 8001042:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2200      	movs	r2, #0
 8001048:	735a      	strb	r2, [r3, #13]
 800104a:	e000      	b.n	800104e <led_force_blink+0x8e>
        return;
 800104c:	bf00      	nop
}
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	0800bafc 	.word	0x0800bafc
 8001058:	0800bb68 	.word	0x0800bb68
 800105c:	0800bb60 	.word	0x0800bb60

08001060 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	460b      	mov	r3, r1
 800106a:	70fb      	strb	r3, [r7, #3]
 800106c:	4613      	mov	r3, r2
 800106e:	803b      	strh	r3, [r7, #0]
    if (!led)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d026      	beq.n	80010c4 <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 8001076:	78fb      	ldrb	r3, [r7, #3]
 8001078:	2b02      	cmp	r3, #2
 800107a:	d901      	bls.n	8001080 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 800107c:	2300      	movs	r3, #0
 800107e:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001080:	f3ef 8310 	mrs	r3, PRIMASK
 8001084:	60bb      	str	r3, [r7, #8]
  return(result);
 8001086:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 8001088:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800108a:	b672      	cpsid	i
}
 800108c:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 800108e:	78fb      	ldrb	r3, [r7, #3]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d103      	bne.n	800109c <led_apply_config+0x3c>
        led_force_on(led);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff ff57 	bl	8000f48 <led_force_on>
 800109a:	e00e      	b.n	80010ba <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 800109c:	78fb      	ldrb	r3, [r7, #3]
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d108      	bne.n	80010b4 <led_apply_config+0x54>
 80010a2:	883b      	ldrh	r3, [r7, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d005      	beq.n	80010b4 <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 80010a8:	883b      	ldrh	r3, [r7, #0]
 80010aa:	4619      	mov	r1, r3
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ff87 	bl	8000fc0 <led_force_blink>
 80010b2:	e002      	b.n	80010ba <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f7ff ff0b 	bl	8000ed0 <led_force_off>
    }

    if (primask == 0u) {
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d102      	bne.n	80010c6 <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 80010c0:	b662      	cpsie	i
}
 80010c2:	e000      	b.n	80010c6 <led_apply_config+0x66>
        return;
 80010c4:	bf00      	nop
        __enable_irq();
    }
}
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 80010d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001100 <led_pwm_start+0x34>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <led_pwm_start+0x12>
        return HAL_OK;
 80010da:	2300      	movs	r3, #0
 80010dc:	e00c      	b.n	80010f8 <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80010de:	2100      	movs	r1, #0
 80010e0:	4808      	ldr	r0, [pc, #32]	@ (8001104 <led_pwm_start+0x38>)
 80010e2:	f006 f86f 	bl	80071c4 <HAL_TIM_PWM_Start>
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d102      	bne.n	80010f6 <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 80010f0:	4b03      	ldr	r3, [pc, #12]	@ (8001100 <led_pwm_start+0x34>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
    }
    return st;
 80010f6:	79fb      	ldrb	r3, [r7, #7]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	200000b8 	.word	0x200000b8
 8001104:	20000404 	.word	0x20000404

08001108 <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 800110e:	4b17      	ldr	r3, [pc, #92]	@ (800116c <led_pwm_stop+0x64>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <led_pwm_stop+0x12>
        return HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	e024      	b.n	8001164 <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 800111a:	2100      	movs	r1, #0
 800111c:	4814      	ldr	r0, [pc, #80]	@ (8001170 <led_pwm_stop+0x68>)
 800111e:	f006 fa01 	bl	8007524 <HAL_TIM_PWM_Stop>
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d11a      	bne.n	8001162 <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 800112c:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <led_pwm_stop+0x68>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	6a1a      	ldr	r2, [r3, #32]
 8001132:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001136:	4013      	ands	r3, r2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d10f      	bne.n	800115c <led_pwm_stop+0x54>
 800113c:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <led_pwm_stop+0x68>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6a1a      	ldr	r2, [r3, #32]
 8001142:	f240 4344 	movw	r3, #1092	@ 0x444
 8001146:	4013      	ands	r3, r2
 8001148:	2b00      	cmp	r3, #0
 800114a:	d107      	bne.n	800115c <led_pwm_stop+0x54>
 800114c:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <led_pwm_stop+0x68>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	4b07      	ldr	r3, [pc, #28]	@ (8001170 <led_pwm_stop+0x68>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f022 0201 	bic.w	r2, r2, #1
 800115a:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 800115c:	4b03      	ldr	r3, [pc, #12]	@ (800116c <led_pwm_stop+0x64>)
 800115e:	2200      	movs	r2, #0
 8001160:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8001162:	79fb      	ldrb	r3, [r7, #7]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	200000b8 	.word	0x200000b8
 8001170:	20000404 	.word	0x20000404

08001174 <led_on_led_ctrl>:
    }

    led_force_off(&g_leds[0]);
}

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8001174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001176:	b097      	sub	sp, #92	@ 0x5c
 8001178:	af0a      	add	r7, sp, #40	@ 0x28
 800117a:	6178      	str	r0, [r7, #20]
 800117c:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	2b00      	cmp	r3, #0
 8001182:	f000 80d2 	beq.w	800132a <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	2b08      	cmp	r3, #8
 800118a:	d902      	bls.n	8001192 <led_on_led_ctrl+0x1e>
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001190:	d90e      	bls.n	80011b0 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 8001192:	4a68      	ldr	r2, [pc, #416]	@ (8001334 <led_on_led_ctrl+0x1c0>)
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	9302      	str	r3, [sp, #8]
 8001198:	4b67      	ldr	r3, [pc, #412]	@ (8001338 <led_on_led_ctrl+0x1c4>)
 800119a:	9301      	str	r3, [sp, #4]
 800119c:	4b67      	ldr	r3, [pc, #412]	@ (800133c <led_on_led_ctrl+0x1c8>)
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	4613      	mov	r3, r2
 80011a2:	f06f 0203 	mvn.w	r2, #3
 80011a6:	2164      	movs	r1, #100	@ 0x64
 80011a8:	2001      	movs	r0, #1
 80011aa:	f000 f935 	bl	8001418 <log_event_auto>
        return;
 80011ae:	e0bd      	b.n	800132c <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 80011b0:	f107 031c 	add.w	r3, r7, #28
 80011b4:	461a      	mov	r2, r3
 80011b6:	6939      	ldr	r1, [r7, #16]
 80011b8:	6978      	ldr	r0, [r7, #20]
 80011ba:	f7ff fa55 	bl	8000668 <led_ctrl_req_decoder>
 80011be:	4603      	mov	r3, r0
 80011c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 80011c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d00f      	beq.n	80011ec <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 80011cc:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80011d0:	4958      	ldr	r1, [pc, #352]	@ (8001334 <led_on_led_ctrl+0x1c0>)
 80011d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	4b59      	ldr	r3, [pc, #356]	@ (8001340 <led_on_led_ctrl+0x1cc>)
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	4b59      	ldr	r3, [pc, #356]	@ (8001344 <led_on_led_ctrl+0x1d0>)
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	460b      	mov	r3, r1
 80011e2:	2164      	movs	r1, #100	@ 0x64
 80011e4:	2001      	movs	r0, #1
 80011e6:	f000 f917 	bl	8001418 <log_event_auto>
        return;
 80011ea:	e09f      	b.n	800132c <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 80011ec:	7f7b      	ldrb	r3, [r7, #29]
 80011ee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 80011f2:	2301      	movs	r3, #1
 80011f4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 80011f8:	2300      	movs	r3, #0
 80011fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 80011fe:	2300      	movs	r3, #0
 8001200:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001204:	2300      	movs	r3, #0
 8001206:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001208:	e02d      	b.n	8001266 <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 800120a:	2301      	movs	r3, #1
 800120c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8001210:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001214:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001218:	4013      	ands	r3, r2
 800121a:	b2db      	uxtb	r3, r3
 800121c:	2b00      	cmp	r3, #0
 800121e:	d01e      	beq.n	800125e <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 8001220:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001224:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001228:	4313      	orrs	r3, r2
 800122a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 800122e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001230:	011b      	lsls	r3, r3, #4
 8001232:	4a45      	ldr	r2, [pc, #276]	@ (8001348 <led_on_led_ctrl+0x1d4>)
 8001234:	1898      	adds	r0, r3, r2
 8001236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	3320      	adds	r3, #32
 800123c:	f107 0210 	add.w	r2, r7, #16
 8001240:	4413      	add	r3, r2
 8001242:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 8001246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	3320      	adds	r3, #32
 800124c:	f107 0210 	add.w	r2, r7, #16
 8001250:	4413      	add	r3, r2
 8001252:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001256:	461a      	mov	r2, r3
 8001258:	f7ff ff02 	bl	8001060 <led_apply_config>
 800125c:	e000      	b.n	8001260 <led_on_led_ctrl+0xec>
            continue;
 800125e:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001262:	3301      	adds	r3, #1
 8001264:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001268:	2b00      	cmp	r3, #0
 800126a:	d0ce      	beq.n	800120a <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 800126c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001270:	43db      	mvns	r3, r3
 8001272:	b2da      	uxtb	r2, r3
 8001274:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001278:	4013      	ands	r3, r2
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	d003      	beq.n	8001288 <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 8001280:	2301      	movs	r3, #1
 8001282:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001286:	e00a      	b.n	800129e <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 8001288:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800128c:	2b00      	cmp	r3, #0
 800128e:	d106      	bne.n	800129e <led_on_led_ctrl+0x12a>
 8001290:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001294:	2b00      	cmp	r3, #0
 8001296:	d002      	beq.n	800129e <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 8001298:	2301      	movs	r3, #1
 800129a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 800129e:	7f3b      	ldrb	r3, [r7, #28]
 80012a0:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80012a4:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fd03 	bl	8000cb4 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 80012ae:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80012b2:	4e20      	ldr	r6, [pc, #128]	@ (8001334 <led_on_led_ctrl+0x1c0>)
 80012b4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80012b8:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80012bc:	4b22      	ldr	r3, [pc, #136]	@ (8001348 <led_on_led_ctrl+0x1d4>)
 80012be:	7b1b      	ldrb	r3, [r3, #12]
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	4b21      	ldr	r3, [pc, #132]	@ (8001348 <led_on_led_ctrl+0x1d4>)
 80012c4:	89db      	ldrh	r3, [r3, #14]
 80012c6:	4821      	ldr	r0, [pc, #132]	@ (800134c <led_on_led_ctrl+0x1d8>)
 80012c8:	fba0 0303 	umull	r0, r3, r0, r3
 80012cc:	095b      	lsrs	r3, r3, #5
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001348 <led_on_led_ctrl+0x1d4>)
 80012d4:	89db      	ldrh	r3, [r3, #14]
 80012d6:	481d      	ldr	r0, [pc, #116]	@ (800134c <led_on_led_ctrl+0x1d8>)
 80012d8:	fba0 5003 	umull	r5, r0, r0, r3
 80012dc:	0940      	lsrs	r0, r0, #5
 80012de:	2564      	movs	r5, #100	@ 0x64
 80012e0:	fb05 f000 	mul.w	r0, r5, r0
 80012e4:	1a1b      	subs	r3, r3, r0
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	461d      	mov	r5, r3
 80012ea:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <led_on_led_ctrl+0x1d4>)
 80012ec:	7b5b      	ldrb	r3, [r3, #13]
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <led_on_led_ctrl+0x1dc>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012f6:	3301      	adds	r3, #1
 80012f8:	4815      	ldr	r0, [pc, #84]	@ (8001350 <led_on_led_ctrl+0x1dc>)
 80012fa:	6800      	ldr	r0, [r0, #0]
 80012fc:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80012fe:	9009      	str	r0, [sp, #36]	@ 0x24
 8001300:	9308      	str	r3, [sp, #32]
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	9007      	str	r0, [sp, #28]
 8001306:	9506      	str	r5, [sp, #24]
 8001308:	68b8      	ldr	r0, [r7, #8]
 800130a:	9005      	str	r0, [sp, #20]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	9304      	str	r3, [sp, #16]
 8001310:	9103      	str	r1, [sp, #12]
 8001312:	9202      	str	r2, [sp, #8]
 8001314:	4b0f      	ldr	r3, [pc, #60]	@ (8001354 <led_on_led_ctrl+0x1e0>)
 8001316:	9301      	str	r3, [sp, #4]
 8001318:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <led_on_led_ctrl+0x1e4>)
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	4633      	mov	r3, r6
 800131e:	4622      	mov	r2, r4
 8001320:	2102      	movs	r1, #2
 8001322:	2001      	movs	r0, #1
 8001324:	f000 f878 	bl	8001418 <log_event_auto>
 8001328:	e000      	b.n	800132c <led_on_led_ctrl+0x1b8>
        return;
 800132a:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
}
 800132c:	3734      	adds	r7, #52	@ 0x34
 800132e:	46bd      	mov	sp, r7
 8001330:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001332:	bf00      	nop
 8001334:	0800bafc 	.word	0x0800bafc
 8001338:	0800bbd4 	.word	0x0800bbd4
 800133c:	0800bbf0 	.word	0x0800bbf0
 8001340:	0800bbf4 	.word	0x0800bbf4
 8001344:	0800bc18 	.word	0x0800bc18
 8001348:	20000000 	.word	0x20000000
 800134c:	51eb851f 	.word	0x51eb851f
 8001350:	20000404 	.word	0x20000404
 8001354:	0800bc20 	.word	0x0800bc20
 8001358:	0800bc70 	.word	0x0800bc70

0800135c <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	603a      	str	r2, [r7, #0]
 8001366:	71fb      	strb	r3, [r7, #7]
 8001368:	460b      	mov	r3, r1
 800136a:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 800136c:	79f9      	ldrb	r1, [r7, #7]
 800136e:	79ba      	ldrb	r2, [r7, #6]
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	4803      	ldr	r0, [pc, #12]	@ (8001380 <log_event_ids+0x24>)
 8001374:	f009 fbec 	bl	800ab50 <iprintf>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	0800bc78 	.word	0x0800bc78

08001384 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <log_event_names+0x16>
 8001396:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <log_event_names+0x40>)
 8001398:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d101      	bne.n	80013a4 <log_event_names+0x20>
 80013a0:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <log_event_names+0x40>)
 80013a2:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d101      	bne.n	80013ae <log_event_names+0x2a>
 80013aa:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <log_event_names+0x40>)
 80013ac:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68ba      	ldr	r2, [r7, #8]
 80013b2:	68f9      	ldr	r1, [r7, #12]
 80013b4:	4804      	ldr	r0, [pc, #16]	@ (80013c8 <log_event_names+0x44>)
 80013b6:	f009 fbcb 	bl	800ab50 <iprintf>
}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	0800bc98 	.word	0x0800bc98
 80013c8:	0800bc9c 	.word	0x0800bc9c

080013cc <_write>:

// Mantém _write exatamente igual: utilizado pelo printf para enviar à USART1.
int _write(int fd, char *ptr, int len) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d002      	beq.n	80013e4 <_write+0x18>
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d111      	bne.n	8001408 <_write+0x3c>
      hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	f04f 33ff 	mov.w	r3, #4294967295
 80013ec:	68b9      	ldr	r1, [r7, #8]
 80013ee:	4809      	ldr	r0, [pc, #36]	@ (8001414 <_write+0x48>)
 80013f0:	f008 fb50 	bl	8009a94 <HAL_UART_Transmit>
 80013f4:	4603      	mov	r3, r0
 80013f6:	75fb      	strb	r3, [r7, #23]
      if (hstatus == HAL_OK)
 80013f8:	7dfb      	ldrb	r3, [r7, #23]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d101      	bne.n	8001402 <_write+0x36>
        return len;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	e004      	b.n	800140c <_write+0x40>
      else
        return -1;
 8001402:	f04f 33ff 	mov.w	r3, #4294967295
 8001406:	e001      	b.n	800140c <_write+0x40>
    }
    return -1;
 8001408:	f04f 33ff 	mov.w	r3, #4294967295
}
 800140c:	4618      	mov	r0, r3
 800140e:	3718      	adds	r7, #24
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000450 	.word	0x20000450

08001418 <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8001418:	b580      	push	{r7, lr}
 800141a:	b0a8      	sub	sp, #160	@ 0xa0
 800141c:	af00      	add	r7, sp, #0
 800141e:	60ba      	str	r2, [r7, #8]
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	4603      	mov	r3, r0
 8001424:	73fb      	strb	r3, [r7, #15]
 8001426:	460b      	mov	r3, r1
 8001428:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 800142a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800142e:	2b00      	cmp	r3, #0
 8001430:	d010      	beq.n	8001454 <log_event_auto+0x3c>
 8001432:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d00b      	beq.n	8001454 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 800143c:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001440:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8001442:	f107 0018 	add.w	r0, r7, #24
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800144c:	2180      	movs	r1, #128	@ 0x80
 800144e:	f009 fc03 	bl	800ac58 <vsniprintf>
    if(fmt && fmt[0]){
 8001452:	e003      	b.n	800145c <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8001454:	233f      	movs	r3, #63	@ 0x3f
 8001456:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8001458:	2300      	movs	r3, #0
 800145a:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <log_event_auto+0x4e>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	e000      	b.n	8001468 <log_event_auto+0x50>
 8001466:	4b0d      	ldr	r3, [pc, #52]	@ (800149c <log_event_auto+0x84>)
 8001468:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 800146c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001470:	2b00      	cmp	r3, #0
 8001472:	d002      	beq.n	800147a <log_event_auto+0x62>
 8001474:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001478:	e000      	b.n	800147c <log_event_auto+0x64>
 800147a:	4b08      	ldr	r3, [pc, #32]	@ (800149c <log_event_auto+0x84>)
 800147c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8001480:	f107 0318 	add.w	r3, r7, #24
 8001484:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001488:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800148c:	4804      	ldr	r0, [pc, #16]	@ (80014a0 <log_event_auto+0x88>)
 800148e:	f009 fb5f 	bl	800ab50 <iprintf>
}
 8001492:	bf00      	nop
 8001494:	37a0      	adds	r7, #160	@ 0xa0
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	0800bc98 	.word	0x0800bc98
 80014a0:	0800bc9c 	.word	0x0800bc9c

080014a4 <motion_on_move_queue_add>:
void motion_on_tim6_tick(void) { /* DDA feed aqui futuramente */
}
void motion_on_tim7_tick(void) { /* Atualização de status/PID aqui futuramente */
}

void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af04      	add	r7, sp, #16
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	if (g_status.state == MOTION_IDLE)
 80014ae:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <motion_on_move_queue_add+0x50>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d102      	bne.n	80014be <motion_on_move_queue_add+0x1a>
		g_status.state = MOTION_QUEUED;
 80014b8:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <motion_on_move_queue_add+0x50>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
	g_status.queue_depth++;
 80014be:	4b0d      	ldr	r3, [pc, #52]	@ (80014f4 <motion_on_move_queue_add+0x50>)
 80014c0:	785b      	ldrb	r3, [r3, #1]
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	3301      	adds	r3, #1
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <motion_on_move_queue_add+0x50>)
 80014ca:	705a      	strb	r2, [r3, #1]

	LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_add", "queue_depth=%u", (unsigned)g_status.queue_depth);
 80014cc:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <motion_on_move_queue_add+0x54>)
 80014ce:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <motion_on_move_queue_add+0x50>)
 80014d0:	785b      	ldrb	r3, [r3, #1]
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	9302      	str	r3, [sp, #8]
 80014d6:	4b09      	ldr	r3, [pc, #36]	@ (80014fc <motion_on_move_queue_add+0x58>)
 80014d8:	9301      	str	r3, [sp, #4]
 80014da:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <motion_on_move_queue_add+0x5c>)
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	4613      	mov	r3, r2
 80014e0:	2200      	movs	r2, #0
 80014e2:	2101      	movs	r1, #1
 80014e4:	2002      	movs	r0, #2
 80014e6:	f7ff ff97 	bl	8001418 <log_event_auto>
}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200000bc 	.word	0x200000bc
 80014f8:	0800bcc0 	.word	0x0800bcc0
 80014fc:	0800bcd8 	.word	0x0800bcd8
 8001500:	0800bce8 	.word	0x0800bce8

08001504 <motion_on_move_queue_status>:
void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af04      	add	r7, sp, #16
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;

	LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status", "queue_depth=%u,state=%u", (unsigned)g_status.queue_depth, (unsigned)g_status.state);
 800150e:	4a0c      	ldr	r2, [pc, #48]	@ (8001540 <motion_on_move_queue_status+0x3c>)
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <motion_on_move_queue_status+0x40>)
 8001512:	785b      	ldrb	r3, [r3, #1]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	4619      	mov	r1, r3
 8001518:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <motion_on_move_queue_status+0x40>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	b2db      	uxtb	r3, r3
 800151e:	9303      	str	r3, [sp, #12]
 8001520:	9102      	str	r1, [sp, #8]
 8001522:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <motion_on_move_queue_status+0x44>)
 8001524:	9301      	str	r3, [sp, #4]
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <motion_on_move_queue_status+0x48>)
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	4613      	mov	r3, r2
 800152c:	2200      	movs	r2, #0
 800152e:	2101      	movs	r1, #1
 8001530:	2002      	movs	r0, #2
 8001532:	f7ff ff71 	bl	8001418 <log_event_auto>
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	0800bcc0 	.word	0x0800bcc0
 8001544:	200000bc 	.word	0x200000bc
 8001548:	0800bcf4 	.word	0x0800bcf4
 800154c:	0800bd0c 	.word	0x0800bd0c

08001550 <motion_on_start_move>:
void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af04      	add	r7, sp, #16
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	if (g_status.queue_depth)
 800155a:	4b10      	ldr	r3, [pc, #64]	@ (800159c <motion_on_start_move+0x4c>)
 800155c:	785b      	ldrb	r3, [r3, #1]
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <motion_on_start_move+0x1a>
		g_status.state = MOTION_RUNNING;
 8001564:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <motion_on_start_move+0x4c>)
 8001566:	2202      	movs	r2, #2
 8001568:	701a      	strb	r2, [r3, #0]

	LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", "%s", (g_status.state == MOTION_RUNNING ? "running" : "ignored"));
 800156a:	4a0d      	ldr	r2, [pc, #52]	@ (80015a0 <motion_on_start_move+0x50>)
 800156c:	4b0b      	ldr	r3, [pc, #44]	@ (800159c <motion_on_start_move+0x4c>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d101      	bne.n	800157a <motion_on_start_move+0x2a>
 8001576:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <motion_on_start_move+0x54>)
 8001578:	e000      	b.n	800157c <motion_on_start_move+0x2c>
 800157a:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <motion_on_start_move+0x58>)
 800157c:	9302      	str	r3, [sp, #8]
 800157e:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <motion_on_start_move+0x5c>)
 8001580:	9301      	str	r3, [sp, #4]
 8001582:	4b0b      	ldr	r3, [pc, #44]	@ (80015b0 <motion_on_start_move+0x60>)
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	4613      	mov	r3, r2
 8001588:	2200      	movs	r2, #0
 800158a:	2102      	movs	r1, #2
 800158c:	2002      	movs	r0, #2
 800158e:	f7ff ff43 	bl	8001418 <log_event_auto>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	200000bc 	.word	0x200000bc
 80015a0:	0800bcc0 	.word	0x0800bcc0
 80015a4:	0800bd1c 	.word	0x0800bd1c
 80015a8:	0800bd24 	.word	0x0800bd24
 80015ac:	0800bccc 	.word	0x0800bccc
 80015b0:	0800bd2c 	.word	0x0800bd2c

080015b4 <motion_on_move_end>:
void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af04      	add	r7, sp, #16
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	g_status.state = MOTION_STOPPING;
 80015be:	4b0a      	ldr	r3, [pc, #40]	@ (80015e8 <motion_on_move_end+0x34>)
 80015c0:	2204      	movs	r2, #4
 80015c2:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopping");
 80015c4:	4a09      	ldr	r2, [pc, #36]	@ (80015ec <motion_on_move_end+0x38>)
 80015c6:	4b0a      	ldr	r3, [pc, #40]	@ (80015f0 <motion_on_move_end+0x3c>)
 80015c8:	9302      	str	r3, [sp, #8]
 80015ca:	4b0a      	ldr	r3, [pc, #40]	@ (80015f4 <motion_on_move_end+0x40>)
 80015cc:	9301      	str	r3, [sp, #4]
 80015ce:	4b0a      	ldr	r3, [pc, #40]	@ (80015f8 <motion_on_move_end+0x44>)
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	4613      	mov	r3, r2
 80015d4:	2200      	movs	r2, #0
 80015d6:	2102      	movs	r1, #2
 80015d8:	2002      	movs	r0, #2
 80015da:	f7ff ff1d 	bl	8001418 <log_event_auto>
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200000bc 	.word	0x200000bc
 80015ec:	0800bcc0 	.word	0x0800bcc0
 80015f0:	0800bd38 	.word	0x0800bd38
 80015f4:	0800bccc 	.word	0x0800bccc
 80015f8:	0800bd44 	.word	0x0800bd44

080015fc <probe_on_move_probe_level>:
}
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af04      	add	r7, sp, #16
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 8001606:	4a08      	ldr	r2, [pc, #32]	@ (8001628 <probe_on_move_probe_level+0x2c>)
 8001608:	4b08      	ldr	r3, [pc, #32]	@ (800162c <probe_on_move_probe_level+0x30>)
 800160a:	9302      	str	r3, [sp, #8]
 800160c:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <probe_on_move_probe_level+0x34>)
 800160e:	9301      	str	r3, [sp, #4]
 8001610:	4b08      	ldr	r3, [pc, #32]	@ (8001634 <probe_on_move_probe_level+0x38>)
 8001612:	9300      	str	r3, [sp, #0]
 8001614:	4613      	mov	r3, r2
 8001616:	2200      	movs	r2, #0
 8001618:	2101      	movs	r1, #1
 800161a:	2004      	movs	r0, #4
 800161c:	f7ff fefc 	bl	8001418 <log_event_auto>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	0800bd50 	.word	0x0800bd50
 800162c:	0800bd68 	.word	0x0800bd68
 8001630:	0800bd5c 	.word	0x0800bd5c
 8001634:	0800bd78 	.word	0x0800bd78

08001638 <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8001644:	6879      	ldr	r1, [r7, #4]
 8001646:	68b8      	ldr	r0, [r7, #8]
 8001648:	f7ff ff2c 	bl	80014a4 <motion_on_move_queue_add>
}
 800164c:	bf00      	nop
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8001660:	6879      	ldr	r1, [r7, #4]
 8001662:	68b8      	ldr	r0, [r7, #8]
 8001664:	f7ff ff4e 	bl	8001504 <motion_on_move_queue_status>
}
 8001668:	bf00      	nop
 800166a:	3710      	adds	r7, #16
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 800167c:	6879      	ldr	r1, [r7, #4]
 800167e:	68b8      	ldr	r0, [r7, #8]
 8001680:	f7ff ff66 	bl	8001550 <motion_on_start_move>
}
 8001684:	bf00      	nop
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 8001698:	6879      	ldr	r1, [r7, #4]
 800169a:	68b8      	ldr	r0, [r7, #8]
 800169c:	f7ff fa9e 	bl	8000bdc <home_on_move_home>
}
 80016a0:	bf00      	nop
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 80016b4:	6879      	ldr	r1, [r7, #4]
 80016b6:	68b8      	ldr	r0, [r7, #8]
 80016b8:	f7ff ffa0 	bl	80015fc <probe_on_move_probe_level>
}
 80016bc:	bf00      	nop
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 80016d0:	6879      	ldr	r1, [r7, #4]
 80016d2:	68b8      	ldr	r0, [r7, #8]
 80016d4:	f7ff ff6e 	bl	80015b4 <motion_on_move_end>
}
 80016d8:	bf00      	nop
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 80016ec:	6879      	ldr	r1, [r7, #4]
 80016ee:	68b8      	ldr	r0, [r7, #8]
 80016f0:	f7ff fd40 	bl	8001174 <led_on_led_ctrl>
}
 80016f4:	bf00      	nop
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
	(void) r;
	(void) f;
	(void) l; /* opcional */
}
 8001708:	bf00      	nop
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 8001720:	bf00      	nop
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
	if (!h)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d01b      	beq.n	8001772 <services_register_handlers+0x46>
		return;
	h->on_move_queue_add = h_move_queue_add;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a10      	ldr	r2, [pc, #64]	@ (8001780 <services_register_handlers+0x54>)
 800173e:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a10      	ldr	r2, [pc, #64]	@ (8001784 <services_register_handlers+0x58>)
 8001744:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a0f      	ldr	r2, [pc, #60]	@ (8001788 <services_register_handlers+0x5c>)
 800174a:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a0f      	ldr	r2, [pc, #60]	@ (800178c <services_register_handlers+0x60>)
 8001750:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a0e      	ldr	r2, [pc, #56]	@ (8001790 <services_register_handlers+0x64>)
 8001756:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	4a0e      	ldr	r2, [pc, #56]	@ (8001794 <services_register_handlers+0x68>)
 800175c:	615a      	str	r2, [r3, #20]
	h->on_led_ctrl = h_led_ctrl;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a0d      	ldr	r2, [pc, #52]	@ (8001798 <services_register_handlers+0x6c>)
 8001762:	619a      	str	r2, [r3, #24]
	h->on_fpga_status = h_fpga_status;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a0d      	ldr	r2, [pc, #52]	@ (800179c <services_register_handlers+0x70>)
 8001768:	61da      	str	r2, [r3, #28]
	h->on_test_hello = h_test_hello;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4a0c      	ldr	r2, [pc, #48]	@ (80017a0 <services_register_handlers+0x74>)
 800176e:	621a      	str	r2, [r3, #32]
 8001770:	e000      	b.n	8001774 <services_register_handlers+0x48>
		return;
 8001772:	bf00      	nop
}
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	08001639 	.word	0x08001639
 8001784:	08001655 	.word	0x08001655
 8001788:	08001671 	.word	0x08001671
 800178c:	0800168d 	.word	0x0800168d
 8001790:	080016a9 	.word	0x080016a9
 8001794:	080016c5 	.word	0x080016c5
 8001798:	080016e1 	.word	0x080016e1
 800179c:	080016fd 	.word	0x080016fd
 80017a0:	08001715 	.word	0x08001715

080017a4 <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 80017ac:	2216      	movs	r2, #22
 80017ae:	2100      	movs	r1, #0
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f009 fa5f 	bl	800ac74 <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	3316      	adds	r3, #22
 80017ba:	2214      	movs	r2, #20
 80017bc:	21a5      	movs	r1, #165	@ 0xa5
 80017be:	4618      	mov	r0, r3
 80017c0:	f009 fa58 	bl	800ac74 <memset>
}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	e00b      	b.n	80017f6 <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	4413      	add	r3, r2
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	78fa      	ldrb	r2, [r7, #3]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d001      	beq.n	80017f0 <is_fill42+0x24>
 80017ec:	2300      	movs	r3, #0
 80017ee:	e006      	b.n	80017fe <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	3301      	adds	r3, #1
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2b29      	cmp	r3, #41	@ 0x29
 80017fa:	d9f0      	bls.n	80017de <is_fill42+0x12>
    return 1;
 80017fc:	2301      	movs	r3, #1
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 800180a:	b480      	push	{r7}
 800180c:	b087      	sub	sp, #28
 800180e:	af00      	add	r7, sp, #0
 8001810:	60f8      	str	r0, [r7, #12]
 8001812:	60b9      	str	r1, [r7, #8]
 8001814:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 800181a:	e002      	b.n	8001822 <find_frame+0x18>
 800181c:	8afb      	ldrh	r3, [r7, #22]
 800181e:	3301      	adds	r3, #1
 8001820:	82fb      	strh	r3, [r7, #22]
 8001822:	8afb      	ldrh	r3, [r7, #22]
 8001824:	2b29      	cmp	r3, #41	@ 0x29
 8001826:	d805      	bhi.n	8001834 <find_frame+0x2a>
 8001828:	8afb      	ldrh	r3, [r7, #22]
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	4413      	add	r3, r2
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2baa      	cmp	r3, #170	@ 0xaa
 8001832:	d1f3      	bne.n	800181c <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 8001834:	8afb      	ldrh	r3, [r7, #22]
 8001836:	2b29      	cmp	r3, #41	@ 0x29
 8001838:	d901      	bls.n	800183e <find_frame+0x34>
 800183a:	2300      	movs	r3, #0
 800183c:	e01d      	b.n	800187a <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 800183e:	8afb      	ldrh	r3, [r7, #22]
 8001840:	3301      	adds	r3, #1
 8001842:	82bb      	strh	r3, [r7, #20]
 8001844:	e015      	b.n	8001872 <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 8001846:	8abb      	ldrh	r3, [r7, #20]
 8001848:	68fa      	ldr	r2, [r7, #12]
 800184a:	4413      	add	r3, r2
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b55      	cmp	r3, #85	@ 0x55
 8001850:	d10c      	bne.n	800186c <find_frame+0x62>
            *off = i;
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	8afa      	ldrh	r2, [r7, #22]
 8001856:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8001858:	8aba      	ldrh	r2, [r7, #20]
 800185a:	8afb      	ldrh	r3, [r7, #22]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	b29b      	uxth	r3, r3
 8001860:	3301      	adds	r3, #1
 8001862:	b29a      	uxth	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	801a      	strh	r2, [r3, #0]
            return 1;
 8001868:	2301      	movs	r3, #1
 800186a:	e006      	b.n	800187a <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 800186c:	8abb      	ldrh	r3, [r7, #20]
 800186e:	3301      	adds	r3, #1
 8001870:	82bb      	strh	r3, [r7, #20]
 8001872:	8abb      	ldrh	r3, [r7, #20]
 8001874:	2b29      	cmp	r3, #41	@ 0x29
 8001876:	d9e6      	bls.n	8001846 <find_frame+0x3c>
        }
    }
    return 0;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	371c      	adds	r7, #28
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08e      	sub	sp, #56	@ 0x38
 800188c:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8001892:	4b21      	ldr	r3, [pc, #132]	@ (8001918 <prepare_next_tx+0x90>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d106      	bne.n	80018a8 <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 800189a:	4820      	ldr	r0, [pc, #128]	@ (800191c <prepare_next_tx+0x94>)
 800189c:	f7ff ff82 	bl	80017a4 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 80018a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001920 <prepare_next_tx+0x98>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
 80018a6:	e034      	b.n	8001912 <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 80018a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <prepare_next_tx+0x90>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	1d39      	adds	r1, r7, #4
 80018ae:	222a      	movs	r2, #42	@ 0x2a
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff f817 	bl	80008e4 <resp_fifo_pop>
 80018b6:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 80018b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	dd23      	ble.n	8001906 <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 80018be:	222a      	movs	r2, #42	@ 0x2a
 80018c0:	2100      	movs	r1, #0
 80018c2:	4816      	ldr	r0, [pc, #88]	@ (800191c <prepare_next_tx+0x94>)
 80018c4:	f009 f9d6 	bl	800ac74 <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 80018c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ca:	2b14      	cmp	r3, #20
 80018cc:	dc02      	bgt.n	80018d4 <prepare_next_tx+0x4c>
 80018ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	e000      	b.n	80018d6 <prepare_next_tx+0x4e>
 80018d4:	2314      	movs	r3, #20
 80018d6:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 80018d8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80018da:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 80018de:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 80018e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 80018ea:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80018ec:	4a0b      	ldr	r2, [pc, #44]	@ (800191c <prepare_next_tx+0x94>)
 80018ee:	1898      	adds	r0, r3, r2
 80018f0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80018f2:	1d3a      	adds	r2, r7, #4
 80018f4:	4413      	add	r3, r2
 80018f6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80018f8:	4619      	mov	r1, r3
 80018fa:	f009 fa46 	bl	800ad8a <memcpy>
        g_state = APP_SPI_PENDING;
 80018fe:	4b08      	ldr	r3, [pc, #32]	@ (8001920 <prepare_next_tx+0x98>)
 8001900:	2202      	movs	r2, #2
 8001902:	701a      	strb	r2, [r3, #0]
 8001904:	e005      	b.n	8001912 <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8001906:	4805      	ldr	r0, [pc, #20]	@ (800191c <prepare_next_tx+0x94>)
 8001908:	f7ff ff4c 	bl	80017a4 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 800190c:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <prepare_next_tx+0x98>)
 800190e:	2200      	movs	r2, #0
 8001910:	701a      	strb	r2, [r3, #0]
    }
}
 8001912:	3738      	adds	r7, #56	@ 0x38
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20000130 	.word	0x20000130
 800191c:	20000160 	.word	0x20000160
 8001920:	2000018c 	.word	0x2000018c

08001924 <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
    if (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 8001928:	480d      	ldr	r0, [pc, #52]	@ (8001960 <restart_spi_dma+0x3c>)
 800192a:	f004 ff75 	bl	8006818 <HAL_SPI_GetState>
 800192e:	4603      	mov	r3, r0
 8001930:	2b01      	cmp	r3, #1
 8001932:	d003      	beq.n	800193c <restart_spi_dma+0x18>
        g_spi_error_flag = 1u;
 8001934:	4b0b      	ldr	r3, [pc, #44]	@ (8001964 <restart_spi_dma+0x40>)
 8001936:	2201      	movs	r2, #1
 8001938:	701a      	strb	r2, [r3, #0]
        return;
 800193a:	e00f      	b.n	800195c <restart_spi_dma+0x38>
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi1,
 800193c:	232a      	movs	r3, #42	@ 0x2a
 800193e:	4a0a      	ldr	r2, [pc, #40]	@ (8001968 <restart_spi_dma+0x44>)
 8001940:	490a      	ldr	r1, [pc, #40]	@ (800196c <restart_spi_dma+0x48>)
 8001942:	4807      	ldr	r0, [pc, #28]	@ (8001960 <restart_spi_dma+0x3c>)
 8001944:	f004 fc9c 	bl	8006280 <HAL_SPI_TransmitReceive_DMA>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <restart_spi_dma+0x32>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 800194e:	4b05      	ldr	r3, [pc, #20]	@ (8001964 <restart_spi_dma+0x40>)
 8001950:	2201      	movs	r2, #1
 8001952:	701a      	strb	r2, [r3, #0]
        return;
 8001954:	e002      	b.n	800195c <restart_spi_dma+0x38>
    }

    g_state = APP_SPI_BUSY;
 8001956:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <restart_spi_dma+0x4c>)
 8001958:	2201      	movs	r2, #1
 800195a:	701a      	strb	r2, [r3, #0]
}
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000190 	.word	0x20000190
 8001964:	2000018b 	.word	0x2000018b
 8001968:	20000134 	.word	0x20000134
 800196c:	20000160 	.word	0x20000160
 8001970:	2000018c 	.word	0x2000018c

08001974 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 8001978:	2224      	movs	r2, #36	@ 0x24
 800197a:	2100      	movs	r1, #0
 800197c:	480d      	ldr	r0, [pc, #52]	@ (80019b4 <app_init+0x40>)
 800197e:	f009 f979 	bl	800ac74 <memset>
    services_register_handlers(&g_handlers);
 8001982:	480c      	ldr	r0, [pc, #48]	@ (80019b4 <app_init+0x40>)
 8001984:	f7ff fed2 	bl	800172c <services_register_handlers>

    g_resp_fifo = resp_fifo_create();
 8001988:	f7fe ff4f 	bl	800082a <resp_fifo_create>
 800198c:	4603      	mov	r3, r0
 800198e:	4a0a      	ldr	r2, [pc, #40]	@ (80019b8 <app_init+0x44>)
 8001990:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <app_init+0x44>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a07      	ldr	r2, [pc, #28]	@ (80019b4 <app_init+0x40>)
 8001998:	4619      	mov	r1, r3
 800199a:	4808      	ldr	r0, [pc, #32]	@ (80019bc <app_init+0x48>)
 800199c:	f7fe ffe8 	bl	8000970 <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 80019a0:	4807      	ldr	r0, [pc, #28]	@ (80019c0 <app_init+0x4c>)
 80019a2:	f7ff feff 	bl	80017a4 <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 80019a6:	f7ff ffbd 	bl	8001924 <restart_spi_dma>
    g_state = APP_SPI_READY;
 80019aa:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <app_init+0x50>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	701a      	strb	r2, [r3, #0]
}
 80019b0:	bf00      	nop
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	2000010c 	.word	0x2000010c
 80019b8:	20000130 	.word	0x20000130
 80019bc:	200000c4 	.word	0x200000c4
 80019c0:	20000160 	.word	0x20000160
 80019c4:	2000018c 	.word	0x2000018c

080019c8 <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 80019ce:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <app_poll+0x6c>)
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d028      	beq.n	8001a2a <app_poll+0x62>
    g_spi_round_done = 0u;
 80019d8:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <app_poll+0x6c>)
 80019da:	2200      	movs	r2, #0
 80019dc:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 80019de:	213c      	movs	r1, #60	@ 0x3c
 80019e0:	4815      	ldr	r0, [pc, #84]	@ (8001a38 <app_poll+0x70>)
 80019e2:	f7ff fef3 	bl	80017cc <is_fill42>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d119      	bne.n	8001a20 <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	80fb      	strh	r3, [r7, #6]
 80019f0:	2300      	movs	r3, #0
 80019f2:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 80019f4:	1d3a      	adds	r2, r7, #4
 80019f6:	1dbb      	adds	r3, r7, #6
 80019f8:	4619      	mov	r1, r3
 80019fa:	480f      	ldr	r0, [pc, #60]	@ (8001a38 <app_poll+0x70>)
 80019fc:	f7ff ff05 	bl	800180a <find_frame>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d009      	beq.n	8001a1a <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 8001a06:	88fb      	ldrh	r3, [r7, #6]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a38 <app_poll+0x70>)
 8001a0c:	4413      	add	r3, r2
 8001a0e:	88ba      	ldrh	r2, [r7, #4]
 8001a10:	4619      	mov	r1, r3
 8001a12:	480a      	ldr	r0, [pc, #40]	@ (8001a3c <app_poll+0x74>)
 8001a14:	f7ff f8ba 	bl	8000b8c <router_feed_bytes>
 8001a18:	e002      	b.n	8001a20 <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 8001a1a:	4b09      	ldr	r3, [pc, #36]	@ (8001a40 <app_poll+0x78>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 8001a20:	f7ff ff32 	bl	8001888 <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8001a24:	f7ff ff7e 	bl	8001924 <restart_spi_dma>
 8001a28:	e000      	b.n	8001a2c <app_poll+0x64>
    if (!g_spi_round_done) return;
 8001a2a:	bf00      	nop
}
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	2000018a 	.word	0x2000018a
 8001a38:	20000134 	.word	0x20000134
 8001a3c:	200000c4 	.word	0x200000c4
 8001a40:	2000018b 	.word	0x2000018b

08001a44 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d008      	beq.n	8001a64 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a07      	ldr	r2, [pc, #28]	@ (8001a74 <app_spi_isr_txrx_done+0x30>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d105      	bne.n	8001a68 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <app_spi_isr_txrx_done+0x34>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	701a      	strb	r2, [r3, #0]
 8001a62:	e002      	b.n	8001a6a <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8001a64:	bf00      	nop
 8001a66:	e000      	b.n	8001a6a <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8001a68:	bf00      	nop
}
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	40013000 	.word	0x40013000
 8001a78:	2000018a 	.word	0x2000018a

08001a7c <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 8001a86:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac4 <app_resp_push+0x48>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <app_resp_push+0x1e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d002      	beq.n	8001a9a <app_resp_push+0x1e>
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d102      	bne.n	8001aa0 <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 8001a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9e:	e00d      	b.n	8001abc <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2b14      	cmp	r3, #20
 8001aa4:	d902      	bls.n	8001aac <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8001aa6:	f06f 0303 	mvn.w	r3, #3
 8001aaa:	e007      	b.n	8001abc <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 8001aac:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <app_resp_push+0x48>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fec1 	bl	800083c <resp_fifo_push>
 8001aba:	4603      	mov	r3, r0
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000130 	.word	0x20000130

08001ac8 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08e      	sub	sp, #56	@ 0x38
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	2224      	movs	r2, #36	@ 0x24
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f009 f8cb 	bl	800ac74 <memset>
    TIM_MasterConfigTypeDef master = {0};
 8001ade:	f107 0308 	add.w	r3, r7, #8
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	605a      	str	r2, [r3, #4]
 8001ae8:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8001aea:	2303      	movs	r3, #3
 8001aec:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001af2:	2301      	movs	r3, #1
 8001af4:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8001af6:	2300      	movs	r3, #0
 8001af8:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001afe:	2300      	movs	r3, #0
 8001b00:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b02:	2301      	movs	r3, #1
 8001b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b06:	2300      	movs	r3, #0
 8001b08:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 8001b0e:	f107 0314 	add.w	r3, r7, #20
 8001b12:	4619      	mov	r1, r3
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f005 fe39 	bl	800778c <HAL_TIM_Encoder_Init>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8001b20:	f000 fa90 	bl	8002044 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b24:	2300      	movs	r3, #0
 8001b26:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8001b2c:	f107 0308 	add.w	r3, r7, #8
 8001b30:	4619      	mov	r1, r3
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f007 fc5a 	bl	80093ec <HAL_TIMEx_MasterConfigSynchronization>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 8001b3e:	f000 fa81 	bl	8002044 <Error_Handler>
    }
}
 8001b42:	bf00      	nop
 8001b44:	3738      	adds	r7, #56	@ 0x38
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b08a      	sub	sp, #40	@ 0x28
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	605a      	str	r2, [r3, #4]
 8001b60:	609a      	str	r2, [r3, #8]
 8001b62:	60da      	str	r2, [r3, #12]
 8001b64:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	68f8      	ldr	r0, [r7, #12]
 8001b7e:	f001 fdcd 	bl	800371c <HAL_GPIO_Init>
}
 8001b82:	bf00      	nop
 8001b84:	3728      	adds	r7, #40	@ 0x28
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
	...

08001b8c <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8001ba0:	2203      	movs	r2, #3
 8001ba2:	2113      	movs	r1, #19
 8001ba4:	4824      	ldr	r0, [pc, #144]	@ (8001c38 <board_config_apply_motion_gpio+0xac>)
 8001ba6:	f7ff ffd0 	bl	8001b4a <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8001baa:	2203      	movs	r2, #3
 8001bac:	2104      	movs	r1, #4
 8001bae:	4822      	ldr	r0, [pc, #136]	@ (8001c38 <board_config_apply_motion_gpio+0xac>)
 8001bb0:	f7ff ffcb 	bl	8001b4a <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8001bb4:	2203      	movs	r2, #3
 8001bb6:	210c      	movs	r1, #12
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bbc:	f7ff ffc5 	bl	8001b4a <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2130      	movs	r1, #48	@ 0x30
 8001bc4:	481d      	ldr	r0, [pc, #116]	@ (8001c3c <board_config_apply_motion_gpio+0xb0>)
 8001bc6:	f7ff ffc0 	bl	8001b4a <configure_output>
    configure_output(GPIOA, GPIO_PIN_8, GPIO_SPEED_FREQ_LOW);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bd4:	f7ff ffb9 	bl	8001b4a <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2117      	movs	r1, #23
 8001bdc:	4816      	ldr	r0, [pc, #88]	@ (8001c38 <board_config_apply_motion_gpio+0xac>)
 8001bde:	f002 f953 	bl	8003e88 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 8001be2:	2200      	movs	r2, #0
 8001be4:	210c      	movs	r1, #12
 8001be6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bea:	f002 f94d 	bl	8003e88 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	2130      	movs	r1, #48	@ 0x30
 8001bf2:	4812      	ldr	r0, [pc, #72]	@ (8001c3c <board_config_apply_motion_gpio+0xb0>)
 8001bf4:	f002 f948 	bl	8003e88 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c02:	f002 f941 	bl	8003e88 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c06:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001c0a:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	60fb      	str	r3, [r7, #12]

    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 8001c10:	2307      	movs	r3, #7
 8001c12:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8001c14:	1d3b      	adds	r3, r7, #4
 8001c16:	4619      	mov	r1, r3
 8001c18:	4808      	ldr	r0, [pc, #32]	@ (8001c3c <board_config_apply_motion_gpio+0xb0>)
 8001c1a:	f001 fd7f 	bl	800371c <HAL_GPIO_Init>

    init.Pin = GPIO_PIN_13;
 8001c1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c22:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8001c24:	1d3b      	adds	r3, r7, #4
 8001c26:	4619      	mov	r1, r3
 8001c28:	4804      	ldr	r0, [pc, #16]	@ (8001c3c <board_config_apply_motion_gpio+0xb0>)
 8001c2a:	f001 fd77 	bl	800371c <HAL_GPIO_Init>
}
 8001c2e:	bf00      	nop
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	48000400 	.word	0x48000400
 8001c3c:	48000800 	.word	0x48000800

08001c40 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim2);
 8001c44:	4805      	ldr	r0, [pc, #20]	@ (8001c5c <board_config_force_encoder_quadrature+0x1c>)
 8001c46:	f7ff ff3f 	bl	8001ac8 <configure_encoder_timer>
    configure_encoder_timer(&htim3);
 8001c4a:	4805      	ldr	r0, [pc, #20]	@ (8001c60 <board_config_force_encoder_quadrature+0x20>)
 8001c4c:	f7ff ff3c 	bl	8001ac8 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 8001c50:	4804      	ldr	r0, [pc, #16]	@ (8001c64 <board_config_force_encoder_quadrature+0x24>)
 8001c52:	f7ff ff39 	bl	8001ac8 <configure_encoder_timer>
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000288 	.word	0x20000288
 8001c60:	200002d4 	.word	0x200002d4
 8001c64:	20000320 	.word	0x20000320

08001c68 <board_config_remap_tim3_encoder_pins>:

void board_config_remap_tim3_encoder_pins(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8001c6e:	1d3b      	adds	r3, r7, #4
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]

    /* Libera a configuração padrão do CubeMX e migra o encoder para PC6/PC7 */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_3 | GPIO_PIN_4);
 8001c7c:	2118      	movs	r1, #24
 8001c7e:	4811      	ldr	r0, [pc, #68]	@ (8001cc4 <board_config_remap_tim3_encoder_pins+0x5c>)
 8001c80:	f001 ffd8 	bl	8003c34 <HAL_GPIO_DeInit>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c84:	4b10      	ldr	r3, [pc, #64]	@ (8001cc8 <board_config_remap_tim3_encoder_pins+0x60>)
 8001c86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c88:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc8 <board_config_remap_tim3_encoder_pins+0x60>)
 8001c8a:	f043 0304 	orr.w	r3, r3, #4
 8001c8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c90:	4b0d      	ldr	r3, [pc, #52]	@ (8001cc8 <board_config_remap_tim3_encoder_pins+0x60>)
 8001c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	603b      	str	r3, [r7, #0]
 8001c9a:	683b      	ldr	r3, [r7, #0]

    init.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001c9c:	23c0      	movs	r3, #192	@ 0xc0
 8001c9e:	607b      	str	r3, [r7, #4]
    init.Mode = GPIO_MODE_AF_PP;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
    init.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	613b      	str	r3, [r7, #16]
    init.Alternate = GPIO_AF2_TIM3;
 8001cac:	2302      	movs	r3, #2
 8001cae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &init);
 8001cb0:	1d3b      	adds	r3, r7, #4
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4805      	ldr	r0, [pc, #20]	@ (8001ccc <board_config_remap_tim3_encoder_pins+0x64>)
 8001cb6:	f001 fd31 	bl	800371c <HAL_GPIO_Init>
}
 8001cba:	bf00      	nop
 8001cbc:	3718      	adds	r7, #24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	48001000 	.word	0x48001000
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	48000800 	.word	0x48000800

08001cd0 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	2006      	movs	r0, #6
 8001cda:	f001 f989 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001cde:	2006      	movs	r0, #6
 8001ce0:	f001 f9b2 	bl	8003048 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	2007      	movs	r0, #7
 8001cea:	f001 f981 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001cee:	2007      	movs	r0, #7
 8001cf0:	f001 f9aa 	bl	8003048 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	2008      	movs	r0, #8
 8001cfa:	f001 f979 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001cfe:	2008      	movs	r0, #8
 8001d00:	f001 f9a2 	bl	8003048 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001d04:	2200      	movs	r2, #0
 8001d06:	2100      	movs	r1, #0
 8001d08:	2028      	movs	r0, #40	@ 0x28
 8001d0a:	f001 f971 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d0e:	2028      	movs	r0, #40	@ 0x28
 8001d10:	f001 f99a 	bl	8003048 <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2101      	movs	r1, #1
 8001d18:	2036      	movs	r0, #54	@ 0x36
 8001d1a:	f001 f969 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d1e:	2036      	movs	r0, #54	@ 0x36
 8001d20:	f001 f992 	bl	8003048 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 0);
 8001d24:	2200      	movs	r2, #0
 8001d26:	2102      	movs	r1, #2
 8001d28:	200c      	movs	r0, #12
 8001d2a:	f001 f961 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001d2e:	200c      	movs	r0, #12
 8001d30:	f001 f98a 	bl	8003048 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 2, 0);
 8001d34:	2200      	movs	r2, #0
 8001d36:	2102      	movs	r1, #2
 8001d38:	200d      	movs	r0, #13
 8001d3a:	f001 f959 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001d3e:	200d      	movs	r0, #13
 8001d40:	f001 f982 	bl	8003048 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8001d44:	2200      	movs	r2, #0
 8001d46:	2103      	movs	r1, #3
 8001d48:	2037      	movs	r0, #55	@ 0x37
 8001d4a:	f001 f951 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001d4e:	2037      	movs	r0, #55	@ 0x37
 8001d50:	f001 f97a 	bl	8003048 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8001d54:	2200      	movs	r2, #0
 8001d56:	2104      	movs	r1, #4
 8001d58:	2025      	movs	r0, #37	@ 0x25
 8001d5a:	f001 f949 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d5e:	2025      	movs	r0, #37	@ 0x25
 8001d60:	f001 f972 	bl	8003048 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001d64:	2200      	movs	r2, #0
 8001d66:	2105      	movs	r1, #5
 8001d68:	2023      	movs	r0, #35	@ 0x23
 8001d6a:	f001 f941 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001d6e:	2023      	movs	r0, #35	@ 0x23
 8001d70:	f001 f96a 	bl	8003048 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 8001d74:	2200      	movs	r2, #0
 8001d76:	2106      	movs	r1, #6
 8001d78:	2018      	movs	r0, #24
 8001d7a:	f001 f939 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001d7e:	2018      	movs	r0, #24
 8001d80:	f001 f962 	bl	8003048 <HAL_NVIC_EnableIRQ>
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d8e:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <MX_DMA_Init+0x48>)
 8001d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d92:	4a0f      	ldr	r2, [pc, #60]	@ (8001dd0 <MX_DMA_Init+0x48>)
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd0 <MX_DMA_Init+0x48>)
 8001d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	607b      	str	r3, [r7, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001da6:	2200      	movs	r2, #0
 8001da8:	2100      	movs	r1, #0
 8001daa:	200c      	movs	r0, #12
 8001dac:	f001 f920 	bl	8002ff0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001db0:	200c      	movs	r0, #12
 8001db2:	f001 f949 	bl	8003048 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001db6:	2200      	movs	r2, #0
 8001db8:	2100      	movs	r1, #0
 8001dba:	200d      	movs	r0, #13
 8001dbc:	f001 f918 	bl	8002ff0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001dc0:	200d      	movs	r0, #13
 8001dc2:	f001 f941 	bl	8003048 <HAL_NVIC_EnableIRQ>

}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40021000 	.word	0x40021000

08001dd4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08c      	sub	sp, #48	@ 0x30
 8001dd8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dda:	f107 031c 	add.w	r3, r7, #28
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
 8001de8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dea:	4b4d      	ldr	r3, [pc, #308]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dee:	4a4c      	ldr	r2, [pc, #304]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001df0:	f043 0310 	orr.w	r3, r3, #16
 8001df4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001df6:	4b4a      	ldr	r3, [pc, #296]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfa:	f003 0310 	and.w	r3, r3, #16
 8001dfe:	61bb      	str	r3, [r7, #24]
 8001e00:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e02:	4b47      	ldr	r3, [pc, #284]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e06:	4a46      	ldr	r2, [pc, #280]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e08:	f043 0304 	orr.w	r3, r3, #4
 8001e0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e0e:	4b44      	ldr	r3, [pc, #272]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e12:	f003 0304 	and.w	r3, r3, #4
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e1a:	4b41      	ldr	r3, [pc, #260]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1e:	4a40      	ldr	r2, [pc, #256]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e26:	4b3e      	ldr	r3, [pc, #248]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e32:	4b3b      	ldr	r3, [pc, #236]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e36:	4a3a      	ldr	r2, [pc, #232]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e3e:	4b38      	ldr	r3, [pc, #224]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4a:	4b35      	ldr	r3, [pc, #212]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4e:	4a34      	ldr	r2, [pc, #208]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e50:	f043 0302 	orr.w	r3, r3, #2
 8001e54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e56:	4b32      	ldr	r3, [pc, #200]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	60bb      	str	r3, [r7, #8]
 8001e60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e62:	4b2f      	ldr	r3, [pc, #188]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e66:	4a2e      	ldr	r2, [pc, #184]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e68:	f043 0308 	orr.w	r3, r3, #8
 8001e6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE5 PE6 PE7
                           PE8 PE9 PE10 PE11
                           PE12 PE13 PE14 PE15
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8001e7a:	f64f 73e7 	movw	r3, #65511	@ 0xffe7
 8001e7e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e80:	2303      	movs	r3, #3
 8001e82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e88:	f107 031c 	add.w	r3, r7, #28
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4825      	ldr	r0, [pc, #148]	@ (8001f24 <MX_GPIO_Init+0x150>)
 8001e90:	f001 fc44 	bl	800371c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8001e94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e98:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea2:	f107 031c 	add.w	r3, r7, #28
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	481f      	ldr	r0, [pc, #124]	@ (8001f28 <MX_GPIO_Init+0x154>)
 8001eaa:	f001 fc37 	bl	800371c <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001eba:	f107 031c 	add.w	r3, r7, #28
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	481a      	ldr	r0, [pc, #104]	@ (8001f2c <MX_GPIO_Init+0x158>)
 8001ec2:	f001 fc2b 	bl	800371c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA8 PA9 PA10
                           PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001ec6:	f641 7308 	movw	r3, #7944	@ 0x1f08
 8001eca:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed4:	f107 031c 	add.w	r3, r7, #28
 8001ed8:	4619      	mov	r1, r3
 8001eda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ede:	f001 fc1d 	bl	800371c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001ee2:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 8001ee6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef0:	f107 031c 	add.w	r3, r7, #28
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480e      	ldr	r0, [pc, #56]	@ (8001f30 <MX_GPIO_Init+0x15c>)
 8001ef8:	f001 fc10 	bl	800371c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001efc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f00:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f02:	2303      	movs	r3, #3
 8001f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f0a:	f107 031c 	add.w	r3, r7, #28
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4808      	ldr	r0, [pc, #32]	@ (8001f34 <MX_GPIO_Init+0x160>)
 8001f12:	f001 fc03 	bl	800371c <HAL_GPIO_Init>

}
 8001f16:	bf00      	nop
 8001f18:	3730      	adds	r7, #48	@ 0x30
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40021000 	.word	0x40021000
 8001f24:	48001000 	.word	0x48001000
 8001f28:	48000800 	.word	0x48000800
 8001f2c:	48001c00 	.word	0x48001c00
 8001f30:	48000400 	.word	0x48000400
 8001f34:	48000c00 	.word	0x48000c00

08001f38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f3c:	f000 fef3 	bl	8002d26 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f40:	f000 f821 	bl	8001f86 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f44:	f7ff ff46 	bl	8001dd4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f48:	f7ff ff1e 	bl	8001d88 <MX_DMA_Init>
  MX_SPI1_Init();
 8001f4c:	f000 f89e 	bl	800208c <MX_SPI1_Init>
  MX_TIM6_Init();
 8001f50:	f000 fbb6 	bl	80026c0 <MX_TIM6_Init>
  MX_TIM2_Init();
 8001f54:	f000 fab4 	bl	80024c0 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001f58:	f000 fb5c 	bl	8002614 <MX_TIM5_Init>
  MX_TIM7_Init();
 8001f5c:	f000 fbe6 	bl	800272c <MX_TIM7_Init>
  MX_TIM3_Init();
 8001f60:	f000 fb02 	bl	8002568 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001f64:	f000 fe28 	bl	8002bb8 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8001f68:	f000 fc16 	bl	8002798 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 8001f6c:	f7ff fe0e 	bl	8001b8c <board_config_apply_motion_gpio>
    board_config_remap_tim3_encoder_pins();
 8001f70:	f7ff fe7a 	bl	8001c68 <board_config_remap_tim3_encoder_pins>
    board_config_force_encoder_quadrature();
 8001f74:	f7ff fe64 	bl	8001c40 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 8001f78:	f7ff feaa 	bl	8001cd0 <board_config_apply_interrupt_priorities>
    //board_config_apply_spi_dma_profile();
    app_init();
 8001f7c:	f7ff fcfa 	bl	8001974 <app_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 8001f80:	f7ff fd22 	bl	80019c8 <app_poll>
 8001f84:	e7fc      	b.n	8001f80 <main+0x48>

08001f86 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b096      	sub	sp, #88	@ 0x58
 8001f8a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f8c:	f107 0314 	add.w	r3, r7, #20
 8001f90:	2244      	movs	r2, #68	@ 0x44
 8001f92:	2100      	movs	r1, #0
 8001f94:	4618      	mov	r0, r3
 8001f96:	f008 fe6d 	bl	800ac74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f9a:	463b      	mov	r3, r7
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001fa8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001fac:	f001 ffca 	bl	8003f44 <HAL_PWREx_ControlVoltageScaling>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001fb6:	f000 f845 	bl	8002044 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001fba:	2310      	movs	r3, #16
 8001fbc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001fc6:	2360      	movs	r3, #96	@ 0x60
 8001fc8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001fd6:	2328      	movs	r3, #40	@ 0x28
 8001fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001fda:	2307      	movs	r3, #7
 8001fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001fe2:	2302      	movs	r3, #2
 8001fe4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fe6:	f107 0314 	add.w	r3, r7, #20
 8001fea:	4618      	mov	r0, r3
 8001fec:	f002 f80c 	bl	8004008 <HAL_RCC_OscConfig>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001ff6:	f000 f825 	bl	8002044 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ffa:	230f      	movs	r3, #15
 8001ffc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ffe:	2303      	movs	r3, #3
 8002000:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002002:	2300      	movs	r3, #0
 8002004:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002006:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800200a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800200c:	2300      	movs	r3, #0
 800200e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002010:	463b      	mov	r3, r7
 8002012:	2104      	movs	r1, #4
 8002014:	4618      	mov	r0, r3
 8002016:	f002 fcf9 	bl	8004a0c <HAL_RCC_ClockConfig>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002020:	f000 f810 	bl	8002044 <Error_Handler>
  }
}
 8002024:	bf00      	nop
 8002026:	3758      	adds	r7, #88	@ 0x58
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff fd05 	bl	8001a44 <app_spi_isr_txrx_done>
}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
	...

08002044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 8002048:	f04f 32ff 	mov.w	r2, #4294967295
 800204c:	2164      	movs	r1, #100	@ 0x64
 800204e:	2000      	movs	r0, #0
 8002050:	f7ff f984 	bl	800135c <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 8002054:	4a04      	ldr	r2, [pc, #16]	@ (8002068 <Error_Handler+0x24>)
 8002056:	4905      	ldr	r1, [pc, #20]	@ (800206c <Error_Handler+0x28>)
 8002058:	4805      	ldr	r0, [pc, #20]	@ (8002070 <Error_Handler+0x2c>)
 800205a:	f7ff f993 	bl	8001384 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 800205e:	b672      	cpsid	i
}
 8002060:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 8002062:	bf00      	nop
 8002064:	e7fd      	b.n	8002062 <Error_Handler+0x1e>
 8002066:	bf00      	nop
 8002068:	0800bd8c 	.word	0x0800bd8c
 800206c:	0800bd9c 	.word	0x0800bd9c
 8002070:	0800bda4 	.word	0x0800bda4

08002074 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
	...

0800208c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002090:	4b18      	ldr	r3, [pc, #96]	@ (80020f4 <MX_SPI1_Init+0x68>)
 8002092:	4a19      	ldr	r2, [pc, #100]	@ (80020f8 <MX_SPI1_Init+0x6c>)
 8002094:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8002096:	4b17      	ldr	r3, [pc, #92]	@ (80020f4 <MX_SPI1_Init+0x68>)
 8002098:	2200      	movs	r2, #0
 800209a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800209c:	4b15      	ldr	r3, [pc, #84]	@ (80020f4 <MX_SPI1_Init+0x68>)
 800209e:	2200      	movs	r2, #0
 80020a0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80020a2:	4b14      	ldr	r3, [pc, #80]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020a4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80020a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80020aa:	4b12      	ldr	r3, [pc, #72]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020ac:	2202      	movs	r2, #2
 80020ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80020b0:	4b10      	ldr	r3, [pc, #64]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80020b6:	4b0f      	ldr	r3, [pc, #60]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020bc:	4b0d      	ldr	r3, [pc, #52]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020be:	2200      	movs	r2, #0
 80020c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020c2:	4b0c      	ldr	r3, [pc, #48]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020c8:	4b0a      	ldr	r3, [pc, #40]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80020ce:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020d0:	2207      	movs	r2, #7
 80020d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80020d4:	4b07      	ldr	r3, [pc, #28]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80020da:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020dc:	2200      	movs	r2, #0
 80020de:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80020e0:	4804      	ldr	r0, [pc, #16]	@ (80020f4 <MX_SPI1_Init+0x68>)
 80020e2:	f003 fedf 	bl	8005ea4 <HAL_SPI_Init>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80020ec:	f7ff ffaa 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20000190 	.word	0x20000190
 80020f8:	40013000 	.word	0x40013000

080020fc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08a      	sub	sp, #40	@ 0x28
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]
 8002112:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a45      	ldr	r2, [pc, #276]	@ (8002230 <HAL_SPI_MspInit+0x134>)
 800211a:	4293      	cmp	r3, r2
 800211c:	f040 8083 	bne.w	8002226 <HAL_SPI_MspInit+0x12a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002120:	4b44      	ldr	r3, [pc, #272]	@ (8002234 <HAL_SPI_MspInit+0x138>)
 8002122:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002124:	4a43      	ldr	r2, [pc, #268]	@ (8002234 <HAL_SPI_MspInit+0x138>)
 8002126:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800212a:	6613      	str	r3, [r2, #96]	@ 0x60
 800212c:	4b41      	ldr	r3, [pc, #260]	@ (8002234 <HAL_SPI_MspInit+0x138>)
 800212e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002130:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002138:	4b3e      	ldr	r3, [pc, #248]	@ (8002234 <HAL_SPI_MspInit+0x138>)
 800213a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213c:	4a3d      	ldr	r2, [pc, #244]	@ (8002234 <HAL_SPI_MspInit+0x138>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002144:	4b3b      	ldr	r3, [pc, #236]	@ (8002234 <HAL_SPI_MspInit+0x138>)
 8002146:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002150:	23f0      	movs	r3, #240	@ 0xf0
 8002152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002154:	2302      	movs	r3, #2
 8002156:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	2300      	movs	r3, #0
 800215a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215c:	2303      	movs	r3, #3
 800215e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002160:	2305      	movs	r3, #5
 8002162:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	4619      	mov	r1, r3
 800216a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800216e:	f001 fad5 	bl	800371c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002172:	4b31      	ldr	r3, [pc, #196]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 8002174:	4a31      	ldr	r2, [pc, #196]	@ (800223c <HAL_SPI_MspInit+0x140>)
 8002176:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8002178:	4b2f      	ldr	r3, [pc, #188]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 800217a:	2201      	movs	r2, #1
 800217c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800217e:	4b2e      	ldr	r3, [pc, #184]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 8002180:	2200      	movs	r2, #0
 8002182:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002184:	4b2c      	ldr	r3, [pc, #176]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 8002186:	2200      	movs	r2, #0
 8002188:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800218a:	4b2b      	ldr	r3, [pc, #172]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 800218c:	2280      	movs	r2, #128	@ 0x80
 800218e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002190:	4b29      	ldr	r3, [pc, #164]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 8002192:	2200      	movs	r2, #0
 8002194:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002196:	4b28      	ldr	r3, [pc, #160]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 8002198:	2200      	movs	r2, #0
 800219a:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 800219c:	4b26      	ldr	r3, [pc, #152]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 800219e:	2220      	movs	r2, #32
 80021a0:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021a2:	4b25      	ldr	r3, [pc, #148]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80021a8:	4823      	ldr	r0, [pc, #140]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 80021aa:	f000 ff71 	bl	8003090 <HAL_DMA_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 80021b4:	f7ff ff46 	bl	8002044 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 80021bc:	659a      	str	r2, [r3, #88]	@ 0x58
 80021be:	4a1e      	ldr	r2, [pc, #120]	@ (8002238 <HAL_SPI_MspInit+0x13c>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80021c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002244 <HAL_SPI_MspInit+0x148>)
 80021c8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80021ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021cc:	2201      	movs	r2, #1
 80021ce:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021d2:	2210      	movs	r2, #16
 80021d4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021d8:	2200      	movs	r2, #0
 80021da:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021dc:	4b18      	ldr	r3, [pc, #96]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021de:	2280      	movs	r2, #128	@ 0x80
 80021e0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021e2:	4b17      	ldr	r3, [pc, #92]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021e8:	4b15      	ldr	r3, [pc, #84]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80021ee:	4b14      	ldr	r3, [pc, #80]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021f0:	2220      	movs	r2, #32
 80021f2:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021f4:	4b12      	ldr	r3, [pc, #72]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80021fa:	4811      	ldr	r0, [pc, #68]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 80021fc:	f000 ff48 	bl	8003090 <HAL_DMA_Init>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8002206:	f7ff ff1d 	bl	8002044 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a0c      	ldr	r2, [pc, #48]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 800220e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002210:	4a0b      	ldr	r2, [pc, #44]	@ (8002240 <HAL_SPI_MspInit+0x144>)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002216:	2200      	movs	r2, #0
 8002218:	2100      	movs	r1, #0
 800221a:	2023      	movs	r0, #35	@ 0x23
 800221c:	f000 fee8 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002220:	2023      	movs	r0, #35	@ 0x23
 8002222:	f000 ff11 	bl	8003048 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002226:	bf00      	nop
 8002228:	3728      	adds	r7, #40	@ 0x28
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40013000 	.word	0x40013000
 8002234:	40021000 	.word	0x40021000
 8002238:	200001f4 	.word	0x200001f4
 800223c:	4002001c 	.word	0x4002001c
 8002240:	2000023c 	.word	0x2000023c
 8002244:	40020030 	.word	0x40020030

08002248 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800224e:	4b0f      	ldr	r3, [pc, #60]	@ (800228c <HAL_MspInit+0x44>)
 8002250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002252:	4a0e      	ldr	r2, [pc, #56]	@ (800228c <HAL_MspInit+0x44>)
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	6613      	str	r3, [r2, #96]	@ 0x60
 800225a:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <HAL_MspInit+0x44>)
 800225c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	607b      	str	r3, [r7, #4]
 8002264:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002266:	4b09      	ldr	r3, [pc, #36]	@ (800228c <HAL_MspInit+0x44>)
 8002268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800226a:	4a08      	ldr	r2, [pc, #32]	@ (800228c <HAL_MspInit+0x44>)
 800226c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002270:	6593      	str	r3, [r2, #88]	@ 0x58
 8002272:	4b06      	ldr	r3, [pc, #24]	@ (800228c <HAL_MspInit+0x44>)
 8002274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800227a:	603b      	str	r3, [r7, #0]
 800227c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	40021000 	.word	0x40021000

08002290 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <NMI_Handler+0x4>

08002298 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800229c:	bf00      	nop
 800229e:	e7fd      	b.n	800229c <HardFault_Handler+0x4>

080022a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <MemManage_Handler+0x4>

080022a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ac:	bf00      	nop
 80022ae:	e7fd      	b.n	80022ac <BusFault_Handler+0x4>

080022b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022b4:	bf00      	nop
 80022b6:	e7fd      	b.n	80022b4 <UsageFault_Handler+0x4>

080022b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022c6:	b480      	push	{r7}
 80022c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022e6:	f000 fd73 	bl	8002dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80022f4:	4802      	ldr	r0, [pc, #8]	@ (8002300 <DMA1_Channel2_IRQHandler+0x10>)
 80022f6:	f001 f932 	bl	800355e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	200001f4 	.word	0x200001f4

08002304 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002308:	4802      	ldr	r0, [pc, #8]	@ (8002314 <DMA1_Channel3_IRQHandler+0x10>)
 800230a:	f001 f928 	bl	800355e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	2000023c 	.word	0x2000023c

08002318 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800231c:	4802      	ldr	r0, [pc, #8]	@ (8002328 <SPI1_IRQHandler+0x10>)
 800231e:	f004 f953 	bl	80065c8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20000190 	.word	0x20000190

0800232c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002330:	4802      	ldr	r0, [pc, #8]	@ (800233c <TIM6_DAC_IRQHandler+0x10>)
 8002332:	f005 fbed 	bl	8007b10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	2000036c 	.word	0x2000036c

08002340 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002344:	4802      	ldr	r0, [pc, #8]	@ (8002350 <TIM7_IRQHandler+0x10>)
 8002346:	f005 fbe3 	bl	8007b10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	200003b8 	.word	0x200003b8

08002354 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002358:	2001      	movs	r0, #1
 800235a:	f001 fdc1 	bl	8003ee0 <HAL_GPIO_EXTI_IRQHandler>
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}

08002362 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002366:	2002      	movs	r0, #2
 8002368:	f001 fdba 	bl	8003ee0 <HAL_GPIO_EXTI_IRQHandler>
}
 800236c:	bf00      	nop
 800236e:	bd80      	pop	{r7, pc}

08002370 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002374:	2004      	movs	r0, #4
 8002376:	f001 fdb3 	bl	8003ee0 <HAL_GPIO_EXTI_IRQHandler>
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}

0800237e <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002382:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002386:	f001 fdab 	bl	8003ee0 <HAL_GPIO_EXTI_IRQHandler>
}
 800238a:	bf00      	nop
 800238c:	bd80      	pop	{r7, pc}

0800238e <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 800238e:	b580      	push	{r7, lr}
 8002390:	b086      	sub	sp, #24
 8002392:	af00      	add	r7, sp, #0
 8002394:	60f8      	str	r0, [r7, #12]
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800239a:	2300      	movs	r3, #0
 800239c:	617b      	str	r3, [r7, #20]
 800239e:	e00a      	b.n	80023b6 <_read+0x28>
		*ptr++ = __io_getchar();
 80023a0:	f3af 8000 	nop.w
 80023a4:	4601      	mov	r1, r0
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	1c5a      	adds	r2, r3, #1
 80023aa:	60ba      	str	r2, [r7, #8]
 80023ac:	b2ca      	uxtb	r2, r1
 80023ae:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	3301      	adds	r3, #1
 80023b4:	617b      	str	r3, [r7, #20]
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	dbf0      	blt.n	80023a0 <_read+0x12>
	}

	return len;
 80023be:	687b      	ldr	r3, [r7, #4]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3718      	adds	r7, #24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 80023d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <_fstat>:

int _fstat(int file, struct stat *st) {
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023f0:	605a      	str	r2, [r3, #4]
	return 0;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <_isatty>:

int _isatty(int file) {
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8002408:	2301      	movs	r3, #1
}
 800240a:	4618      	mov	r0, r3
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8002416:	b480      	push	{r7}
 8002418:	b085      	sub	sp, #20
 800241a:	af00      	add	r7, sp, #0
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	60b9      	str	r1, [r7, #8]
 8002420:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8002438:	4a14      	ldr	r2, [pc, #80]	@ (800248c <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 800243a:	4b15      	ldr	r3, [pc, #84]	@ (8002490 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8002444:	4b13      	ldr	r3, [pc, #76]	@ (8002494 <_sbrk+0x64>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d102      	bne.n	8002452 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 800244c:	4b11      	ldr	r3, [pc, #68]	@ (8002494 <_sbrk+0x64>)
 800244e:	4a12      	ldr	r2, [pc, #72]	@ (8002498 <_sbrk+0x68>)
 8002450:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8002452:	4b10      	ldr	r3, [pc, #64]	@ (8002494 <_sbrk+0x64>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4413      	add	r3, r2
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	429a      	cmp	r2, r3
 800245e:	d207      	bcs.n	8002470 <_sbrk+0x40>
		errno = ENOMEM;
 8002460:	f008 fc66 	bl	800ad30 <__errno>
 8002464:	4603      	mov	r3, r0
 8002466:	220c      	movs	r2, #12
 8002468:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800246a:	f04f 33ff 	mov.w	r3, #4294967295
 800246e:	e009      	b.n	8002484 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8002470:	4b08      	ldr	r3, [pc, #32]	@ (8002494 <_sbrk+0x64>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8002476:	4b07      	ldr	r3, [pc, #28]	@ (8002494 <_sbrk+0x64>)
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4413      	add	r3, r2
 800247e:	4a05      	ldr	r2, [pc, #20]	@ (8002494 <_sbrk+0x64>)
 8002480:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8002482:	68fb      	ldr	r3, [r7, #12]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	20018000 	.word	0x20018000
 8002490:	00000400 	.word	0x00000400
 8002494:	20000284 	.word	0x20000284
 8002498:	20000628 	.word	0x20000628

0800249c <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 80024a0:	4b06      	ldr	r3, [pc, #24]	@ (80024bc <SystemInit+0x20>)
 80024a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a6:	4a05      	ldr	r2, [pc, #20]	@ (80024bc <SystemInit+0x20>)
 80024a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80024b0:	bf00      	nop
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	e000ed00 	.word	0xe000ed00

080024c0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b08c      	sub	sp, #48	@ 0x30
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024c6:	f107 030c 	add.w	r3, r7, #12
 80024ca:	2224      	movs	r2, #36	@ 0x24
 80024cc:	2100      	movs	r1, #0
 80024ce:	4618      	mov	r0, r3
 80024d0:	f008 fbd0 	bl	800ac74 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d4:	463b      	mov	r3, r7
 80024d6:	2200      	movs	r2, #0
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	605a      	str	r2, [r3, #4]
 80024dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024de:	4b21      	ldr	r3, [pc, #132]	@ (8002564 <MX_TIM2_Init+0xa4>)
 80024e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002564 <MX_TIM2_Init+0xa4>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002564 <MX_TIM2_Init+0xa4>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80024f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002564 <MX_TIM2_Init+0xa4>)
 80024f4:	f04f 32ff 	mov.w	r2, #4294967295
 80024f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002564 <MX_TIM2_Init+0xa4>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002500:	4b18      	ldr	r3, [pc, #96]	@ (8002564 <MX_TIM2_Init+0xa4>)
 8002502:	2200      	movs	r2, #0
 8002504:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002506:	2301      	movs	r3, #1
 8002508:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800250a:	2300      	movs	r3, #0
 800250c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800250e:	2301      	movs	r3, #1
 8002510:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002512:	2300      	movs	r3, #0
 8002514:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002516:	2300      	movs	r3, #0
 8002518:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800251a:	2300      	movs	r3, #0
 800251c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800251e:	2301      	movs	r3, #1
 8002520:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002522:	2300      	movs	r3, #0
 8002524:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002526:	2300      	movs	r3, #0
 8002528:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800252a:	f107 030c 	add.w	r3, r7, #12
 800252e:	4619      	mov	r1, r3
 8002530:	480c      	ldr	r0, [pc, #48]	@ (8002564 <MX_TIM2_Init+0xa4>)
 8002532:	f005 f92b 	bl	800778c <HAL_TIM_Encoder_Init>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800253c:	f7ff fd82 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002540:	2300      	movs	r3, #0
 8002542:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002544:	2300      	movs	r3, #0
 8002546:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002548:	463b      	mov	r3, r7
 800254a:	4619      	mov	r1, r3
 800254c:	4805      	ldr	r0, [pc, #20]	@ (8002564 <MX_TIM2_Init+0xa4>)
 800254e:	f006 ff4d 	bl	80093ec <HAL_TIMEx_MasterConfigSynchronization>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002558:	f7ff fd74 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800255c:	bf00      	nop
 800255e:	3730      	adds	r7, #48	@ 0x30
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20000288 	.word	0x20000288

08002568 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08c      	sub	sp, #48	@ 0x30
 800256c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800256e:	f107 030c 	add.w	r3, r7, #12
 8002572:	2224      	movs	r2, #36	@ 0x24
 8002574:	2100      	movs	r1, #0
 8002576:	4618      	mov	r0, r3
 8002578:	f008 fb7c 	bl	800ac74 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800257c:	463b      	mov	r3, r7
 800257e:	2200      	movs	r2, #0
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	605a      	str	r2, [r3, #4]
 8002584:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002586:	4b21      	ldr	r3, [pc, #132]	@ (800260c <MX_TIM3_Init+0xa4>)
 8002588:	4a21      	ldr	r2, [pc, #132]	@ (8002610 <MX_TIM3_Init+0xa8>)
 800258a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800258c:	4b1f      	ldr	r3, [pc, #124]	@ (800260c <MX_TIM3_Init+0xa4>)
 800258e:	2200      	movs	r2, #0
 8002590:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002592:	4b1e      	ldr	r3, [pc, #120]	@ (800260c <MX_TIM3_Init+0xa4>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002598:	4b1c      	ldr	r3, [pc, #112]	@ (800260c <MX_TIM3_Init+0xa4>)
 800259a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800259e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a0:	4b1a      	ldr	r3, [pc, #104]	@ (800260c <MX_TIM3_Init+0xa4>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025a6:	4b19      	ldr	r3, [pc, #100]	@ (800260c <MX_TIM3_Init+0xa4>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80025ac:	2301      	movs	r3, #1
 80025ae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025b0:	2300      	movs	r3, #0
 80025b2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025b4:	2301      	movs	r3, #1
 80025b6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025b8:	2300      	movs	r3, #0
 80025ba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80025bc:	2300      	movs	r3, #0
 80025be:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025c0:	2300      	movs	r3, #0
 80025c2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025c4:	2301      	movs	r3, #1
 80025c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025c8:	2300      	movs	r3, #0
 80025ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80025cc:	2300      	movs	r3, #0
 80025ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80025d0:	f107 030c 	add.w	r3, r7, #12
 80025d4:	4619      	mov	r1, r3
 80025d6:	480d      	ldr	r0, [pc, #52]	@ (800260c <MX_TIM3_Init+0xa4>)
 80025d8:	f005 f8d8 	bl	800778c <HAL_TIM_Encoder_Init>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80025e2:	f7ff fd2f 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e6:	2300      	movs	r3, #0
 80025e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ea:	2300      	movs	r3, #0
 80025ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025ee:	463b      	mov	r3, r7
 80025f0:	4619      	mov	r1, r3
 80025f2:	4806      	ldr	r0, [pc, #24]	@ (800260c <MX_TIM3_Init+0xa4>)
 80025f4:	f006 fefa 	bl	80093ec <HAL_TIMEx_MasterConfigSynchronization>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80025fe:	f7ff fd21 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002602:	bf00      	nop
 8002604:	3730      	adds	r7, #48	@ 0x30
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	200002d4 	.word	0x200002d4
 8002610:	40000400 	.word	0x40000400

08002614 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08c      	sub	sp, #48	@ 0x30
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800261a:	f107 030c 	add.w	r3, r7, #12
 800261e:	2224      	movs	r2, #36	@ 0x24
 8002620:	2100      	movs	r1, #0
 8002622:	4618      	mov	r0, r3
 8002624:	f008 fb26 	bl	800ac74 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002628:	463b      	mov	r3, r7
 800262a:	2200      	movs	r2, #0
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	605a      	str	r2, [r3, #4]
 8002630:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002632:	4b21      	ldr	r3, [pc, #132]	@ (80026b8 <MX_TIM5_Init+0xa4>)
 8002634:	4a21      	ldr	r2, [pc, #132]	@ (80026bc <MX_TIM5_Init+0xa8>)
 8002636:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002638:	4b1f      	ldr	r3, [pc, #124]	@ (80026b8 <MX_TIM5_Init+0xa4>)
 800263a:	2200      	movs	r2, #0
 800263c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800263e:	4b1e      	ldr	r3, [pc, #120]	@ (80026b8 <MX_TIM5_Init+0xa4>)
 8002640:	2200      	movs	r2, #0
 8002642:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002644:	4b1c      	ldr	r3, [pc, #112]	@ (80026b8 <MX_TIM5_Init+0xa4>)
 8002646:	f04f 32ff 	mov.w	r2, #4294967295
 800264a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800264c:	4b1a      	ldr	r3, [pc, #104]	@ (80026b8 <MX_TIM5_Init+0xa4>)
 800264e:	2200      	movs	r2, #0
 8002650:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002652:	4b19      	ldr	r3, [pc, #100]	@ (80026b8 <MX_TIM5_Init+0xa4>)
 8002654:	2200      	movs	r2, #0
 8002656:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002658:	2301      	movs	r3, #1
 800265a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800265c:	2300      	movs	r3, #0
 800265e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002660:	2301      	movs	r3, #1
 8002662:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002664:	2300      	movs	r3, #0
 8002666:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800266c:	2300      	movs	r3, #0
 800266e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002670:	2301      	movs	r3, #1
 8002672:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002674:	2300      	movs	r3, #0
 8002676:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002678:	2300      	movs	r3, #0
 800267a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800267c:	f107 030c 	add.w	r3, r7, #12
 8002680:	4619      	mov	r1, r3
 8002682:	480d      	ldr	r0, [pc, #52]	@ (80026b8 <MX_TIM5_Init+0xa4>)
 8002684:	f005 f882 	bl	800778c <HAL_TIM_Encoder_Init>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800268e:	f7ff fcd9 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002692:	2300      	movs	r3, #0
 8002694:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002696:	2300      	movs	r3, #0
 8002698:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800269a:	463b      	mov	r3, r7
 800269c:	4619      	mov	r1, r3
 800269e:	4806      	ldr	r0, [pc, #24]	@ (80026b8 <MX_TIM5_Init+0xa4>)
 80026a0:	f006 fea4 	bl	80093ec <HAL_TIMEx_MasterConfigSynchronization>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80026aa:	f7ff fccb 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80026ae:	bf00      	nop
 80026b0:	3730      	adds	r7, #48	@ 0x30
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000320 	.word	0x20000320
 80026bc:	40000c00 	.word	0x40000c00

080026c0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c6:	1d3b      	adds	r3, r7, #4
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80026d0:	4b14      	ldr	r3, [pc, #80]	@ (8002724 <MX_TIM6_Init+0x64>)
 80026d2:	4a15      	ldr	r2, [pc, #84]	@ (8002728 <MX_TIM6_Init+0x68>)
 80026d4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 80026d6:	4b13      	ldr	r3, [pc, #76]	@ (8002724 <MX_TIM6_Init+0x64>)
 80026d8:	224f      	movs	r2, #79	@ 0x4f
 80026da:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026dc:	4b11      	ldr	r3, [pc, #68]	@ (8002724 <MX_TIM6_Init+0x64>)
 80026de:	2200      	movs	r2, #0
 80026e0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 80026e2:	4b10      	ldr	r3, [pc, #64]	@ (8002724 <MX_TIM6_Init+0x64>)
 80026e4:	2213      	movs	r2, #19
 80026e6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80026e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002724 <MX_TIM6_Init+0x64>)
 80026ea:	2280      	movs	r2, #128	@ 0x80
 80026ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80026ee:	480d      	ldr	r0, [pc, #52]	@ (8002724 <MX_TIM6_Init+0x64>)
 80026f0:	f004 fb4a 	bl	8006d88 <HAL_TIM_Base_Init>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80026fa:	f7ff fca3 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80026fe:	2320      	movs	r3, #32
 8002700:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002702:	2300      	movs	r3, #0
 8002704:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002706:	1d3b      	adds	r3, r7, #4
 8002708:	4619      	mov	r1, r3
 800270a:	4806      	ldr	r0, [pc, #24]	@ (8002724 <MX_TIM6_Init+0x64>)
 800270c:	f006 fe6e 	bl	80093ec <HAL_TIMEx_MasterConfigSynchronization>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002716:	f7ff fc95 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	2000036c 	.word	0x2000036c
 8002728:	40001000 	.word	0x40001000

0800272c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002732:	1d3b      	adds	r3, r7, #4
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800273c:	4b14      	ldr	r3, [pc, #80]	@ (8002790 <MX_TIM7_Init+0x64>)
 800273e:	4a15      	ldr	r2, [pc, #84]	@ (8002794 <MX_TIM7_Init+0x68>)
 8002740:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8002742:	4b13      	ldr	r3, [pc, #76]	@ (8002790 <MX_TIM7_Init+0x64>)
 8002744:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002748:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800274a:	4b11      	ldr	r3, [pc, #68]	@ (8002790 <MX_TIM7_Init+0x64>)
 800274c:	2200      	movs	r2, #0
 800274e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8002750:	4b0f      	ldr	r3, [pc, #60]	@ (8002790 <MX_TIM7_Init+0x64>)
 8002752:	2209      	movs	r2, #9
 8002754:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002756:	4b0e      	ldr	r3, [pc, #56]	@ (8002790 <MX_TIM7_Init+0x64>)
 8002758:	2280      	movs	r2, #128	@ 0x80
 800275a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800275c:	480c      	ldr	r0, [pc, #48]	@ (8002790 <MX_TIM7_Init+0x64>)
 800275e:	f004 fb13 	bl	8006d88 <HAL_TIM_Base_Init>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002768:	f7ff fc6c 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800276c:	2300      	movs	r3, #0
 800276e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002770:	2300      	movs	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002774:	1d3b      	adds	r3, r7, #4
 8002776:	4619      	mov	r1, r3
 8002778:	4805      	ldr	r0, [pc, #20]	@ (8002790 <MX_TIM7_Init+0x64>)
 800277a:	f006 fe37 	bl	80093ec <HAL_TIMEx_MasterConfigSynchronization>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002784:	f7ff fc5e 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002788:	bf00      	nop
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	200003b8 	.word	0x200003b8
 8002794:	40001400 	.word	0x40001400

08002798 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b09a      	sub	sp, #104	@ 0x68
 800279c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800279e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80027a2:	2200      	movs	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]
 80027a6:	605a      	str	r2, [r3, #4]
 80027a8:	609a      	str	r2, [r3, #8]
 80027aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027ac:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	605a      	str	r2, [r3, #4]
 80027b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
 80027c6:	611a      	str	r2, [r3, #16]
 80027c8:	615a      	str	r2, [r3, #20]
 80027ca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80027cc:	1d3b      	adds	r3, r7, #4
 80027ce:	222c      	movs	r2, #44	@ 0x2c
 80027d0:	2100      	movs	r1, #0
 80027d2:	4618      	mov	r0, r3
 80027d4:	f008 fa4e 	bl	800ac74 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80027d8:	4b3e      	ldr	r3, [pc, #248]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 80027da:	4a3f      	ldr	r2, [pc, #252]	@ (80028d8 <MX_TIM15_Init+0x140>)
 80027dc:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 80027de:	4b3d      	ldr	r3, [pc, #244]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 80027e0:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 80027e4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027e6:	4b3b      	ldr	r3, [pc, #236]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80027ec:	4b39      	ldr	r3, [pc, #228]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 80027ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027f2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027f4:	4b37      	ldr	r3, [pc, #220]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80027fa:	4b36      	ldr	r3, [pc, #216]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002800:	4b34      	ldr	r3, [pc, #208]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 8002802:	2200      	movs	r2, #0
 8002804:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002806:	4833      	ldr	r0, [pc, #204]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 8002808:	f004 fabe 	bl	8006d88 <HAL_TIM_Base_Init>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8002812:	f7ff fc17 	bl	8002044 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002816:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800281a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800281c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002820:	4619      	mov	r1, r3
 8002822:	482c      	ldr	r0, [pc, #176]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 8002824:	f005 fd4e 	bl	80082c4 <HAL_TIM_ConfigClockSource>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 800282e:	f7ff fc09 	bl	8002044 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002832:	4828      	ldr	r0, [pc, #160]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 8002834:	f004 fbb2 	bl	8006f9c <HAL_TIM_PWM_Init>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 800283e:	f7ff fc01 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002842:	2300      	movs	r3, #0
 8002844:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002846:	2300      	movs	r3, #0
 8002848:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800284a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800284e:	4619      	mov	r1, r3
 8002850:	4820      	ldr	r0, [pc, #128]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 8002852:	f006 fdcb 	bl	80093ec <HAL_TIMEx_MasterConfigSynchronization>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 800285c:	f7ff fbf2 	bl	8002044 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002860:	2360      	movs	r3, #96	@ 0x60
 8002862:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002864:	2300      	movs	r3, #0
 8002866:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002868:	2300      	movs	r3, #0
 800286a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800286c:	2300      	movs	r3, #0
 800286e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002870:	2300      	movs	r3, #0
 8002872:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002874:	2300      	movs	r3, #0
 8002876:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002878:	2300      	movs	r3, #0
 800287a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800287c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002880:	2200      	movs	r2, #0
 8002882:	4619      	mov	r1, r3
 8002884:	4813      	ldr	r0, [pc, #76]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 8002886:	f005 fa4b 	bl	8007d20 <HAL_TIM_PWM_ConfigChannel>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8002890:	f7ff fbd8 	bl	8002044 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002894:	2300      	movs	r3, #0
 8002896:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002898:	2300      	movs	r3, #0
 800289a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800289c:	2300      	movs	r3, #0
 800289e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028a0:	2300      	movs	r3, #0
 80028a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028a4:	2300      	movs	r3, #0
 80028a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028ae:	2300      	movs	r3, #0
 80028b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80028b2:	1d3b      	adds	r3, r7, #4
 80028b4:	4619      	mov	r1, r3
 80028b6:	4807      	ldr	r0, [pc, #28]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 80028b8:	f006 feee 	bl	8009698 <HAL_TIMEx_ConfigBreakDeadTime>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 80028c2:	f7ff fbbf 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80028c6:	4803      	ldr	r0, [pc, #12]	@ (80028d4 <MX_TIM15_Init+0x13c>)
 80028c8:	f000 f920 	bl	8002b0c <HAL_TIM_MspPostInit>

}
 80028cc:	bf00      	nop
 80028ce:	3768      	adds	r7, #104	@ 0x68
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000404 	.word	0x20000404
 80028d8:	40014000 	.word	0x40014000

080028dc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b08e      	sub	sp, #56	@ 0x38
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	60da      	str	r2, [r3, #12]
 80028f2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028fc:	d146      	bne.n	800298c <HAL_TIM_Encoder_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028fe:	4b53      	ldr	r3, [pc, #332]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002902:	4a52      	ldr	r2, [pc, #328]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002904:	f043 0301 	orr.w	r3, r3, #1
 8002908:	6593      	str	r3, [r2, #88]	@ 0x58
 800290a:	4b50      	ldr	r3, [pc, #320]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 800290c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	623b      	str	r3, [r7, #32]
 8002914:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002916:	4b4d      	ldr	r3, [pc, #308]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800291a:	4a4c      	ldr	r2, [pc, #304]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 800291c:	f043 0301 	orr.w	r3, r3, #1
 8002920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002922:	4b4a      	ldr	r3, [pc, #296]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	61fb      	str	r3, [r7, #28]
 800292c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800292e:	4b47      	ldr	r3, [pc, #284]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002932:	4a46      	ldr	r2, [pc, #280]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002934:	f043 0302 	orr.w	r3, r3, #2
 8002938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800293a:	4b44      	ldr	r3, [pc, #272]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 800293c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	61bb      	str	r3, [r7, #24]
 8002944:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002946:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800294a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294c:	2302      	movs	r3, #2
 800294e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002950:	2300      	movs	r3, #0
 8002952:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002954:	2300      	movs	r3, #0
 8002956:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002958:	2301      	movs	r3, #1
 800295a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002960:	4619      	mov	r1, r3
 8002962:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002966:	f000 fed9 	bl	800371c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800296a:	2308      	movs	r3, #8
 800296c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296e:	2302      	movs	r3, #2
 8002970:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002972:	2300      	movs	r3, #0
 8002974:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002976:	2300      	movs	r3, #0
 8002978:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800297a:	2301      	movs	r3, #1
 800297c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002982:	4619      	mov	r1, r3
 8002984:	4832      	ldr	r0, [pc, #200]	@ (8002a50 <HAL_TIM_Encoder_MspInit+0x174>)
 8002986:	f000 fec9 	bl	800371c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800298a:	e05b      	b.n	8002a44 <HAL_TIM_Encoder_MspInit+0x168>
  else if(tim_encoderHandle->Instance==TIM3)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a30      	ldr	r2, [pc, #192]	@ (8002a54 <HAL_TIM_Encoder_MspInit+0x178>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d128      	bne.n	80029e8 <HAL_TIM_Encoder_MspInit+0x10c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002996:	4b2d      	ldr	r3, [pc, #180]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299a:	4a2c      	ldr	r2, [pc, #176]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 800299c:	f043 0302 	orr.w	r3, r3, #2
 80029a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80029a2:	4b2a      	ldr	r3, [pc, #168]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 80029a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	617b      	str	r3, [r7, #20]
 80029ac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80029ae:	4b27      	ldr	r3, [pc, #156]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 80029b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b2:	4a26      	ldr	r2, [pc, #152]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 80029b4:	f043 0310 	orr.w	r3, r3, #16
 80029b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029ba:	4b24      	ldr	r3, [pc, #144]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 80029bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	613b      	str	r3, [r7, #16]
 80029c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80029c6:	2318      	movs	r3, #24
 80029c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ca:	2302      	movs	r3, #2
 80029cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d2:	2300      	movs	r3, #0
 80029d4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029d6:	2302      	movs	r3, #2
 80029d8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029de:	4619      	mov	r1, r3
 80029e0:	481d      	ldr	r0, [pc, #116]	@ (8002a58 <HAL_TIM_Encoder_MspInit+0x17c>)
 80029e2:	f000 fe9b 	bl	800371c <HAL_GPIO_Init>
}
 80029e6:	e02d      	b.n	8002a44 <HAL_TIM_Encoder_MspInit+0x168>
  else if(tim_encoderHandle->Instance==TIM5)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a1b      	ldr	r2, [pc, #108]	@ (8002a5c <HAL_TIM_Encoder_MspInit+0x180>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d128      	bne.n	8002a44 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80029f2:	4b16      	ldr	r3, [pc, #88]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 80029f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f6:	4a15      	ldr	r2, [pc, #84]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 80029f8:	f043 0308 	orr.w	r3, r3, #8
 80029fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80029fe:	4b13      	ldr	r3, [pc, #76]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a0a:	4b10      	ldr	r3, [pc, #64]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a16:	4b0d      	ldr	r3, [pc, #52]	@ (8002a4c <HAL_TIM_Encoder_MspInit+0x170>)
 8002a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a22:	2303      	movs	r3, #3
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a26:	2302      	movs	r3, #2
 8002a28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002a32:	2302      	movs	r3, #2
 8002a34:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a40:	f000 fe6c 	bl	800371c <HAL_GPIO_Init>
}
 8002a44:	bf00      	nop
 8002a46:	3738      	adds	r7, #56	@ 0x38
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	48000400 	.word	0x48000400
 8002a54:	40000400 	.word	0x40000400
 8002a58:	48001000 	.word	0x48001000
 8002a5c:	40000c00 	.word	0x40000c00

08002a60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a23      	ldr	r2, [pc, #140]	@ (8002afc <HAL_TIM_Base_MspInit+0x9c>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d114      	bne.n	8002a9c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002a72:	4b23      	ldr	r3, [pc, #140]	@ (8002b00 <HAL_TIM_Base_MspInit+0xa0>)
 8002a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a76:	4a22      	ldr	r2, [pc, #136]	@ (8002b00 <HAL_TIM_Base_MspInit+0xa0>)
 8002a78:	f043 0310 	orr.w	r3, r3, #16
 8002a7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a7e:	4b20      	ldr	r3, [pc, #128]	@ (8002b00 <HAL_TIM_Base_MspInit+0xa0>)
 8002a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a82:	f003 0310 	and.w	r3, r3, #16
 8002a86:	617b      	str	r3, [r7, #20]
 8002a88:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	2036      	movs	r0, #54	@ 0x36
 8002a90:	f000 faae 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002a94:	2036      	movs	r0, #54	@ 0x36
 8002a96:	f000 fad7 	bl	8003048 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002a9a:	e02a      	b.n	8002af2 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a18      	ldr	r2, [pc, #96]	@ (8002b04 <HAL_TIM_Base_MspInit+0xa4>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d114      	bne.n	8002ad0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002aa6:	4b16      	ldr	r3, [pc, #88]	@ (8002b00 <HAL_TIM_Base_MspInit+0xa0>)
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aaa:	4a15      	ldr	r2, [pc, #84]	@ (8002b00 <HAL_TIM_Base_MspInit+0xa0>)
 8002aac:	f043 0320 	orr.w	r3, r3, #32
 8002ab0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ab2:	4b13      	ldr	r3, [pc, #76]	@ (8002b00 <HAL_TIM_Base_MspInit+0xa0>)
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab6:	f003 0320 	and.w	r3, r3, #32
 8002aba:	613b      	str	r3, [r7, #16]
 8002abc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002abe:	2200      	movs	r2, #0
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	2037      	movs	r0, #55	@ 0x37
 8002ac4:	f000 fa94 	bl	8002ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ac8:	2037      	movs	r0, #55	@ 0x37
 8002aca:	f000 fabd 	bl	8003048 <HAL_NVIC_EnableIRQ>
}
 8002ace:	e010      	b.n	8002af2 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a0c      	ldr	r2, [pc, #48]	@ (8002b08 <HAL_TIM_Base_MspInit+0xa8>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d10b      	bne.n	8002af2 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002ada:	4b09      	ldr	r3, [pc, #36]	@ (8002b00 <HAL_TIM_Base_MspInit+0xa0>)
 8002adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ade:	4a08      	ldr	r2, [pc, #32]	@ (8002b00 <HAL_TIM_Base_MspInit+0xa0>)
 8002ae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ae4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ae6:	4b06      	ldr	r3, [pc, #24]	@ (8002b00 <HAL_TIM_Base_MspInit+0xa0>)
 8002ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]
}
 8002af2:	bf00      	nop
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40001000 	.word	0x40001000
 8002b00:	40021000 	.word	0x40021000
 8002b04:	40001400 	.word	0x40001400
 8002b08:	40014000 	.word	0x40014000

08002b0c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b08a      	sub	sp, #40	@ 0x28
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b14:	f107 0314 	add.w	r3, r7, #20
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
 8002b22:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a20      	ldr	r2, [pc, #128]	@ (8002bac <HAL_TIM_MspPostInit+0xa0>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d139      	bne.n	8002ba2 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b2e:	4b20      	ldr	r3, [pc, #128]	@ (8002bb0 <HAL_TIM_MspPostInit+0xa4>)
 8002b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b32:	4a1f      	ldr	r2, [pc, #124]	@ (8002bb0 <HAL_TIM_MspPostInit+0xa4>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002bb0 <HAL_TIM_MspPostInit+0xa4>)
 8002b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	613b      	str	r3, [r7, #16]
 8002b44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b46:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb0 <HAL_TIM_MspPostInit+0xa4>)
 8002b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b4a:	4a19      	ldr	r2, [pc, #100]	@ (8002bb0 <HAL_TIM_MspPostInit+0xa4>)
 8002b4c:	f043 0302 	orr.w	r3, r3, #2
 8002b50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b52:	4b17      	ldr	r3, [pc, #92]	@ (8002bb0 <HAL_TIM_MspPostInit+0xa4>)
 8002b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b5e:	2304      	movs	r3, #4
 8002b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b62:	2302      	movs	r3, #2
 8002b64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b66:	2300      	movs	r3, #0
 8002b68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002b6e:	230e      	movs	r3, #14
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b72:	f107 0314 	add.w	r3, r7, #20
 8002b76:	4619      	mov	r1, r3
 8002b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b7c:	f000 fdce 	bl	800371c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002b80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b86:	2302      	movs	r3, #2
 8002b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002b92:	230e      	movs	r3, #14
 8002b94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b96:	f107 0314 	add.w	r3, r7, #20
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	4805      	ldr	r0, [pc, #20]	@ (8002bb4 <HAL_TIM_MspPostInit+0xa8>)
 8002b9e:	f000 fdbd 	bl	800371c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002ba2:	bf00      	nop
 8002ba4:	3728      	adds	r7, #40	@ 0x28
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	40014000 	.word	0x40014000
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	48000400 	.word	0x48000400

08002bb8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002bbc:	4b14      	ldr	r3, [pc, #80]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bbe:	4a15      	ldr	r2, [pc, #84]	@ (8002c14 <MX_USART1_UART_Init+0x5c>)
 8002bc0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002bc2:	4b13      	ldr	r3, [pc, #76]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bc8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bca:	4b11      	ldr	r3, [pc, #68]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bde:	220c      	movs	r2, #12
 8002be0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002be2:	4b0b      	ldr	r3, [pc, #44]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002be8:	4b09      	ldr	r3, [pc, #36]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bee:	4b08      	ldr	r3, [pc, #32]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bf4:	4b06      	ldr	r3, [pc, #24]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002bfa:	4805      	ldr	r0, [pc, #20]	@ (8002c10 <MX_USART1_UART_Init+0x58>)
 8002bfc:	f006 fea2 	bl	8009944 <HAL_UART_Init>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002c06:	f7ff fa1d 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000450 	.word	0x20000450
 8002c14:	40013800 	.word	0x40013800

08002c18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b0ac      	sub	sp, #176	@ 0xb0
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c20:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	605a      	str	r2, [r3, #4]
 8002c2a:	609a      	str	r2, [r3, #8]
 8002c2c:	60da      	str	r2, [r3, #12]
 8002c2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c30:	f107 0314 	add.w	r3, r7, #20
 8002c34:	2288      	movs	r2, #136	@ 0x88
 8002c36:	2100      	movs	r1, #0
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f008 f81b 	bl	800ac74 <memset>
  if(uartHandle->Instance==USART1)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a21      	ldr	r2, [pc, #132]	@ (8002cc8 <HAL_UART_MspInit+0xb0>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d13a      	bne.n	8002cbe <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	4618      	mov	r0, r3
 8002c56:	f002 f99d 	bl	8004f94 <HAL_RCCEx_PeriphCLKConfig>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002c60:	f7ff f9f0 	bl	8002044 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c64:	4b19      	ldr	r3, [pc, #100]	@ (8002ccc <HAL_UART_MspInit+0xb4>)
 8002c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c68:	4a18      	ldr	r2, [pc, #96]	@ (8002ccc <HAL_UART_MspInit+0xb4>)
 8002c6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c6e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c70:	4b16      	ldr	r3, [pc, #88]	@ (8002ccc <HAL_UART_MspInit+0xb4>)
 8002c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c78:	613b      	str	r3, [r7, #16]
 8002c7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c7c:	4b13      	ldr	r3, [pc, #76]	@ (8002ccc <HAL_UART_MspInit+0xb4>)
 8002c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c80:	4a12      	ldr	r2, [pc, #72]	@ (8002ccc <HAL_UART_MspInit+0xb4>)
 8002c82:	f043 0302 	orr.w	r3, r3, #2
 8002c86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c88:	4b10      	ldr	r3, [pc, #64]	@ (8002ccc <HAL_UART_MspInit+0xb4>)
 8002c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c94:	23c0      	movs	r3, #192	@ 0xc0
 8002c96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002cac:	2307      	movs	r3, #7
 8002cae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cb2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4805      	ldr	r0, [pc, #20]	@ (8002cd0 <HAL_UART_MspInit+0xb8>)
 8002cba:	f000 fd2f 	bl	800371c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002cbe:	bf00      	nop
 8002cc0:	37b0      	adds	r7, #176	@ 0xb0
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	40013800 	.word	0x40013800
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	48000400 	.word	0x48000400

08002cd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002cd4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d0c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002cd8:	f7ff fbe0 	bl	800249c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cdc:	480c      	ldr	r0, [pc, #48]	@ (8002d10 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cde:	490d      	ldr	r1, [pc, #52]	@ (8002d14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d18 <LoopForever+0xe>)
  movs r3, #0
 8002ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ce4:	e002      	b.n	8002cec <LoopCopyDataInit>

08002ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cea:	3304      	adds	r3, #4

08002cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cf0:	d3f9      	bcc.n	8002ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8002d1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cf4:	4c0a      	ldr	r4, [pc, #40]	@ (8002d20 <LoopForever+0x16>)
  movs r3, #0
 8002cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cf8:	e001      	b.n	8002cfe <LoopFillZerobss>

08002cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cfc:	3204      	adds	r2, #4

08002cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d00:	d3fb      	bcc.n	8002cfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d02:	f008 f81b 	bl	800ad3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d06:	f7ff f917 	bl	8001f38 <main>

08002d0a <LoopForever>:

LoopForever:
    b LoopForever
 8002d0a:	e7fe      	b.n	8002d0a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002d0c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d14:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002d18:	0800c07c 	.word	0x0800c07c
  ldr r2, =_sbss
 8002d1c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002d20:	20000628 	.word	0x20000628

08002d24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d24:	e7fe      	b.n	8002d24 <ADC1_2_IRQHandler>

08002d26 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d30:	2003      	movs	r0, #3
 8002d32:	f000 f93d 	bl	8002fb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d36:	200f      	movs	r0, #15
 8002d38:	f000 f80e 	bl	8002d58 <HAL_InitTick>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d002      	beq.n	8002d48 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	71fb      	strb	r3, [r7, #7]
 8002d46:	e001      	b.n	8002d4c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d48:	f7ff fa7e 	bl	8002248 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3708      	adds	r7, #8
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
	...

08002d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d60:	2300      	movs	r3, #0
 8002d62:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002d64:	4b17      	ldr	r3, [pc, #92]	@ (8002dc4 <HAL_InitTick+0x6c>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d023      	beq.n	8002db4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002d6c:	4b16      	ldr	r3, [pc, #88]	@ (8002dc8 <HAL_InitTick+0x70>)
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	4b14      	ldr	r3, [pc, #80]	@ (8002dc4 <HAL_InitTick+0x6c>)
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	4619      	mov	r1, r3
 8002d76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d82:	4618      	mov	r0, r3
 8002d84:	f000 f978 	bl	8003078 <HAL_SYSTICK_Config>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10f      	bne.n	8002dae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2b0f      	cmp	r3, #15
 8002d92:	d809      	bhi.n	8002da8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d94:	2200      	movs	r2, #0
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	f04f 30ff 	mov.w	r0, #4294967295
 8002d9c:	f000 f928 	bl	8002ff0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002da0:	4a0a      	ldr	r2, [pc, #40]	@ (8002dcc <HAL_InitTick+0x74>)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6013      	str	r3, [r2, #0]
 8002da6:	e007      	b.n	8002db8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	73fb      	strb	r3, [r7, #15]
 8002dac:	e004      	b.n	8002db8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	73fb      	strb	r3, [r7, #15]
 8002db2:	e001      	b.n	8002db8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	20000018 	.word	0x20000018
 8002dc8:	20000010 	.word	0x20000010
 8002dcc:	20000014 	.word	0x20000014

08002dd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002dd4:	4b06      	ldr	r3, [pc, #24]	@ (8002df0 <HAL_IncTick+0x20>)
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <HAL_IncTick+0x24>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4413      	add	r3, r2
 8002de0:	4a04      	ldr	r2, [pc, #16]	@ (8002df4 <HAL_IncTick+0x24>)
 8002de2:	6013      	str	r3, [r2, #0]
}
 8002de4:	bf00      	nop
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	20000018 	.word	0x20000018
 8002df4:	200004d8 	.word	0x200004d8

08002df8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8002dfc:	4b03      	ldr	r3, [pc, #12]	@ (8002e0c <HAL_GetTick+0x14>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	200004d8 	.word	0x200004d8

08002e10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e20:	4b0c      	ldr	r3, [pc, #48]	@ (8002e54 <__NVIC_SetPriorityGrouping+0x44>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e42:	4a04      	ldr	r2, [pc, #16]	@ (8002e54 <__NVIC_SetPriorityGrouping+0x44>)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	60d3      	str	r3, [r2, #12]
}
 8002e48:	bf00      	nop
 8002e4a:	3714      	adds	r7, #20
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr
 8002e54:	e000ed00 	.word	0xe000ed00

08002e58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e5c:	4b04      	ldr	r3, [pc, #16]	@ (8002e70 <__NVIC_GetPriorityGrouping+0x18>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	0a1b      	lsrs	r3, r3, #8
 8002e62:	f003 0307 	and.w	r3, r3, #7
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	db0b      	blt.n	8002e9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	f003 021f 	and.w	r2, r3, #31
 8002e8c:	4907      	ldr	r1, [pc, #28]	@ (8002eac <__NVIC_EnableIRQ+0x38>)
 8002e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	2001      	movs	r0, #1
 8002e96:	fa00 f202 	lsl.w	r2, r0, r2
 8002e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	e000e100 	.word	0xe000e100

08002eb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	6039      	str	r1, [r7, #0]
 8002eba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	db0a      	blt.n	8002eda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	b2da      	uxtb	r2, r3
 8002ec8:	490c      	ldr	r1, [pc, #48]	@ (8002efc <__NVIC_SetPriority+0x4c>)
 8002eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ece:	0112      	lsls	r2, r2, #4
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ed8:	e00a      	b.n	8002ef0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	4908      	ldr	r1, [pc, #32]	@ (8002f00 <__NVIC_SetPriority+0x50>)
 8002ee0:	79fb      	ldrb	r3, [r7, #7]
 8002ee2:	f003 030f 	and.w	r3, r3, #15
 8002ee6:	3b04      	subs	r3, #4
 8002ee8:	0112      	lsls	r2, r2, #4
 8002eea:	b2d2      	uxtb	r2, r2
 8002eec:	440b      	add	r3, r1
 8002eee:	761a      	strb	r2, [r3, #24]
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	e000e100 	.word	0xe000e100
 8002f00:	e000ed00 	.word	0xe000ed00

08002f04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b089      	sub	sp, #36	@ 0x24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	f1c3 0307 	rsb	r3, r3, #7
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	bf28      	it	cs
 8002f22:	2304      	movcs	r3, #4
 8002f24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	3304      	adds	r3, #4
 8002f2a:	2b06      	cmp	r3, #6
 8002f2c:	d902      	bls.n	8002f34 <NVIC_EncodePriority+0x30>
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	3b03      	subs	r3, #3
 8002f32:	e000      	b.n	8002f36 <NVIC_EncodePriority+0x32>
 8002f34:	2300      	movs	r3, #0
 8002f36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f38:	f04f 32ff 	mov.w	r2, #4294967295
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	43da      	mvns	r2, r3
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	401a      	ands	r2, r3
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	fa01 f303 	lsl.w	r3, r1, r3
 8002f56:	43d9      	mvns	r1, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f5c:	4313      	orrs	r3, r2
         );
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3724      	adds	r7, #36	@ 0x24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
	...

08002f6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f7c:	d301      	bcc.n	8002f82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e00f      	b.n	8002fa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f82:	4a0a      	ldr	r2, [pc, #40]	@ (8002fac <SysTick_Config+0x40>)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f8a:	210f      	movs	r1, #15
 8002f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f90:	f7ff ff8e 	bl	8002eb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f94:	4b05      	ldr	r3, [pc, #20]	@ (8002fac <SysTick_Config+0x40>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f9a:	4b04      	ldr	r3, [pc, #16]	@ (8002fac <SysTick_Config+0x40>)
 8002f9c:	2207      	movs	r2, #7
 8002f9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	e000e010 	.word	0xe000e010

08002fb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b07      	cmp	r3, #7
 8002fbc:	d00f      	beq.n	8002fde <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2b06      	cmp	r3, #6
 8002fc2:	d00c      	beq.n	8002fde <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b05      	cmp	r3, #5
 8002fc8:	d009      	beq.n	8002fde <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d006      	beq.n	8002fde <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b03      	cmp	r3, #3
 8002fd4:	d003      	beq.n	8002fde <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fd6:	21a6      	movs	r1, #166	@ 0xa6
 8002fd8:	4804      	ldr	r0, [pc, #16]	@ (8002fec <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002fda:	f7ff f84b 	bl	8002074 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f7ff ff16 	bl	8002e10 <__NVIC_SetPriorityGrouping>
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	0800bda8 	.word	0x0800bda8

08002ff0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	607a      	str	r2, [r7, #4]
 8002ffc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ffe:	2300      	movs	r3, #0
 8003000:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b0f      	cmp	r3, #15
 8003006:	d903      	bls.n	8003010 <HAL_NVIC_SetPriority+0x20>
 8003008:	21be      	movs	r1, #190	@ 0xbe
 800300a:	480e      	ldr	r0, [pc, #56]	@ (8003044 <HAL_NVIC_SetPriority+0x54>)
 800300c:	f7ff f832 	bl	8002074 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	2b0f      	cmp	r3, #15
 8003014:	d903      	bls.n	800301e <HAL_NVIC_SetPriority+0x2e>
 8003016:	21bf      	movs	r1, #191	@ 0xbf
 8003018:	480a      	ldr	r0, [pc, #40]	@ (8003044 <HAL_NVIC_SetPriority+0x54>)
 800301a:	f7ff f82b 	bl	8002074 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 800301e:	f7ff ff1b 	bl	8002e58 <__NVIC_GetPriorityGrouping>
 8003022:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	68b9      	ldr	r1, [r7, #8]
 8003028:	6978      	ldr	r0, [r7, #20]
 800302a:	f7ff ff6b 	bl	8002f04 <NVIC_EncodePriority>
 800302e:	4602      	mov	r2, r0
 8003030:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003034:	4611      	mov	r1, r2
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff ff3a 	bl	8002eb0 <__NVIC_SetPriority>
}
 800303c:	bf00      	nop
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	0800bda8 	.word	0x0800bda8

08003048 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	2b00      	cmp	r3, #0
 8003058:	da03      	bge.n	8003062 <HAL_NVIC_EnableIRQ+0x1a>
 800305a:	21d2      	movs	r1, #210	@ 0xd2
 800305c:	4805      	ldr	r0, [pc, #20]	@ (8003074 <HAL_NVIC_EnableIRQ+0x2c>)
 800305e:	f7ff f809 	bl	8002074 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	4618      	mov	r0, r3
 8003068:	f7ff ff04 	bl	8002e74 <__NVIC_EnableIRQ>
}
 800306c:	bf00      	nop
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	0800bda8 	.word	0x0800bda8

08003078 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f7ff ff73 	bl	8002f6c <SysTick_Config>
 8003086:	4603      	mov	r3, r0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d101      	bne.n	80030a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e19d      	b.n	80033de <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a79      	ldr	r2, [pc, #484]	@ (800328c <HAL_DMA_Init+0x1fc>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d044      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a77      	ldr	r2, [pc, #476]	@ (8003290 <HAL_DMA_Init+0x200>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d03f      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a76      	ldr	r2, [pc, #472]	@ (8003294 <HAL_DMA_Init+0x204>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d03a      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a74      	ldr	r2, [pc, #464]	@ (8003298 <HAL_DMA_Init+0x208>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d035      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a73      	ldr	r2, [pc, #460]	@ (800329c <HAL_DMA_Init+0x20c>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d030      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a71      	ldr	r2, [pc, #452]	@ (80032a0 <HAL_DMA_Init+0x210>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d02b      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a70      	ldr	r2, [pc, #448]	@ (80032a4 <HAL_DMA_Init+0x214>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d026      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a6e      	ldr	r2, [pc, #440]	@ (80032a8 <HAL_DMA_Init+0x218>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d021      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a6d      	ldr	r2, [pc, #436]	@ (80032ac <HAL_DMA_Init+0x21c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d01c      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a6b      	ldr	r2, [pc, #428]	@ (80032b0 <HAL_DMA_Init+0x220>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d017      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a6a      	ldr	r2, [pc, #424]	@ (80032b4 <HAL_DMA_Init+0x224>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d012      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a68      	ldr	r2, [pc, #416]	@ (80032b8 <HAL_DMA_Init+0x228>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d00d      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a67      	ldr	r2, [pc, #412]	@ (80032bc <HAL_DMA_Init+0x22c>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d008      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a65      	ldr	r2, [pc, #404]	@ (80032c0 <HAL_DMA_Init+0x230>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d003      	beq.n	8003136 <HAL_DMA_Init+0xa6>
 800312e:	21a5      	movs	r1, #165	@ 0xa5
 8003130:	4864      	ldr	r0, [pc, #400]	@ (80032c4 <HAL_DMA_Init+0x234>)
 8003132:	f7fe ff9f 	bl	8002074 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00c      	beq.n	8003158 <HAL_DMA_Init+0xc8>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b10      	cmp	r3, #16
 8003144:	d008      	beq.n	8003158 <HAL_DMA_Init+0xc8>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800314e:	d003      	beq.n	8003158 <HAL_DMA_Init+0xc8>
 8003150:	21a6      	movs	r1, #166	@ 0xa6
 8003152:	485c      	ldr	r0, [pc, #368]	@ (80032c4 <HAL_DMA_Init+0x234>)
 8003154:	f7fe ff8e 	bl	8002074 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	2b40      	cmp	r3, #64	@ 0x40
 800315e:	d007      	beq.n	8003170 <HAL_DMA_Init+0xe0>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_DMA_Init+0xe0>
 8003168:	21a7      	movs	r1, #167	@ 0xa7
 800316a:	4856      	ldr	r0, [pc, #344]	@ (80032c4 <HAL_DMA_Init+0x234>)
 800316c:	f7fe ff82 	bl	8002074 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	2b80      	cmp	r3, #128	@ 0x80
 8003176:	d007      	beq.n	8003188 <HAL_DMA_Init+0xf8>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <HAL_DMA_Init+0xf8>
 8003180:	21a8      	movs	r1, #168	@ 0xa8
 8003182:	4850      	ldr	r0, [pc, #320]	@ (80032c4 <HAL_DMA_Init+0x234>)
 8003184:	f7fe ff76 	bl	8002074 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00d      	beq.n	80031ac <HAL_DMA_Init+0x11c>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003198:	d008      	beq.n	80031ac <HAL_DMA_Init+0x11c>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031a2:	d003      	beq.n	80031ac <HAL_DMA_Init+0x11c>
 80031a4:	21a9      	movs	r1, #169	@ 0xa9
 80031a6:	4847      	ldr	r0, [pc, #284]	@ (80032c4 <HAL_DMA_Init+0x234>)
 80031a8:	f7fe ff64 	bl	8002074 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00d      	beq.n	80031d0 <HAL_DMA_Init+0x140>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031bc:	d008      	beq.n	80031d0 <HAL_DMA_Init+0x140>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031c6:	d003      	beq.n	80031d0 <HAL_DMA_Init+0x140>
 80031c8:	21aa      	movs	r1, #170	@ 0xaa
 80031ca:	483e      	ldr	r0, [pc, #248]	@ (80032c4 <HAL_DMA_Init+0x234>)
 80031cc:	f7fe ff52 	bl	8002074 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	69db      	ldr	r3, [r3, #28]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d007      	beq.n	80031e8 <HAL_DMA_Init+0x158>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	69db      	ldr	r3, [r3, #28]
 80031dc:	2b20      	cmp	r3, #32
 80031de:	d003      	beq.n	80031e8 <HAL_DMA_Init+0x158>
 80031e0:	21ab      	movs	r1, #171	@ 0xab
 80031e2:	4838      	ldr	r0, [pc, #224]	@ (80032c4 <HAL_DMA_Init+0x234>)
 80031e4:	f7fe ff46 	bl	8002074 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d012      	beq.n	8003216 <HAL_DMA_Init+0x186>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031f8:	d00d      	beq.n	8003216 <HAL_DMA_Init+0x186>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003202:	d008      	beq.n	8003216 <HAL_DMA_Init+0x186>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800320c:	d003      	beq.n	8003216 <HAL_DMA_Init+0x186>
 800320e:	21ac      	movs	r1, #172	@ 0xac
 8003210:	482c      	ldr	r0, [pc, #176]	@ (80032c4 <HAL_DMA_Init+0x234>)
 8003212:	f7fe ff2f 	bl	8002074 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d01f      	beq.n	800325e <HAL_DMA_Init+0x1ce>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d01b      	beq.n	800325e <HAL_DMA_Init+0x1ce>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	2b02      	cmp	r3, #2
 800322c:	d017      	beq.n	800325e <HAL_DMA_Init+0x1ce>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	2b03      	cmp	r3, #3
 8003234:	d013      	beq.n	800325e <HAL_DMA_Init+0x1ce>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2b04      	cmp	r3, #4
 800323c:	d00f      	beq.n	800325e <HAL_DMA_Init+0x1ce>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b05      	cmp	r3, #5
 8003244:	d00b      	beq.n	800325e <HAL_DMA_Init+0x1ce>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2b06      	cmp	r3, #6
 800324c:	d007      	beq.n	800325e <HAL_DMA_Init+0x1ce>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	2b07      	cmp	r3, #7
 8003254:	d003      	beq.n	800325e <HAL_DMA_Init+0x1ce>
 8003256:	21ae      	movs	r1, #174	@ 0xae
 8003258:	481a      	ldr	r0, [pc, #104]	@ (80032c4 <HAL_DMA_Init+0x234>)
 800325a:	f7fe ff0b 	bl	8002074 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	4b18      	ldr	r3, [pc, #96]	@ (80032c8 <HAL_DMA_Init+0x238>)
 8003266:	429a      	cmp	r2, r3
 8003268:	d836      	bhi.n	80032d8 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	461a      	mov	r2, r3
 8003270:	4b16      	ldr	r3, [pc, #88]	@ (80032cc <HAL_DMA_Init+0x23c>)
 8003272:	4413      	add	r3, r2
 8003274:	4a16      	ldr	r2, [pc, #88]	@ (80032d0 <HAL_DMA_Init+0x240>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	091b      	lsrs	r3, r3, #4
 800327c:	009a      	lsls	r2, r3, #2
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a13      	ldr	r2, [pc, #76]	@ (80032d4 <HAL_DMA_Init+0x244>)
 8003286:	641a      	str	r2, [r3, #64]	@ 0x40
 8003288:	e035      	b.n	80032f6 <HAL_DMA_Init+0x266>
 800328a:	bf00      	nop
 800328c:	40020008 	.word	0x40020008
 8003290:	4002001c 	.word	0x4002001c
 8003294:	40020030 	.word	0x40020030
 8003298:	40020044 	.word	0x40020044
 800329c:	40020058 	.word	0x40020058
 80032a0:	4002006c 	.word	0x4002006c
 80032a4:	40020080 	.word	0x40020080
 80032a8:	40020408 	.word	0x40020408
 80032ac:	4002041c 	.word	0x4002041c
 80032b0:	40020430 	.word	0x40020430
 80032b4:	40020444 	.word	0x40020444
 80032b8:	40020458 	.word	0x40020458
 80032bc:	4002046c 	.word	0x4002046c
 80032c0:	40020480 	.word	0x40020480
 80032c4:	0800bde4 	.word	0x0800bde4
 80032c8:	40020407 	.word	0x40020407
 80032cc:	bffdfff8 	.word	0xbffdfff8
 80032d0:	cccccccd 	.word	0xcccccccd
 80032d4:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	461a      	mov	r2, r3
 80032de:	4b42      	ldr	r3, [pc, #264]	@ (80033e8 <HAL_DMA_Init+0x358>)
 80032e0:	4413      	add	r3, r2
 80032e2:	4a42      	ldr	r2, [pc, #264]	@ (80033ec <HAL_DMA_Init+0x35c>)
 80032e4:	fba2 2303 	umull	r2, r3, r2, r3
 80032e8:	091b      	lsrs	r3, r3, #4
 80032ea:	009a      	lsls	r2, r3, #2
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4a3f      	ldr	r2, [pc, #252]	@ (80033f0 <HAL_DMA_Init+0x360>)
 80032f4:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2202      	movs	r2, #2
 80032fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800330c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003310:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800331a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003326:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003332:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	4313      	orrs	r3, r2
 800333e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003350:	d039      	beq.n	80033c6 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	4a27      	ldr	r2, [pc, #156]	@ (80033f4 <HAL_DMA_Init+0x364>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d11a      	bne.n	8003392 <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800335c:	4b26      	ldr	r3, [pc, #152]	@ (80033f8 <HAL_DMA_Init+0x368>)
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003364:	f003 031c 	and.w	r3, r3, #28
 8003368:	210f      	movs	r1, #15
 800336a:	fa01 f303 	lsl.w	r3, r1, r3
 800336e:	43db      	mvns	r3, r3
 8003370:	4921      	ldr	r1, [pc, #132]	@ (80033f8 <HAL_DMA_Init+0x368>)
 8003372:	4013      	ands	r3, r2
 8003374:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003376:	4b20      	ldr	r3, [pc, #128]	@ (80033f8 <HAL_DMA_Init+0x368>)
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6859      	ldr	r1, [r3, #4]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003382:	f003 031c 	and.w	r3, r3, #28
 8003386:	fa01 f303 	lsl.w	r3, r1, r3
 800338a:	491b      	ldr	r1, [pc, #108]	@ (80033f8 <HAL_DMA_Init+0x368>)
 800338c:	4313      	orrs	r3, r2
 800338e:	600b      	str	r3, [r1, #0]
 8003390:	e019      	b.n	80033c6 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003392:	4b1a      	ldr	r3, [pc, #104]	@ (80033fc <HAL_DMA_Init+0x36c>)
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339a:	f003 031c 	and.w	r3, r3, #28
 800339e:	210f      	movs	r1, #15
 80033a0:	fa01 f303 	lsl.w	r3, r1, r3
 80033a4:	43db      	mvns	r3, r3
 80033a6:	4915      	ldr	r1, [pc, #84]	@ (80033fc <HAL_DMA_Init+0x36c>)
 80033a8:	4013      	ands	r3, r2
 80033aa:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80033ac:	4b13      	ldr	r3, [pc, #76]	@ (80033fc <HAL_DMA_Init+0x36c>)
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6859      	ldr	r1, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b8:	f003 031c 	and.w	r3, r3, #28
 80033bc:	fa01 f303 	lsl.w	r3, r1, r3
 80033c0:	490e      	ldr	r1, [pc, #56]	@ (80033fc <HAL_DMA_Init+0x36c>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3710      	adds	r7, #16
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	bffdfbf8 	.word	0xbffdfbf8
 80033ec:	cccccccd 	.word	0xcccccccd
 80033f0:	40020400 	.word	0x40020400
 80033f4:	40020000 	.word	0x40020000
 80033f8:	400200a8 	.word	0x400200a8
 80033fc:	400204a8 	.word	0x400204a8

08003400 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
 800340c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800340e:	2300      	movs	r3, #0
 8003410:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_DMA_Start_IT+0x20>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800341e:	d304      	bcc.n	800342a <HAL_DMA_Start_IT+0x2a>
 8003420:	f240 11df 	movw	r1, #479	@ 0x1df
 8003424:	482c      	ldr	r0, [pc, #176]	@ (80034d8 <HAL_DMA_Start_IT+0xd8>)
 8003426:	f7fe fe25 	bl	8002074 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003430:	2b01      	cmp	r3, #1
 8003432:	d101      	bne.n	8003438 <HAL_DMA_Start_IT+0x38>
 8003434:	2302      	movs	r3, #2
 8003436:	e04b      	b.n	80034d0 <HAL_DMA_Start_IT+0xd0>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b01      	cmp	r3, #1
 800344a:	d13a      	bne.n	80034c2 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2202      	movs	r2, #2
 8003450:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 0201 	bic.w	r2, r2, #1
 8003468:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	68b9      	ldr	r1, [r7, #8]
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 f923 	bl	80036bc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	2b00      	cmp	r3, #0
 800347c:	d008      	beq.n	8003490 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f042 020e 	orr.w	r2, r2, #14
 800348c:	601a      	str	r2, [r3, #0]
 800348e:	e00f      	b.n	80034b0 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0204 	bic.w	r2, r2, #4
 800349e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f042 020a 	orr.w	r2, r2, #10
 80034ae:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f042 0201 	orr.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	e005      	b.n	80034ce <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80034ca:	2302      	movs	r3, #2
 80034cc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80034ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3718      	adds	r7, #24
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	0800bde4 	.word	0x0800bde4

080034dc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034e4:	2300      	movs	r3, #0
 80034e6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d005      	beq.n	8003500 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2204      	movs	r2, #4
 80034f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	73fb      	strb	r3, [r7, #15]
 80034fe:	e029      	b.n	8003554 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f022 020e 	bic.w	r2, r2, #14
 800350e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0201 	bic.w	r2, r2, #1
 800351e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003524:	f003 021c 	and.w	r2, r3, #28
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352c:	2101      	movs	r1, #1
 800352e:	fa01 f202 	lsl.w	r2, r1, r2
 8003532:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	4798      	blx	r3
    }
  }
  return status;
 8003554:	7bfb      	ldrb	r3, [r7, #15]
}
 8003556:	4618      	mov	r0, r3
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b084      	sub	sp, #16
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357a:	f003 031c 	and.w	r3, r3, #28
 800357e:	2204      	movs	r2, #4
 8003580:	409a      	lsls	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	4013      	ands	r3, r2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d026      	beq.n	80035d8 <HAL_DMA_IRQHandler+0x7a>
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b00      	cmp	r3, #0
 8003592:	d021      	beq.n	80035d8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0320 	and.w	r3, r3, #32
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d107      	bne.n	80035b2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 0204 	bic.w	r2, r2, #4
 80035b0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b6:	f003 021c 	and.w	r2, r3, #28
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035be:	2104      	movs	r1, #4
 80035c0:	fa01 f202 	lsl.w	r2, r1, r2
 80035c4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d071      	beq.n	80036b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80035d6:	e06c      	b.n	80036b2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035dc:	f003 031c 	and.w	r3, r3, #28
 80035e0:	2202      	movs	r2, #2
 80035e2:	409a      	lsls	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	4013      	ands	r3, r2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d02e      	beq.n	800364a <HAL_DMA_IRQHandler+0xec>
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d029      	beq.n	800364a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0320 	and.w	r3, r3, #32
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10b      	bne.n	800361c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f022 020a 	bic.w	r2, r2, #10
 8003612:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003620:	f003 021c 	and.w	r2, r3, #28
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003628:	2102      	movs	r1, #2
 800362a:	fa01 f202 	lsl.w	r2, r1, r2
 800362e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363c:	2b00      	cmp	r3, #0
 800363e:	d038      	beq.n	80036b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003648:	e033      	b.n	80036b2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800364e:	f003 031c 	and.w	r3, r3, #28
 8003652:	2208      	movs	r2, #8
 8003654:	409a      	lsls	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4013      	ands	r3, r2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d02a      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x156>
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b00      	cmp	r3, #0
 8003666:	d025      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 020e 	bic.w	r2, r2, #14
 8003676:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367c:	f003 021c 	and.w	r2, r3, #28
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003684:	2101      	movs	r1, #1
 8003686:	fa01 f202 	lsl.w	r2, r1, r2
 800368a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d004      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80036b2:	bf00      	nop
 80036b4:	bf00      	nop
}
 80036b6:	3710      	adds	r7, #16
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
 80036c8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ce:	f003 021c 	and.w	r2, r3, #28
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d6:	2101      	movs	r1, #1
 80036d8:	fa01 f202 	lsl.w	r2, r1, r2
 80036dc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2b10      	cmp	r3, #16
 80036ec:	d108      	bne.n	8003700 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036fe:	e007      	b.n	8003710 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	60da      	str	r2, [r3, #12]
}
 8003710:	bf00      	nop
 8003712:	3714      	adds	r7, #20
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003726:	2300      	movs	r3, #0
 8003728:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003730:	d01f      	beq.n	8003772 <HAL_GPIO_Init+0x56>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a3c      	ldr	r2, [pc, #240]	@ (8003828 <HAL_GPIO_Init+0x10c>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d01b      	beq.n	8003772 <HAL_GPIO_Init+0x56>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a3b      	ldr	r2, [pc, #236]	@ (800382c <HAL_GPIO_Init+0x110>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d017      	beq.n	8003772 <HAL_GPIO_Init+0x56>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a3a      	ldr	r2, [pc, #232]	@ (8003830 <HAL_GPIO_Init+0x114>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d013      	beq.n	8003772 <HAL_GPIO_Init+0x56>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a39      	ldr	r2, [pc, #228]	@ (8003834 <HAL_GPIO_Init+0x118>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d00f      	beq.n	8003772 <HAL_GPIO_Init+0x56>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a38      	ldr	r2, [pc, #224]	@ (8003838 <HAL_GPIO_Init+0x11c>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d00b      	beq.n	8003772 <HAL_GPIO_Init+0x56>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a37      	ldr	r2, [pc, #220]	@ (800383c <HAL_GPIO_Init+0x120>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d007      	beq.n	8003772 <HAL_GPIO_Init+0x56>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a36      	ldr	r2, [pc, #216]	@ (8003840 <HAL_GPIO_Init+0x124>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d003      	beq.n	8003772 <HAL_GPIO_Init+0x56>
 800376a:	21aa      	movs	r1, #170	@ 0xaa
 800376c:	4835      	ldr	r0, [pc, #212]	@ (8003844 <HAL_GPIO_Init+0x128>)
 800376e:	f7fe fc81 	bl	8002074 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	b29b      	uxth	r3, r3
 8003778:	2b00      	cmp	r3, #0
 800377a:	d004      	beq.n	8003786 <HAL_GPIO_Init+0x6a>
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003784:	d303      	bcc.n	800378e <HAL_GPIO_Init+0x72>
 8003786:	21ab      	movs	r1, #171	@ 0xab
 8003788:	482e      	ldr	r0, [pc, #184]	@ (8003844 <HAL_GPIO_Init+0x128>)
 800378a:	f7fe fc73 	bl	8002074 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 823d 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b01      	cmp	r3, #1
 800379e:	f000 8238 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2b11      	cmp	r3, #17
 80037a8:	f000 8233 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	f000 822e 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	2b12      	cmp	r3, #18
 80037bc:	f000 8229 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80037c8:	f000 8223 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80037d4:	f000 821d 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 80037e0:	f000 8217 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 80037ec:	f000 8211 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 80037f8:	f000 820b 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003804:	f000 8205 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2b03      	cmp	r3, #3
 800380e:	f000 8200 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	2b0b      	cmp	r3, #11
 8003818:	f000 81fb 	beq.w	8003c12 <HAL_GPIO_Init+0x4f6>
 800381c:	21ac      	movs	r1, #172	@ 0xac
 800381e:	4809      	ldr	r0, [pc, #36]	@ (8003844 <HAL_GPIO_Init+0x128>)
 8003820:	f7fe fc28 	bl	8002074 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003824:	e1f5      	b.n	8003c12 <HAL_GPIO_Init+0x4f6>
 8003826:	bf00      	nop
 8003828:	48000400 	.word	0x48000400
 800382c:	48000800 	.word	0x48000800
 8003830:	48000c00 	.word	0x48000c00
 8003834:	48001000 	.word	0x48001000
 8003838:	48001400 	.word	0x48001400
 800383c:	48001800 	.word	0x48001800
 8003840:	48001c00 	.word	0x48001c00
 8003844:	0800be1c 	.word	0x0800be1c
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	2101      	movs	r1, #1
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	fa01 f303 	lsl.w	r3, r1, r3
 8003854:	4013      	ands	r3, r2
 8003856:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2b00      	cmp	r3, #0
 800385c:	f000 81d6 	beq.w	8003c0c <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f003 0303 	and.w	r3, r3, #3
 8003868:	2b01      	cmp	r3, #1
 800386a:	d005      	beq.n	8003878 <HAL_GPIO_Init+0x15c>
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f003 0303 	and.w	r3, r3, #3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d144      	bne.n	8003902 <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00f      	beq.n	80038a0 <HAL_GPIO_Init+0x184>
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d00b      	beq.n	80038a0 <HAL_GPIO_Init+0x184>
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	2b02      	cmp	r3, #2
 800388e:	d007      	beq.n	80038a0 <HAL_GPIO_Init+0x184>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	2b03      	cmp	r3, #3
 8003896:	d003      	beq.n	80038a0 <HAL_GPIO_Init+0x184>
 8003898:	21bb      	movs	r1, #187	@ 0xbb
 800389a:	489c      	ldr	r0, [pc, #624]	@ (8003b0c <HAL_GPIO_Init+0x3f0>)
 800389c:	f7fe fbea 	bl	8002074 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	2203      	movs	r2, #3
 80038ac:	fa02 f303 	lsl.w	r3, r2, r3
 80038b0:	43db      	mvns	r3, r3
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	4013      	ands	r3, r2
 80038b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	68da      	ldr	r2, [r3, #12]
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038d6:	2201      	movs	r2, #1
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	fa02 f303 	lsl.w	r3, r2, r3
 80038de:	43db      	mvns	r3, r3
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	4013      	ands	r3, r2
 80038e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	091b      	lsrs	r3, r3, #4
 80038ec:	f003 0201 	and.w	r2, r3, #1
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	fa02 f303 	lsl.w	r3, r2, r3
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	2b03      	cmp	r3, #3
 800390c:	d118      	bne.n	8003940 <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003912:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003914:	2201      	movs	r2, #1
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	43db      	mvns	r3, r3
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	4013      	ands	r3, r2
 8003922:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	08db      	lsrs	r3, r3, #3
 800392a:	f003 0201 	and.w	r2, r3, #1
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	4313      	orrs	r3, r2
 8003938:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f003 0303 	and.w	r3, r3, #3
 8003948:	2b03      	cmp	r3, #3
 800394a:	d027      	beq.n	800399c <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00b      	beq.n	800396c <HAL_GPIO_Init+0x250>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d007      	beq.n	800396c <HAL_GPIO_Init+0x250>
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	2b02      	cmp	r3, #2
 8003962:	d003      	beq.n	800396c <HAL_GPIO_Init+0x250>
 8003964:	21dc      	movs	r1, #220	@ 0xdc
 8003966:	4869      	ldr	r0, [pc, #420]	@ (8003b0c <HAL_GPIO_Init+0x3f0>)
 8003968:	f7fe fb84 	bl	8002074 <assert_failed>

        temp = GPIOx->PUPDR;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	2203      	movs	r2, #3
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43db      	mvns	r3, r3
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	4013      	ands	r3, r2
 8003982:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	005b      	lsls	r3, r3, #1
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	4313      	orrs	r3, r2
 8003994:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d14f      	bne.n	8003a48 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80039ae:	d01f      	beq.n	80039f0 <HAL_GPIO_Init+0x2d4>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a57      	ldr	r2, [pc, #348]	@ (8003b10 <HAL_GPIO_Init+0x3f4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d01b      	beq.n	80039f0 <HAL_GPIO_Init+0x2d4>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a56      	ldr	r2, [pc, #344]	@ (8003b14 <HAL_GPIO_Init+0x3f8>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d017      	beq.n	80039f0 <HAL_GPIO_Init+0x2d4>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a55      	ldr	r2, [pc, #340]	@ (8003b18 <HAL_GPIO_Init+0x3fc>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d013      	beq.n	80039f0 <HAL_GPIO_Init+0x2d4>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a54      	ldr	r2, [pc, #336]	@ (8003b1c <HAL_GPIO_Init+0x400>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d00f      	beq.n	80039f0 <HAL_GPIO_Init+0x2d4>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a53      	ldr	r2, [pc, #332]	@ (8003b20 <HAL_GPIO_Init+0x404>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d00b      	beq.n	80039f0 <HAL_GPIO_Init+0x2d4>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a52      	ldr	r2, [pc, #328]	@ (8003b24 <HAL_GPIO_Init+0x408>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d007      	beq.n	80039f0 <HAL_GPIO_Init+0x2d4>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a51      	ldr	r2, [pc, #324]	@ (8003b28 <HAL_GPIO_Init+0x40c>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d003      	beq.n	80039f0 <HAL_GPIO_Init+0x2d4>
 80039e8:	21e8      	movs	r1, #232	@ 0xe8
 80039ea:	4848      	ldr	r0, [pc, #288]	@ (8003b0c <HAL_GPIO_Init+0x3f0>)
 80039ec:	f7fe fb42 	bl	8002074 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	691b      	ldr	r3, [r3, #16]
 80039f4:	2b0f      	cmp	r3, #15
 80039f6:	d903      	bls.n	8003a00 <HAL_GPIO_Init+0x2e4>
 80039f8:	21e9      	movs	r1, #233	@ 0xe9
 80039fa:	4844      	ldr	r0, [pc, #272]	@ (8003b0c <HAL_GPIO_Init+0x3f0>)
 80039fc:	f7fe fb3a 	bl	8002074 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	08da      	lsrs	r2, r3, #3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	3208      	adds	r2, #8
 8003a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	f003 0307 	and.w	r3, r3, #7
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	220f      	movs	r2, #15
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	4013      	ands	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	691a      	ldr	r2, [r3, #16]
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f003 0307 	and.w	r3, r3, #7
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	08da      	lsrs	r2, r3, #3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	3208      	adds	r2, #8
 8003a42:	6939      	ldr	r1, [r7, #16]
 8003a44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	005b      	lsls	r3, r3, #1
 8003a52:	2203      	movs	r2, #3
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 0203 	and.w	r2, r3, #3
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	693a      	ldr	r2, [r7, #16]
 8003a7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 80c1 	beq.w	8003c0c <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a8a:	4b28      	ldr	r3, [pc, #160]	@ (8003b2c <HAL_GPIO_Init+0x410>)
 8003a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8e:	4a27      	ldr	r2, [pc, #156]	@ (8003b2c <HAL_GPIO_Init+0x410>)
 8003a90:	f043 0301 	orr.w	r3, r3, #1
 8003a94:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a96:	4b25      	ldr	r3, [pc, #148]	@ (8003b2c <HAL_GPIO_Init+0x410>)
 8003a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	60bb      	str	r3, [r7, #8]
 8003aa0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003aa2:	4a23      	ldr	r2, [pc, #140]	@ (8003b30 <HAL_GPIO_Init+0x414>)
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	089b      	lsrs	r3, r3, #2
 8003aa8:	3302      	adds	r3, #2
 8003aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	f003 0303 	and.w	r3, r3, #3
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	220f      	movs	r2, #15
 8003aba:	fa02 f303 	lsl.w	r3, r2, r3
 8003abe:	43db      	mvns	r3, r3
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003acc:	d03a      	beq.n	8003b44 <HAL_GPIO_Init+0x428>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a0f      	ldr	r2, [pc, #60]	@ (8003b10 <HAL_GPIO_Init+0x3f4>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d034      	beq.n	8003b40 <HAL_GPIO_Init+0x424>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a0e      	ldr	r2, [pc, #56]	@ (8003b14 <HAL_GPIO_Init+0x3f8>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d02e      	beq.n	8003b3c <HAL_GPIO_Init+0x420>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8003b18 <HAL_GPIO_Init+0x3fc>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d028      	beq.n	8003b38 <HAL_GPIO_Init+0x41c>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a0c      	ldr	r2, [pc, #48]	@ (8003b1c <HAL_GPIO_Init+0x400>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d022      	beq.n	8003b34 <HAL_GPIO_Init+0x418>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a0b      	ldr	r2, [pc, #44]	@ (8003b20 <HAL_GPIO_Init+0x404>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d007      	beq.n	8003b06 <HAL_GPIO_Init+0x3ea>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a0a      	ldr	r2, [pc, #40]	@ (8003b24 <HAL_GPIO_Init+0x408>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d101      	bne.n	8003b02 <HAL_GPIO_Init+0x3e6>
 8003afe:	2306      	movs	r3, #6
 8003b00:	e021      	b.n	8003b46 <HAL_GPIO_Init+0x42a>
 8003b02:	2307      	movs	r3, #7
 8003b04:	e01f      	b.n	8003b46 <HAL_GPIO_Init+0x42a>
 8003b06:	2305      	movs	r3, #5
 8003b08:	e01d      	b.n	8003b46 <HAL_GPIO_Init+0x42a>
 8003b0a:	bf00      	nop
 8003b0c:	0800be1c 	.word	0x0800be1c
 8003b10:	48000400 	.word	0x48000400
 8003b14:	48000800 	.word	0x48000800
 8003b18:	48000c00 	.word	0x48000c00
 8003b1c:	48001000 	.word	0x48001000
 8003b20:	48001400 	.word	0x48001400
 8003b24:	48001800 	.word	0x48001800
 8003b28:	48001c00 	.word	0x48001c00
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	40010000 	.word	0x40010000
 8003b34:	2304      	movs	r3, #4
 8003b36:	e006      	b.n	8003b46 <HAL_GPIO_Init+0x42a>
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e004      	b.n	8003b46 <HAL_GPIO_Init+0x42a>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	e002      	b.n	8003b46 <HAL_GPIO_Init+0x42a>
 8003b40:	2301      	movs	r3, #1
 8003b42:	e000      	b.n	8003b46 <HAL_GPIO_Init+0x42a>
 8003b44:	2300      	movs	r3, #0
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	f002 0203 	and.w	r2, r2, #3
 8003b4c:	0092      	lsls	r2, r2, #2
 8003b4e:	4093      	lsls	r3, r2
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b56:	4935      	ldr	r1, [pc, #212]	@ (8003c2c <HAL_GPIO_Init+0x510>)
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	089b      	lsrs	r3, r3, #2
 8003b5c:	3302      	adds	r3, #2
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b64:	4b32      	ldr	r3, [pc, #200]	@ (8003c30 <HAL_GPIO_Init+0x514>)
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	4013      	ands	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d003      	beq.n	8003b88 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b88:	4a29      	ldr	r2, [pc, #164]	@ (8003c30 <HAL_GPIO_Init+0x514>)
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b8e:	4b28      	ldr	r3, [pc, #160]	@ (8003c30 <HAL_GPIO_Init+0x514>)
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	43db      	mvns	r3, r3
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c30 <HAL_GPIO_Init+0x514>)
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8003c30 <HAL_GPIO_Init+0x514>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d003      	beq.n	8003bdc <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003bdc:	4a14      	ldr	r2, [pc, #80]	@ (8003c30 <HAL_GPIO_Init+0x514>)
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003be2:	4b13      	ldr	r3, [pc, #76]	@ (8003c30 <HAL_GPIO_Init+0x514>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	43db      	mvns	r3, r3
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c06:	4a0a      	ldr	r2, [pc, #40]	@ (8003c30 <HAL_GPIO_Init+0x514>)
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	fa22 f303 	lsr.w	r3, r2, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f47f ae13 	bne.w	8003848 <HAL_GPIO_Init+0x12c>
  }
}
 8003c22:	bf00      	nop
 8003c24:	bf00      	nop
 8003c26:	3718      	adds	r7, #24
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	40010000 	.word	0x40010000
 8003c30:	40010400 	.word	0x40010400

08003c34 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003c48:	d020      	beq.n	8003c8c <HAL_GPIO_DeInit+0x58>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a84      	ldr	r2, [pc, #528]	@ (8003e60 <HAL_GPIO_DeInit+0x22c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d01c      	beq.n	8003c8c <HAL_GPIO_DeInit+0x58>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a83      	ldr	r2, [pc, #524]	@ (8003e64 <HAL_GPIO_DeInit+0x230>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d018      	beq.n	8003c8c <HAL_GPIO_DeInit+0x58>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a82      	ldr	r2, [pc, #520]	@ (8003e68 <HAL_GPIO_DeInit+0x234>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d014      	beq.n	8003c8c <HAL_GPIO_DeInit+0x58>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a81      	ldr	r2, [pc, #516]	@ (8003e6c <HAL_GPIO_DeInit+0x238>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d010      	beq.n	8003c8c <HAL_GPIO_DeInit+0x58>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a80      	ldr	r2, [pc, #512]	@ (8003e70 <HAL_GPIO_DeInit+0x23c>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d00c      	beq.n	8003c8c <HAL_GPIO_DeInit+0x58>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a7f      	ldr	r2, [pc, #508]	@ (8003e74 <HAL_GPIO_DeInit+0x240>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d008      	beq.n	8003c8c <HAL_GPIO_DeInit+0x58>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a7e      	ldr	r2, [pc, #504]	@ (8003e78 <HAL_GPIO_DeInit+0x244>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d004      	beq.n	8003c8c <HAL_GPIO_DeInit+0x58>
 8003c82:	f44f 719d 	mov.w	r1, #314	@ 0x13a
 8003c86:	487d      	ldr	r0, [pc, #500]	@ (8003e7c <HAL_GPIO_DeInit+0x248>)
 8003c88:	f7fe f9f4 	bl	8002074 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d004      	beq.n	8003c9e <HAL_GPIO_DeInit+0x6a>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c9a:	f0c0 80d4 	bcc.w	8003e46 <HAL_GPIO_DeInit+0x212>
 8003c9e:	f240 113b 	movw	r1, #315	@ 0x13b
 8003ca2:	4876      	ldr	r0, [pc, #472]	@ (8003e7c <HAL_GPIO_DeInit+0x248>)
 8003ca4:	f7fe f9e6 	bl	8002074 <assert_failed>

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003ca8:	e0cd      	b.n	8003e46 <HAL_GPIO_DeInit+0x212>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003caa:	2201      	movs	r2, #1
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 80c0 	beq.w	8003e40 <HAL_GPIO_DeInit+0x20c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003cc0:	4a6f      	ldr	r2, [pc, #444]	@ (8003e80 <HAL_GPIO_DeInit+0x24c>)
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	089b      	lsrs	r3, r3, #2
 8003cc6:	3302      	adds	r3, #2
 8003cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ccc:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	f003 0303 	and.w	r3, r3, #3
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	220f      	movs	r2, #15
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ce8:	d025      	beq.n	8003d36 <HAL_GPIO_DeInit+0x102>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a5c      	ldr	r2, [pc, #368]	@ (8003e60 <HAL_GPIO_DeInit+0x22c>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d01f      	beq.n	8003d32 <HAL_GPIO_DeInit+0xfe>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a5b      	ldr	r2, [pc, #364]	@ (8003e64 <HAL_GPIO_DeInit+0x230>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d019      	beq.n	8003d2e <HAL_GPIO_DeInit+0xfa>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a5a      	ldr	r2, [pc, #360]	@ (8003e68 <HAL_GPIO_DeInit+0x234>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d013      	beq.n	8003d2a <HAL_GPIO_DeInit+0xf6>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a59      	ldr	r2, [pc, #356]	@ (8003e6c <HAL_GPIO_DeInit+0x238>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d00d      	beq.n	8003d26 <HAL_GPIO_DeInit+0xf2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a58      	ldr	r2, [pc, #352]	@ (8003e70 <HAL_GPIO_DeInit+0x23c>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d007      	beq.n	8003d22 <HAL_GPIO_DeInit+0xee>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a57      	ldr	r2, [pc, #348]	@ (8003e74 <HAL_GPIO_DeInit+0x240>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d101      	bne.n	8003d1e <HAL_GPIO_DeInit+0xea>
 8003d1a:	2306      	movs	r3, #6
 8003d1c:	e00c      	b.n	8003d38 <HAL_GPIO_DeInit+0x104>
 8003d1e:	2307      	movs	r3, #7
 8003d20:	e00a      	b.n	8003d38 <HAL_GPIO_DeInit+0x104>
 8003d22:	2305      	movs	r3, #5
 8003d24:	e008      	b.n	8003d38 <HAL_GPIO_DeInit+0x104>
 8003d26:	2304      	movs	r3, #4
 8003d28:	e006      	b.n	8003d38 <HAL_GPIO_DeInit+0x104>
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e004      	b.n	8003d38 <HAL_GPIO_DeInit+0x104>
 8003d2e:	2302      	movs	r3, #2
 8003d30:	e002      	b.n	8003d38 <HAL_GPIO_DeInit+0x104>
 8003d32:	2301      	movs	r3, #1
 8003d34:	e000      	b.n	8003d38 <HAL_GPIO_DeInit+0x104>
 8003d36:	2300      	movs	r3, #0
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	f002 0203 	and.w	r2, r2, #3
 8003d3e:	0092      	lsls	r2, r2, #2
 8003d40:	4093      	lsls	r3, r2
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d132      	bne.n	8003dae <HAL_GPIO_DeInit+0x17a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003d48:	4b4e      	ldr	r3, [pc, #312]	@ (8003e84 <HAL_GPIO_DeInit+0x250>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	494c      	ldr	r1, [pc, #304]	@ (8003e84 <HAL_GPIO_DeInit+0x250>)
 8003d52:	4013      	ands	r3, r2
 8003d54:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003d56:	4b4b      	ldr	r3, [pc, #300]	@ (8003e84 <HAL_GPIO_DeInit+0x250>)
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	4949      	ldr	r1, [pc, #292]	@ (8003e84 <HAL_GPIO_DeInit+0x250>)
 8003d60:	4013      	ands	r3, r2
 8003d62:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003d64:	4b47      	ldr	r3, [pc, #284]	@ (8003e84 <HAL_GPIO_DeInit+0x250>)
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	43db      	mvns	r3, r3
 8003d6c:	4945      	ldr	r1, [pc, #276]	@ (8003e84 <HAL_GPIO_DeInit+0x250>)
 8003d6e:	4013      	ands	r3, r2
 8003d70:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003d72:	4b44      	ldr	r3, [pc, #272]	@ (8003e84 <HAL_GPIO_DeInit+0x250>)
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	4942      	ldr	r1, [pc, #264]	@ (8003e84 <HAL_GPIO_DeInit+0x250>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	f003 0303 	and.w	r3, r3, #3
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	220f      	movs	r2, #15
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003d90:	4a3b      	ldr	r2, [pc, #236]	@ (8003e80 <HAL_GPIO_DeInit+0x24c>)
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	089b      	lsrs	r3, r3, #2
 8003d96:	3302      	adds	r3, #2
 8003d98:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	43da      	mvns	r2, r3
 8003da0:	4837      	ldr	r0, [pc, #220]	@ (8003e80 <HAL_GPIO_DeInit+0x24c>)
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	089b      	lsrs	r3, r3, #2
 8003da6:	400a      	ands	r2, r1
 8003da8:	3302      	adds	r3, #2
 8003daa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	2103      	movs	r1, #3
 8003db8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	08da      	lsrs	r2, r3, #3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3208      	adds	r2, #8
 8003dca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f003 0307 	and.w	r3, r3, #7
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	220f      	movs	r2, #15
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	08d2      	lsrs	r2, r2, #3
 8003de2:	4019      	ands	r1, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	3208      	adds	r2, #8
 8003de8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	2103      	movs	r1, #3
 8003df6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfa:	43db      	mvns	r3, r3
 8003dfc:	401a      	ands	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	2101      	movs	r1, #1
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e0e:	43db      	mvns	r3, r3
 8003e10:	401a      	ands	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	2103      	movs	r1, #3
 8003e20:	fa01 f303 	lsl.w	r3, r1, r3
 8003e24:	43db      	mvns	r3, r3
 8003e26:	401a      	ands	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e30:	2101      	movs	r1, #1
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	fa01 f303 	lsl.w	r3, r1, r3
 8003e38:	43db      	mvns	r3, r3
 8003e3a:	401a      	ands	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	3301      	adds	r3, #1
 8003e44:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f47f af2b 	bne.w	8003caa <HAL_GPIO_DeInit+0x76>
  }
}
 8003e54:	bf00      	nop
 8003e56:	bf00      	nop
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	48000400 	.word	0x48000400
 8003e64:	48000800 	.word	0x48000800
 8003e68:	48000c00 	.word	0x48000c00
 8003e6c:	48001000 	.word	0x48001000
 8003e70:	48001400 	.word	0x48001400
 8003e74:	48001800 	.word	0x48001800
 8003e78:	48001c00 	.word	0x48001c00
 8003e7c:	0800be1c 	.word	0x0800be1c
 8003e80:	40010000 	.word	0x40010000
 8003e84:	40010400 	.word	0x40010400

08003e88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	807b      	strh	r3, [r7, #2]
 8003e94:	4613      	mov	r3, r2
 8003e96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003e98:	887b      	ldrh	r3, [r7, #2]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d104      	bne.n	8003ea8 <HAL_GPIO_WritePin+0x20>
 8003e9e:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8003ea2:	480e      	ldr	r0, [pc, #56]	@ (8003edc <HAL_GPIO_WritePin+0x54>)
 8003ea4:	f7fe f8e6 	bl	8002074 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003ea8:	787b      	ldrb	r3, [r7, #1]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d007      	beq.n	8003ebe <HAL_GPIO_WritePin+0x36>
 8003eae:	787b      	ldrb	r3, [r7, #1]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d004      	beq.n	8003ebe <HAL_GPIO_WritePin+0x36>
 8003eb4:	f240 11af 	movw	r1, #431	@ 0x1af
 8003eb8:	4808      	ldr	r0, [pc, #32]	@ (8003edc <HAL_GPIO_WritePin+0x54>)
 8003eba:	f7fe f8db 	bl	8002074 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003ebe:	787b      	ldrb	r3, [r7, #1]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d003      	beq.n	8003ecc <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003ec4:	887a      	ldrh	r2, [r7, #2]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003eca:	e002      	b.n	8003ed2 <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ecc:	887a      	ldrh	r2, [r7, #2]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003ed2:	bf00      	nop
 8003ed4:	3708      	adds	r7, #8
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	0800be1c 	.word	0x0800be1c

08003ee0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003eea:	4b08      	ldr	r3, [pc, #32]	@ (8003f0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003eec:	695a      	ldr	r2, [r3, #20]
 8003eee:	88fb      	ldrh	r3, [r7, #6]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d006      	beq.n	8003f04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ef6:	4a05      	ldr	r2, [pc, #20]	@ (8003f0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ef8:	88fb      	ldrh	r3, [r7, #6]
 8003efa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003efc:	88fb      	ldrh	r3, [r7, #6]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f000 f806 	bl	8003f10 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f04:	bf00      	nop
 8003f06:	3708      	adds	r7, #8
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	40010400 	.word	0x40010400

08003f10 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	4603      	mov	r3, r0
 8003f18:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
	...

08003f28 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f2c:	4b04      	ldr	r3, [pc, #16]	@ (8003f40 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40007000 	.word	0x40007000

08003f44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f52:	d007      	beq.n	8003f64 <HAL_PWREx_ControlVoltageScaling+0x20>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f5a:	d003      	beq.n	8003f64 <HAL_PWREx_ControlVoltageScaling+0x20>
 8003f5c:	21a7      	movs	r1, #167	@ 0xa7
 8003f5e:	4826      	ldr	r0, [pc, #152]	@ (8003ff8 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8003f60:	f7fe f888 	bl	8002074 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f6a:	d130      	bne.n	8003fce <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f6c:	4b23      	ldr	r3, [pc, #140]	@ (8003ffc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f78:	d038      	beq.n	8003fec <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f7a:	4b20      	ldr	r3, [pc, #128]	@ (8003ffc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f82:	4a1e      	ldr	r2, [pc, #120]	@ (8003ffc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8003f84:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f88:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f8a:	4b1d      	ldr	r3, [pc, #116]	@ (8004000 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2232      	movs	r2, #50	@ 0x32
 8003f90:	fb02 f303 	mul.w	r3, r2, r3
 8003f94:	4a1b      	ldr	r2, [pc, #108]	@ (8004004 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8003f96:	fba2 2303 	umull	r2, r3, r2, r3
 8003f9a:	0c9b      	lsrs	r3, r3, #18
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fa0:	e002      	b.n	8003fa8 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fa8:	4b14      	ldr	r3, [pc, #80]	@ (8003ffc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fb4:	d102      	bne.n	8003fbc <HAL_PWREx_ControlVoltageScaling+0x78>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1f2      	bne.n	8003fa2 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8003ffc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fc8:	d110      	bne.n	8003fec <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e00f      	b.n	8003fee <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fce:	4b0b      	ldr	r3, [pc, #44]	@ (8003ffc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003fd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fda:	d007      	beq.n	8003fec <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fdc:	4b07      	ldr	r3, [pc, #28]	@ (8003ffc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fe4:	4a05      	ldr	r2, [pc, #20]	@ (8003ffc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8003fe6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3710      	adds	r7, #16
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	0800be58 	.word	0x0800be58
 8003ffc:	40007000 	.word	0x40007000
 8004000:	20000010 	.word	0x20000010
 8004004:	431bde83 	.word	0x431bde83

08004008 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b088      	sub	sp, #32
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d102      	bne.n	800401c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	f000 bcef 	b.w	80049fa <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d008      	beq.n	8004036 <HAL_RCC_OscConfig+0x2e>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2b1f      	cmp	r3, #31
 800402a:	d904      	bls.n	8004036 <HAL_RCC_OscConfig+0x2e>
 800402c:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8004030:	489a      	ldr	r0, [pc, #616]	@ (800429c <HAL_RCC_OscConfig+0x294>)
 8004032:	f7fe f81f 	bl	8002074 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004036:	4b9a      	ldr	r3, [pc, #616]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 030c 	and.w	r3, r3, #12
 800403e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004040:	4b97      	ldr	r3, [pc, #604]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	f003 0303 	and.w	r3, r3, #3
 8004048:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0310 	and.w	r3, r3, #16
 8004052:	2b00      	cmp	r3, #0
 8004054:	f000 813d 	beq.w	80042d2 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d008      	beq.n	8004072 <HAL_RCC_OscConfig+0x6a>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d004      	beq.n	8004072 <HAL_RCC_OscConfig+0x6a>
 8004068:	f240 11ab 	movw	r1, #427	@ 0x1ab
 800406c:	488b      	ldr	r0, [pc, #556]	@ (800429c <HAL_RCC_OscConfig+0x294>)
 800406e:	f7fe f801 	bl	8002074 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	2bff      	cmp	r3, #255	@ 0xff
 8004078:	d904      	bls.n	8004084 <HAL_RCC_OscConfig+0x7c>
 800407a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800407e:	4887      	ldr	r0, [pc, #540]	@ (800429c <HAL_RCC_OscConfig+0x294>)
 8004080:	f7fd fff8 	bl	8002074 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d030      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	2b10      	cmp	r3, #16
 8004092:	d02c      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	2b20      	cmp	r3, #32
 800409a:	d028      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	2b30      	cmp	r3, #48	@ 0x30
 80040a2:	d024      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	2b40      	cmp	r3, #64	@ 0x40
 80040aa:	d020      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a1b      	ldr	r3, [r3, #32]
 80040b0:	2b50      	cmp	r3, #80	@ 0x50
 80040b2:	d01c      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	2b60      	cmp	r3, #96	@ 0x60
 80040ba:	d018      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	2b70      	cmp	r3, #112	@ 0x70
 80040c2:	d014      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	2b80      	cmp	r3, #128	@ 0x80
 80040ca:	d010      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	2b90      	cmp	r3, #144	@ 0x90
 80040d2:	d00c      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	2ba0      	cmp	r3, #160	@ 0xa0
 80040da:	d008      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	2bb0      	cmp	r3, #176	@ 0xb0
 80040e2:	d004      	beq.n	80040ee <HAL_RCC_OscConfig+0xe6>
 80040e4:	f240 11ad 	movw	r1, #429	@ 0x1ad
 80040e8:	486c      	ldr	r0, [pc, #432]	@ (800429c <HAL_RCC_OscConfig+0x294>)
 80040ea:	f7fd ffc3 	bl	8002074 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d007      	beq.n	8004104 <HAL_RCC_OscConfig+0xfc>
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	2b0c      	cmp	r3, #12
 80040f8:	f040 808e 	bne.w	8004218 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	f040 808a 	bne.w	8004218 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004104:	4b66      	ldr	r3, [pc, #408]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d006      	beq.n	800411e <HAL_RCC_OscConfig+0x116>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d102      	bne.n	800411e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	f000 bc6e 	b.w	80049fa <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a1a      	ldr	r2, [r3, #32]
 8004122:	4b5f      	ldr	r3, [pc, #380]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0308 	and.w	r3, r3, #8
 800412a:	2b00      	cmp	r3, #0
 800412c:	d004      	beq.n	8004138 <HAL_RCC_OscConfig+0x130>
 800412e:	4b5c      	ldr	r3, [pc, #368]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004136:	e005      	b.n	8004144 <HAL_RCC_OscConfig+0x13c>
 8004138:	4b59      	ldr	r3, [pc, #356]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 800413a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800413e:	091b      	lsrs	r3, r3, #4
 8004140:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004144:	4293      	cmp	r3, r2
 8004146:	d224      	bcs.n	8004192 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	4618      	mov	r0, r3
 800414e:	f000 fec1 	bl	8004ed4 <RCC_SetFlashLatencyFromMSIRange>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d002      	beq.n	800415e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	f000 bc4e 	b.w	80049fa <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800415e:	4b50      	ldr	r3, [pc, #320]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a4f      	ldr	r2, [pc, #316]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004164:	f043 0308 	orr.w	r3, r3, #8
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	4b4d      	ldr	r3, [pc, #308]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	494a      	ldr	r1, [pc, #296]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004178:	4313      	orrs	r3, r2
 800417a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800417c:	4b48      	ldr	r3, [pc, #288]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	69db      	ldr	r3, [r3, #28]
 8004188:	021b      	lsls	r3, r3, #8
 800418a:	4945      	ldr	r1, [pc, #276]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 800418c:	4313      	orrs	r3, r2
 800418e:	604b      	str	r3, [r1, #4]
 8004190:	e026      	b.n	80041e0 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004192:	4b43      	ldr	r3, [pc, #268]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a42      	ldr	r2, [pc, #264]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004198:	f043 0308 	orr.w	r3, r3, #8
 800419c:	6013      	str	r3, [r2, #0]
 800419e:	4b40      	ldr	r3, [pc, #256]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	493d      	ldr	r1, [pc, #244]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 80041ac:	4313      	orrs	r3, r2
 80041ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041b0:	4b3b      	ldr	r3, [pc, #236]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	021b      	lsls	r3, r3, #8
 80041be:	4938      	ldr	r1, [pc, #224]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10a      	bne.n	80041e0 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f000 fe80 	bl	8004ed4 <RCC_SetFlashLatencyFromMSIRange>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d002      	beq.n	80041e0 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	f000 bc0d 	b.w	80049fa <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041e0:	f000 fdb4 	bl	8004d4c <HAL_RCC_GetSysClockFreq>
 80041e4:	4602      	mov	r2, r0
 80041e6:	4b2e      	ldr	r3, [pc, #184]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	091b      	lsrs	r3, r3, #4
 80041ec:	f003 030f 	and.w	r3, r3, #15
 80041f0:	492c      	ldr	r1, [pc, #176]	@ (80042a4 <HAL_RCC_OscConfig+0x29c>)
 80041f2:	5ccb      	ldrb	r3, [r1, r3]
 80041f4:	f003 031f 	and.w	r3, r3, #31
 80041f8:	fa22 f303 	lsr.w	r3, r2, r3
 80041fc:	4a2a      	ldr	r2, [pc, #168]	@ (80042a8 <HAL_RCC_OscConfig+0x2a0>)
 80041fe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004200:	4b2a      	ldr	r3, [pc, #168]	@ (80042ac <HAL_RCC_OscConfig+0x2a4>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4618      	mov	r0, r3
 8004206:	f7fe fda7 	bl	8002d58 <HAL_InitTick>
 800420a:	4603      	mov	r3, r0
 800420c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800420e:	7bfb      	ldrb	r3, [r7, #15]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d05d      	beq.n	80042d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8004214:	7bfb      	ldrb	r3, [r7, #15]
 8004216:	e3f0      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d032      	beq.n	8004286 <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004220:	4b1f      	ldr	r3, [pc, #124]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a1e      	ldr	r2, [pc, #120]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004226:	f043 0301 	orr.w	r3, r3, #1
 800422a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800422c:	f7fe fde4 	bl	8002df8 <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004234:	f7fe fde0 	bl	8002df8 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b02      	cmp	r3, #2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e3d9      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004246:	4b16      	ldr	r3, [pc, #88]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0f0      	beq.n	8004234 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004252:	4b13      	ldr	r3, [pc, #76]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a12      	ldr	r2, [pc, #72]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004258:	f043 0308 	orr.w	r3, r3, #8
 800425c:	6013      	str	r3, [r2, #0]
 800425e:	4b10      	ldr	r3, [pc, #64]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a1b      	ldr	r3, [r3, #32]
 800426a:	490d      	ldr	r1, [pc, #52]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 800426c:	4313      	orrs	r3, r2
 800426e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004270:	4b0b      	ldr	r3, [pc, #44]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	021b      	lsls	r3, r3, #8
 800427e:	4908      	ldr	r1, [pc, #32]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004280:	4313      	orrs	r3, r2
 8004282:	604b      	str	r3, [r1, #4]
 8004284:	e025      	b.n	80042d2 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004286:	4b06      	ldr	r3, [pc, #24]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a05      	ldr	r2, [pc, #20]	@ (80042a0 <HAL_RCC_OscConfig+0x298>)
 800428c:	f023 0301 	bic.w	r3, r3, #1
 8004290:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004292:	f7fe fdb1 	bl	8002df8 <HAL_GetTick>
 8004296:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004298:	e013      	b.n	80042c2 <HAL_RCC_OscConfig+0x2ba>
 800429a:	bf00      	nop
 800429c:	0800be94 	.word	0x0800be94
 80042a0:	40021000 	.word	0x40021000
 80042a4:	0800bff0 	.word	0x0800bff0
 80042a8:	20000010 	.word	0x20000010
 80042ac:	20000014 	.word	0x20000014
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042b0:	f7fe fda2 	bl	8002df8 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e39b      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042c2:	4b97      	ldr	r3, [pc, #604]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1f0      	bne.n	80042b0 <HAL_RCC_OscConfig+0x2a8>
 80042ce:	e000      	b.n	80042d2 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d07e      	beq.n	80043dc <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00e      	beq.n	8004304 <HAL_RCC_OscConfig+0x2fc>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042ee:	d009      	beq.n	8004304 <HAL_RCC_OscConfig+0x2fc>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042f8:	d004      	beq.n	8004304 <HAL_RCC_OscConfig+0x2fc>
 80042fa:	f240 2119 	movw	r1, #537	@ 0x219
 80042fe:	4889      	ldr	r0, [pc, #548]	@ (8004524 <HAL_RCC_OscConfig+0x51c>)
 8004300:	f7fd feb8 	bl	8002074 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	2b08      	cmp	r3, #8
 8004308:	d005      	beq.n	8004316 <HAL_RCC_OscConfig+0x30e>
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	2b0c      	cmp	r3, #12
 800430e:	d10e      	bne.n	800432e <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	2b03      	cmp	r3, #3
 8004314:	d10b      	bne.n	800432e <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004316:	4b82      	ldr	r3, [pc, #520]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d05b      	beq.n	80043da <HAL_RCC_OscConfig+0x3d2>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d157      	bne.n	80043da <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e365      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004336:	d106      	bne.n	8004346 <HAL_RCC_OscConfig+0x33e>
 8004338:	4b79      	ldr	r3, [pc, #484]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a78      	ldr	r2, [pc, #480]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 800433e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	e01d      	b.n	8004382 <HAL_RCC_OscConfig+0x37a>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800434e:	d10c      	bne.n	800436a <HAL_RCC_OscConfig+0x362>
 8004350:	4b73      	ldr	r3, [pc, #460]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a72      	ldr	r2, [pc, #456]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004356:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800435a:	6013      	str	r3, [r2, #0]
 800435c:	4b70      	ldr	r3, [pc, #448]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a6f      	ldr	r2, [pc, #444]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004362:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004366:	6013      	str	r3, [r2, #0]
 8004368:	e00b      	b.n	8004382 <HAL_RCC_OscConfig+0x37a>
 800436a:	4b6d      	ldr	r3, [pc, #436]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a6c      	ldr	r2, [pc, #432]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004370:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004374:	6013      	str	r3, [r2, #0]
 8004376:	4b6a      	ldr	r3, [pc, #424]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a69      	ldr	r2, [pc, #420]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 800437c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004380:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d013      	beq.n	80043b2 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800438a:	f7fe fd35 	bl	8002df8 <HAL_GetTick>
 800438e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004390:	e008      	b.n	80043a4 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004392:	f7fe fd31 	bl	8002df8 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b64      	cmp	r3, #100	@ 0x64
 800439e:	d901      	bls.n	80043a4 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e32a      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043a4:	4b5e      	ldr	r3, [pc, #376]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0f0      	beq.n	8004392 <HAL_RCC_OscConfig+0x38a>
 80043b0:	e014      	b.n	80043dc <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b2:	f7fe fd21 	bl	8002df8 <HAL_GetTick>
 80043b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043b8:	e008      	b.n	80043cc <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043ba:	f7fe fd1d 	bl	8002df8 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b64      	cmp	r3, #100	@ 0x64
 80043c6:	d901      	bls.n	80043cc <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e316      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043cc:	4b54      	ldr	r3, [pc, #336]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1f0      	bne.n	80043ba <HAL_RCC_OscConfig+0x3b2>
 80043d8:	e000      	b.n	80043dc <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043da:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0302 	and.w	r3, r3, #2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d077      	beq.n	80044d8 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d009      	beq.n	8004404 <HAL_RCC_OscConfig+0x3fc>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043f8:	d004      	beq.n	8004404 <HAL_RCC_OscConfig+0x3fc>
 80043fa:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 80043fe:	4849      	ldr	r0, [pc, #292]	@ (8004524 <HAL_RCC_OscConfig+0x51c>)
 8004400:	f7fd fe38 	bl	8002074 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	2b1f      	cmp	r3, #31
 800440a:	d904      	bls.n	8004416 <HAL_RCC_OscConfig+0x40e>
 800440c:	f240 214d 	movw	r1, #589	@ 0x24d
 8004410:	4844      	ldr	r0, [pc, #272]	@ (8004524 <HAL_RCC_OscConfig+0x51c>)
 8004412:	f7fd fe2f 	bl	8002074 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	2b04      	cmp	r3, #4
 800441a:	d005      	beq.n	8004428 <HAL_RCC_OscConfig+0x420>
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	2b0c      	cmp	r3, #12
 8004420:	d119      	bne.n	8004456 <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	2b02      	cmp	r3, #2
 8004426:	d116      	bne.n	8004456 <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004428:	4b3d      	ldr	r3, [pc, #244]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <HAL_RCC_OscConfig+0x438>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e2dc      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004440:	4b37      	ldr	r3, [pc, #220]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	061b      	lsls	r3, r3, #24
 800444e:	4934      	ldr	r1, [pc, #208]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004450:	4313      	orrs	r3, r2
 8004452:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004454:	e040      	b.n	80044d8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d023      	beq.n	80044a6 <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800445e:	4b30      	ldr	r3, [pc, #192]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a2f      	ldr	r2, [pc, #188]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004464:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004468:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446a:	f7fe fcc5 	bl	8002df8 <HAL_GetTick>
 800446e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004470:	e008      	b.n	8004484 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004472:	f7fe fcc1 	bl	8002df8 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b02      	cmp	r3, #2
 800447e:	d901      	bls.n	8004484 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e2ba      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004484:	4b26      	ldr	r3, [pc, #152]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800448c:	2b00      	cmp	r3, #0
 800448e:	d0f0      	beq.n	8004472 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004490:	4b23      	ldr	r3, [pc, #140]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	061b      	lsls	r3, r3, #24
 800449e:	4920      	ldr	r1, [pc, #128]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	604b      	str	r3, [r1, #4]
 80044a4:	e018      	b.n	80044d8 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044a6:	4b1e      	ldr	r3, [pc, #120]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a1d      	ldr	r2, [pc, #116]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 80044ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b2:	f7fe fca1 	bl	8002df8 <HAL_GetTick>
 80044b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044b8:	e008      	b.n	80044cc <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044ba:	f7fe fc9d 	bl	8002df8 <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d901      	bls.n	80044cc <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e296      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044cc:	4b14      	ldr	r3, [pc, #80]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1f0      	bne.n	80044ba <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0308 	and.w	r3, r3, #8
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d04e      	beq.n	8004582 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d008      	beq.n	80044fe <HAL_RCC_OscConfig+0x4f6>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	695b      	ldr	r3, [r3, #20]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d004      	beq.n	80044fe <HAL_RCC_OscConfig+0x4f6>
 80044f4:	f240 218d 	movw	r1, #653	@ 0x28d
 80044f8:	480a      	ldr	r0, [pc, #40]	@ (8004524 <HAL_RCC_OscConfig+0x51c>)
 80044fa:	f7fd fdbb 	bl	8002074 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d021      	beq.n	800454a <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004506:	4b06      	ldr	r3, [pc, #24]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 8004508:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800450c:	4a04      	ldr	r2, [pc, #16]	@ (8004520 <HAL_RCC_OscConfig+0x518>)
 800450e:	f043 0301 	orr.w	r3, r3, #1
 8004512:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004516:	f7fe fc6f 	bl	8002df8 <HAL_GetTick>
 800451a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800451c:	e00d      	b.n	800453a <HAL_RCC_OscConfig+0x532>
 800451e:	bf00      	nop
 8004520:	40021000 	.word	0x40021000
 8004524:	0800be94 	.word	0x0800be94
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004528:	f7fe fc66 	bl	8002df8 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e25f      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800453a:	4b66      	ldr	r3, [pc, #408]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 800453c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0ef      	beq.n	8004528 <HAL_RCC_OscConfig+0x520>
 8004548:	e01b      	b.n	8004582 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800454a:	4b62      	ldr	r3, [pc, #392]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 800454c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004550:	4a60      	ldr	r2, [pc, #384]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004552:	f023 0301 	bic.w	r3, r3, #1
 8004556:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800455a:	f7fe fc4d 	bl	8002df8 <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004560:	e008      	b.n	8004574 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004562:	f7fe fc49 	bl	8002df8 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e242      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004574:	4b57      	ldr	r3, [pc, #348]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004576:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1ef      	bne.n	8004562 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0304 	and.w	r3, r3, #4
 800458a:	2b00      	cmp	r3, #0
 800458c:	f000 80b8 	beq.w	8004700 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004590:	2300      	movs	r3, #0
 8004592:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00c      	beq.n	80045b6 <HAL_RCC_OscConfig+0x5ae>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d008      	beq.n	80045b6 <HAL_RCC_OscConfig+0x5ae>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	2b05      	cmp	r3, #5
 80045aa:	d004      	beq.n	80045b6 <HAL_RCC_OscConfig+0x5ae>
 80045ac:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 80045b0:	4849      	ldr	r0, [pc, #292]	@ (80046d8 <HAL_RCC_OscConfig+0x6d0>)
 80045b2:	f7fd fd5f 	bl	8002074 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80045b6:	4b47      	ldr	r3, [pc, #284]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 80045b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10d      	bne.n	80045de <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045c2:	4b44      	ldr	r3, [pc, #272]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 80045c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c6:	4a43      	ldr	r2, [pc, #268]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 80045c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80045ce:	4b41      	ldr	r3, [pc, #260]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 80045d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d6:	60bb      	str	r3, [r7, #8]
 80045d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045da:	2301      	movs	r3, #1
 80045dc:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045de:	4b3f      	ldr	r3, [pc, #252]	@ (80046dc <HAL_RCC_OscConfig+0x6d4>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d118      	bne.n	800461c <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045ea:	4b3c      	ldr	r3, [pc, #240]	@ (80046dc <HAL_RCC_OscConfig+0x6d4>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a3b      	ldr	r2, [pc, #236]	@ (80046dc <HAL_RCC_OscConfig+0x6d4>)
 80045f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045f6:	f7fe fbff 	bl	8002df8 <HAL_GetTick>
 80045fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045fc:	e008      	b.n	8004610 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045fe:	f7fe fbfb 	bl	8002df8 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d901      	bls.n	8004610 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e1f4      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004610:	4b32      	ldr	r3, [pc, #200]	@ (80046dc <HAL_RCC_OscConfig+0x6d4>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004618:	2b00      	cmp	r3, #0
 800461a:	d0f0      	beq.n	80045fe <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	2b01      	cmp	r3, #1
 8004622:	d108      	bne.n	8004636 <HAL_RCC_OscConfig+0x62e>
 8004624:	4b2b      	ldr	r3, [pc, #172]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462a:	4a2a      	ldr	r2, [pc, #168]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 800462c:	f043 0301 	orr.w	r3, r3, #1
 8004630:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004634:	e024      	b.n	8004680 <HAL_RCC_OscConfig+0x678>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	2b05      	cmp	r3, #5
 800463c:	d110      	bne.n	8004660 <HAL_RCC_OscConfig+0x658>
 800463e:	4b25      	ldr	r3, [pc, #148]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004644:	4a23      	ldr	r2, [pc, #140]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004646:	f043 0304 	orr.w	r3, r3, #4
 800464a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800464e:	4b21      	ldr	r3, [pc, #132]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004654:	4a1f      	ldr	r2, [pc, #124]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004656:	f043 0301 	orr.w	r3, r3, #1
 800465a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800465e:	e00f      	b.n	8004680 <HAL_RCC_OscConfig+0x678>
 8004660:	4b1c      	ldr	r3, [pc, #112]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004666:	4a1b      	ldr	r2, [pc, #108]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004668:	f023 0301 	bic.w	r3, r3, #1
 800466c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004670:	4b18      	ldr	r3, [pc, #96]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004676:	4a17      	ldr	r2, [pc, #92]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 8004678:	f023 0304 	bic.w	r3, r3, #4
 800467c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d016      	beq.n	80046b6 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004688:	f7fe fbb6 	bl	8002df8 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800468e:	e00a      	b.n	80046a6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004690:	f7fe fbb2 	bl	8002df8 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800469e:	4293      	cmp	r3, r2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e1a9      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046a6:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <HAL_RCC_OscConfig+0x6cc>)
 80046a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d0ed      	beq.n	8004690 <HAL_RCC_OscConfig+0x688>
 80046b4:	e01b      	b.n	80046ee <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b6:	f7fe fb9f 	bl	8002df8 <HAL_GetTick>
 80046ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046bc:	e010      	b.n	80046e0 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046be:	f7fe fb9b 	bl	8002df8 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d907      	bls.n	80046e0 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e192      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
 80046d4:	40021000 	.word	0x40021000
 80046d8:	0800be94 	.word	0x0800be94
 80046dc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046e0:	4b98      	ldr	r3, [pc, #608]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 80046e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1e7      	bne.n	80046be <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046ee:	7ffb      	ldrb	r3, [r7, #31]
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d105      	bne.n	8004700 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046f4:	4b93      	ldr	r3, [pc, #588]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 80046f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f8:	4a92      	ldr	r2, [pc, #584]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 80046fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046fe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004704:	2b00      	cmp	r3, #0
 8004706:	d00c      	beq.n	8004722 <HAL_RCC_OscConfig+0x71a>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470c:	2b01      	cmp	r3, #1
 800470e:	d008      	beq.n	8004722 <HAL_RCC_OscConfig+0x71a>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004714:	2b02      	cmp	r3, #2
 8004716:	d004      	beq.n	8004722 <HAL_RCC_OscConfig+0x71a>
 8004718:	f240 316e 	movw	r1, #878	@ 0x36e
 800471c:	488a      	ldr	r0, [pc, #552]	@ (8004948 <HAL_RCC_OscConfig+0x940>)
 800471e:	f7fd fca9 	bl	8002074 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004726:	2b00      	cmp	r3, #0
 8004728:	f000 8166 	beq.w	80049f8 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004730:	2b02      	cmp	r3, #2
 8004732:	f040 813c 	bne.w	80049ae <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	2b00      	cmp	r3, #0
 800473c:	d010      	beq.n	8004760 <HAL_RCC_OscConfig+0x758>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004742:	2b01      	cmp	r3, #1
 8004744:	d00c      	beq.n	8004760 <HAL_RCC_OscConfig+0x758>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474a:	2b02      	cmp	r3, #2
 800474c:	d008      	beq.n	8004760 <HAL_RCC_OscConfig+0x758>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004752:	2b03      	cmp	r3, #3
 8004754:	d004      	beq.n	8004760 <HAL_RCC_OscConfig+0x758>
 8004756:	f240 3176 	movw	r1, #886	@ 0x376
 800475a:	487b      	ldr	r0, [pc, #492]	@ (8004948 <HAL_RCC_OscConfig+0x940>)
 800475c:	f7fd fc8a 	bl	8002074 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004764:	2b00      	cmp	r3, #0
 8004766:	d003      	beq.n	8004770 <HAL_RCC_OscConfig+0x768>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476c:	2b08      	cmp	r3, #8
 800476e:	d904      	bls.n	800477a <HAL_RCC_OscConfig+0x772>
 8004770:	f240 3177 	movw	r1, #887	@ 0x377
 8004774:	4874      	ldr	r0, [pc, #464]	@ (8004948 <HAL_RCC_OscConfig+0x940>)
 8004776:	f7fd fc7d 	bl	8002074 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800477e:	2b07      	cmp	r3, #7
 8004780:	d903      	bls.n	800478a <HAL_RCC_OscConfig+0x782>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004786:	2b56      	cmp	r3, #86	@ 0x56
 8004788:	d904      	bls.n	8004794 <HAL_RCC_OscConfig+0x78c>
 800478a:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800478e:	486e      	ldr	r0, [pc, #440]	@ (8004948 <HAL_RCC_OscConfig+0x940>)
 8004790:	f7fd fc70 	bl	8002074 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004798:	2b07      	cmp	r3, #7
 800479a:	d008      	beq.n	80047ae <HAL_RCC_OscConfig+0x7a6>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a0:	2b11      	cmp	r3, #17
 80047a2:	d004      	beq.n	80047ae <HAL_RCC_OscConfig+0x7a6>
 80047a4:	f240 317a 	movw	r1, #890	@ 0x37a
 80047a8:	4867      	ldr	r0, [pc, #412]	@ (8004948 <HAL_RCC_OscConfig+0x940>)
 80047aa:	f7fd fc63 	bl	8002074 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d010      	beq.n	80047d8 <HAL_RCC_OscConfig+0x7d0>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ba:	2b04      	cmp	r3, #4
 80047bc:	d00c      	beq.n	80047d8 <HAL_RCC_OscConfig+0x7d0>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047c2:	2b06      	cmp	r3, #6
 80047c4:	d008      	beq.n	80047d8 <HAL_RCC_OscConfig+0x7d0>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ca:	2b08      	cmp	r3, #8
 80047cc:	d004      	beq.n	80047d8 <HAL_RCC_OscConfig+0x7d0>
 80047ce:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 80047d2:	485d      	ldr	r0, [pc, #372]	@ (8004948 <HAL_RCC_OscConfig+0x940>)
 80047d4:	f7fd fc4e 	bl	8002074 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d010      	beq.n	8004802 <HAL_RCC_OscConfig+0x7fa>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e4:	2b04      	cmp	r3, #4
 80047e6:	d00c      	beq.n	8004802 <HAL_RCC_OscConfig+0x7fa>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ec:	2b06      	cmp	r3, #6
 80047ee:	d008      	beq.n	8004802 <HAL_RCC_OscConfig+0x7fa>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	d004      	beq.n	8004802 <HAL_RCC_OscConfig+0x7fa>
 80047f8:	f240 317d 	movw	r1, #893	@ 0x37d
 80047fc:	4852      	ldr	r0, [pc, #328]	@ (8004948 <HAL_RCC_OscConfig+0x940>)
 80047fe:	f7fd fc39 	bl	8002074 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004802:	4b50      	ldr	r3, [pc, #320]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	f003 0203 	and.w	r2, r3, #3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004812:	429a      	cmp	r2, r3
 8004814:	d130      	bne.n	8004878 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004820:	3b01      	subs	r3, #1
 8004822:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004824:	429a      	cmp	r2, r3
 8004826:	d127      	bne.n	8004878 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004832:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004834:	429a      	cmp	r2, r3
 8004836:	d11f      	bne.n	8004878 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004842:	2a07      	cmp	r2, #7
 8004844:	bf14      	ite	ne
 8004846:	2201      	movne	r2, #1
 8004848:	2200      	moveq	r2, #0
 800484a:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800484c:	4293      	cmp	r3, r2
 800484e:	d113      	bne.n	8004878 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800485a:	085b      	lsrs	r3, r3, #1
 800485c:	3b01      	subs	r3, #1
 800485e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004860:	429a      	cmp	r2, r3
 8004862:	d109      	bne.n	8004878 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486e:	085b      	lsrs	r3, r3, #1
 8004870:	3b01      	subs	r3, #1
 8004872:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004874:	429a      	cmp	r2, r3
 8004876:	d074      	beq.n	8004962 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	2b0c      	cmp	r3, #12
 800487c:	d06f      	beq.n	800495e <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800487e:	4b31      	ldr	r3, [pc, #196]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d105      	bne.n	8004896 <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800488a:	4b2e      	ldr	r3, [pc, #184]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d001      	beq.n	800489a <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e0af      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800489a:	4b2a      	ldr	r3, [pc, #168]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a29      	ldr	r2, [pc, #164]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 80048a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048a4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048a6:	f7fe faa7 	bl	8002df8 <HAL_GetTick>
 80048aa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048ac:	e008      	b.n	80048c0 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ae:	f7fe faa3 	bl	8002df8 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d901      	bls.n	80048c0 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e09c      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048c0:	4b20      	ldr	r3, [pc, #128]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1f0      	bne.n	80048ae <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 80048ce:	68da      	ldr	r2, [r3, #12]
 80048d0:	4b1e      	ldr	r3, [pc, #120]	@ (800494c <HAL_RCC_OscConfig+0x944>)
 80048d2:	4013      	ands	r3, r2
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80048dc:	3a01      	subs	r2, #1
 80048de:	0112      	lsls	r2, r2, #4
 80048e0:	4311      	orrs	r1, r2
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80048e6:	0212      	lsls	r2, r2, #8
 80048e8:	4311      	orrs	r1, r2
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80048ee:	0852      	lsrs	r2, r2, #1
 80048f0:	3a01      	subs	r2, #1
 80048f2:	0552      	lsls	r2, r2, #21
 80048f4:	4311      	orrs	r1, r2
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80048fa:	0852      	lsrs	r2, r2, #1
 80048fc:	3a01      	subs	r2, #1
 80048fe:	0652      	lsls	r2, r2, #25
 8004900:	4311      	orrs	r1, r2
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004906:	0912      	lsrs	r2, r2, #4
 8004908:	0452      	lsls	r2, r2, #17
 800490a:	430a      	orrs	r2, r1
 800490c:	490d      	ldr	r1, [pc, #52]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 800490e:	4313      	orrs	r3, r2
 8004910:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004912:	4b0c      	ldr	r3, [pc, #48]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a0b      	ldr	r2, [pc, #44]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 8004918:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800491c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800491e:	4b09      	ldr	r3, [pc, #36]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	4a08      	ldr	r2, [pc, #32]	@ (8004944 <HAL_RCC_OscConfig+0x93c>)
 8004924:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004928:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800492a:	f7fe fa65 	bl	8002df8 <HAL_GetTick>
 800492e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004930:	e00e      	b.n	8004950 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004932:	f7fe fa61 	bl	8002df8 <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d907      	bls.n	8004950 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e05a      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
 8004944:	40021000 	.word	0x40021000
 8004948:	0800be94 	.word	0x0800be94
 800494c:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004950:	4b2c      	ldr	r3, [pc, #176]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d0ea      	beq.n	8004932 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800495c:	e04c      	b.n	80049f8 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e04b      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004962:	4b28      	ldr	r3, [pc, #160]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d144      	bne.n	80049f8 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800496e:	4b25      	ldr	r3, [pc, #148]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a24      	ldr	r2, [pc, #144]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 8004974:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004978:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800497a:	4b22      	ldr	r3, [pc, #136]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	4a21      	ldr	r2, [pc, #132]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 8004980:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004984:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004986:	f7fe fa37 	bl	8002df8 <HAL_GetTick>
 800498a:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800498c:	e008      	b.n	80049a0 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800498e:	f7fe fa33 	bl	8002df8 <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	2b02      	cmp	r3, #2
 800499a:	d901      	bls.n	80049a0 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	e02c      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049a0:	4b18      	ldr	r3, [pc, #96]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d0f0      	beq.n	800498e <HAL_RCC_OscConfig+0x986>
 80049ac:	e024      	b.n	80049f8 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	2b0c      	cmp	r3, #12
 80049b2:	d01f      	beq.n	80049f4 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b4:	4b13      	ldr	r3, [pc, #76]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a12      	ldr	r2, [pc, #72]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 80049ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c0:	f7fe fa1a 	bl	8002df8 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c8:	f7fe fa16 	bl	8002df8 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e00f      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049da:	4b0a      	ldr	r3, [pc, #40]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80049e6:	4b07      	ldr	r3, [pc, #28]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 80049e8:	68da      	ldr	r2, [r3, #12]
 80049ea:	4906      	ldr	r1, [pc, #24]	@ (8004a04 <HAL_RCC_OscConfig+0x9fc>)
 80049ec:	4b06      	ldr	r3, [pc, #24]	@ (8004a08 <HAL_RCC_OscConfig+0xa00>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	60cb      	str	r3, [r1, #12]
 80049f2:	e001      	b.n	80049f8 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e000      	b.n	80049fa <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3720      	adds	r7, #32
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	40021000 	.word	0x40021000
 8004a08:	feeefffc 	.word	0xfeeefffc

08004a0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e186      	b.n	8004d2e <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d003      	beq.n	8004a30 <HAL_RCC_ClockConfig+0x24>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b0f      	cmp	r3, #15
 8004a2e:	d904      	bls.n	8004a3a <HAL_RCC_ClockConfig+0x2e>
 8004a30:	f240 4159 	movw	r1, #1113	@ 0x459
 8004a34:	4882      	ldr	r0, [pc, #520]	@ (8004c40 <HAL_RCC_ClockConfig+0x234>)
 8004a36:	f7fd fb1d 	bl	8002074 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d010      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x56>
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d00d      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x56>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d00a      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x56>
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	2b03      	cmp	r3, #3
 8004a50:	d007      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x56>
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b04      	cmp	r3, #4
 8004a56:	d004      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x56>
 8004a58:	f240 415a 	movw	r1, #1114	@ 0x45a
 8004a5c:	4878      	ldr	r0, [pc, #480]	@ (8004c40 <HAL_RCC_ClockConfig+0x234>)
 8004a5e:	f7fd fb09 	bl	8002074 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a62:	4b78      	ldr	r3, [pc, #480]	@ (8004c44 <HAL_RCC_ClockConfig+0x238>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0307 	and.w	r3, r3, #7
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d910      	bls.n	8004a92 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a70:	4b74      	ldr	r3, [pc, #464]	@ (8004c44 <HAL_RCC_ClockConfig+0x238>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f023 0207 	bic.w	r2, r3, #7
 8004a78:	4972      	ldr	r1, [pc, #456]	@ (8004c44 <HAL_RCC_ClockConfig+0x238>)
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a80:	4b70      	ldr	r3, [pc, #448]	@ (8004c44 <HAL_RCC_ClockConfig+0x238>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0307 	and.w	r3, r3, #7
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d001      	beq.n	8004a92 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e14d      	b.n	8004d2e <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d039      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d024      	beq.n	8004af0 <HAL_RCC_ClockConfig+0xe4>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	2b80      	cmp	r3, #128	@ 0x80
 8004aac:	d020      	beq.n	8004af0 <HAL_RCC_ClockConfig+0xe4>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	2b90      	cmp	r3, #144	@ 0x90
 8004ab4:	d01c      	beq.n	8004af0 <HAL_RCC_ClockConfig+0xe4>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	2ba0      	cmp	r3, #160	@ 0xa0
 8004abc:	d018      	beq.n	8004af0 <HAL_RCC_ClockConfig+0xe4>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	2bb0      	cmp	r3, #176	@ 0xb0
 8004ac4:	d014      	beq.n	8004af0 <HAL_RCC_ClockConfig+0xe4>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	2bc0      	cmp	r3, #192	@ 0xc0
 8004acc:	d010      	beq.n	8004af0 <HAL_RCC_ClockConfig+0xe4>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	2bd0      	cmp	r3, #208	@ 0xd0
 8004ad4:	d00c      	beq.n	8004af0 <HAL_RCC_ClockConfig+0xe4>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	2be0      	cmp	r3, #224	@ 0xe0
 8004adc:	d008      	beq.n	8004af0 <HAL_RCC_ClockConfig+0xe4>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2bf0      	cmp	r3, #240	@ 0xf0
 8004ae4:	d004      	beq.n	8004af0 <HAL_RCC_ClockConfig+0xe4>
 8004ae6:	f240 4172 	movw	r1, #1138	@ 0x472
 8004aea:	4855      	ldr	r0, [pc, #340]	@ (8004c40 <HAL_RCC_ClockConfig+0x234>)
 8004aec:	f7fd fac2 	bl	8002074 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689a      	ldr	r2, [r3, #8]
 8004af4:	4b54      	ldr	r3, [pc, #336]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d908      	bls.n	8004b12 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b00:	4b51      	ldr	r3, [pc, #324]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	494e      	ldr	r1, [pc, #312]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d061      	beq.n	8004be2 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d010      	beq.n	8004b48 <HAL_RCC_ClockConfig+0x13c>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d00c      	beq.n	8004b48 <HAL_RCC_ClockConfig+0x13c>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d008      	beq.n	8004b48 <HAL_RCC_ClockConfig+0x13c>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	2b03      	cmp	r3, #3
 8004b3c:	d004      	beq.n	8004b48 <HAL_RCC_ClockConfig+0x13c>
 8004b3e:	f240 417d 	movw	r1, #1149	@ 0x47d
 8004b42:	483f      	ldr	r0, [pc, #252]	@ (8004c40 <HAL_RCC_ClockConfig+0x234>)
 8004b44:	f7fd fa96 	bl	8002074 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	2b03      	cmp	r3, #3
 8004b4e:	d107      	bne.n	8004b60 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b50:	4b3d      	ldr	r3, [pc, #244]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d121      	bne.n	8004ba0 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e0e6      	b.n	8004d2e <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d107      	bne.n	8004b78 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b68:	4b37      	ldr	r3, [pc, #220]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d115      	bne.n	8004ba0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e0da      	b.n	8004d2e <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d107      	bne.n	8004b90 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b80:	4b31      	ldr	r3, [pc, #196]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d109      	bne.n	8004ba0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e0ce      	b.n	8004d2e <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b90:	4b2d      	ldr	r3, [pc, #180]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d101      	bne.n	8004ba0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e0c6      	b.n	8004d2e <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ba0:	4b29      	ldr	r3, [pc, #164]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f023 0203 	bic.w	r2, r3, #3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	4926      	ldr	r1, [pc, #152]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bb2:	f7fe f921 	bl	8002df8 <HAL_GetTick>
 8004bb6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb8:	e00a      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bba:	f7fe f91d 	bl	8002df8 <HAL_GetTick>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e0ae      	b.n	8004d2e <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	f003 020c 	and.w	r2, r3, #12
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d1eb      	bne.n	8004bba <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d010      	beq.n	8004c10 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	689a      	ldr	r2, [r3, #8]
 8004bf2:	4b15      	ldr	r3, [pc, #84]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d208      	bcs.n	8004c10 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bfe:	4b12      	ldr	r3, [pc, #72]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	490f      	ldr	r1, [pc, #60]	@ (8004c48 <HAL_RCC_ClockConfig+0x23c>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c10:	4b0c      	ldr	r3, [pc, #48]	@ (8004c44 <HAL_RCC_ClockConfig+0x238>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0307 	and.w	r3, r3, #7
 8004c18:	683a      	ldr	r2, [r7, #0]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d216      	bcs.n	8004c4c <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c1e:	4b09      	ldr	r3, [pc, #36]	@ (8004c44 <HAL_RCC_ClockConfig+0x238>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f023 0207 	bic.w	r2, r3, #7
 8004c26:	4907      	ldr	r1, [pc, #28]	@ (8004c44 <HAL_RCC_ClockConfig+0x238>)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c2e:	4b05      	ldr	r3, [pc, #20]	@ (8004c44 <HAL_RCC_ClockConfig+0x238>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0307 	and.w	r3, r3, #7
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d007      	beq.n	8004c4c <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e076      	b.n	8004d2e <HAL_RCC_ClockConfig+0x322>
 8004c40:	0800be94 	.word	0x0800be94
 8004c44:	40022000 	.word	0x40022000
 8004c48:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0304 	and.w	r3, r3, #4
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d025      	beq.n	8004ca4 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d018      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x286>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c68:	d013      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x286>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004c72:	d00e      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x286>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c7c:	d009      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x286>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c86:	d004      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x286>
 8004c88:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 8004c8c:	482a      	ldr	r0, [pc, #168]	@ (8004d38 <HAL_RCC_ClockConfig+0x32c>)
 8004c8e:	f7fd f9f1 	bl	8002074 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c92:	4b2a      	ldr	r3, [pc, #168]	@ (8004d3c <HAL_RCC_ClockConfig+0x330>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	4927      	ldr	r1, [pc, #156]	@ (8004d3c <HAL_RCC_ClockConfig+0x330>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0308 	and.w	r3, r3, #8
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d026      	beq.n	8004cfe <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d018      	beq.n	8004cea <HAL_RCC_ClockConfig+0x2de>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	691b      	ldr	r3, [r3, #16]
 8004cbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cc0:	d013      	beq.n	8004cea <HAL_RCC_ClockConfig+0x2de>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004cca:	d00e      	beq.n	8004cea <HAL_RCC_ClockConfig+0x2de>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004cd4:	d009      	beq.n	8004cea <HAL_RCC_ClockConfig+0x2de>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004cde:	d004      	beq.n	8004cea <HAL_RCC_ClockConfig+0x2de>
 8004ce0:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8004ce4:	4814      	ldr	r0, [pc, #80]	@ (8004d38 <HAL_RCC_ClockConfig+0x32c>)
 8004ce6:	f7fd f9c5 	bl	8002074 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cea:	4b14      	ldr	r3, [pc, #80]	@ (8004d3c <HAL_RCC_ClockConfig+0x330>)
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	4910      	ldr	r1, [pc, #64]	@ (8004d3c <HAL_RCC_ClockConfig+0x330>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004cfe:	f000 f825 	bl	8004d4c <HAL_RCC_GetSysClockFreq>
 8004d02:	4602      	mov	r2, r0
 8004d04:	4b0d      	ldr	r3, [pc, #52]	@ (8004d3c <HAL_RCC_ClockConfig+0x330>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	091b      	lsrs	r3, r3, #4
 8004d0a:	f003 030f 	and.w	r3, r3, #15
 8004d0e:	490c      	ldr	r1, [pc, #48]	@ (8004d40 <HAL_RCC_ClockConfig+0x334>)
 8004d10:	5ccb      	ldrb	r3, [r1, r3]
 8004d12:	f003 031f 	and.w	r3, r3, #31
 8004d16:	fa22 f303 	lsr.w	r3, r2, r3
 8004d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d44 <HAL_RCC_ClockConfig+0x338>)
 8004d1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d48 <HAL_RCC_ClockConfig+0x33c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7fe f818 	bl	8002d58 <HAL_InitTick>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	72fb      	strb	r3, [r7, #11]

  return status;
 8004d2c:	7afb      	ldrb	r3, [r7, #11]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	0800be94 	.word	0x0800be94
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	0800bff0 	.word	0x0800bff0
 8004d44:	20000010 	.word	0x20000010
 8004d48:	20000014 	.word	0x20000014

08004d4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b089      	sub	sp, #36	@ 0x24
 8004d50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004d52:	2300      	movs	r3, #0
 8004d54:	61fb      	str	r3, [r7, #28]
 8004d56:	2300      	movs	r3, #0
 8004d58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d5a:	4b3e      	ldr	r3, [pc, #248]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f003 030c 	and.w	r3, r3, #12
 8004d62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d64:	4b3b      	ldr	r3, [pc, #236]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f003 0303 	and.w	r3, r3, #3
 8004d6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d005      	beq.n	8004d80 <HAL_RCC_GetSysClockFreq+0x34>
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	2b0c      	cmp	r3, #12
 8004d78:	d121      	bne.n	8004dbe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d11e      	bne.n	8004dbe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004d80:	4b34      	ldr	r3, [pc, #208]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0308 	and.w	r3, r3, #8
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d107      	bne.n	8004d9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d8c:	4b31      	ldr	r3, [pc, #196]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d92:	0a1b      	lsrs	r3, r3, #8
 8004d94:	f003 030f 	and.w	r3, r3, #15
 8004d98:	61fb      	str	r3, [r7, #28]
 8004d9a:	e005      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	091b      	lsrs	r3, r3, #4
 8004da2:	f003 030f 	and.w	r3, r3, #15
 8004da6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004da8:	4a2b      	ldr	r2, [pc, #172]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004db0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d10d      	bne.n	8004dd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004dbc:	e00a      	b.n	8004dd4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	2b04      	cmp	r3, #4
 8004dc2:	d102      	bne.n	8004dca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004dc4:	4b25      	ldr	r3, [pc, #148]	@ (8004e5c <HAL_RCC_GetSysClockFreq+0x110>)
 8004dc6:	61bb      	str	r3, [r7, #24]
 8004dc8:	e004      	b.n	8004dd4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	2b08      	cmp	r3, #8
 8004dce:	d101      	bne.n	8004dd4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004dd0:	4b23      	ldr	r3, [pc, #140]	@ (8004e60 <HAL_RCC_GetSysClockFreq+0x114>)
 8004dd2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	2b0c      	cmp	r3, #12
 8004dd8:	d134      	bne.n	8004e44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004dda:	4b1e      	ldr	r3, [pc, #120]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f003 0303 	and.w	r3, r3, #3
 8004de2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d003      	beq.n	8004df2 <HAL_RCC_GetSysClockFreq+0xa6>
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	2b03      	cmp	r3, #3
 8004dee:	d003      	beq.n	8004df8 <HAL_RCC_GetSysClockFreq+0xac>
 8004df0:	e005      	b.n	8004dfe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004df2:	4b1a      	ldr	r3, [pc, #104]	@ (8004e5c <HAL_RCC_GetSysClockFreq+0x110>)
 8004df4:	617b      	str	r3, [r7, #20]
      break;
 8004df6:	e005      	b.n	8004e04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004df8:	4b19      	ldr	r3, [pc, #100]	@ (8004e60 <HAL_RCC_GetSysClockFreq+0x114>)
 8004dfa:	617b      	str	r3, [r7, #20]
      break;
 8004dfc:	e002      	b.n	8004e04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	617b      	str	r3, [r7, #20]
      break;
 8004e02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e04:	4b13      	ldr	r3, [pc, #76]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	091b      	lsrs	r3, r3, #4
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	3301      	adds	r3, #1
 8004e10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004e12:	4b10      	ldr	r3, [pc, #64]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	0a1b      	lsrs	r3, r3, #8
 8004e18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e1c:	697a      	ldr	r2, [r7, #20]
 8004e1e:	fb03 f202 	mul.w	r2, r3, r2
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	0e5b      	lsrs	r3, r3, #25
 8004e30:	f003 0303 	and.w	r3, r3, #3
 8004e34:	3301      	adds	r3, #1
 8004e36:	005b      	lsls	r3, r3, #1
 8004e38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004e44:	69bb      	ldr	r3, [r7, #24]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3724      	adds	r7, #36	@ 0x24
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	40021000 	.word	0x40021000
 8004e58:	0800c008 	.word	0x0800c008
 8004e5c:	00f42400 	.word	0x00f42400
 8004e60:	007a1200 	.word	0x007a1200

08004e64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e68:	4b03      	ldr	r3, [pc, #12]	@ (8004e78 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	20000010 	.word	0x20000010

08004e7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004e80:	f7ff fff0 	bl	8004e64 <HAL_RCC_GetHCLKFreq>
 8004e84:	4602      	mov	r2, r0
 8004e86:	4b06      	ldr	r3, [pc, #24]	@ (8004ea0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	0a1b      	lsrs	r3, r3, #8
 8004e8c:	f003 0307 	and.w	r3, r3, #7
 8004e90:	4904      	ldr	r1, [pc, #16]	@ (8004ea4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e92:	5ccb      	ldrb	r3, [r1, r3]
 8004e94:	f003 031f 	and.w	r3, r3, #31
 8004e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	0800c000 	.word	0x0800c000

08004ea8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004eac:	f7ff ffda 	bl	8004e64 <HAL_RCC_GetHCLKFreq>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	4b06      	ldr	r3, [pc, #24]	@ (8004ecc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	0adb      	lsrs	r3, r3, #11
 8004eb8:	f003 0307 	and.w	r3, r3, #7
 8004ebc:	4904      	ldr	r1, [pc, #16]	@ (8004ed0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ebe:	5ccb      	ldrb	r3, [r1, r3]
 8004ec0:	f003 031f 	and.w	r3, r3, #31
 8004ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	0800c000 	.word	0x0800c000

08004ed4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004edc:	2300      	movs	r3, #0
 8004ede:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8004f8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ee4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d003      	beq.n	8004ef4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004eec:	f7ff f81c 	bl	8003f28 <HAL_PWREx_GetVoltageRange>
 8004ef0:	6178      	str	r0, [r7, #20]
 8004ef2:	e014      	b.n	8004f1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ef4:	4b25      	ldr	r3, [pc, #148]	@ (8004f8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ef8:	4a24      	ldr	r2, [pc, #144]	@ (8004f8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004efa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004efe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f00:	4b22      	ldr	r3, [pc, #136]	@ (8004f8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f08:	60fb      	str	r3, [r7, #12]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004f0c:	f7ff f80c 	bl	8003f28 <HAL_PWREx_GetVoltageRange>
 8004f10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004f12:	4b1e      	ldr	r3, [pc, #120]	@ (8004f8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f16:	4a1d      	ldr	r2, [pc, #116]	@ (8004f8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f24:	d10b      	bne.n	8004f3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2b80      	cmp	r3, #128	@ 0x80
 8004f2a:	d919      	bls.n	8004f60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004f30:	d902      	bls.n	8004f38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f32:	2302      	movs	r3, #2
 8004f34:	613b      	str	r3, [r7, #16]
 8004f36:	e013      	b.n	8004f60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f38:	2301      	movs	r3, #1
 8004f3a:	613b      	str	r3, [r7, #16]
 8004f3c:	e010      	b.n	8004f60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b80      	cmp	r3, #128	@ 0x80
 8004f42:	d902      	bls.n	8004f4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004f44:	2303      	movs	r3, #3
 8004f46:	613b      	str	r3, [r7, #16]
 8004f48:	e00a      	b.n	8004f60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2b80      	cmp	r3, #128	@ 0x80
 8004f4e:	d102      	bne.n	8004f56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f50:	2302      	movs	r3, #2
 8004f52:	613b      	str	r3, [r7, #16]
 8004f54:	e004      	b.n	8004f60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b70      	cmp	r3, #112	@ 0x70
 8004f5a:	d101      	bne.n	8004f60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004f60:	4b0b      	ldr	r3, [pc, #44]	@ (8004f90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f023 0207 	bic.w	r2, r3, #7
 8004f68:	4909      	ldr	r1, [pc, #36]	@ (8004f90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004f70:	4b07      	ldr	r3, [pc, #28]	@ (8004f90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0307 	and.w	r3, r3, #7
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d001      	beq.n	8004f82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e000      	b.n	8004f84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004f82:	2300      	movs	r3, #0
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3718      	adds	r7, #24
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	40021000 	.word	0x40021000
 8004f90:	40022000 	.word	0x40022000

08004f94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d004      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fb8:	d303      	bcc.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 8004fba:	21c9      	movs	r1, #201	@ 0xc9
 8004fbc:	4889      	ldr	r0, [pc, #548]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004fbe:	f7fd f859 	bl	8002074 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d058      	beq.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d012      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fde:	d00d      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fe4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fe8:	d008      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fee:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ff2:	d003      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8004ff4:	21d1      	movs	r1, #209	@ 0xd1
 8004ff6:	487b      	ldr	r0, [pc, #492]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004ff8:	f7fd f83c 	bl	8002074 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005000:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005004:	d02a      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8005006:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800500a:	d824      	bhi.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800500c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005010:	d008      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005012:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005016:	d81e      	bhi.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00a      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800501c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005020:	d010      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8005022:	e018      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005024:	4b70      	ldr	r3, [pc, #448]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	4a6f      	ldr	r2, [pc, #444]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800502a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800502e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005030:	e015      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	3304      	adds	r3, #4
 8005036:	2100      	movs	r1, #0
 8005038:	4618      	mov	r0, r3
 800503a:	f000 fc69 	bl	8005910 <RCCEx_PLLSAI1_Config>
 800503e:	4603      	mov	r3, r0
 8005040:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005042:	e00c      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	3320      	adds	r3, #32
 8005048:	2100      	movs	r1, #0
 800504a:	4618      	mov	r0, r3
 800504c:	f000 fde0 	bl	8005c10 <RCCEx_PLLSAI2_Config>
 8005050:	4603      	mov	r3, r0
 8005052:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005054:	e003      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	74fb      	strb	r3, [r7, #19]
      break;
 800505a:	e000      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 800505c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800505e:	7cfb      	ldrb	r3, [r7, #19]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d10b      	bne.n	800507c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005064:	4b60      	ldr	r3, [pc, #384]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800506a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005072:	495d      	ldr	r1, [pc, #372]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005074:	4313      	orrs	r3, r2
 8005076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800507a:	e001      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800507c:	7cfb      	ldrb	r3, [r7, #19]
 800507e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d059      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005090:	2b00      	cmp	r3, #0
 8005092:	d013      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x128>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005098:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800509c:	d00e      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x128>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050a6:	d009      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x128>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050b0:	d004      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x128>
 80050b2:	f240 110f 	movw	r1, #271	@ 0x10f
 80050b6:	484b      	ldr	r0, [pc, #300]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80050b8:	f7fc ffdc 	bl	8002074 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050c4:	d02a      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x188>
 80050c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050ca:	d824      	bhi.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80050cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050d0:	d008      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 80050d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050d6:	d81e      	bhi.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80050dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050e0:	d010      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x170>
 80050e2:	e018      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80050e4:	4b40      	ldr	r3, [pc, #256]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	4a3f      	ldr	r2, [pc, #252]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050f0:	e015      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	3304      	adds	r3, #4
 80050f6:	2100      	movs	r1, #0
 80050f8:	4618      	mov	r0, r3
 80050fa:	f000 fc09 	bl	8005910 <RCCEx_PLLSAI1_Config>
 80050fe:	4603      	mov	r3, r0
 8005100:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005102:	e00c      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	3320      	adds	r3, #32
 8005108:	2100      	movs	r1, #0
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fd80 	bl	8005c10 <RCCEx_PLLSAI2_Config>
 8005110:	4603      	mov	r3, r0
 8005112:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005114:	e003      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	74fb      	strb	r3, [r7, #19]
      break;
 800511a:	e000      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800511c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800511e:	7cfb      	ldrb	r3, [r7, #19]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10b      	bne.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005124:	4b30      	ldr	r3, [pc, #192]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800512a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005132:	492d      	ldr	r1, [pc, #180]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005134:	4313      	orrs	r3, r2
 8005136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800513a:	e001      	b.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800513c:	7cfb      	ldrb	r3, [r7, #19]
 800513e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 80c2 	beq.w	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800514e:	2300      	movs	r3, #0
 8005150:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005158:	2b00      	cmp	r3, #0
 800515a:	d016      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005162:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005166:	d010      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800516e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005172:	d00a      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800517a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800517e:	d004      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005180:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8005184:	4817      	ldr	r0, [pc, #92]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005186:	f7fc ff75 	bl	8002074 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800518a:	4b17      	ldr	r3, [pc, #92]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800518c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800518e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005196:	2301      	movs	r3, #1
 8005198:	e000      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x208>
 800519a:	2300      	movs	r3, #0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00d      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051a0:	4b11      	ldr	r3, [pc, #68]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80051a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051a4:	4a10      	ldr	r2, [pc, #64]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80051a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ac:	4b0e      	ldr	r3, [pc, #56]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80051ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b4:	60bb      	str	r3, [r7, #8]
 80051b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051b8:	2301      	movs	r3, #1
 80051ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051bc:	4b0b      	ldr	r3, [pc, #44]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a0a      	ldr	r2, [pc, #40]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051c8:	f7fd fe16 	bl	8002df8 <HAL_GetTick>
 80051cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051ce:	e00f      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051d0:	f7fd fe12 	bl	8002df8 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b02      	cmp	r3, #2
 80051dc:	d908      	bls.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	74fb      	strb	r3, [r7, #19]
        break;
 80051e2:	e00b      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x268>
 80051e4:	0800becc 	.word	0x0800becc
 80051e8:	40021000 	.word	0x40021000
 80051ec:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051f0:	4b30      	ldr	r3, [pc, #192]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0e9      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 80051fc:	7cfb      	ldrb	r3, [r7, #19]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d15c      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005202:	4b2d      	ldr	r3, [pc, #180]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005208:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800520c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d01f      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	429a      	cmp	r2, r3
 800521e:	d019      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005220:	4b25      	ldr	r3, [pc, #148]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005226:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800522a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800522c:	4b22      	ldr	r3, [pc, #136]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800522e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005232:	4a21      	ldr	r2, [pc, #132]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005234:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005238:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800523c:	4b1e      	ldr	r3, [pc, #120]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800523e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005242:	4a1d      	ldr	r2, [pc, #116]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005244:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005248:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800524c:	4a1a      	ldr	r2, [pc, #104]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f003 0301 	and.w	r3, r3, #1
 800525a:	2b00      	cmp	r3, #0
 800525c:	d016      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800525e:	f7fd fdcb 	bl	8002df8 <HAL_GetTick>
 8005262:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005264:	e00b      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005266:	f7fd fdc7 	bl	8002df8 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005274:	4293      	cmp	r3, r2
 8005276:	d902      	bls.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	74fb      	strb	r3, [r7, #19]
            break;
 800527c:	e006      	b.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800527e:	4b0e      	ldr	r3, [pc, #56]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d0ec      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 800528c:	7cfb      	ldrb	r3, [r7, #19]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10c      	bne.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005292:	4b09      	ldr	r3, [pc, #36]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005298:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052a2:	4905      	ldr	r1, [pc, #20]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80052aa:	e009      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052ac:	7cfb      	ldrb	r3, [r7, #19]
 80052ae:	74bb      	strb	r3, [r7, #18]
 80052b0:	e006      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 80052b2:	bf00      	nop
 80052b4:	40007000 	.word	0x40007000
 80052b8:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052bc:	7cfb      	ldrb	r3, [r7, #19]
 80052be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052c0:	7c7b      	ldrb	r3, [r7, #17]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d105      	bne.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052c6:	4b8d      	ldr	r3, [pc, #564]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80052c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ca:	4a8c      	ldr	r2, [pc, #560]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80052cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d01f      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d010      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d00c      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f2:	2b03      	cmp	r3, #3
 80052f4:	d008      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d004      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80052fe:	f240 1199 	movw	r1, #409	@ 0x199
 8005302:	487f      	ldr	r0, [pc, #508]	@ (8005500 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8005304:	f7fc feb6 	bl	8002074 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005308:	4b7c      	ldr	r3, [pc, #496]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800530a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530e:	f023 0203 	bic.w	r2, r3, #3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005316:	4979      	ldr	r1, [pc, #484]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005318:	4313      	orrs	r3, r2
 800531a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d01f      	beq.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800532e:	2b00      	cmp	r3, #0
 8005330:	d010      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005336:	2b04      	cmp	r3, #4
 8005338:	d00c      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800533e:	2b0c      	cmp	r3, #12
 8005340:	d008      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005346:	2b08      	cmp	r3, #8
 8005348:	d004      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800534a:	f240 11a3 	movw	r1, #419	@ 0x1a3
 800534e:	486c      	ldr	r0, [pc, #432]	@ (8005500 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8005350:	f7fc fe90 	bl	8002074 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005354:	4b69      	ldr	r3, [pc, #420]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800535a:	f023 020c 	bic.w	r2, r3, #12
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005362:	4966      	ldr	r1, [pc, #408]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005364:	4313      	orrs	r3, r2
 8005366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0304 	and.w	r3, r3, #4
 8005372:	2b00      	cmp	r3, #0
 8005374:	d01f      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537a:	2b00      	cmp	r3, #0
 800537c:	d010      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005382:	2b10      	cmp	r3, #16
 8005384:	d00c      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538a:	2b30      	cmp	r3, #48	@ 0x30
 800538c:	d008      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005392:	2b20      	cmp	r3, #32
 8005394:	d004      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8005396:	f240 11af 	movw	r1, #431	@ 0x1af
 800539a:	4859      	ldr	r0, [pc, #356]	@ (8005500 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800539c:	f7fc fe6a 	bl	8002074 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053a0:	4b56      	ldr	r3, [pc, #344]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80053a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ae:	4953      	ldr	r1, [pc, #332]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0308 	and.w	r3, r3, #8
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d01f      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d010      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x458>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ce:	2b40      	cmp	r3, #64	@ 0x40
 80053d0:	d00c      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x458>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80053d8:	d008      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x458>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053de:	2b80      	cmp	r3, #128	@ 0x80
 80053e0:	d004      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x458>
 80053e2:	f240 11bd 	movw	r1, #445	@ 0x1bd
 80053e6:	4846      	ldr	r0, [pc, #280]	@ (8005500 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80053e8:	f7fc fe44 	bl	8002074 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053ec:	4b43      	ldr	r3, [pc, #268]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80053ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fa:	4940      	ldr	r1, [pc, #256]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0310 	and.w	r3, r3, #16
 800540a:	2b00      	cmp	r3, #0
 800540c:	d022      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005412:	2b00      	cmp	r3, #0
 8005414:	d013      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800541a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800541e:	d00e      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005424:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005428:	d009      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800542e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005432:	d004      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8005434:	f240 11cb 	movw	r1, #459	@ 0x1cb
 8005438:	4831      	ldr	r0, [pc, #196]	@ (8005500 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800543a:	f7fc fe1b 	bl	8002074 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800543e:	4b2f      	ldr	r3, [pc, #188]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005444:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800544c:	492b      	ldr	r1, [pc, #172]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800544e:	4313      	orrs	r3, r2
 8005450:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0320 	and.w	r3, r3, #32
 800545c:	2b00      	cmp	r3, #0
 800545e:	d022      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005464:	2b00      	cmp	r3, #0
 8005466:	d013      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800546c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005470:	d00e      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005476:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800547a:	d009      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005480:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005484:	d004      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8005486:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800548a:	481d      	ldr	r0, [pc, #116]	@ (8005500 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800548c:	f7fc fdf2 	bl	8002074 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005490:	4b1a      	ldr	r3, [pc, #104]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005496:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800549e:	4917      	ldr	r1, [pc, #92]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d028      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d013      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054c2:	d00e      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80054cc:	d009      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054d2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80054d6:	d004      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80054d8:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80054dc:	4808      	ldr	r0, [pc, #32]	@ (8005500 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80054de:	f7fc fdc9 	bl	8002074 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054e2:	4b06      	ldr	r3, [pc, #24]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80054e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054f0:	4902      	ldr	r1, [pc, #8]	@ (80054fc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80054f8:	e004      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x570>
 80054fa:	bf00      	nop
 80054fc:	40021000 	.word	0x40021000
 8005500:	0800becc 	.word	0x0800becc
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800550c:	2b00      	cmp	r3, #0
 800550e:	d022      	beq.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005514:	2b00      	cmp	r3, #0
 8005516:	d013      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800551c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005520:	d00e      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005526:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800552a:	d009      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005530:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005534:	d004      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005536:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800553a:	489e      	ldr	r0, [pc, #632]	@ (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800553c:	f7fc fd9a 	bl	8002074 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005540:	4b9d      	ldr	r3, [pc, #628]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005546:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800554e:	499a      	ldr	r1, [pc, #616]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005550:	4313      	orrs	r3, r2
 8005552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800555e:	2b00      	cmp	r3, #0
 8005560:	d01d      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00e      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800556e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005572:	d009      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005578:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800557c:	d004      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800557e:	f240 11ef 	movw	r1, #495	@ 0x1ef
 8005582:	488c      	ldr	r0, [pc, #560]	@ (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8005584:	f7fc fd76 	bl	8002074 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005588:	4b8b      	ldr	r3, [pc, #556]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800558a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800558e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005596:	4988      	ldr	r1, [pc, #544]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005598:	4313      	orrs	r3, r2
 800559a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d01d      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00e      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055ba:	d009      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055c4:	d004      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 80055c6:	f240 11fb 	movw	r1, #507	@ 0x1fb
 80055ca:	487a      	ldr	r0, [pc, #488]	@ (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80055cc:	f7fc fd52 	bl	8002074 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055d0:	4b79      	ldr	r3, [pc, #484]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80055d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055de:	4976      	ldr	r1, [pc, #472]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d01d      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00e      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005602:	d009      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005608:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800560c:	d004      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800560e:	f240 2107 	movw	r1, #519	@ 0x207
 8005612:	4868      	ldr	r0, [pc, #416]	@ (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8005614:	f7fc fd2e 	bl	8002074 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005618:	4b67      	ldr	r3, [pc, #412]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800561a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800561e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005626:	4964      	ldr	r1, [pc, #400]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005628:	4313      	orrs	r3, r2
 800562a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d040      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800563e:	2b00      	cmp	r3, #0
 8005640:	d013      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005646:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800564a:	d00e      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005650:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005654:	d009      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800565a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800565e:	d004      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8005660:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8005664:	4853      	ldr	r0, [pc, #332]	@ (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8005666:	f7fc fd05 	bl	8002074 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800566a:	4b53      	ldr	r3, [pc, #332]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800566c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005670:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005678:	494f      	ldr	r1, [pc, #316]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800567a:	4313      	orrs	r3, r2
 800567c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005684:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005688:	d106      	bne.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800568a:	4b4b      	ldr	r3, [pc, #300]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	4a4a      	ldr	r2, [pc, #296]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005690:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005694:	60d3      	str	r3, [r2, #12]
 8005696:	e011      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800569c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056a0:	d10c      	bne.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	3304      	adds	r3, #4
 80056a6:	2101      	movs	r1, #1
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 f931 	bl	8005910 <RCCEx_PLLSAI1_Config>
 80056ae:	4603      	mov	r3, r0
 80056b0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80056b2:	7cfb      	ldrb	r3, [r7, #19]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d001      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 80056b8:	7cfb      	ldrb	r3, [r7, #19]
 80056ba:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d040      	beq.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d013      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056d8:	d00e      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056e2:	d009      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056e8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80056ec:	d004      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 80056ee:	f240 2141 	movw	r1, #577	@ 0x241
 80056f2:	4830      	ldr	r0, [pc, #192]	@ (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80056f4:	f7fc fcbe 	bl	8002074 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80056f8:	4b2f      	ldr	r3, [pc, #188]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80056fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005706:	492c      	ldr	r1, [pc, #176]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005708:	4313      	orrs	r3, r2
 800570a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005712:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005716:	d106      	bne.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005718:	4b27      	ldr	r3, [pc, #156]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	4a26      	ldr	r2, [pc, #152]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800571e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005722:	60d3      	str	r3, [r2, #12]
 8005724:	e011      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800572a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800572e:	d10c      	bne.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3304      	adds	r3, #4
 8005734:	2101      	movs	r1, #1
 8005736:	4618      	mov	r0, r3
 8005738:	f000 f8ea 	bl	8005910 <RCCEx_PLLSAI1_Config>
 800573c:	4603      	mov	r3, r0
 800573e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005740:	7cfb      	ldrb	r3, [r7, #19]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d001      	beq.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 8005746:	7cfb      	ldrb	r3, [r7, #19]
 8005748:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d044      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800575a:	2b00      	cmp	r3, #0
 800575c:	d013      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005762:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005766:	d00e      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800576c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005770:	d009      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005776:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800577a:	d004      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800577c:	f240 2166 	movw	r1, #614	@ 0x266
 8005780:	480c      	ldr	r0, [pc, #48]	@ (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8005782:	f7fc fc77 	bl	8002074 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005786:	4b0c      	ldr	r3, [pc, #48]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800578c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005794:	4908      	ldr	r1, [pc, #32]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005796:	4313      	orrs	r3, r2
 8005798:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057a4:	d10a      	bne.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057a6:	4b04      	ldr	r3, [pc, #16]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	4a03      	ldr	r2, [pc, #12]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80057ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057b0:	60d3      	str	r3, [r2, #12]
 80057b2:	e015      	b.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 80057b4:	0800becc 	.word	0x0800becc
 80057b8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057c4:	d10c      	bne.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	3304      	adds	r3, #4
 80057ca:	2101      	movs	r1, #1
 80057cc:	4618      	mov	r0, r3
 80057ce:	f000 f89f 	bl	8005910 <RCCEx_PLLSAI1_Config>
 80057d2:	4603      	mov	r3, r0
 80057d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057d6:	7cfb      	ldrb	r3, [r7, #19]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d001      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 80057dc:	7cfb      	ldrb	r3, [r7, #19]
 80057de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d047      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d013      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x888>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057fc:	d00e      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x888>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005802:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005806:	d009      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x888>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800580c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005810:	d004      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x888>
 8005812:	f240 2186 	movw	r1, #646	@ 0x286
 8005816:	483c      	ldr	r0, [pc, #240]	@ (8005908 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8005818:	f7fc fc2c 	bl	8002074 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800581c:	4b3b      	ldr	r3, [pc, #236]	@ (800590c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800581e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005822:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800582a:	4938      	ldr	r1, [pc, #224]	@ (800590c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800582c:	4313      	orrs	r3, r2
 800582e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005836:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800583a:	d10d      	bne.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3304      	adds	r3, #4
 8005840:	2102      	movs	r1, #2
 8005842:	4618      	mov	r0, r3
 8005844:	f000 f864 	bl	8005910 <RCCEx_PLLSAI1_Config>
 8005848:	4603      	mov	r3, r0
 800584a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800584c:	7cfb      	ldrb	r3, [r7, #19]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d014      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 8005852:	7cfb      	ldrb	r3, [r7, #19]
 8005854:	74bb      	strb	r3, [r7, #18]
 8005856:	e011      	b.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800585c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005860:	d10c      	bne.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	3320      	adds	r3, #32
 8005866:	2102      	movs	r1, #2
 8005868:	4618      	mov	r0, r3
 800586a:	f000 f9d1 	bl	8005c10 <RCCEx_PLLSAI2_Config>
 800586e:	4603      	mov	r3, r0
 8005870:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005872:	7cfb      	ldrb	r3, [r7, #19]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 8005878:	7cfb      	ldrb	r3, [r7, #19]
 800587a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005884:	2b00      	cmp	r3, #0
 8005886:	d018      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800588c:	2b00      	cmp	r3, #0
 800588e:	d009      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005894:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005898:	d004      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800589a:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800589e:	481a      	ldr	r0, [pc, #104]	@ (8005908 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 80058a0:	f7fc fbe8 	bl	8002074 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058a4:	4b19      	ldr	r3, [pc, #100]	@ (800590c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 80058a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058aa:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058b2:	4916      	ldr	r1, [pc, #88]	@ (800590c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d01b      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00a      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058da:	d004      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 80058dc:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 80058e0:	4809      	ldr	r0, [pc, #36]	@ (8005908 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 80058e2:	f7fc fbc7 	bl	8002074 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058e6:	4b09      	ldr	r3, [pc, #36]	@ (800590c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 80058e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058f6:	4905      	ldr	r1, [pc, #20]	@ (800590c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 80058f8:	4313      	orrs	r3, r2
 80058fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80058fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8005900:	4618      	mov	r0, r3
 8005902:	3718      	adds	r7, #24
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	0800becc 	.word	0x0800becc
 800590c:	40021000 	.word	0x40021000

08005910 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800591a:	2300      	movs	r3, #0
 800591c:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d010      	beq.n	8005948 <RCCEx_PLLSAI1_Config+0x38>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2b01      	cmp	r3, #1
 800592c:	d00c      	beq.n	8005948 <RCCEx_PLLSAI1_Config+0x38>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2b02      	cmp	r3, #2
 8005934:	d008      	beq.n	8005948 <RCCEx_PLLSAI1_Config+0x38>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2b03      	cmp	r3, #3
 800593c:	d004      	beq.n	8005948 <RCCEx_PLLSAI1_Config+0x38>
 800593e:	f640 3162 	movw	r1, #2914	@ 0xb62
 8005942:	4887      	ldr	r0, [pc, #540]	@ (8005b60 <RCCEx_PLLSAI1_Config+0x250>)
 8005944:	f7fc fb96 	bl	8002074 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d003      	beq.n	8005958 <RCCEx_PLLSAI1_Config+0x48>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	2b08      	cmp	r3, #8
 8005956:	d904      	bls.n	8005962 <RCCEx_PLLSAI1_Config+0x52>
 8005958:	f640 3163 	movw	r1, #2915	@ 0xb63
 800595c:	4880      	ldr	r0, [pc, #512]	@ (8005b60 <RCCEx_PLLSAI1_Config+0x250>)
 800595e:	f7fc fb89 	bl	8002074 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	2b07      	cmp	r3, #7
 8005968:	d903      	bls.n	8005972 <RCCEx_PLLSAI1_Config+0x62>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	2b56      	cmp	r3, #86	@ 0x56
 8005970:	d904      	bls.n	800597c <RCCEx_PLLSAI1_Config+0x6c>
 8005972:	f640 3164 	movw	r1, #2916	@ 0xb64
 8005976:	487a      	ldr	r0, [pc, #488]	@ (8005b60 <RCCEx_PLLSAI1_Config+0x250>)
 8005978:	f7fc fb7c 	bl	8002074 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	699b      	ldr	r3, [r3, #24]
 8005980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d10b      	bne.n	80059a0 <RCCEx_PLLSAI1_Config+0x90>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d105      	bne.n	80059a0 <RCCEx_PLLSAI1_Config+0x90>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d007      	beq.n	80059b0 <RCCEx_PLLSAI1_Config+0xa0>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 80059a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d004      	beq.n	80059ba <RCCEx_PLLSAI1_Config+0xaa>
 80059b0:	f640 3165 	movw	r1, #2917	@ 0xb65
 80059b4:	486a      	ldr	r0, [pc, #424]	@ (8005b60 <RCCEx_PLLSAI1_Config+0x250>)
 80059b6:	f7fc fb5d 	bl	8002074 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80059ba:	4b6a      	ldr	r3, [pc, #424]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	f003 0303 	and.w	r3, r3, #3
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d018      	beq.n	80059f8 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80059c6:	4b67      	ldr	r3, [pc, #412]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	f003 0203 	and.w	r2, r3, #3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d10d      	bne.n	80059f2 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
       ||
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d009      	beq.n	80059f2 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80059de:	4b61      	ldr	r3, [pc, #388]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	091b      	lsrs	r3, r3, #4
 80059e4:	f003 0307 	and.w	r3, r3, #7
 80059e8:	1c5a      	adds	r2, r3, #1
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	685b      	ldr	r3, [r3, #4]
       ||
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d047      	beq.n	8005a82 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	73fb      	strb	r3, [r7, #15]
 80059f6:	e044      	b.n	8005a82 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2b03      	cmp	r3, #3
 80059fe:	d018      	beq.n	8005a32 <RCCEx_PLLSAI1_Config+0x122>
 8005a00:	2b03      	cmp	r3, #3
 8005a02:	d825      	bhi.n	8005a50 <RCCEx_PLLSAI1_Config+0x140>
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d002      	beq.n	8005a0e <RCCEx_PLLSAI1_Config+0xfe>
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d009      	beq.n	8005a20 <RCCEx_PLLSAI1_Config+0x110>
 8005a0c:	e020      	b.n	8005a50 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a0e:	4b55      	ldr	r3, [pc, #340]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d11d      	bne.n	8005a56 <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a1e:	e01a      	b.n	8005a56 <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a20:	4b50      	ldr	r3, [pc, #320]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d116      	bne.n	8005a5a <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a30:	e013      	b.n	8005a5a <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a32:	4b4c      	ldr	r3, [pc, #304]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d10f      	bne.n	8005a5e <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a3e:	4b49      	ldr	r3, [pc, #292]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d109      	bne.n	8005a5e <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a4e:	e006      	b.n	8005a5e <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	73fb      	strb	r3, [r7, #15]
      break;
 8005a54:	e004      	b.n	8005a60 <RCCEx_PLLSAI1_Config+0x150>
      break;
 8005a56:	bf00      	nop
 8005a58:	e002      	b.n	8005a60 <RCCEx_PLLSAI1_Config+0x150>
      break;
 8005a5a:	bf00      	nop
 8005a5c:	e000      	b.n	8005a60 <RCCEx_PLLSAI1_Config+0x150>
      break;
 8005a5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10d      	bne.n	8005a82 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005a66:	4b3f      	ldr	r3, [pc, #252]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6819      	ldr	r1, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	3b01      	subs	r3, #1
 8005a78:	011b      	lsls	r3, r3, #4
 8005a7a:	430b      	orrs	r3, r1
 8005a7c:	4939      	ldr	r1, [pc, #228]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005a82:	7bfb      	ldrb	r3, [r7, #15]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f040 80ba 	bne.w	8005bfe <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005a8a:	4b36      	ldr	r3, [pc, #216]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a35      	ldr	r2, [pc, #212]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005a90:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005a94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a96:	f7fd f9af 	bl	8002df8 <HAL_GetTick>
 8005a9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a9c:	e009      	b.n	8005ab2 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a9e:	f7fd f9ab 	bl	8002df8 <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d902      	bls.n	8005ab2 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	73fb      	strb	r3, [r7, #15]
        break;
 8005ab0:	e005      	b.n	8005abe <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ab2:	4b2c      	ldr	r3, [pc, #176]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d1ef      	bne.n	8005a9e <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 8005abe:	7bfb      	ldrb	r3, [r7, #15]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f040 809c 	bne.w	8005bfe <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d11e      	bne.n	8005b0a <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	2b07      	cmp	r3, #7
 8005ad2:	d008      	beq.n	8005ae6 <RCCEx_PLLSAI1_Config+0x1d6>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	2b11      	cmp	r3, #17
 8005ada:	d004      	beq.n	8005ae6 <RCCEx_PLLSAI1_Config+0x1d6>
 8005adc:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8005ae0:	481f      	ldr	r0, [pc, #124]	@ (8005b60 <RCCEx_PLLSAI1_Config+0x250>)
 8005ae2:	f7fc fac7 	bl	8002074 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005aee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	6892      	ldr	r2, [r2, #8]
 8005af6:	0211      	lsls	r1, r2, #8
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	68d2      	ldr	r2, [r2, #12]
 8005afc:	0912      	lsrs	r2, r2, #4
 8005afe:	0452      	lsls	r2, r2, #17
 8005b00:	430a      	orrs	r2, r1
 8005b02:	4918      	ldr	r1, [pc, #96]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	610b      	str	r3, [r1, #16]
 8005b08:	e055      	b.n	8005bb6 <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d12b      	bne.n	8005b68 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	691b      	ldr	r3, [r3, #16]
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d010      	beq.n	8005b3a <RCCEx_PLLSAI1_Config+0x22a>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	2b04      	cmp	r3, #4
 8005b1e:	d00c      	beq.n	8005b3a <RCCEx_PLLSAI1_Config+0x22a>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	2b06      	cmp	r3, #6
 8005b26:	d008      	beq.n	8005b3a <RCCEx_PLLSAI1_Config+0x22a>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	2b08      	cmp	r3, #8
 8005b2e:	d004      	beq.n	8005b3a <RCCEx_PLLSAI1_Config+0x22a>
 8005b30:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 8005b34:	480a      	ldr	r0, [pc, #40]	@ (8005b60 <RCCEx_PLLSAI1_Config+0x250>)
 8005b36:	f7fc fa9d 	bl	8002074 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005b42:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	6892      	ldr	r2, [r2, #8]
 8005b4a:	0211      	lsls	r1, r2, #8
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	6912      	ldr	r2, [r2, #16]
 8005b50:	0852      	lsrs	r2, r2, #1
 8005b52:	3a01      	subs	r2, #1
 8005b54:	0552      	lsls	r2, r2, #21
 8005b56:	430a      	orrs	r2, r1
 8005b58:	4902      	ldr	r1, [pc, #8]	@ (8005b64 <RCCEx_PLLSAI1_Config+0x254>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	610b      	str	r3, [r1, #16]
 8005b5e:	e02a      	b.n	8005bb6 <RCCEx_PLLSAI1_Config+0x2a6>
 8005b60:	0800becc 	.word	0x0800becc
 8005b64:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	695b      	ldr	r3, [r3, #20]
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d010      	beq.n	8005b92 <RCCEx_PLLSAI1_Config+0x282>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	2b04      	cmp	r3, #4
 8005b76:	d00c      	beq.n	8005b92 <RCCEx_PLLSAI1_Config+0x282>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	695b      	ldr	r3, [r3, #20]
 8005b7c:	2b06      	cmp	r3, #6
 8005b7e:	d008      	beq.n	8005b92 <RCCEx_PLLSAI1_Config+0x282>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	695b      	ldr	r3, [r3, #20]
 8005b84:	2b08      	cmp	r3, #8
 8005b86:	d004      	beq.n	8005b92 <RCCEx_PLLSAI1_Config+0x282>
 8005b88:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8005b8c:	481e      	ldr	r0, [pc, #120]	@ (8005c08 <RCCEx_PLLSAI1_Config+0x2f8>)
 8005b8e:	f7fc fa71 	bl	8002074 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b92:	4b1e      	ldr	r3, [pc, #120]	@ (8005c0c <RCCEx_PLLSAI1_Config+0x2fc>)
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005b9a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	6892      	ldr	r2, [r2, #8]
 8005ba2:	0211      	lsls	r1, r2, #8
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	6952      	ldr	r2, [r2, #20]
 8005ba8:	0852      	lsrs	r2, r2, #1
 8005baa:	3a01      	subs	r2, #1
 8005bac:	0652      	lsls	r2, r2, #25
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	4916      	ldr	r1, [pc, #88]	@ (8005c0c <RCCEx_PLLSAI1_Config+0x2fc>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005bb6:	4b15      	ldr	r3, [pc, #84]	@ (8005c0c <RCCEx_PLLSAI1_Config+0x2fc>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a14      	ldr	r2, [pc, #80]	@ (8005c0c <RCCEx_PLLSAI1_Config+0x2fc>)
 8005bbc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005bc0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bc2:	f7fd f919 	bl	8002df8 <HAL_GetTick>
 8005bc6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005bc8:	e009      	b.n	8005bde <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005bca:	f7fd f915 	bl	8002df8 <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d902      	bls.n	8005bde <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	73fb      	strb	r3, [r7, #15]
          break;
 8005bdc:	e005      	b.n	8005bea <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005bde:	4b0b      	ldr	r3, [pc, #44]	@ (8005c0c <RCCEx_PLLSAI1_Config+0x2fc>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d0ef      	beq.n	8005bca <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d106      	bne.n	8005bfe <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005bf0:	4b06      	ldr	r3, [pc, #24]	@ (8005c0c <RCCEx_PLLSAI1_Config+0x2fc>)
 8005bf2:	691a      	ldr	r2, [r3, #16]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	699b      	ldr	r3, [r3, #24]
 8005bf8:	4904      	ldr	r1, [pc, #16]	@ (8005c0c <RCCEx_PLLSAI1_Config+0x2fc>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	0800becc 	.word	0x0800becc
 8005c0c:	40021000 	.word	0x40021000

08005c10 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d010      	beq.n	8005c48 <RCCEx_PLLSAI2_Config+0x38>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d00c      	beq.n	8005c48 <RCCEx_PLLSAI2_Config+0x38>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d008      	beq.n	8005c48 <RCCEx_PLLSAI2_Config+0x38>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2b03      	cmp	r3, #3
 8005c3c:	d004      	beq.n	8005c48 <RCCEx_PLLSAI2_Config+0x38>
 8005c3e:	f640 412f 	movw	r1, #3119	@ 0xc2f
 8005c42:	4896      	ldr	r0, [pc, #600]	@ (8005e9c <RCCEx_PLLSAI2_Config+0x28c>)
 8005c44:	f7fc fa16 	bl	8002074 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d003      	beq.n	8005c58 <RCCEx_PLLSAI2_Config+0x48>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	2b08      	cmp	r3, #8
 8005c56:	d904      	bls.n	8005c62 <RCCEx_PLLSAI2_Config+0x52>
 8005c58:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 8005c5c:	488f      	ldr	r0, [pc, #572]	@ (8005e9c <RCCEx_PLLSAI2_Config+0x28c>)
 8005c5e:	f7fc fa09 	bl	8002074 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	2b07      	cmp	r3, #7
 8005c68:	d903      	bls.n	8005c72 <RCCEx_PLLSAI2_Config+0x62>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	2b56      	cmp	r3, #86	@ 0x56
 8005c70:	d904      	bls.n	8005c7c <RCCEx_PLLSAI2_Config+0x6c>
 8005c72:	f640 4131 	movw	r1, #3121	@ 0xc31
 8005c76:	4889      	ldr	r0, [pc, #548]	@ (8005e9c <RCCEx_PLLSAI2_Config+0x28c>)
 8005c78:	f7fc f9fc 	bl	8002074 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d105      	bne.n	8005c94 <RCCEx_PLLSAI2_Config+0x84>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d007      	beq.n	8005ca4 <RCCEx_PLLSAI2_Config+0x94>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d004      	beq.n	8005cae <RCCEx_PLLSAI2_Config+0x9e>
 8005ca4:	f640 4132 	movw	r1, #3122	@ 0xc32
 8005ca8:	487c      	ldr	r0, [pc, #496]	@ (8005e9c <RCCEx_PLLSAI2_Config+0x28c>)
 8005caa:	f7fc f9e3 	bl	8002074 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005cae:	4b7c      	ldr	r3, [pc, #496]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	f003 0303 	and.w	r3, r3, #3
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d018      	beq.n	8005cec <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005cba:	4b79      	ldr	r3, [pc, #484]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	f003 0203 	and.w	r2, r3, #3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d10d      	bne.n	8005ce6 <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
       ||
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d009      	beq.n	8005ce6 <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005cd2:	4b73      	ldr	r3, [pc, #460]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	091b      	lsrs	r3, r3, #4
 8005cd8:	f003 0307 	and.w	r3, r3, #7
 8005cdc:	1c5a      	adds	r2, r3, #1
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	685b      	ldr	r3, [r3, #4]
       ||
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d047      	beq.n	8005d76 <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	73fb      	strb	r3, [r7, #15]
 8005cea:	e044      	b.n	8005d76 <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b03      	cmp	r3, #3
 8005cf2:	d018      	beq.n	8005d26 <RCCEx_PLLSAI2_Config+0x116>
 8005cf4:	2b03      	cmp	r3, #3
 8005cf6:	d825      	bhi.n	8005d44 <RCCEx_PLLSAI2_Config+0x134>
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d002      	beq.n	8005d02 <RCCEx_PLLSAI2_Config+0xf2>
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d009      	beq.n	8005d14 <RCCEx_PLLSAI2_Config+0x104>
 8005d00:	e020      	b.n	8005d44 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005d02:	4b67      	ldr	r3, [pc, #412]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d11d      	bne.n	8005d4a <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d12:	e01a      	b.n	8005d4a <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005d14:	4b62      	ldr	r3, [pc, #392]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d116      	bne.n	8005d4e <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d24:	e013      	b.n	8005d4e <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005d26:	4b5e      	ldr	r3, [pc, #376]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10f      	bne.n	8005d52 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005d32:	4b5b      	ldr	r3, [pc, #364]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d109      	bne.n	8005d52 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d42:	e006      	b.n	8005d52 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	73fb      	strb	r3, [r7, #15]
      break;
 8005d48:	e004      	b.n	8005d54 <RCCEx_PLLSAI2_Config+0x144>
      break;
 8005d4a:	bf00      	nop
 8005d4c:	e002      	b.n	8005d54 <RCCEx_PLLSAI2_Config+0x144>
      break;
 8005d4e:	bf00      	nop
 8005d50:	e000      	b.n	8005d54 <RCCEx_PLLSAI2_Config+0x144>
      break;
 8005d52:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d54:	7bfb      	ldrb	r3, [r7, #15]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10d      	bne.n	8005d76 <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005d5a:	4b51      	ldr	r3, [pc, #324]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6819      	ldr	r1, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	011b      	lsls	r3, r3, #4
 8005d6e:	430b      	orrs	r3, r1
 8005d70:	494b      	ldr	r1, [pc, #300]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d76:	7bfb      	ldrb	r3, [r7, #15]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f040 808a 	bne.w	8005e92 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005d7e:	4b48      	ldr	r3, [pc, #288]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a47      	ldr	r2, [pc, #284]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005d84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d8a:	f7fd f835 	bl	8002df8 <HAL_GetTick>
 8005d8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d90:	e009      	b.n	8005da6 <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005d92:	f7fd f831 	bl	8002df8 <HAL_GetTick>
 8005d96:	4602      	mov	r2, r0
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	2b02      	cmp	r3, #2
 8005d9e:	d902      	bls.n	8005da6 <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	73fb      	strb	r3, [r7, #15]
        break;
 8005da4:	e005      	b.n	8005db2 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005da6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1ef      	bne.n	8005d92 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 8005db2:	7bfb      	ldrb	r3, [r7, #15]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d16c      	bne.n	8005e92 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d11e      	bne.n	8005dfc <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	68db      	ldr	r3, [r3, #12]
 8005dc2:	2b07      	cmp	r3, #7
 8005dc4:	d008      	beq.n	8005dd8 <RCCEx_PLLSAI2_Config+0x1c8>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	2b11      	cmp	r3, #17
 8005dcc:	d004      	beq.n	8005dd8 <RCCEx_PLLSAI2_Config+0x1c8>
 8005dce:	f640 4185 	movw	r1, #3205	@ 0xc85
 8005dd2:	4832      	ldr	r0, [pc, #200]	@ (8005e9c <RCCEx_PLLSAI2_Config+0x28c>)
 8005dd4:	f7fc f94e 	bl	8002074 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005dd8:	4b31      	ldr	r3, [pc, #196]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005de0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	6892      	ldr	r2, [r2, #8]
 8005de8:	0211      	lsls	r1, r2, #8
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	68d2      	ldr	r2, [r2, #12]
 8005dee:	0912      	lsrs	r2, r2, #4
 8005df0:	0452      	lsls	r2, r2, #17
 8005df2:	430a      	orrs	r2, r1
 8005df4:	492a      	ldr	r1, [pc, #168]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005df6:	4313      	orrs	r3, r2
 8005df8:	614b      	str	r3, [r1, #20]
 8005dfa:	e026      	b.n	8005e4a <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	691b      	ldr	r3, [r3, #16]
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d010      	beq.n	8005e26 <RCCEx_PLLSAI2_Config+0x216>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	2b04      	cmp	r3, #4
 8005e0a:	d00c      	beq.n	8005e26 <RCCEx_PLLSAI2_Config+0x216>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	2b06      	cmp	r3, #6
 8005e12:	d008      	beq.n	8005e26 <RCCEx_PLLSAI2_Config+0x216>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	2b08      	cmp	r3, #8
 8005e1a:	d004      	beq.n	8005e26 <RCCEx_PLLSAI2_Config+0x216>
 8005e1c:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 8005e20:	481e      	ldr	r0, [pc, #120]	@ (8005e9c <RCCEx_PLLSAI2_Config+0x28c>)
 8005e22:	f7fc f927 	bl	8002074 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005e26:	4b1e      	ldr	r3, [pc, #120]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005e2e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	6892      	ldr	r2, [r2, #8]
 8005e36:	0211      	lsls	r1, r2, #8
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6912      	ldr	r2, [r2, #16]
 8005e3c:	0852      	lsrs	r2, r2, #1
 8005e3e:	3a01      	subs	r2, #1
 8005e40:	0652      	lsls	r2, r2, #25
 8005e42:	430a      	orrs	r2, r1
 8005e44:	4916      	ldr	r1, [pc, #88]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005e4a:	4b15      	ldr	r3, [pc, #84]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a14      	ldr	r2, [pc, #80]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005e50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e54:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e56:	f7fc ffcf 	bl	8002df8 <HAL_GetTick>
 8005e5a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e5c:	e009      	b.n	8005e72 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005e5e:	f7fc ffcb 	bl	8002df8 <HAL_GetTick>
 8005e62:	4602      	mov	r2, r0
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d902      	bls.n	8005e72 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	73fb      	strb	r3, [r7, #15]
          break;
 8005e70:	e005      	b.n	8005e7e <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e72:	4b0b      	ldr	r3, [pc, #44]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d0ef      	beq.n	8005e5e <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 8005e7e:	7bfb      	ldrb	r3, [r7, #15]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d106      	bne.n	8005e92 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005e84:	4b06      	ldr	r3, [pc, #24]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005e86:	695a      	ldr	r2, [r3, #20]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	4904      	ldr	r1, [pc, #16]	@ (8005ea0 <RCCEx_PLLSAI2_Config+0x290>)
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	0800becc 	.word	0x0800becc
 8005ea0:	40021000 	.word	0x40021000

08005ea4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d101      	bne.n	8005eb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e1dd      	b.n	8006272 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a7b      	ldr	r2, [pc, #492]	@ (80060a8 <HAL_SPI_Init+0x204>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d00e      	beq.n	8005ede <HAL_SPI_Init+0x3a>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a79      	ldr	r2, [pc, #484]	@ (80060ac <HAL_SPI_Init+0x208>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d009      	beq.n	8005ede <HAL_SPI_Init+0x3a>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a78      	ldr	r2, [pc, #480]	@ (80060b0 <HAL_SPI_Init+0x20c>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d004      	beq.n	8005ede <HAL_SPI_Init+0x3a>
 8005ed4:	f240 1147 	movw	r1, #327	@ 0x147
 8005ed8:	4876      	ldr	r0, [pc, #472]	@ (80060b4 <HAL_SPI_Init+0x210>)
 8005eda:	f7fc f8cb 	bl	8002074 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d009      	beq.n	8005efa <HAL_SPI_Init+0x56>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005eee:	d004      	beq.n	8005efa <HAL_SPI_Init+0x56>
 8005ef0:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8005ef4:	486f      	ldr	r0, [pc, #444]	@ (80060b4 <HAL_SPI_Init+0x210>)
 8005ef6:	f7fc f8bd 	bl	8002074 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00e      	beq.n	8005f20 <HAL_SPI_Init+0x7c>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f0a:	d009      	beq.n	8005f20 <HAL_SPI_Init+0x7c>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f14:	d004      	beq.n	8005f20 <HAL_SPI_Init+0x7c>
 8005f16:	f240 1149 	movw	r1, #329	@ 0x149
 8005f1a:	4866      	ldr	r0, [pc, #408]	@ (80060b4 <HAL_SPI_Init+0x210>)
 8005f1c:	f7fc f8aa 	bl	8002074 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005f28:	d040      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8005f32:	d03b      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 8005f3c:	d036      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f46:	d031      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 8005f50:	d02c      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005f5a:	d027      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8005f64:	d022      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f6e:	d01d      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f78:	d018      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005f82:	d013      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005f8c:	d00e      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f96:	d009      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fa0:	d004      	beq.n	8005fac <HAL_SPI_Init+0x108>
 8005fa2:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8005fa6:	4843      	ldr	r0, [pc, #268]	@ (80060b4 <HAL_SPI_Init+0x210>)
 8005fa8:	f7fc f864 	bl	8002074 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	699b      	ldr	r3, [r3, #24]
 8005fb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fb4:	d00d      	beq.n	8005fd2 <HAL_SPI_Init+0x12e>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d009      	beq.n	8005fd2 <HAL_SPI_Init+0x12e>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005fc6:	d004      	beq.n	8005fd2 <HAL_SPI_Init+0x12e>
 8005fc8:	f240 114b 	movw	r1, #331	@ 0x14b
 8005fcc:	4839      	ldr	r0, [pc, #228]	@ (80060b4 <HAL_SPI_Init+0x210>)
 8005fce:	f7fc f851 	bl	8002074 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fd6:	2b08      	cmp	r3, #8
 8005fd8:	d008      	beq.n	8005fec <HAL_SPI_Init+0x148>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d004      	beq.n	8005fec <HAL_SPI_Init+0x148>
 8005fe2:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8005fe6:	4833      	ldr	r0, [pc, #204]	@ (80060b4 <HAL_SPI_Init+0x210>)
 8005fe8:	f7fc f844 	bl	8002074 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	69db      	ldr	r3, [r3, #28]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d020      	beq.n	8006036 <HAL_SPI_Init+0x192>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	69db      	ldr	r3, [r3, #28]
 8005ff8:	2b08      	cmp	r3, #8
 8005ffa:	d01c      	beq.n	8006036 <HAL_SPI_Init+0x192>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	69db      	ldr	r3, [r3, #28]
 8006000:	2b10      	cmp	r3, #16
 8006002:	d018      	beq.n	8006036 <HAL_SPI_Init+0x192>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	69db      	ldr	r3, [r3, #28]
 8006008:	2b18      	cmp	r3, #24
 800600a:	d014      	beq.n	8006036 <HAL_SPI_Init+0x192>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	69db      	ldr	r3, [r3, #28]
 8006010:	2b20      	cmp	r3, #32
 8006012:	d010      	beq.n	8006036 <HAL_SPI_Init+0x192>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	69db      	ldr	r3, [r3, #28]
 8006018:	2b28      	cmp	r3, #40	@ 0x28
 800601a:	d00c      	beq.n	8006036 <HAL_SPI_Init+0x192>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	69db      	ldr	r3, [r3, #28]
 8006020:	2b30      	cmp	r3, #48	@ 0x30
 8006022:	d008      	beq.n	8006036 <HAL_SPI_Init+0x192>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	2b38      	cmp	r3, #56	@ 0x38
 800602a:	d004      	beq.n	8006036 <HAL_SPI_Init+0x192>
 800602c:	f240 114d 	movw	r1, #333	@ 0x14d
 8006030:	4820      	ldr	r0, [pc, #128]	@ (80060b4 <HAL_SPI_Init+0x210>)
 8006032:	f7fc f81f 	bl	8002074 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d008      	beq.n	8006050 <HAL_SPI_Init+0x1ac>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	2b80      	cmp	r3, #128	@ 0x80
 8006044:	d004      	beq.n	8006050 <HAL_SPI_Init+0x1ac>
 8006046:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800604a:	481a      	ldr	r0, [pc, #104]	@ (80060b4 <HAL_SPI_Init+0x210>)
 800604c:	f7fc f812 	bl	8002074 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006054:	2b00      	cmp	r3, #0
 8006056:	d008      	beq.n	800606a <HAL_SPI_Init+0x1c6>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800605c:	2b10      	cmp	r3, #16
 800605e:	d004      	beq.n	800606a <HAL_SPI_Init+0x1c6>
 8006060:	f240 114f 	movw	r1, #335	@ 0x14f
 8006064:	4813      	ldr	r0, [pc, #76]	@ (80060b4 <HAL_SPI_Init+0x210>)
 8006066:	f7fc f805 	bl	8002074 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606e:	2b00      	cmp	r3, #0
 8006070:	d151      	bne.n	8006116 <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d008      	beq.n	800608c <HAL_SPI_Init+0x1e8>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	2b02      	cmp	r3, #2
 8006080:	d004      	beq.n	800608c <HAL_SPI_Init+0x1e8>
 8006082:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8006086:	480b      	ldr	r0, [pc, #44]	@ (80060b4 <HAL_SPI_Init+0x210>)
 8006088:	f7fb fff4 	bl	8002074 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d011      	beq.n	80060b8 <HAL_SPI_Init+0x214>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	2b01      	cmp	r3, #1
 800609a:	d00d      	beq.n	80060b8 <HAL_SPI_Init+0x214>
 800609c:	f240 1153 	movw	r1, #339	@ 0x153
 80060a0:	4804      	ldr	r0, [pc, #16]	@ (80060b4 <HAL_SPI_Init+0x210>)
 80060a2:	f7fb ffe7 	bl	8002074 <assert_failed>
 80060a6:	e007      	b.n	80060b8 <HAL_SPI_Init+0x214>
 80060a8:	40013000 	.word	0x40013000
 80060ac:	40003800 	.word	0x40003800
 80060b0:	40003c00 	.word	0x40003c00
 80060b4:	0800bf08 	.word	0x0800bf08

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060c0:	d125      	bne.n	800610e <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	69db      	ldr	r3, [r3, #28]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d050      	beq.n	800616c <HAL_SPI_Init+0x2c8>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	69db      	ldr	r3, [r3, #28]
 80060ce:	2b08      	cmp	r3, #8
 80060d0:	d04c      	beq.n	800616c <HAL_SPI_Init+0x2c8>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	69db      	ldr	r3, [r3, #28]
 80060d6:	2b10      	cmp	r3, #16
 80060d8:	d048      	beq.n	800616c <HAL_SPI_Init+0x2c8>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	69db      	ldr	r3, [r3, #28]
 80060de:	2b18      	cmp	r3, #24
 80060e0:	d044      	beq.n	800616c <HAL_SPI_Init+0x2c8>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	69db      	ldr	r3, [r3, #28]
 80060e6:	2b20      	cmp	r3, #32
 80060e8:	d040      	beq.n	800616c <HAL_SPI_Init+0x2c8>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	69db      	ldr	r3, [r3, #28]
 80060ee:	2b28      	cmp	r3, #40	@ 0x28
 80060f0:	d03c      	beq.n	800616c <HAL_SPI_Init+0x2c8>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	2b30      	cmp	r3, #48	@ 0x30
 80060f8:	d038      	beq.n	800616c <HAL_SPI_Init+0x2c8>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	2b38      	cmp	r3, #56	@ 0x38
 8006100:	d034      	beq.n	800616c <HAL_SPI_Init+0x2c8>
 8006102:	f240 1157 	movw	r1, #343	@ 0x157
 8006106:	485d      	ldr	r0, [pc, #372]	@ (800627c <HAL_SPI_Init+0x3d8>)
 8006108:	f7fb ffb4 	bl	8002074 <assert_failed>
 800610c:	e02e      	b.n	800616c <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	61da      	str	r2, [r3, #28]
 8006114:	e02a      	b.n	800616c <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	69db      	ldr	r3, [r3, #28]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d020      	beq.n	8006160 <HAL_SPI_Init+0x2bc>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	2b08      	cmp	r3, #8
 8006124:	d01c      	beq.n	8006160 <HAL_SPI_Init+0x2bc>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	69db      	ldr	r3, [r3, #28]
 800612a:	2b10      	cmp	r3, #16
 800612c:	d018      	beq.n	8006160 <HAL_SPI_Init+0x2bc>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	2b18      	cmp	r3, #24
 8006134:	d014      	beq.n	8006160 <HAL_SPI_Init+0x2bc>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	69db      	ldr	r3, [r3, #28]
 800613a:	2b20      	cmp	r3, #32
 800613c:	d010      	beq.n	8006160 <HAL_SPI_Init+0x2bc>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	69db      	ldr	r3, [r3, #28]
 8006142:	2b28      	cmp	r3, #40	@ 0x28
 8006144:	d00c      	beq.n	8006160 <HAL_SPI_Init+0x2bc>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	69db      	ldr	r3, [r3, #28]
 800614a:	2b30      	cmp	r3, #48	@ 0x30
 800614c:	d008      	beq.n	8006160 <HAL_SPI_Init+0x2bc>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	2b38      	cmp	r3, #56	@ 0x38
 8006154:	d004      	beq.n	8006160 <HAL_SPI_Init+0x2bc>
 8006156:	f240 1161 	movw	r1, #353	@ 0x161
 800615a:	4848      	ldr	r0, [pc, #288]	@ (800627c <HAL_SPI_Init+0x3d8>)
 800615c:	f7fb ff8a 	bl	8002074 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d106      	bne.n	800618c <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7fb ffb8 	bl	80020fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2202      	movs	r2, #2
 8006190:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061ac:	d902      	bls.n	80061b4 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80061ae:	2300      	movs	r3, #0
 80061b0:	60fb      	str	r3, [r7, #12]
 80061b2:	e002      	b.n	80061ba <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80061c2:	d007      	beq.n	80061d4 <HAL_SPI_Init+0x330>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061cc:	d002      	beq.n	80061d4 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80061e4:	431a      	orrs	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	f003 0302 	and.w	r3, r3, #2
 80061ee:	431a      	orrs	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	695b      	ldr	r3, [r3, #20]
 80061f4:	f003 0301 	and.w	r3, r3, #1
 80061f8:	431a      	orrs	r2, r3
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	699b      	ldr	r3, [r3, #24]
 80061fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006202:	431a      	orrs	r2, r3
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	69db      	ldr	r3, [r3, #28]
 8006208:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800620c:	431a      	orrs	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a1b      	ldr	r3, [r3, #32]
 8006212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006216:	ea42 0103 	orr.w	r1, r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800621e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	430a      	orrs	r2, r1
 8006228:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	0c1b      	lsrs	r3, r3, #16
 8006230:	f003 0204 	and.w	r2, r3, #4
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006238:	f003 0310 	and.w	r3, r3, #16
 800623c:	431a      	orrs	r2, r3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006242:	f003 0308 	and.w	r3, r3, #8
 8006246:	431a      	orrs	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006250:	ea42 0103 	orr.w	r1, r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	430a      	orrs	r2, r1
 8006260:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3710      	adds	r7, #16
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	0800bf08 	.word	0x0800bf08

08006280 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
 800628c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006292:	2b00      	cmp	r3, #0
 8006294:	d104      	bne.n	80062a0 <HAL_SPI_TransmitReceive_DMA+0x20>
 8006296:	f640 0172 	movw	r1, #2162	@ 0x872
 800629a:	487f      	ldr	r0, [pc, #508]	@ (8006498 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800629c:	f7fb feea 	bl	8002074 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d104      	bne.n	80062b2 <HAL_SPI_TransmitReceive_DMA+0x32>
 80062a8:	f640 0173 	movw	r1, #2163	@ 0x873
 80062ac:	487a      	ldr	r0, [pc, #488]	@ (8006498 <HAL_SPI_TransmitReceive_DMA+0x218>)
 80062ae:	f7fb fee1 	bl	8002074 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d004      	beq.n	80062c4 <HAL_SPI_TransmitReceive_DMA+0x44>
 80062ba:	f640 0176 	movw	r1, #2166	@ 0x876
 80062be:	4876      	ldr	r0, [pc, #472]	@ (8006498 <HAL_SPI_TransmitReceive_DMA+0x218>)
 80062c0:	f7fb fed8 	bl	8002074 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062ca:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80062d2:	7dfb      	ldrb	r3, [r7, #23]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d00c      	beq.n	80062f2 <HAL_SPI_TransmitReceive_DMA+0x72>
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062de:	d106      	bne.n	80062ee <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d102      	bne.n	80062ee <HAL_SPI_TransmitReceive_DMA+0x6e>
 80062e8:	7dfb      	ldrb	r3, [r7, #23]
 80062ea:	2b04      	cmp	r3, #4
 80062ec:	d001      	beq.n	80062f2 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80062ee:	2302      	movs	r3, #2
 80062f0:	e15f      	b.n	80065b2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d005      	beq.n	8006304 <HAL_SPI_TransmitReceive_DMA+0x84>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d002      	beq.n	8006304 <HAL_SPI_TransmitReceive_DMA+0x84>
 80062fe:	887b      	ldrh	r3, [r7, #2]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d101      	bne.n	8006308 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e154      	b.n	80065b2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800630e:	2b01      	cmp	r3, #1
 8006310:	d101      	bne.n	8006316 <HAL_SPI_TransmitReceive_DMA+0x96>
 8006312:	2302      	movs	r3, #2
 8006314:	e14d      	b.n	80065b2 <HAL_SPI_TransmitReceive_DMA+0x332>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b04      	cmp	r3, #4
 8006328:	d003      	beq.n	8006332 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2205      	movs	r2, #5
 800632e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	68ba      	ldr	r2, [r7, #8]
 800633c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	887a      	ldrh	r2, [r7, #2]
 8006342:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	887a      	ldrh	r2, [r7, #2]
 8006348:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	887a      	ldrh	r2, [r7, #2]
 8006354:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	887a      	ldrh	r2, [r7, #2]
 800635c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	685a      	ldr	r2, [r3, #4]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800637a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006384:	d908      	bls.n	8006398 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006394:	605a      	str	r2, [r3, #4]
 8006396:	e06f      	b.n	8006478 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685a      	ldr	r2, [r3, #4]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80063a6:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063b2:	d126      	bne.n	8006402 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80063b8:	f003 0301 	and.w	r3, r3, #1
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10f      	bne.n	80063e0 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80063ce:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	085b      	lsrs	r3, r3, #1
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063de:	e010      	b.n	8006402 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	685a      	ldr	r2, [r3, #4]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063ee:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	085b      	lsrs	r3, r3, #1
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	3301      	adds	r3, #1
 80063fc:	b29a      	uxth	r2, r3
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800640c:	d134      	bne.n	8006478 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	685a      	ldr	r2, [r3, #4]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800641c:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006424:	b29b      	uxth	r3, r3
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	2b00      	cmp	r3, #0
 800642c:	d111      	bne.n	8006452 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800643c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006444:	b29b      	uxth	r3, r3
 8006446:	085b      	lsrs	r3, r3, #1
 8006448:	b29a      	uxth	r2, r3
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006450:	e012      	b.n	8006478 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	685a      	ldr	r2, [r3, #4]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006460:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006468:	b29b      	uxth	r3, r3
 800646a:	085b      	lsrs	r3, r3, #1
 800646c:	b29b      	uxth	r3, r3
 800646e:	3301      	adds	r3, #1
 8006470:	b29a      	uxth	r2, r3
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800647e:	b2db      	uxtb	r3, r3
 8006480:	2b04      	cmp	r3, #4
 8006482:	d10f      	bne.n	80064a4 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006488:	4a04      	ldr	r2, [pc, #16]	@ (800649c <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800648a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006490:	4a03      	ldr	r2, [pc, #12]	@ (80064a0 <HAL_SPI_TransmitReceive_DMA+0x220>)
 8006492:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006494:	e00e      	b.n	80064b4 <HAL_SPI_TransmitReceive_DMA+0x234>
 8006496:	bf00      	nop
 8006498:	0800bf08 	.word	0x0800bf08
 800649c:	0800696d 	.word	0x0800696d
 80064a0:	08006835 	.word	0x08006835
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064a8:	4a44      	ldr	r2, [pc, #272]	@ (80065bc <HAL_SPI_TransmitReceive_DMA+0x33c>)
 80064aa:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b0:	4a43      	ldr	r2, [pc, #268]	@ (80065c0 <HAL_SPI_TransmitReceive_DMA+0x340>)
 80064b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b8:	4a42      	ldr	r2, [pc, #264]	@ (80065c4 <HAL_SPI_TransmitReceive_DMA+0x344>)
 80064ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064c0:	2200      	movs	r2, #0
 80064c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	330c      	adds	r3, #12
 80064ce:	4619      	mov	r1, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064dc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80064de:	f7fc ff8f 	bl	8003400 <HAL_DMA_Start_IT>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00b      	beq.n	8006500 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064ec:	f043 0210 	orr.w	r2, r3, #16
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e058      	b.n	80065b2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	685a      	ldr	r2, [r3, #4]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f042 0201 	orr.w	r2, r2, #1
 800650e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006514:	2200      	movs	r2, #0
 8006516:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800651c:	2200      	movs	r2, #0
 800651e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006524:	2200      	movs	r2, #0
 8006526:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800652c:	2200      	movs	r2, #0
 800652e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006538:	4619      	mov	r1, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	330c      	adds	r3, #12
 8006540:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006546:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006548:	f7fc ff5a 	bl	8003400 <HAL_DMA_Start_IT>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00b      	beq.n	800656a <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006556:	f043 0210 	orr.w	r2, r3, #16
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e023      	b.n	80065b2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006574:	2b40      	cmp	r3, #64	@ 0x40
 8006576:	d007      	beq.n	8006588 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006586:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685a      	ldr	r2, [r3, #4]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0220 	orr.w	r2, r2, #32
 800659e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	685a      	ldr	r2, [r3, #4]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f042 0202 	orr.w	r2, r2, #2
 80065ae:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3718      	adds	r7, #24
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop
 80065bc:	08006989 	.word	0x08006989
 80065c0:	080068dd 	.word	0x080068dd
 80065c4:	080069a5 	.word	0x080069a5

080065c8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b088      	sub	sp, #32
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	099b      	lsrs	r3, r3, #6
 80065e4:	f003 0301 	and.w	r3, r3, #1
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d10f      	bne.n	800660c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00a      	beq.n	800660c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	099b      	lsrs	r3, r3, #6
 80065fa:	f003 0301 	and.w	r3, r3, #1
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d004      	beq.n	800660c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	4798      	blx	r3
    return;
 800660a:	e0d7      	b.n	80067bc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	085b      	lsrs	r3, r3, #1
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	2b00      	cmp	r3, #0
 8006616:	d00a      	beq.n	800662e <HAL_SPI_IRQHandler+0x66>
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	09db      	lsrs	r3, r3, #7
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	2b00      	cmp	r3, #0
 8006622:	d004      	beq.n	800662e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	4798      	blx	r3
    return;
 800662c:	e0c6      	b.n	80067bc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	095b      	lsrs	r3, r3, #5
 8006632:	f003 0301 	and.w	r3, r3, #1
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10c      	bne.n	8006654 <HAL_SPI_IRQHandler+0x8c>
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	099b      	lsrs	r3, r3, #6
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	2b00      	cmp	r3, #0
 8006644:	d106      	bne.n	8006654 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	0a1b      	lsrs	r3, r3, #8
 800664a:	f003 0301 	and.w	r3, r3, #1
 800664e:	2b00      	cmp	r3, #0
 8006650:	f000 80b4 	beq.w	80067bc <HAL_SPI_IRQHandler+0x1f4>
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	095b      	lsrs	r3, r3, #5
 8006658:	f003 0301 	and.w	r3, r3, #1
 800665c:	2b00      	cmp	r3, #0
 800665e:	f000 80ad 	beq.w	80067bc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	099b      	lsrs	r3, r3, #6
 8006666:	f003 0301 	and.w	r3, r3, #1
 800666a:	2b00      	cmp	r3, #0
 800666c:	d023      	beq.n	80066b6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006674:	b2db      	uxtb	r3, r3
 8006676:	2b03      	cmp	r3, #3
 8006678:	d011      	beq.n	800669e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800667e:	f043 0204 	orr.w	r2, r3, #4
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006686:	2300      	movs	r3, #0
 8006688:	617b      	str	r3, [r7, #20]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	617b      	str	r3, [r7, #20]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	617b      	str	r3, [r7, #20]
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	e00b      	b.n	80066b6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800669e:	2300      	movs	r3, #0
 80066a0:	613b      	str	r3, [r7, #16]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	613b      	str	r3, [r7, #16]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	613b      	str	r3, [r7, #16]
 80066b2:	693b      	ldr	r3, [r7, #16]
        return;
 80066b4:	e082      	b.n	80067bc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	095b      	lsrs	r3, r3, #5
 80066ba:	f003 0301 	and.w	r3, r3, #1
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d014      	beq.n	80066ec <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066c6:	f043 0201 	orr.w	r2, r3, #1
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80066ce:	2300      	movs	r3, #0
 80066d0:	60fb      	str	r3, [r7, #12]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	60fb      	str	r3, [r7, #12]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066e8:	601a      	str	r2, [r3, #0]
 80066ea:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	0a1b      	lsrs	r3, r3, #8
 80066f0:	f003 0301 	and.w	r3, r3, #1
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d00c      	beq.n	8006712 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066fc:	f043 0208 	orr.w	r2, r3, #8
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006704:	2300      	movs	r3, #0
 8006706:	60bb      	str	r3, [r7, #8]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	60bb      	str	r3, [r7, #8]
 8006710:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006716:	2b00      	cmp	r3, #0
 8006718:	d04f      	beq.n	80067ba <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006728:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	f003 0302 	and.w	r3, r3, #2
 8006738:	2b00      	cmp	r3, #0
 800673a:	d104      	bne.n	8006746 <HAL_SPI_IRQHandler+0x17e>
 800673c:	69fb      	ldr	r3, [r7, #28]
 800673e:	f003 0301 	and.w	r3, r3, #1
 8006742:	2b00      	cmp	r3, #0
 8006744:	d034      	beq.n	80067b0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	685a      	ldr	r2, [r3, #4]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f022 0203 	bic.w	r2, r2, #3
 8006754:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800675a:	2b00      	cmp	r3, #0
 800675c:	d011      	beq.n	8006782 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006762:	4a18      	ldr	r2, [pc, #96]	@ (80067c4 <HAL_SPI_IRQHandler+0x1fc>)
 8006764:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800676a:	4618      	mov	r0, r3
 800676c:	f7fc feb6 	bl	80034dc <HAL_DMA_Abort_IT>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d005      	beq.n	8006782 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800677a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006786:	2b00      	cmp	r3, #0
 8006788:	d016      	beq.n	80067b8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800678e:	4a0d      	ldr	r2, [pc, #52]	@ (80067c4 <HAL_SPI_IRQHandler+0x1fc>)
 8006790:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006796:	4618      	mov	r0, r3
 8006798:	f7fc fea0 	bl	80034dc <HAL_DMA_Abort_IT>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d00a      	beq.n	80067b8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80067ae:	e003      	b.n	80067b8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 f827 	bl	8006804 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80067b6:	e000      	b.n	80067ba <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80067b8:	bf00      	nop
    return;
 80067ba:	bf00      	nop
  }
}
 80067bc:	3720      	adds	r7, #32
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	080069e5 	.word	0x080069e5

080067c8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800680c:	bf00      	nop
 800680e:	370c      	adds	r7, #12
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006826:	b2db      	uxtb	r3, r3
}
 8006828:	4618      	mov	r0, r3
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006840:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006842:	f7fc fad9 	bl	8002df8 <HAL_GetTick>
 8006846:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 0320 	and.w	r3, r3, #32
 8006852:	2b20      	cmp	r3, #32
 8006854:	d03c      	beq.n	80068d0 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f022 0220 	bic.w	r2, r2, #32
 8006864:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d10d      	bne.n	800688a <SPI_DMAReceiveCplt+0x56>
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006876:	d108      	bne.n	800688a <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f022 0203 	bic.w	r2, r2, #3
 8006886:	605a      	str	r2, [r3, #4]
 8006888:	e007      	b.n	800689a <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	685a      	ldr	r2, [r3, #4]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f022 0201 	bic.w	r2, r2, #1
 8006898:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	2164      	movs	r1, #100	@ 0x64
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 f9d4 	bl	8006c4c <SPI_EndRxTransaction>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d002      	beq.n	80068b0 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2220      	movs	r2, #32
 80068ae:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d003      	beq.n	80068d0 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f7ff ff9b 	bl	8006804 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80068ce:	e002      	b.n	80068d6 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80068d0:	68f8      	ldr	r0, [r7, #12]
 80068d2:	f7ff ff79 	bl	80067c8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80068d6:	3710      	adds	r7, #16
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e8:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068ea:	f7fc fa85 	bl	8002df8 <HAL_GetTick>
 80068ee:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 0320 	and.w	r3, r3, #32
 80068fa:	2b20      	cmp	r3, #32
 80068fc:	d030      	beq.n	8006960 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	685a      	ldr	r2, [r3, #4]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f022 0220 	bic.w	r2, r2, #32
 800690c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800690e:	68ba      	ldr	r2, [r7, #8]
 8006910:	2164      	movs	r1, #100	@ 0x64
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	f000 f9f2 	bl	8006cfc <SPI_EndRxTxTransaction>
 8006918:	4603      	mov	r3, r0
 800691a:	2b00      	cmp	r3, #0
 800691c:	d005      	beq.n	800692a <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006922:	f043 0220 	orr.w	r2, r3, #32
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f022 0203 	bic.w	r2, r2, #3
 8006938:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006954:	2b00      	cmp	r3, #0
 8006956:	d003      	beq.n	8006960 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f7ff ff53 	bl	8006804 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800695e:	e002      	b.n	8006966 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f7fb fb63 	bl	800202c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006966:	3710      	adds	r7, #16
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}

0800696c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006978:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f7ff ff2e 	bl	80067dc <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006980:	bf00      	nop
 8006982:	3710      	adds	r7, #16
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b084      	sub	sp, #16
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006994:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006996:	68f8      	ldr	r0, [r7, #12]
 8006998:	f7ff ff2a 	bl	80067f0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800699c:	bf00      	nop
 800699e:	3710      	adds	r7, #16
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f022 0203 	bic.w	r2, r2, #3
 80069c0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069c6:	f043 0210 	orr.w	r2, r3, #16
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2201      	movs	r2, #1
 80069d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f7ff ff14 	bl	8006804 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80069dc:	bf00      	nop
 80069de:	3710      	adds	r7, #16
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}

080069e4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006a00:	68f8      	ldr	r0, [r7, #12]
 8006a02:	f7ff feff 	bl	8006804 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a06:	bf00      	nop
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
	...

08006a10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b088      	sub	sp, #32
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	603b      	str	r3, [r7, #0]
 8006a1c:	4613      	mov	r3, r2
 8006a1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a20:	f7fc f9ea 	bl	8002df8 <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a28:	1a9b      	subs	r3, r3, r2
 8006a2a:	683a      	ldr	r2, [r7, #0]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a30:	f7fc f9e2 	bl	8002df8 <HAL_GetTick>
 8006a34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a36:	4b39      	ldr	r3, [pc, #228]	@ (8006b1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	015b      	lsls	r3, r3, #5
 8006a3c:	0d1b      	lsrs	r3, r3, #20
 8006a3e:	69fa      	ldr	r2, [r7, #28]
 8006a40:	fb02 f303 	mul.w	r3, r2, r3
 8006a44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a46:	e054      	b.n	8006af2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a4e:	d050      	beq.n	8006af2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a50:	f7fc f9d2 	bl	8002df8 <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	69fa      	ldr	r2, [r7, #28]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d902      	bls.n	8006a66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d13d      	bne.n	8006ae2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	685a      	ldr	r2, [r3, #4]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a7e:	d111      	bne.n	8006aa4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a88:	d004      	beq.n	8006a94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a92:	d107      	bne.n	8006aa4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006aa2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006aac:	d10f      	bne.n	8006ace <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006abc:	601a      	str	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006acc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006ade:	2303      	movs	r3, #3
 8006ae0:	e017      	b.n	8006b12 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d101      	bne.n	8006aec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	3b01      	subs	r3, #1
 8006af0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	689a      	ldr	r2, [r3, #8]
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	4013      	ands	r3, r2
 8006afc:	68ba      	ldr	r2, [r7, #8]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	bf0c      	ite	eq
 8006b02:	2301      	moveq	r3, #1
 8006b04:	2300      	movne	r3, #0
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	461a      	mov	r2, r3
 8006b0a:	79fb      	ldrb	r3, [r7, #7]
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d19b      	bne.n	8006a48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b10:	2300      	movs	r3, #0
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3720      	adds	r7, #32
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	20000010 	.word	0x20000010

08006b20 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b08a      	sub	sp, #40	@ 0x28
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]
 8006b2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006b32:	f7fc f961 	bl	8002df8 <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3a:	1a9b      	subs	r3, r3, r2
 8006b3c:	683a      	ldr	r2, [r7, #0]
 8006b3e:	4413      	add	r3, r2
 8006b40:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006b42:	f7fc f959 	bl	8002df8 <HAL_GetTick>
 8006b46:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	330c      	adds	r3, #12
 8006b4e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006b50:	4b3d      	ldr	r3, [pc, #244]	@ (8006c48 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	4613      	mov	r3, r2
 8006b56:	009b      	lsls	r3, r3, #2
 8006b58:	4413      	add	r3, r2
 8006b5a:	00da      	lsls	r2, r3, #3
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	0d1b      	lsrs	r3, r3, #20
 8006b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b62:	fb02 f303 	mul.w	r3, r2, r3
 8006b66:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006b68:	e060      	b.n	8006c2c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006b70:	d107      	bne.n	8006b82 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d104      	bne.n	8006b82 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006b80:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b88:	d050      	beq.n	8006c2c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b8a:	f7fc f935 	bl	8002df8 <HAL_GetTick>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	6a3b      	ldr	r3, [r7, #32]
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d902      	bls.n	8006ba0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d13d      	bne.n	8006c1c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685a      	ldr	r2, [r3, #4]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006bae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006bb8:	d111      	bne.n	8006bde <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bc2:	d004      	beq.n	8006bce <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bcc:	d107      	bne.n	8006bde <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bdc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006be2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006be6:	d10f      	bne.n	8006c08 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bf6:	601a      	str	r2, [r3, #0]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c06:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	e010      	b.n	8006c3e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006c22:	2300      	movs	r3, #0
 8006c24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	689a      	ldr	r2, [r3, #8]
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	4013      	ands	r3, r2
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d196      	bne.n	8006b6a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3728      	adds	r7, #40	@ 0x28
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20000010 	.word	0x20000010

08006c4c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b086      	sub	sp, #24
 8006c50:	af02      	add	r7, sp, #8
 8006c52:	60f8      	str	r0, [r7, #12]
 8006c54:	60b9      	str	r1, [r7, #8]
 8006c56:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c60:	d111      	bne.n	8006c86 <SPI_EndRxTransaction+0x3a>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c6a:	d004      	beq.n	8006c76 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c74:	d107      	bne.n	8006c86 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c84:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	2180      	movs	r1, #128	@ 0x80
 8006c90:	68f8      	ldr	r0, [r7, #12]
 8006c92:	f7ff febd 	bl	8006a10 <SPI_WaitFlagStateUntilTimeout>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d007      	beq.n	8006cac <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ca0:	f043 0220 	orr.w	r2, r3, #32
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ca8:	2303      	movs	r3, #3
 8006caa:	e023      	b.n	8006cf4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cb4:	d11d      	bne.n	8006cf2 <SPI_EndRxTransaction+0xa6>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cbe:	d004      	beq.n	8006cca <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cc8:	d113      	bne.n	8006cf2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006cd6:	68f8      	ldr	r0, [r7, #12]
 8006cd8:	f7ff ff22 	bl	8006b20 <SPI_WaitFifoStateUntilTimeout>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d007      	beq.n	8006cf2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ce6:	f043 0220 	orr.w	r2, r3, #32
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	e000      	b.n	8006cf4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b086      	sub	sp, #24
 8006d00:	af02      	add	r7, sp, #8
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	9300      	str	r3, [sp, #0]
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f7ff ff03 	bl	8006b20 <SPI_WaitFifoStateUntilTimeout>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d007      	beq.n	8006d30 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d24:	f043 0220 	orr.w	r2, r3, #32
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	e027      	b.n	8006d80 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2200      	movs	r2, #0
 8006d38:	2180      	movs	r1, #128	@ 0x80
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f7ff fe68 	bl	8006a10 <SPI_WaitFlagStateUntilTimeout>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d007      	beq.n	8006d56 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d4a:	f043 0220 	orr.w	r2, r3, #32
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e014      	b.n	8006d80 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	9300      	str	r3, [sp, #0]
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006d62:	68f8      	ldr	r0, [r7, #12]
 8006d64:	f7ff fedc 	bl	8006b20 <SPI_WaitFifoStateUntilTimeout>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d007      	beq.n	8006d7e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d72:	f043 0220 	orr.w	r2, r3, #32
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d7a:	2303      	movs	r3, #3
 8006d7c:	e000      	b.n	8006d80 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3710      	adds	r7, #16
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d101      	bne.n	8006d9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e0e6      	b.n	8006f68 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a74      	ldr	r2, [pc, #464]	@ (8006f70 <HAL_TIM_Base_Init+0x1e8>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d036      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dac:	d031      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a70      	ldr	r2, [pc, #448]	@ (8006f74 <HAL_TIM_Base_Init+0x1ec>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d02c      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a6e      	ldr	r2, [pc, #440]	@ (8006f78 <HAL_TIM_Base_Init+0x1f0>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d027      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a6d      	ldr	r2, [pc, #436]	@ (8006f7c <HAL_TIM_Base_Init+0x1f4>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d022      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a6b      	ldr	r2, [pc, #428]	@ (8006f80 <HAL_TIM_Base_Init+0x1f8>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d01d      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a6a      	ldr	r2, [pc, #424]	@ (8006f84 <HAL_TIM_Base_Init+0x1fc>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d018      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a68      	ldr	r2, [pc, #416]	@ (8006f88 <HAL_TIM_Base_Init+0x200>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d013      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a67      	ldr	r2, [pc, #412]	@ (8006f8c <HAL_TIM_Base_Init+0x204>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d00e      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a65      	ldr	r2, [pc, #404]	@ (8006f90 <HAL_TIM_Base_Init+0x208>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d009      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a64      	ldr	r2, [pc, #400]	@ (8006f94 <HAL_TIM_Base_Init+0x20c>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d004      	beq.n	8006e12 <HAL_TIM_Base_Init+0x8a>
 8006e08:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8006e0c:	4862      	ldr	r0, [pc, #392]	@ (8006f98 <HAL_TIM_Base_Init+0x210>)
 8006e0e:	f7fb f931 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d014      	beq.n	8006e44 <HAL_TIM_Base_Init+0xbc>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	2b10      	cmp	r3, #16
 8006e20:	d010      	beq.n	8006e44 <HAL_TIM_Base_Init+0xbc>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	2b20      	cmp	r3, #32
 8006e28:	d00c      	beq.n	8006e44 <HAL_TIM_Base_Init+0xbc>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	2b40      	cmp	r3, #64	@ 0x40
 8006e30:	d008      	beq.n	8006e44 <HAL_TIM_Base_Init+0xbc>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	2b60      	cmp	r3, #96	@ 0x60
 8006e38:	d004      	beq.n	8006e44 <HAL_TIM_Base_Init+0xbc>
 8006e3a:	f240 1117 	movw	r1, #279	@ 0x117
 8006e3e:	4856      	ldr	r0, [pc, #344]	@ (8006f98 <HAL_TIM_Base_Init+0x210>)
 8006e40:	f7fb f918 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	691b      	ldr	r3, [r3, #16]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d00e      	beq.n	8006e6a <HAL_TIM_Base_Init+0xe2>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	691b      	ldr	r3, [r3, #16]
 8006e50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e54:	d009      	beq.n	8006e6a <HAL_TIM_Base_Init+0xe2>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e5e:	d004      	beq.n	8006e6a <HAL_TIM_Base_Init+0xe2>
 8006e60:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8006e64:	484c      	ldr	r0, [pc, #304]	@ (8006f98 <HAL_TIM_Base_Init+0x210>)
 8006e66:	f7fb f905 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e72:	d004      	beq.n	8006e7e <HAL_TIM_Base_Init+0xf6>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a40      	ldr	r2, [pc, #256]	@ (8006f7c <HAL_TIM_Base_Init+0x1f4>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d107      	bne.n	8006e8e <HAL_TIM_Base_Init+0x106>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	bf14      	ite	ne
 8006e86:	2301      	movne	r3, #1
 8006e88:	2300      	moveq	r3, #0
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	e00e      	b.n	8006eac <HAL_TIM_Base_Init+0x124>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d006      	beq.n	8006ea4 <HAL_TIM_Base_Init+0x11c>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e9e:	d201      	bcs.n	8006ea4 <HAL_TIM_Base_Init+0x11c>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e000      	b.n	8006ea6 <HAL_TIM_Base_Init+0x11e>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	f003 0301 	and.w	r3, r3, #1
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d104      	bne.n	8006eba <HAL_TIM_Base_Init+0x132>
 8006eb0:	f240 1119 	movw	r1, #281	@ 0x119
 8006eb4:	4838      	ldr	r0, [pc, #224]	@ (8006f98 <HAL_TIM_Base_Init+0x210>)
 8006eb6:	f7fb f8dd 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	699b      	ldr	r3, [r3, #24]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d008      	beq.n	8006ed4 <HAL_TIM_Base_Init+0x14c>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	699b      	ldr	r3, [r3, #24]
 8006ec6:	2b80      	cmp	r3, #128	@ 0x80
 8006ec8:	d004      	beq.n	8006ed4 <HAL_TIM_Base_Init+0x14c>
 8006eca:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8006ece:	4832      	ldr	r0, [pc, #200]	@ (8006f98 <HAL_TIM_Base_Init+0x210>)
 8006ed0:	f7fb f8d0 	bl	8002074 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d106      	bne.n	8006eee <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f7fb fdb9 	bl	8002a60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	3304      	adds	r3, #4
 8006efe:	4619      	mov	r1, r3
 8006f00:	4610      	mov	r0, r2
 8006f02:	f001 fd5b 	bl	80089bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2201      	movs	r2, #1
 8006f62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f66:	2300      	movs	r3, #0
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3708      	adds	r7, #8
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}
 8006f70:	40012c00 	.word	0x40012c00
 8006f74:	40000400 	.word	0x40000400
 8006f78:	40000800 	.word	0x40000800
 8006f7c:	40000c00 	.word	0x40000c00
 8006f80:	40001000 	.word	0x40001000
 8006f84:	40001400 	.word	0x40001400
 8006f88:	40013400 	.word	0x40013400
 8006f8c:	40014000 	.word	0x40014000
 8006f90:	40014400 	.word	0x40014400
 8006f94:	40014800 	.word	0x40014800
 8006f98:	0800bf40 	.word	0x0800bf40

08006f9c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d101      	bne.n	8006fae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e0e6      	b.n	800717c <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a74      	ldr	r2, [pc, #464]	@ (8007184 <HAL_TIM_PWM_Init+0x1e8>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d036      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fc0:	d031      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a70      	ldr	r2, [pc, #448]	@ (8007188 <HAL_TIM_PWM_Init+0x1ec>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d02c      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a6e      	ldr	r2, [pc, #440]	@ (800718c <HAL_TIM_PWM_Init+0x1f0>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d027      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a6d      	ldr	r2, [pc, #436]	@ (8007190 <HAL_TIM_PWM_Init+0x1f4>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d022      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a6b      	ldr	r2, [pc, #428]	@ (8007194 <HAL_TIM_PWM_Init+0x1f8>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d01d      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a6a      	ldr	r2, [pc, #424]	@ (8007198 <HAL_TIM_PWM_Init+0x1fc>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d018      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a68      	ldr	r2, [pc, #416]	@ (800719c <HAL_TIM_PWM_Init+0x200>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d013      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a67      	ldr	r2, [pc, #412]	@ (80071a0 <HAL_TIM_PWM_Init+0x204>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d00e      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a65      	ldr	r2, [pc, #404]	@ (80071a4 <HAL_TIM_PWM_Init+0x208>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d009      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a64      	ldr	r2, [pc, #400]	@ (80071a8 <HAL_TIM_PWM_Init+0x20c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d004      	beq.n	8007026 <HAL_TIM_PWM_Init+0x8a>
 800701c:	f240 5133 	movw	r1, #1331	@ 0x533
 8007020:	4862      	ldr	r0, [pc, #392]	@ (80071ac <HAL_TIM_PWM_Init+0x210>)
 8007022:	f7fb f827 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d014      	beq.n	8007058 <HAL_TIM_PWM_Init+0xbc>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	2b10      	cmp	r3, #16
 8007034:	d010      	beq.n	8007058 <HAL_TIM_PWM_Init+0xbc>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	2b20      	cmp	r3, #32
 800703c:	d00c      	beq.n	8007058 <HAL_TIM_PWM_Init+0xbc>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	2b40      	cmp	r3, #64	@ 0x40
 8007044:	d008      	beq.n	8007058 <HAL_TIM_PWM_Init+0xbc>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	2b60      	cmp	r3, #96	@ 0x60
 800704c:	d004      	beq.n	8007058 <HAL_TIM_PWM_Init+0xbc>
 800704e:	f240 5134 	movw	r1, #1332	@ 0x534
 8007052:	4856      	ldr	r0, [pc, #344]	@ (80071ac <HAL_TIM_PWM_Init+0x210>)
 8007054:	f7fb f80e 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	691b      	ldr	r3, [r3, #16]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00e      	beq.n	800707e <HAL_TIM_PWM_Init+0xe2>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	691b      	ldr	r3, [r3, #16]
 8007064:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007068:	d009      	beq.n	800707e <HAL_TIM_PWM_Init+0xe2>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007072:	d004      	beq.n	800707e <HAL_TIM_PWM_Init+0xe2>
 8007074:	f240 5135 	movw	r1, #1333	@ 0x535
 8007078:	484c      	ldr	r0, [pc, #304]	@ (80071ac <HAL_TIM_PWM_Init+0x210>)
 800707a:	f7fa fffb 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007086:	d004      	beq.n	8007092 <HAL_TIM_PWM_Init+0xf6>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a40      	ldr	r2, [pc, #256]	@ (8007190 <HAL_TIM_PWM_Init+0x1f4>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d107      	bne.n	80070a2 <HAL_TIM_PWM_Init+0x106>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	2b00      	cmp	r3, #0
 8007098:	bf14      	ite	ne
 800709a:	2301      	movne	r3, #1
 800709c:	2300      	moveq	r3, #0
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	e00e      	b.n	80070c0 <HAL_TIM_PWM_Init+0x124>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d006      	beq.n	80070b8 <HAL_TIM_PWM_Init+0x11c>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070b2:	d201      	bcs.n	80070b8 <HAL_TIM_PWM_Init+0x11c>
 80070b4:	2301      	movs	r3, #1
 80070b6:	e000      	b.n	80070ba <HAL_TIM_PWM_Init+0x11e>
 80070b8:	2300      	movs	r3, #0
 80070ba:	f003 0301 	and.w	r3, r3, #1
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d104      	bne.n	80070ce <HAL_TIM_PWM_Init+0x132>
 80070c4:	f240 5136 	movw	r1, #1334	@ 0x536
 80070c8:	4838      	ldr	r0, [pc, #224]	@ (80071ac <HAL_TIM_PWM_Init+0x210>)
 80070ca:	f7fa ffd3 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	699b      	ldr	r3, [r3, #24]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d008      	beq.n	80070e8 <HAL_TIM_PWM_Init+0x14c>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	699b      	ldr	r3, [r3, #24]
 80070da:	2b80      	cmp	r3, #128	@ 0x80
 80070dc:	d004      	beq.n	80070e8 <HAL_TIM_PWM_Init+0x14c>
 80070de:	f240 5137 	movw	r1, #1335	@ 0x537
 80070e2:	4832      	ldr	r0, [pc, #200]	@ (80071ac <HAL_TIM_PWM_Init+0x210>)
 80070e4:	f7fa ffc6 	bl	8002074 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d106      	bne.n	8007102 <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 f857 	bl	80071b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2202      	movs	r2, #2
 8007106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	3304      	adds	r3, #4
 8007112:	4619      	mov	r1, r3
 8007114:	4610      	mov	r0, r2
 8007116:	f001 fc51 	bl	80089bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2201      	movs	r2, #1
 800711e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2201      	movs	r2, #1
 8007126:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2201      	movs	r2, #1
 800712e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2201      	movs	r2, #1
 800713e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2201      	movs	r2, #1
 8007146:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2201      	movs	r2, #1
 800714e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2201      	movs	r2, #1
 8007156:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2201      	movs	r2, #1
 800715e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2201      	movs	r2, #1
 8007166:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2201      	movs	r2, #1
 800716e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2201      	movs	r2, #1
 8007176:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3708      	adds	r7, #8
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	40012c00 	.word	0x40012c00
 8007188:	40000400 	.word	0x40000400
 800718c:	40000800 	.word	0x40000800
 8007190:	40000c00 	.word	0x40000c00
 8007194:	40001000 	.word	0x40001000
 8007198:	40001400 	.word	0x40001400
 800719c:	40013400 	.word	0x40013400
 80071a0:	40014000 	.word	0x40014000
 80071a4:	40014400 	.word	0x40014400
 80071a8:	40014800 	.word	0x40014800
 80071ac:	0800bf40 	.word	0x0800bf40

080071b0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80071b8:	bf00      	nop
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a85      	ldr	r2, [pc, #532]	@ (80073e8 <HAL_TIM_PWM_Start+0x224>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d115      	bne.n	8007204 <HAL_TIM_PWM_Start+0x40>
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	f000 808d 	beq.w	80072fa <HAL_TIM_PWM_Start+0x136>
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	2b04      	cmp	r3, #4
 80071e4:	f000 8089 	beq.w	80072fa <HAL_TIM_PWM_Start+0x136>
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	2b08      	cmp	r3, #8
 80071ec:	f000 8085 	beq.w	80072fa <HAL_TIM_PWM_Start+0x136>
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	2b0c      	cmp	r3, #12
 80071f4:	f000 8081 	beq.w	80072fa <HAL_TIM_PWM_Start+0x136>
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	2b10      	cmp	r3, #16
 80071fc:	d07d      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	2b14      	cmp	r3, #20
 8007202:	d07a      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800720c:	d10b      	bne.n	8007226 <HAL_TIM_PWM_Start+0x62>
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d072      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	2b04      	cmp	r3, #4
 8007218:	d06f      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	2b08      	cmp	r3, #8
 800721e:	d06c      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	2b0c      	cmp	r3, #12
 8007224:	d069      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a70      	ldr	r2, [pc, #448]	@ (80073ec <HAL_TIM_PWM_Start+0x228>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d10b      	bne.n	8007248 <HAL_TIM_PWM_Start+0x84>
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d061      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	2b04      	cmp	r3, #4
 800723a:	d05e      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	2b08      	cmp	r3, #8
 8007240:	d05b      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	2b0c      	cmp	r3, #12
 8007246:	d058      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a68      	ldr	r2, [pc, #416]	@ (80073f0 <HAL_TIM_PWM_Start+0x22c>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d10b      	bne.n	800726a <HAL_TIM_PWM_Start+0xa6>
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d050      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	2b04      	cmp	r3, #4
 800725c:	d04d      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	2b08      	cmp	r3, #8
 8007262:	d04a      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	2b0c      	cmp	r3, #12
 8007268:	d047      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a61      	ldr	r2, [pc, #388]	@ (80073f4 <HAL_TIM_PWM_Start+0x230>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d10b      	bne.n	800728c <HAL_TIM_PWM_Start+0xc8>
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d03f      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	2b04      	cmp	r3, #4
 800727e:	d03c      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	2b08      	cmp	r3, #8
 8007284:	d039      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	2b0c      	cmp	r3, #12
 800728a:	d036      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a59      	ldr	r2, [pc, #356]	@ (80073f8 <HAL_TIM_PWM_Start+0x234>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d111      	bne.n	80072ba <HAL_TIM_PWM_Start+0xf6>
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d02e      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	2b04      	cmp	r3, #4
 80072a0:	d02b      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b08      	cmp	r3, #8
 80072a6:	d028      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	2b0c      	cmp	r3, #12
 80072ac:	d025      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	2b10      	cmp	r3, #16
 80072b2:	d022      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	2b14      	cmp	r3, #20
 80072b8:	d01f      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a4f      	ldr	r2, [pc, #316]	@ (80073fc <HAL_TIM_PWM_Start+0x238>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d105      	bne.n	80072d0 <HAL_TIM_PWM_Start+0x10c>
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d017      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b04      	cmp	r3, #4
 80072ce:	d014      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a4a      	ldr	r2, [pc, #296]	@ (8007400 <HAL_TIM_PWM_Start+0x23c>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d102      	bne.n	80072e0 <HAL_TIM_PWM_Start+0x11c>
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d00c      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a47      	ldr	r2, [pc, #284]	@ (8007404 <HAL_TIM_PWM_Start+0x240>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d102      	bne.n	80072f0 <HAL_TIM_PWM_Start+0x12c>
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d004      	beq.n	80072fa <HAL_TIM_PWM_Start+0x136>
 80072f0:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 80072f4:	4844      	ldr	r0, [pc, #272]	@ (8007408 <HAL_TIM_PWM_Start+0x244>)
 80072f6:	f7fa febd 	bl	8002074 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d109      	bne.n	8007314 <HAL_TIM_PWM_Start+0x150>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007306:	b2db      	uxtb	r3, r3
 8007308:	2b01      	cmp	r3, #1
 800730a:	bf14      	ite	ne
 800730c:	2301      	movne	r3, #1
 800730e:	2300      	moveq	r3, #0
 8007310:	b2db      	uxtb	r3, r3
 8007312:	e03c      	b.n	800738e <HAL_TIM_PWM_Start+0x1ca>
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	2b04      	cmp	r3, #4
 8007318:	d109      	bne.n	800732e <HAL_TIM_PWM_Start+0x16a>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007320:	b2db      	uxtb	r3, r3
 8007322:	2b01      	cmp	r3, #1
 8007324:	bf14      	ite	ne
 8007326:	2301      	movne	r3, #1
 8007328:	2300      	moveq	r3, #0
 800732a:	b2db      	uxtb	r3, r3
 800732c:	e02f      	b.n	800738e <HAL_TIM_PWM_Start+0x1ca>
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	2b08      	cmp	r3, #8
 8007332:	d109      	bne.n	8007348 <HAL_TIM_PWM_Start+0x184>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800733a:	b2db      	uxtb	r3, r3
 800733c:	2b01      	cmp	r3, #1
 800733e:	bf14      	ite	ne
 8007340:	2301      	movne	r3, #1
 8007342:	2300      	moveq	r3, #0
 8007344:	b2db      	uxtb	r3, r3
 8007346:	e022      	b.n	800738e <HAL_TIM_PWM_Start+0x1ca>
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	2b0c      	cmp	r3, #12
 800734c:	d109      	bne.n	8007362 <HAL_TIM_PWM_Start+0x19e>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007354:	b2db      	uxtb	r3, r3
 8007356:	2b01      	cmp	r3, #1
 8007358:	bf14      	ite	ne
 800735a:	2301      	movne	r3, #1
 800735c:	2300      	moveq	r3, #0
 800735e:	b2db      	uxtb	r3, r3
 8007360:	e015      	b.n	800738e <HAL_TIM_PWM_Start+0x1ca>
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	2b10      	cmp	r3, #16
 8007366:	d109      	bne.n	800737c <HAL_TIM_PWM_Start+0x1b8>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800736e:	b2db      	uxtb	r3, r3
 8007370:	2b01      	cmp	r3, #1
 8007372:	bf14      	ite	ne
 8007374:	2301      	movne	r3, #1
 8007376:	2300      	moveq	r3, #0
 8007378:	b2db      	uxtb	r3, r3
 800737a:	e008      	b.n	800738e <HAL_TIM_PWM_Start+0x1ca>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007382:	b2db      	uxtb	r3, r3
 8007384:	2b01      	cmp	r3, #1
 8007386:	bf14      	ite	ne
 8007388:	2301      	movne	r3, #1
 800738a:	2300      	moveq	r3, #0
 800738c:	b2db      	uxtb	r3, r3
 800738e:	2b00      	cmp	r3, #0
 8007390:	d001      	beq.n	8007396 <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e0af      	b.n	80074f6 <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d104      	bne.n	80073a6 <HAL_TIM_PWM_Start+0x1e2>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2202      	movs	r2, #2
 80073a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073a4:	e036      	b.n	8007414 <HAL_TIM_PWM_Start+0x250>
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	2b04      	cmp	r3, #4
 80073aa:	d104      	bne.n	80073b6 <HAL_TIM_PWM_Start+0x1f2>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2202      	movs	r2, #2
 80073b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073b4:	e02e      	b.n	8007414 <HAL_TIM_PWM_Start+0x250>
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	2b08      	cmp	r3, #8
 80073ba:	d104      	bne.n	80073c6 <HAL_TIM_PWM_Start+0x202>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2202      	movs	r2, #2
 80073c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80073c4:	e026      	b.n	8007414 <HAL_TIM_PWM_Start+0x250>
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	2b0c      	cmp	r3, #12
 80073ca:	d104      	bne.n	80073d6 <HAL_TIM_PWM_Start+0x212>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2202      	movs	r2, #2
 80073d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80073d4:	e01e      	b.n	8007414 <HAL_TIM_PWM_Start+0x250>
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2b10      	cmp	r3, #16
 80073da:	d117      	bne.n	800740c <HAL_TIM_PWM_Start+0x248>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2202      	movs	r2, #2
 80073e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073e4:	e016      	b.n	8007414 <HAL_TIM_PWM_Start+0x250>
 80073e6:	bf00      	nop
 80073e8:	40012c00 	.word	0x40012c00
 80073ec:	40000400 	.word	0x40000400
 80073f0:	40000800 	.word	0x40000800
 80073f4:	40000c00 	.word	0x40000c00
 80073f8:	40013400 	.word	0x40013400
 80073fc:	40014000 	.word	0x40014000
 8007400:	40014400 	.word	0x40014400
 8007404:	40014800 	.word	0x40014800
 8007408:	0800bf40 	.word	0x0800bf40
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2202      	movs	r2, #2
 8007410:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2201      	movs	r2, #1
 800741a:	6839      	ldr	r1, [r7, #0]
 800741c:	4618      	mov	r0, r3
 800741e:	f001 ff6d 	bl	80092fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a36      	ldr	r2, [pc, #216]	@ (8007500 <HAL_TIM_PWM_Start+0x33c>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d013      	beq.n	8007454 <HAL_TIM_PWM_Start+0x290>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a34      	ldr	r2, [pc, #208]	@ (8007504 <HAL_TIM_PWM_Start+0x340>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d00e      	beq.n	8007454 <HAL_TIM_PWM_Start+0x290>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a33      	ldr	r2, [pc, #204]	@ (8007508 <HAL_TIM_PWM_Start+0x344>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d009      	beq.n	8007454 <HAL_TIM_PWM_Start+0x290>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a31      	ldr	r2, [pc, #196]	@ (800750c <HAL_TIM_PWM_Start+0x348>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d004      	beq.n	8007454 <HAL_TIM_PWM_Start+0x290>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a30      	ldr	r2, [pc, #192]	@ (8007510 <HAL_TIM_PWM_Start+0x34c>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d101      	bne.n	8007458 <HAL_TIM_PWM_Start+0x294>
 8007454:	2301      	movs	r3, #1
 8007456:	e000      	b.n	800745a <HAL_TIM_PWM_Start+0x296>
 8007458:	2300      	movs	r3, #0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d007      	beq.n	800746e <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800746c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a23      	ldr	r2, [pc, #140]	@ (8007500 <HAL_TIM_PWM_Start+0x33c>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d01d      	beq.n	80074b4 <HAL_TIM_PWM_Start+0x2f0>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007480:	d018      	beq.n	80074b4 <HAL_TIM_PWM_Start+0x2f0>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a23      	ldr	r2, [pc, #140]	@ (8007514 <HAL_TIM_PWM_Start+0x350>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d013      	beq.n	80074b4 <HAL_TIM_PWM_Start+0x2f0>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a21      	ldr	r2, [pc, #132]	@ (8007518 <HAL_TIM_PWM_Start+0x354>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d00e      	beq.n	80074b4 <HAL_TIM_PWM_Start+0x2f0>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a20      	ldr	r2, [pc, #128]	@ (800751c <HAL_TIM_PWM_Start+0x358>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d009      	beq.n	80074b4 <HAL_TIM_PWM_Start+0x2f0>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a17      	ldr	r2, [pc, #92]	@ (8007504 <HAL_TIM_PWM_Start+0x340>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d004      	beq.n	80074b4 <HAL_TIM_PWM_Start+0x2f0>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a16      	ldr	r2, [pc, #88]	@ (8007508 <HAL_TIM_PWM_Start+0x344>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d115      	bne.n	80074e0 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	689a      	ldr	r2, [r3, #8]
 80074ba:	4b19      	ldr	r3, [pc, #100]	@ (8007520 <HAL_TIM_PWM_Start+0x35c>)
 80074bc:	4013      	ands	r3, r2
 80074be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2b06      	cmp	r3, #6
 80074c4:	d015      	beq.n	80074f2 <HAL_TIM_PWM_Start+0x32e>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074cc:	d011      	beq.n	80074f2 <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f042 0201 	orr.w	r2, r2, #1
 80074dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074de:	e008      	b.n	80074f2 <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f042 0201 	orr.w	r2, r2, #1
 80074ee:	601a      	str	r2, [r3, #0]
 80074f0:	e000      	b.n	80074f4 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
 80074fe:	bf00      	nop
 8007500:	40012c00 	.word	0x40012c00
 8007504:	40013400 	.word	0x40013400
 8007508:	40014000 	.word	0x40014000
 800750c:	40014400 	.word	0x40014400
 8007510:	40014800 	.word	0x40014800
 8007514:	40000400 	.word	0x40000400
 8007518:	40000800 	.word	0x40000800
 800751c:	40000c00 	.word	0x40000c00
 8007520:	00010007 	.word	0x00010007

08007524 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b082      	sub	sp, #8
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a8d      	ldr	r2, [pc, #564]	@ (8007768 <HAL_TIM_PWM_Stop+0x244>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d115      	bne.n	8007564 <HAL_TIM_PWM_Stop+0x40>
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	2b00      	cmp	r3, #0
 800753c:	f000 808d 	beq.w	800765a <HAL_TIM_PWM_Stop+0x136>
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	2b04      	cmp	r3, #4
 8007544:	f000 8089 	beq.w	800765a <HAL_TIM_PWM_Stop+0x136>
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	2b08      	cmp	r3, #8
 800754c:	f000 8085 	beq.w	800765a <HAL_TIM_PWM_Stop+0x136>
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2b0c      	cmp	r3, #12
 8007554:	f000 8081 	beq.w	800765a <HAL_TIM_PWM_Stop+0x136>
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	2b10      	cmp	r3, #16
 800755c:	d07d      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	2b14      	cmp	r3, #20
 8007562:	d07a      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800756c:	d10b      	bne.n	8007586 <HAL_TIM_PWM_Stop+0x62>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d072      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	2b04      	cmp	r3, #4
 8007578:	d06f      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	2b08      	cmp	r3, #8
 800757e:	d06c      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	2b0c      	cmp	r3, #12
 8007584:	d069      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a78      	ldr	r2, [pc, #480]	@ (800776c <HAL_TIM_PWM_Stop+0x248>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d10b      	bne.n	80075a8 <HAL_TIM_PWM_Stop+0x84>
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d061      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	2b04      	cmp	r3, #4
 800759a:	d05e      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	2b08      	cmp	r3, #8
 80075a0:	d05b      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	2b0c      	cmp	r3, #12
 80075a6:	d058      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a70      	ldr	r2, [pc, #448]	@ (8007770 <HAL_TIM_PWM_Stop+0x24c>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d10b      	bne.n	80075ca <HAL_TIM_PWM_Stop+0xa6>
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d050      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	2b04      	cmp	r3, #4
 80075bc:	d04d      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2b08      	cmp	r3, #8
 80075c2:	d04a      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	2b0c      	cmp	r3, #12
 80075c8:	d047      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a69      	ldr	r2, [pc, #420]	@ (8007774 <HAL_TIM_PWM_Stop+0x250>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d10b      	bne.n	80075ec <HAL_TIM_PWM_Stop+0xc8>
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d03f      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	2b04      	cmp	r3, #4
 80075de:	d03c      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	2b08      	cmp	r3, #8
 80075e4:	d039      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	2b0c      	cmp	r3, #12
 80075ea:	d036      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a61      	ldr	r2, [pc, #388]	@ (8007778 <HAL_TIM_PWM_Stop+0x254>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d111      	bne.n	800761a <HAL_TIM_PWM_Stop+0xf6>
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d02e      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	2b04      	cmp	r3, #4
 8007600:	d02b      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	2b08      	cmp	r3, #8
 8007606:	d028      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	2b0c      	cmp	r3, #12
 800760c:	d025      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	2b10      	cmp	r3, #16
 8007612:	d022      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	2b14      	cmp	r3, #20
 8007618:	d01f      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a57      	ldr	r2, [pc, #348]	@ (800777c <HAL_TIM_PWM_Stop+0x258>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d105      	bne.n	8007630 <HAL_TIM_PWM_Stop+0x10c>
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d017      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	2b04      	cmp	r3, #4
 800762e:	d014      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a52      	ldr	r2, [pc, #328]	@ (8007780 <HAL_TIM_PWM_Stop+0x25c>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d102      	bne.n	8007640 <HAL_TIM_PWM_Stop+0x11c>
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00c      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a4f      	ldr	r2, [pc, #316]	@ (8007784 <HAL_TIM_PWM_Stop+0x260>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d102      	bne.n	8007650 <HAL_TIM_PWM_Stop+0x12c>
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d004      	beq.n	800765a <HAL_TIM_PWM_Stop+0x136>
 8007650:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 8007654:	484c      	ldr	r0, [pc, #304]	@ (8007788 <HAL_TIM_PWM_Stop+0x264>)
 8007656:	f7fa fd0d 	bl	8002074 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2200      	movs	r2, #0
 8007660:	6839      	ldr	r1, [r7, #0]
 8007662:	4618      	mov	r0, r3
 8007664:	f001 fe4a 	bl	80092fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a3e      	ldr	r2, [pc, #248]	@ (8007768 <HAL_TIM_PWM_Stop+0x244>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d013      	beq.n	800769a <HAL_TIM_PWM_Stop+0x176>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a40      	ldr	r2, [pc, #256]	@ (8007778 <HAL_TIM_PWM_Stop+0x254>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d00e      	beq.n	800769a <HAL_TIM_PWM_Stop+0x176>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a3e      	ldr	r2, [pc, #248]	@ (800777c <HAL_TIM_PWM_Stop+0x258>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d009      	beq.n	800769a <HAL_TIM_PWM_Stop+0x176>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a3d      	ldr	r2, [pc, #244]	@ (8007780 <HAL_TIM_PWM_Stop+0x25c>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d004      	beq.n	800769a <HAL_TIM_PWM_Stop+0x176>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a3b      	ldr	r2, [pc, #236]	@ (8007784 <HAL_TIM_PWM_Stop+0x260>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d101      	bne.n	800769e <HAL_TIM_PWM_Stop+0x17a>
 800769a:	2301      	movs	r3, #1
 800769c:	e000      	b.n	80076a0 <HAL_TIM_PWM_Stop+0x17c>
 800769e:	2300      	movs	r3, #0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d017      	beq.n	80076d4 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	6a1a      	ldr	r2, [r3, #32]
 80076aa:	f241 1311 	movw	r3, #4369	@ 0x1111
 80076ae:	4013      	ands	r3, r2
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d10f      	bne.n	80076d4 <HAL_TIM_PWM_Stop+0x1b0>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	6a1a      	ldr	r2, [r3, #32]
 80076ba:	f240 4344 	movw	r3, #1092	@ 0x444
 80076be:	4013      	ands	r3, r2
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d107      	bne.n	80076d4 <HAL_TIM_PWM_Stop+0x1b0>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80076d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	6a1a      	ldr	r2, [r3, #32]
 80076da:	f241 1311 	movw	r3, #4369	@ 0x1111
 80076de:	4013      	ands	r3, r2
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d10f      	bne.n	8007704 <HAL_TIM_PWM_Stop+0x1e0>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	6a1a      	ldr	r2, [r3, #32]
 80076ea:	f240 4344 	movw	r3, #1092	@ 0x444
 80076ee:	4013      	ands	r3, r2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d107      	bne.n	8007704 <HAL_TIM_PWM_Stop+0x1e0>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f022 0201 	bic.w	r2, r2, #1
 8007702:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d104      	bne.n	8007714 <HAL_TIM_PWM_Stop+0x1f0>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2201      	movs	r2, #1
 800770e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007712:	e023      	b.n	800775c <HAL_TIM_PWM_Stop+0x238>
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	2b04      	cmp	r3, #4
 8007718:	d104      	bne.n	8007724 <HAL_TIM_PWM_Stop+0x200>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2201      	movs	r2, #1
 800771e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007722:	e01b      	b.n	800775c <HAL_TIM_PWM_Stop+0x238>
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	2b08      	cmp	r3, #8
 8007728:	d104      	bne.n	8007734 <HAL_TIM_PWM_Stop+0x210>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2201      	movs	r2, #1
 800772e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007732:	e013      	b.n	800775c <HAL_TIM_PWM_Stop+0x238>
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	2b0c      	cmp	r3, #12
 8007738:	d104      	bne.n	8007744 <HAL_TIM_PWM_Stop+0x220>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007742:	e00b      	b.n	800775c <HAL_TIM_PWM_Stop+0x238>
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	2b10      	cmp	r3, #16
 8007748:	d104      	bne.n	8007754 <HAL_TIM_PWM_Stop+0x230>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2201      	movs	r2, #1
 800774e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007752:	e003      	b.n	800775c <HAL_TIM_PWM_Stop+0x238>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3708      	adds	r7, #8
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	40012c00 	.word	0x40012c00
 800776c:	40000400 	.word	0x40000400
 8007770:	40000800 	.word	0x40000800
 8007774:	40000c00 	.word	0x40000c00
 8007778:	40013400 	.word	0x40013400
 800777c:	40014000 	.word	0x40014000
 8007780:	40014400 	.word	0x40014400
 8007784:	40014800 	.word	0x40014800
 8007788:	0800bf40 	.word	0x0800bf40

0800778c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b086      	sub	sp, #24
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d101      	bne.n	80077a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800779c:	2301      	movs	r3, #1
 800779e:	e1b0      	b.n	8007b02 <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a7f      	ldr	r2, [pc, #508]	@ (80079a4 <HAL_TIM_Encoder_Init+0x218>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d01d      	beq.n	80077e6 <HAL_TIM_Encoder_Init+0x5a>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077b2:	d018      	beq.n	80077e6 <HAL_TIM_Encoder_Init+0x5a>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a7b      	ldr	r2, [pc, #492]	@ (80079a8 <HAL_TIM_Encoder_Init+0x21c>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d013      	beq.n	80077e6 <HAL_TIM_Encoder_Init+0x5a>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a7a      	ldr	r2, [pc, #488]	@ (80079ac <HAL_TIM_Encoder_Init+0x220>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d00e      	beq.n	80077e6 <HAL_TIM_Encoder_Init+0x5a>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a78      	ldr	r2, [pc, #480]	@ (80079b0 <HAL_TIM_Encoder_Init+0x224>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d009      	beq.n	80077e6 <HAL_TIM_Encoder_Init+0x5a>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a77      	ldr	r2, [pc, #476]	@ (80079b4 <HAL_TIM_Encoder_Init+0x228>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d004      	beq.n	80077e6 <HAL_TIM_Encoder_Init+0x5a>
 80077dc:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 80077e0:	4875      	ldr	r0, [pc, #468]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 80077e2:	f7fa fc47 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d014      	beq.n	8007818 <HAL_TIM_Encoder_Init+0x8c>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	2b10      	cmp	r3, #16
 80077f4:	d010      	beq.n	8007818 <HAL_TIM_Encoder_Init+0x8c>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	2b20      	cmp	r3, #32
 80077fc:	d00c      	beq.n	8007818 <HAL_TIM_Encoder_Init+0x8c>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	2b40      	cmp	r3, #64	@ 0x40
 8007804:	d008      	beq.n	8007818 <HAL_TIM_Encoder_Init+0x8c>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	2b60      	cmp	r3, #96	@ 0x60
 800780c:	d004      	beq.n	8007818 <HAL_TIM_Encoder_Init+0x8c>
 800780e:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 8007812:	4869      	ldr	r0, [pc, #420]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 8007814:	f7fa fc2e 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	691b      	ldr	r3, [r3, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d00e      	beq.n	800783e <HAL_TIM_Encoder_Init+0xb2>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007828:	d009      	beq.n	800783e <HAL_TIM_Encoder_Init+0xb2>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	691b      	ldr	r3, [r3, #16]
 800782e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007832:	d004      	beq.n	800783e <HAL_TIM_Encoder_Init+0xb2>
 8007834:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 8007838:	485f      	ldr	r0, [pc, #380]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 800783a:	f7fa fc1b 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d008      	beq.n	8007858 <HAL_TIM_Encoder_Init+0xcc>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	699b      	ldr	r3, [r3, #24]
 800784a:	2b80      	cmp	r3, #128	@ 0x80
 800784c:	d004      	beq.n	8007858 <HAL_TIM_Encoder_Init+0xcc>
 800784e:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 8007852:	4859      	ldr	r0, [pc, #356]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 8007854:	f7fa fc0e 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2b01      	cmp	r3, #1
 800785e:	d00c      	beq.n	800787a <HAL_TIM_Encoder_Init+0xee>
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	2b02      	cmp	r3, #2
 8007866:	d008      	beq.n	800787a <HAL_TIM_Encoder_Init+0xee>
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2b03      	cmp	r3, #3
 800786e:	d004      	beq.n	800787a <HAL_TIM_Encoder_Init+0xee>
 8007870:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 8007874:	4850      	ldr	r0, [pc, #320]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 8007876:	f7fa fbfd 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	2b01      	cmp	r3, #1
 8007880:	d00c      	beq.n	800789c <HAL_TIM_Encoder_Init+0x110>
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	2b02      	cmp	r3, #2
 8007888:	d008      	beq.n	800789c <HAL_TIM_Encoder_Init+0x110>
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	2b03      	cmp	r3, #3
 8007890:	d004      	beq.n	800789c <HAL_TIM_Encoder_Init+0x110>
 8007892:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 8007896:	4848      	ldr	r0, [pc, #288]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 8007898:	f7fa fbec 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	699b      	ldr	r3, [r3, #24]
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d00c      	beq.n	80078be <HAL_TIM_Encoder_Init+0x132>
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	699b      	ldr	r3, [r3, #24]
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	d008      	beq.n	80078be <HAL_TIM_Encoder_Init+0x132>
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	699b      	ldr	r3, [r3, #24]
 80078b0:	2b03      	cmp	r3, #3
 80078b2:	d004      	beq.n	80078be <HAL_TIM_Encoder_Init+0x132>
 80078b4:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 80078b8:	483f      	ldr	r0, [pc, #252]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 80078ba:	f7fa fbdb 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d008      	beq.n	80078d8 <HAL_TIM_Encoder_Init+0x14c>
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	2b02      	cmp	r3, #2
 80078cc:	d004      	beq.n	80078d8 <HAL_TIM_Encoder_Init+0x14c>
 80078ce:	f640 31ea 	movw	r1, #3050	@ 0xbea
 80078d2:	4839      	ldr	r0, [pc, #228]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 80078d4:	f7fa fbce 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	695b      	ldr	r3, [r3, #20]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d008      	beq.n	80078f2 <HAL_TIM_Encoder_Init+0x166>
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	695b      	ldr	r3, [r3, #20]
 80078e4:	2b02      	cmp	r3, #2
 80078e6:	d004      	beq.n	80078f2 <HAL_TIM_Encoder_Init+0x166>
 80078e8:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 80078ec:	4832      	ldr	r0, [pc, #200]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 80078ee:	f7fa fbc1 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d010      	beq.n	800791c <HAL_TIM_Encoder_Init+0x190>
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	68db      	ldr	r3, [r3, #12]
 80078fe:	2b04      	cmp	r3, #4
 8007900:	d00c      	beq.n	800791c <HAL_TIM_Encoder_Init+0x190>
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	2b08      	cmp	r3, #8
 8007908:	d008      	beq.n	800791c <HAL_TIM_Encoder_Init+0x190>
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	2b0c      	cmp	r3, #12
 8007910:	d004      	beq.n	800791c <HAL_TIM_Encoder_Init+0x190>
 8007912:	f640 31ec 	movw	r1, #3052	@ 0xbec
 8007916:	4828      	ldr	r0, [pc, #160]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 8007918:	f7fa fbac 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	69db      	ldr	r3, [r3, #28]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d010      	beq.n	8007946 <HAL_TIM_Encoder_Init+0x1ba>
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	69db      	ldr	r3, [r3, #28]
 8007928:	2b04      	cmp	r3, #4
 800792a:	d00c      	beq.n	8007946 <HAL_TIM_Encoder_Init+0x1ba>
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	69db      	ldr	r3, [r3, #28]
 8007930:	2b08      	cmp	r3, #8
 8007932:	d008      	beq.n	8007946 <HAL_TIM_Encoder_Init+0x1ba>
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	69db      	ldr	r3, [r3, #28]
 8007938:	2b0c      	cmp	r3, #12
 800793a:	d004      	beq.n	8007946 <HAL_TIM_Encoder_Init+0x1ba>
 800793c:	f640 31ed 	movw	r1, #3053	@ 0xbed
 8007940:	481d      	ldr	r0, [pc, #116]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 8007942:	f7fa fb97 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	2b0f      	cmp	r3, #15
 800794c:	d904      	bls.n	8007958 <HAL_TIM_Encoder_Init+0x1cc>
 800794e:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8007952:	4819      	ldr	r0, [pc, #100]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 8007954:	f7fa fb8e 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	2b0f      	cmp	r3, #15
 800795e:	d904      	bls.n	800796a <HAL_TIM_Encoder_Init+0x1de>
 8007960:	f640 31ef 	movw	r1, #3055	@ 0xbef
 8007964:	4814      	ldr	r0, [pc, #80]	@ (80079b8 <HAL_TIM_Encoder_Init+0x22c>)
 8007966:	f7fa fb85 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007972:	d004      	beq.n	800797e <HAL_TIM_Encoder_Init+0x1f2>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a0d      	ldr	r2, [pc, #52]	@ (80079b0 <HAL_TIM_Encoder_Init+0x224>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d107      	bne.n	800798e <HAL_TIM_Encoder_Init+0x202>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	2b00      	cmp	r3, #0
 8007984:	bf14      	ite	ne
 8007986:	2301      	movne	r3, #1
 8007988:	2300      	moveq	r3, #0
 800798a:	b2db      	uxtb	r3, r3
 800798c:	e01a      	b.n	80079c4 <HAL_TIM_Encoder_Init+0x238>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d012      	beq.n	80079bc <HAL_TIM_Encoder_Init+0x230>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800799e:	d20d      	bcs.n	80079bc <HAL_TIM_Encoder_Init+0x230>
 80079a0:	2301      	movs	r3, #1
 80079a2:	e00c      	b.n	80079be <HAL_TIM_Encoder_Init+0x232>
 80079a4:	40012c00 	.word	0x40012c00
 80079a8:	40000400 	.word	0x40000400
 80079ac:	40000800 	.word	0x40000800
 80079b0:	40000c00 	.word	0x40000c00
 80079b4:	40013400 	.word	0x40013400
 80079b8:	0800bf40 	.word	0x0800bf40
 80079bc:	2300      	movs	r3, #0
 80079be:	f003 0301 	and.w	r3, r3, #1
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d104      	bne.n	80079d2 <HAL_TIM_Encoder_Init+0x246>
 80079c8:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 80079cc:	484f      	ldr	r0, [pc, #316]	@ (8007b0c <HAL_TIM_Encoder_Init+0x380>)
 80079ce:	f7fa fb51 	bl	8002074 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d106      	bne.n	80079ec <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f7fa ff78 	bl	80028dc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2202      	movs	r2, #2
 80079f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	6812      	ldr	r2, [r2, #0]
 80079fe:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007a02:	f023 0307 	bic.w	r3, r3, #7
 8007a06:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	3304      	adds	r3, #4
 8007a10:	4619      	mov	r1, r3
 8007a12:	4610      	mov	r0, r2
 8007a14:	f000 ffd2 	bl	80089bc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	699b      	ldr	r3, [r3, #24]
 8007a26:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	6a1b      	ldr	r3, [r3, #32]
 8007a2e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	697a      	ldr	r2, [r7, #20]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a40:	f023 0303 	bic.w	r3, r3, #3
 8007a44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	689a      	ldr	r2, [r3, #8]
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	699b      	ldr	r3, [r3, #24]
 8007a4e:	021b      	lsls	r3, r3, #8
 8007a50:	4313      	orrs	r3, r2
 8007a52:	693a      	ldr	r2, [r7, #16]
 8007a54:	4313      	orrs	r3, r2
 8007a56:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007a5e:	f023 030c 	bic.w	r3, r3, #12
 8007a62:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	68da      	ldr	r2, [r3, #12]
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	69db      	ldr	r3, [r3, #28]
 8007a78:	021b      	lsls	r3, r3, #8
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	693a      	ldr	r2, [r7, #16]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	691b      	ldr	r3, [r3, #16]
 8007a86:	011a      	lsls	r2, r3, #4
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	031b      	lsls	r3, r3, #12
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	693a      	ldr	r2, [r7, #16]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007a9c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007aa4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	685a      	ldr	r2, [r3, #4]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	011b      	lsls	r3, r3, #4
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	68fa      	ldr	r2, [r7, #12]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	697a      	ldr	r2, [r7, #20]
 8007abe:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	693a      	ldr	r2, [r7, #16]
 8007ac6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	68fa      	ldr	r2, [r7, #12]
 8007ace:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2201      	movs	r2, #1
 8007adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b00:	2300      	movs	r3, #0
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3718      	adds	r7, #24
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop
 8007b0c:	0800bf40 	.word	0x0800bf40

08007b10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b084      	sub	sp, #16
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	f003 0302 	and.w	r3, r3, #2
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d020      	beq.n	8007b74 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f003 0302 	and.w	r3, r3, #2
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d01b      	beq.n	8007b74 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f06f 0202 	mvn.w	r2, #2
 8007b44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	f003 0303 	and.w	r3, r3, #3
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d003      	beq.n	8007b62 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f000 ff10 	bl	8008980 <HAL_TIM_IC_CaptureCallback>
 8007b60:	e005      	b.n	8007b6e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 ff02 	bl	800896c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 ff13 	bl	8008994 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	f003 0304 	and.w	r3, r3, #4
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d020      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f003 0304 	and.w	r3, r3, #4
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d01b      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f06f 0204 	mvn.w	r2, #4
 8007b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2202      	movs	r2, #2
 8007b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	699b      	ldr	r3, [r3, #24]
 8007b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d003      	beq.n	8007bae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f000 feea 	bl	8008980 <HAL_TIM_IC_CaptureCallback>
 8007bac:	e005      	b.n	8007bba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 fedc 	bl	800896c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 feed 	bl	8008994 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	f003 0308 	and.w	r3, r3, #8
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d020      	beq.n	8007c0c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f003 0308 	and.w	r3, r3, #8
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d01b      	beq.n	8007c0c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f06f 0208 	mvn.w	r2, #8
 8007bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2204      	movs	r2, #4
 8007be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	69db      	ldr	r3, [r3, #28]
 8007bea:	f003 0303 	and.w	r3, r3, #3
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d003      	beq.n	8007bfa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 fec4 	bl	8008980 <HAL_TIM_IC_CaptureCallback>
 8007bf8:	e005      	b.n	8007c06 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 feb6 	bl	800896c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f000 fec7 	bl	8008994 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	f003 0310 	and.w	r3, r3, #16
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d020      	beq.n	8007c58 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f003 0310 	and.w	r3, r3, #16
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d01b      	beq.n	8007c58 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f06f 0210 	mvn.w	r2, #16
 8007c28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2208      	movs	r2, #8
 8007c2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	69db      	ldr	r3, [r3, #28]
 8007c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d003      	beq.n	8007c46 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f000 fe9e 	bl	8008980 <HAL_TIM_IC_CaptureCallback>
 8007c44:	e005      	b.n	8007c52 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 fe90 	bl	800896c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f000 fea1 	bl	8008994 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	f003 0301 	and.w	r3, r3, #1
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00c      	beq.n	8007c7c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f003 0301 	and.w	r3, r3, #1
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d007      	beq.n	8007c7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f06f 0201 	mvn.w	r2, #1
 8007c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f000 fe6e 	bl	8008958 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d104      	bne.n	8007c90 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d00c      	beq.n	8007caa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d007      	beq.n	8007caa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f001 fe39 	bl	800991c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d00c      	beq.n	8007cce <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d007      	beq.n	8007cce <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f001 fe31 	bl	8009930 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d00c      	beq.n	8007cf2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d007      	beq.n	8007cf2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 fe5b 	bl	80089a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	f003 0320 	and.w	r3, r3, #32
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00c      	beq.n	8007d16 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f003 0320 	and.w	r3, r3, #32
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d007      	beq.n	8007d16 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f06f 0220 	mvn.w	r2, #32
 8007d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f001 fdf9 	bl	8009908 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d16:	bf00      	nop
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
	...

08007d20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b086      	sub	sp, #24
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	60f8      	str	r0, [r7, #12]
 8007d28:	60b9      	str	r1, [r7, #8]
 8007d2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d016      	beq.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b04      	cmp	r3, #4
 8007d3a:	d013      	beq.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2b08      	cmp	r3, #8
 8007d40:	d010      	beq.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2b0c      	cmp	r3, #12
 8007d46:	d00d      	beq.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2b10      	cmp	r3, #16
 8007d4c:	d00a      	beq.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2b14      	cmp	r3, #20
 8007d52:	d007      	beq.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2b3c      	cmp	r3, #60	@ 0x3c
 8007d58:	d004      	beq.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007d5a:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 8007d5e:	488b      	ldr	r0, [pc, #556]	@ (8007f8c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8007d60:	f7fa f988 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	2b60      	cmp	r3, #96	@ 0x60
 8007d6a:	d01c      	beq.n	8007da6 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2b70      	cmp	r3, #112	@ 0x70
 8007d72:	d018      	beq.n	8007da6 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a85      	ldr	r2, [pc, #532]	@ (8007f90 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d013      	beq.n	8007da6 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a84      	ldr	r2, [pc, #528]	@ (8007f94 <HAL_TIM_PWM_ConfigChannel+0x274>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d00e      	beq.n	8007da6 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a82      	ldr	r2, [pc, #520]	@ (8007f98 <HAL_TIM_PWM_ConfigChannel+0x278>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d009      	beq.n	8007da6 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a81      	ldr	r2, [pc, #516]	@ (8007f9c <HAL_TIM_PWM_ConfigChannel+0x27c>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d004      	beq.n	8007da6 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007d9c:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 8007da0:	487a      	ldr	r0, [pc, #488]	@ (8007f8c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8007da2:	f7fa f967 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d008      	beq.n	8007dc0 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	d004      	beq.n	8007dc0 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8007db6:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 8007dba:	4874      	ldr	r0, [pc, #464]	@ (8007f8c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8007dbc:	f7fa f95a 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	691b      	ldr	r3, [r3, #16]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d008      	beq.n	8007dda <HAL_TIM_PWM_ConfigChannel+0xba>
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	691b      	ldr	r3, [r3, #16]
 8007dcc:	2b04      	cmp	r3, #4
 8007dce:	d004      	beq.n	8007dda <HAL_TIM_PWM_ConfigChannel+0xba>
 8007dd0:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 8007dd4:	486d      	ldr	r0, [pc, #436]	@ (8007f8c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8007dd6:	f7fa f94d 	bl	8002074 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d101      	bne.n	8007de8 <HAL_TIM_PWM_ConfigChannel+0xc8>
 8007de4:	2302      	movs	r3, #2
 8007de6:	e1d9      	b.n	800819c <HAL_TIM_PWM_ConfigChannel+0x47c>
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2201      	movs	r2, #1
 8007dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2b14      	cmp	r3, #20
 8007df4:	f200 81ca 	bhi.w	800818c <HAL_TIM_PWM_ConfigChannel+0x46c>
 8007df8:	a201      	add	r2, pc, #4	@ (adr r2, 8007e00 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 8007dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dfe:	bf00      	nop
 8007e00:	08007e55 	.word	0x08007e55
 8007e04:	0800818d 	.word	0x0800818d
 8007e08:	0800818d 	.word	0x0800818d
 8007e0c:	0800818d 	.word	0x0800818d
 8007e10:	08007ef9 	.word	0x08007ef9
 8007e14:	0800818d 	.word	0x0800818d
 8007e18:	0800818d 	.word	0x0800818d
 8007e1c:	0800818d 	.word	0x0800818d
 8007e20:	08007fc1 	.word	0x08007fc1
 8007e24:	0800818d 	.word	0x0800818d
 8007e28:	0800818d 	.word	0x0800818d
 8007e2c:	0800818d 	.word	0x0800818d
 8007e30:	08008047 	.word	0x08008047
 8007e34:	0800818d 	.word	0x0800818d
 8007e38:	0800818d 	.word	0x0800818d
 8007e3c:	0800818d 	.word	0x0800818d
 8007e40:	080080cf 	.word	0x080080cf
 8007e44:	0800818d 	.word	0x0800818d
 8007e48:	0800818d 	.word	0x0800818d
 8007e4c:	0800818d 	.word	0x0800818d
 8007e50:	0800812d 	.word	0x0800812d
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a51      	ldr	r2, [pc, #324]	@ (8007fa0 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d02c      	beq.n	8007eb8 <HAL_TIM_PWM_ConfigChannel+0x198>
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e66:	d027      	beq.n	8007eb8 <HAL_TIM_PWM_ConfigChannel+0x198>
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a4d      	ldr	r2, [pc, #308]	@ (8007fa4 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d022      	beq.n	8007eb8 <HAL_TIM_PWM_ConfigChannel+0x198>
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a4c      	ldr	r2, [pc, #304]	@ (8007fa8 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d01d      	beq.n	8007eb8 <HAL_TIM_PWM_ConfigChannel+0x198>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a4a      	ldr	r2, [pc, #296]	@ (8007fac <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d018      	beq.n	8007eb8 <HAL_TIM_PWM_ConfigChannel+0x198>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a49      	ldr	r2, [pc, #292]	@ (8007fb0 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d013      	beq.n	8007eb8 <HAL_TIM_PWM_ConfigChannel+0x198>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a47      	ldr	r2, [pc, #284]	@ (8007fb4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d00e      	beq.n	8007eb8 <HAL_TIM_PWM_ConfigChannel+0x198>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a46      	ldr	r2, [pc, #280]	@ (8007fb8 <HAL_TIM_PWM_ConfigChannel+0x298>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d009      	beq.n	8007eb8 <HAL_TIM_PWM_ConfigChannel+0x198>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a44      	ldr	r2, [pc, #272]	@ (8007fbc <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d004      	beq.n	8007eb8 <HAL_TIM_PWM_ConfigChannel+0x198>
 8007eae:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 8007eb2:	4836      	ldr	r0, [pc, #216]	@ (8007f8c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8007eb4:	f7fa f8de 	bl	8002074 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	68b9      	ldr	r1, [r7, #8]
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f000 fe22 	bl	8008b08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	699a      	ldr	r2, [r3, #24]
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f042 0208 	orr.w	r2, r2, #8
 8007ed2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	699a      	ldr	r2, [r3, #24]
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f022 0204 	bic.w	r2, r2, #4
 8007ee2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	6999      	ldr	r1, [r3, #24]
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	691a      	ldr	r2, [r3, #16]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	430a      	orrs	r2, r1
 8007ef4:	619a      	str	r2, [r3, #24]
      break;
 8007ef6:	e14c      	b.n	8008192 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a28      	ldr	r2, [pc, #160]	@ (8007fa0 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d022      	beq.n	8007f48 <HAL_TIM_PWM_ConfigChannel+0x228>
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f0a:	d01d      	beq.n	8007f48 <HAL_TIM_PWM_ConfigChannel+0x228>
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a24      	ldr	r2, [pc, #144]	@ (8007fa4 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d018      	beq.n	8007f48 <HAL_TIM_PWM_ConfigChannel+0x228>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a23      	ldr	r2, [pc, #140]	@ (8007fa8 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d013      	beq.n	8007f48 <HAL_TIM_PWM_ConfigChannel+0x228>
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a21      	ldr	r2, [pc, #132]	@ (8007fac <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d00e      	beq.n	8007f48 <HAL_TIM_PWM_ConfigChannel+0x228>
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a20      	ldr	r2, [pc, #128]	@ (8007fb0 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d009      	beq.n	8007f48 <HAL_TIM_PWM_ConfigChannel+0x228>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a1e      	ldr	r2, [pc, #120]	@ (8007fb4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d004      	beq.n	8007f48 <HAL_TIM_PWM_ConfigChannel+0x228>
 8007f3e:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 8007f42:	4812      	ldr	r0, [pc, #72]	@ (8007f8c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8007f44:	f7fa f896 	bl	8002074 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68b9      	ldr	r1, [r7, #8]
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f000 fe94 	bl	8008c7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	699a      	ldr	r2, [r3, #24]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	699a      	ldr	r2, [r3, #24]
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	6999      	ldr	r1, [r3, #24]
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	691b      	ldr	r3, [r3, #16]
 8007f7e:	021a      	lsls	r2, r3, #8
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	430a      	orrs	r2, r1
 8007f86:	619a      	str	r2, [r3, #24]
      break;
 8007f88:	e103      	b.n	8008192 <HAL_TIM_PWM_ConfigChannel+0x472>
 8007f8a:	bf00      	nop
 8007f8c:	0800bf40 	.word	0x0800bf40
 8007f90:	00010040 	.word	0x00010040
 8007f94:	00010050 	.word	0x00010050
 8007f98:	00010060 	.word	0x00010060
 8007f9c:	00010070 	.word	0x00010070
 8007fa0:	40012c00 	.word	0x40012c00
 8007fa4:	40000400 	.word	0x40000400
 8007fa8:	40000800 	.word	0x40000800
 8007fac:	40000c00 	.word	0x40000c00
 8007fb0:	40013400 	.word	0x40013400
 8007fb4:	40014000 	.word	0x40014000
 8007fb8:	40014400 	.word	0x40014400
 8007fbc:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a77      	ldr	r2, [pc, #476]	@ (80081a4 <HAL_TIM_PWM_ConfigChannel+0x484>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d01d      	beq.n	8008006 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fd2:	d018      	beq.n	8008006 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a73      	ldr	r2, [pc, #460]	@ (80081a8 <HAL_TIM_PWM_ConfigChannel+0x488>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d013      	beq.n	8008006 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a72      	ldr	r2, [pc, #456]	@ (80081ac <HAL_TIM_PWM_ConfigChannel+0x48c>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d00e      	beq.n	8008006 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a70      	ldr	r2, [pc, #448]	@ (80081b0 <HAL_TIM_PWM_ConfigChannel+0x490>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d009      	beq.n	8008006 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a6f      	ldr	r2, [pc, #444]	@ (80081b4 <HAL_TIM_PWM_ConfigChannel+0x494>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d004      	beq.n	8008006 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8007ffc:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 8008000:	486d      	ldr	r0, [pc, #436]	@ (80081b8 <HAL_TIM_PWM_ConfigChannel+0x498>)
 8008002:	f7fa f837 	bl	8002074 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68b9      	ldr	r1, [r7, #8]
 800800c:	4618      	mov	r0, r3
 800800e:	f000 fee7 	bl	8008de0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	69da      	ldr	r2, [r3, #28]
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f042 0208 	orr.w	r2, r2, #8
 8008020:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	69da      	ldr	r2, [r3, #28]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f022 0204 	bic.w	r2, r2, #4
 8008030:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	69d9      	ldr	r1, [r3, #28]
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	691a      	ldr	r2, [r3, #16]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	430a      	orrs	r2, r1
 8008042:	61da      	str	r2, [r3, #28]
      break;
 8008044:	e0a5      	b.n	8008192 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a56      	ldr	r2, [pc, #344]	@ (80081a4 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d01d      	beq.n	800808c <HAL_TIM_PWM_ConfigChannel+0x36c>
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008058:	d018      	beq.n	800808c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a52      	ldr	r2, [pc, #328]	@ (80081a8 <HAL_TIM_PWM_ConfigChannel+0x488>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d013      	beq.n	800808c <HAL_TIM_PWM_ConfigChannel+0x36c>
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a50      	ldr	r2, [pc, #320]	@ (80081ac <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d00e      	beq.n	800808c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a4f      	ldr	r2, [pc, #316]	@ (80081b0 <HAL_TIM_PWM_ConfigChannel+0x490>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d009      	beq.n	800808c <HAL_TIM_PWM_ConfigChannel+0x36c>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a4d      	ldr	r2, [pc, #308]	@ (80081b4 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d004      	beq.n	800808c <HAL_TIM_PWM_ConfigChannel+0x36c>
 8008082:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 8008086:	484c      	ldr	r0, [pc, #304]	@ (80081b8 <HAL_TIM_PWM_ConfigChannel+0x498>)
 8008088:	f7f9 fff4 	bl	8002074 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68b9      	ldr	r1, [r7, #8]
 8008092:	4618      	mov	r0, r3
 8008094:	f000 ff56 	bl	8008f44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	69da      	ldr	r2, [r3, #28]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80080a6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	69da      	ldr	r2, [r3, #28]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080b6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	69d9      	ldr	r1, [r3, #28]
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	021a      	lsls	r2, r3, #8
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	430a      	orrs	r2, r1
 80080ca:	61da      	str	r2, [r3, #28]
      break;
 80080cc:	e061      	b.n	8008192 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a34      	ldr	r2, [pc, #208]	@ (80081a4 <HAL_TIM_PWM_ConfigChannel+0x484>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d009      	beq.n	80080ec <HAL_TIM_PWM_ConfigChannel+0x3cc>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a35      	ldr	r2, [pc, #212]	@ (80081b4 <HAL_TIM_PWM_ConfigChannel+0x494>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d004      	beq.n	80080ec <HAL_TIM_PWM_ConfigChannel+0x3cc>
 80080e2:	f241 1104 	movw	r1, #4356	@ 0x1104
 80080e6:	4834      	ldr	r0, [pc, #208]	@ (80081b8 <HAL_TIM_PWM_ConfigChannel+0x498>)
 80080e8:	f7f9 ffc4 	bl	8002074 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	68b9      	ldr	r1, [r7, #8]
 80080f2:	4618      	mov	r0, r3
 80080f4:	f000 ff9e 	bl	8009034 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f042 0208 	orr.w	r2, r2, #8
 8008106:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f022 0204 	bic.w	r2, r2, #4
 8008116:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	691a      	ldr	r2, [r3, #16]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	430a      	orrs	r2, r1
 8008128:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800812a:	e032      	b.n	8008192 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a1c      	ldr	r2, [pc, #112]	@ (80081a4 <HAL_TIM_PWM_ConfigChannel+0x484>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d009      	beq.n	800814a <HAL_TIM_PWM_ConfigChannel+0x42a>
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a1e      	ldr	r2, [pc, #120]	@ (80081b4 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d004      	beq.n	800814a <HAL_TIM_PWM_ConfigChannel+0x42a>
 8008140:	f241 1115 	movw	r1, #4373	@ 0x1115
 8008144:	481c      	ldr	r0, [pc, #112]	@ (80081b8 <HAL_TIM_PWM_ConfigChannel+0x498>)
 8008146:	f7f9 ff95 	bl	8002074 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68b9      	ldr	r1, [r7, #8]
 8008150:	4618      	mov	r0, r3
 8008152:	f000 ffd3 	bl	80090fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008164:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008174:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	021a      	lsls	r2, r3, #8
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	430a      	orrs	r2, r1
 8008188:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800818a:	e002      	b.n	8008192 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	75fb      	strb	r3, [r7, #23]
      break;
 8008190:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2200      	movs	r2, #0
 8008196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800819a:	7dfb      	ldrb	r3, [r7, #23]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3718      	adds	r7, #24
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	40012c00 	.word	0x40012c00
 80081a8:	40000400 	.word	0x40000400
 80081ac:	40000800 	.word	0x40000800
 80081b0:	40000c00 	.word	0x40000c00
 80081b4:	40013400 	.word	0x40013400
 80081b8:	0800bf40 	.word	0x0800bf40

080081bc <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a33      	ldr	r2, [pc, #204]	@ (8008298 <HAL_TIM_GenerateEvent+0xdc>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d036      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081d8:	d031      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a2f      	ldr	r2, [pc, #188]	@ (800829c <HAL_TIM_GenerateEvent+0xe0>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d02c      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a2d      	ldr	r2, [pc, #180]	@ (80082a0 <HAL_TIM_GenerateEvent+0xe4>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d027      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a2c      	ldr	r2, [pc, #176]	@ (80082a4 <HAL_TIM_GenerateEvent+0xe8>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d022      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a2a      	ldr	r2, [pc, #168]	@ (80082a8 <HAL_TIM_GenerateEvent+0xec>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d01d      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a29      	ldr	r2, [pc, #164]	@ (80082ac <HAL_TIM_GenerateEvent+0xf0>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d018      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a27      	ldr	r2, [pc, #156]	@ (80082b0 <HAL_TIM_GenerateEvent+0xf4>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d013      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a26      	ldr	r2, [pc, #152]	@ (80082b4 <HAL_TIM_GenerateEvent+0xf8>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d00e      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a24      	ldr	r2, [pc, #144]	@ (80082b8 <HAL_TIM_GenerateEvent+0xfc>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d009      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a23      	ldr	r2, [pc, #140]	@ (80082bc <HAL_TIM_GenerateEvent+0x100>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d004      	beq.n	800823e <HAL_TIM_GenerateEvent+0x82>
 8008234:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 8008238:	4821      	ldr	r0, [pc, #132]	@ (80082c0 <HAL_TIM_GenerateEvent+0x104>)
 800823a:	f7f9 ff1b 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008244:	d202      	bcs.n	800824c <HAL_TIM_GenerateEvent+0x90>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d104      	bne.n	8008256 <HAL_TIM_GenerateEvent+0x9a>
 800824c:	f241 4181 	movw	r1, #5249	@ 0x1481
 8008250:	481b      	ldr	r0, [pc, #108]	@ (80082c0 <HAL_TIM_GenerateEvent+0x104>)
 8008252:	f7f9 ff0f 	bl	8002074 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800825c:	2b01      	cmp	r3, #1
 800825e:	d101      	bne.n	8008264 <HAL_TIM_GenerateEvent+0xa8>
 8008260:	2302      	movs	r3, #2
 8008262:	e014      	b.n	800828e <HAL_TIM_GenerateEvent+0xd2>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2202      	movs	r2, #2
 8008270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	683a      	ldr	r2, [r7, #0]
 800827a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800828c:	2300      	movs	r3, #0
}
 800828e:	4618      	mov	r0, r3
 8008290:	3708      	adds	r7, #8
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
 8008296:	bf00      	nop
 8008298:	40012c00 	.word	0x40012c00
 800829c:	40000400 	.word	0x40000400
 80082a0:	40000800 	.word	0x40000800
 80082a4:	40000c00 	.word	0x40000c00
 80082a8:	40001000 	.word	0x40001000
 80082ac:	40001400 	.word	0x40001400
 80082b0:	40013400 	.word	0x40013400
 80082b4:	40014000 	.word	0x40014000
 80082b8:	40014400 	.word	0x40014400
 80082bc:	40014800 	.word	0x40014800
 80082c0:	0800bf40 	.word	0x0800bf40

080082c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082ce:	2300      	movs	r3, #0
 80082d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d101      	bne.n	80082e0 <HAL_TIM_ConfigClockSource+0x1c>
 80082dc:	2302      	movs	r3, #2
 80082de:	e329      	b.n	8008934 <HAL_TIM_ConfigClockSource+0x670>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082f8:	d029      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2b70      	cmp	r3, #112	@ 0x70
 8008300:	d025      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800830a:	d020      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2b40      	cmp	r3, #64	@ 0x40
 8008312:	d01c      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2b50      	cmp	r3, #80	@ 0x50
 800831a:	d018      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	2b60      	cmp	r3, #96	@ 0x60
 8008322:	d014      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d010      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b10      	cmp	r3, #16
 8008332:	d00c      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	2b20      	cmp	r3, #32
 800833a:	d008      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2b30      	cmp	r3, #48	@ 0x30
 8008342:	d004      	beq.n	800834e <HAL_TIM_ConfigClockSource+0x8a>
 8008344:	f241 5156 	movw	r1, #5462	@ 0x1556
 8008348:	4888      	ldr	r0, [pc, #544]	@ (800856c <HAL_TIM_ConfigClockSource+0x2a8>)
 800834a:	f7f9 fe93 	bl	8002074 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800835c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008360:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008368:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	68ba      	ldr	r2, [r7, #8]
 8008370:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800837a:	f000 810d 	beq.w	8008598 <HAL_TIM_ConfigClockSource+0x2d4>
 800837e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008382:	f200 82ca 	bhi.w	800891a <HAL_TIM_ConfigClockSource+0x656>
 8008386:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800838a:	d02d      	beq.n	80083e8 <HAL_TIM_ConfigClockSource+0x124>
 800838c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008390:	f200 82c3 	bhi.w	800891a <HAL_TIM_ConfigClockSource+0x656>
 8008394:	2b70      	cmp	r3, #112	@ 0x70
 8008396:	d06f      	beq.n	8008478 <HAL_TIM_ConfigClockSource+0x1b4>
 8008398:	2b70      	cmp	r3, #112	@ 0x70
 800839a:	f200 82be 	bhi.w	800891a <HAL_TIM_ConfigClockSource+0x656>
 800839e:	2b60      	cmp	r3, #96	@ 0x60
 80083a0:	f000 81d4 	beq.w	800874c <HAL_TIM_ConfigClockSource+0x488>
 80083a4:	2b60      	cmp	r3, #96	@ 0x60
 80083a6:	f200 82b8 	bhi.w	800891a <HAL_TIM_ConfigClockSource+0x656>
 80083aa:	2b50      	cmp	r3, #80	@ 0x50
 80083ac:	f000 8165 	beq.w	800867a <HAL_TIM_ConfigClockSource+0x3b6>
 80083b0:	2b50      	cmp	r3, #80	@ 0x50
 80083b2:	f200 82b2 	bhi.w	800891a <HAL_TIM_ConfigClockSource+0x656>
 80083b6:	2b40      	cmp	r3, #64	@ 0x40
 80083b8:	f000 8223 	beq.w	8008802 <HAL_TIM_ConfigClockSource+0x53e>
 80083bc:	2b40      	cmp	r3, #64	@ 0x40
 80083be:	f200 82ac 	bhi.w	800891a <HAL_TIM_ConfigClockSource+0x656>
 80083c2:	2b30      	cmp	r3, #48	@ 0x30
 80083c4:	f000 8278 	beq.w	80088b8 <HAL_TIM_ConfigClockSource+0x5f4>
 80083c8:	2b30      	cmp	r3, #48	@ 0x30
 80083ca:	f200 82a6 	bhi.w	800891a <HAL_TIM_ConfigClockSource+0x656>
 80083ce:	2b20      	cmp	r3, #32
 80083d0:	f000 8272 	beq.w	80088b8 <HAL_TIM_ConfigClockSource+0x5f4>
 80083d4:	2b20      	cmp	r3, #32
 80083d6:	f200 82a0 	bhi.w	800891a <HAL_TIM_ConfigClockSource+0x656>
 80083da:	2b00      	cmp	r3, #0
 80083dc:	f000 826c 	beq.w	80088b8 <HAL_TIM_ConfigClockSource+0x5f4>
 80083e0:	2b10      	cmp	r3, #16
 80083e2:	f000 8269 	beq.w	80088b8 <HAL_TIM_ConfigClockSource+0x5f4>
 80083e6:	e298      	b.n	800891a <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a60      	ldr	r2, [pc, #384]	@ (8008570 <HAL_TIM_ConfigClockSource+0x2ac>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	f000 8296 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083fc:	f000 8290 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a5b      	ldr	r2, [pc, #364]	@ (8008574 <HAL_TIM_ConfigClockSource+0x2b0>)
 8008406:	4293      	cmp	r3, r2
 8008408:	f000 828a 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a59      	ldr	r2, [pc, #356]	@ (8008578 <HAL_TIM_ConfigClockSource+0x2b4>)
 8008412:	4293      	cmp	r3, r2
 8008414:	f000 8284 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a57      	ldr	r2, [pc, #348]	@ (800857c <HAL_TIM_ConfigClockSource+0x2b8>)
 800841e:	4293      	cmp	r3, r2
 8008420:	f000 827e 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a55      	ldr	r2, [pc, #340]	@ (8008580 <HAL_TIM_ConfigClockSource+0x2bc>)
 800842a:	4293      	cmp	r3, r2
 800842c:	f000 8278 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a53      	ldr	r2, [pc, #332]	@ (8008584 <HAL_TIM_ConfigClockSource+0x2c0>)
 8008436:	4293      	cmp	r3, r2
 8008438:	f000 8272 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a51      	ldr	r2, [pc, #324]	@ (8008588 <HAL_TIM_ConfigClockSource+0x2c4>)
 8008442:	4293      	cmp	r3, r2
 8008444:	f000 826c 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a4f      	ldr	r2, [pc, #316]	@ (800858c <HAL_TIM_ConfigClockSource+0x2c8>)
 800844e:	4293      	cmp	r3, r2
 8008450:	f000 8266 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a4d      	ldr	r2, [pc, #308]	@ (8008590 <HAL_TIM_ConfigClockSource+0x2cc>)
 800845a:	4293      	cmp	r3, r2
 800845c:	f000 8260 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a4b      	ldr	r2, [pc, #300]	@ (8008594 <HAL_TIM_ConfigClockSource+0x2d0>)
 8008466:	4293      	cmp	r3, r2
 8008468:	f000 825a 	beq.w	8008920 <HAL_TIM_ConfigClockSource+0x65c>
 800846c:	f241 5162 	movw	r1, #5474	@ 0x1562
 8008470:	483e      	ldr	r0, [pc, #248]	@ (800856c <HAL_TIM_ConfigClockSource+0x2a8>)
 8008472:	f7f9 fdff 	bl	8002074 <assert_failed>
      break;
 8008476:	e253      	b.n	8008920 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a3c      	ldr	r2, [pc, #240]	@ (8008570 <HAL_TIM_ConfigClockSource+0x2ac>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d022      	beq.n	80084c8 <HAL_TIM_ConfigClockSource+0x204>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800848a:	d01d      	beq.n	80084c8 <HAL_TIM_ConfigClockSource+0x204>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a38      	ldr	r2, [pc, #224]	@ (8008574 <HAL_TIM_ConfigClockSource+0x2b0>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d018      	beq.n	80084c8 <HAL_TIM_ConfigClockSource+0x204>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a37      	ldr	r2, [pc, #220]	@ (8008578 <HAL_TIM_ConfigClockSource+0x2b4>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d013      	beq.n	80084c8 <HAL_TIM_ConfigClockSource+0x204>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a35      	ldr	r2, [pc, #212]	@ (800857c <HAL_TIM_ConfigClockSource+0x2b8>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d00e      	beq.n	80084c8 <HAL_TIM_ConfigClockSource+0x204>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a36      	ldr	r2, [pc, #216]	@ (8008588 <HAL_TIM_ConfigClockSource+0x2c4>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d009      	beq.n	80084c8 <HAL_TIM_ConfigClockSource+0x204>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a34      	ldr	r2, [pc, #208]	@ (800858c <HAL_TIM_ConfigClockSource+0x2c8>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d004      	beq.n	80084c8 <HAL_TIM_ConfigClockSource+0x204>
 80084be:	f241 5169 	movw	r1, #5481	@ 0x1569
 80084c2:	482a      	ldr	r0, [pc, #168]	@ (800856c <HAL_TIM_ConfigClockSource+0x2a8>)
 80084c4:	f7f9 fdd6 	bl	8002074 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d013      	beq.n	80084f8 <HAL_TIM_ConfigClockSource+0x234>
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084d8:	d00e      	beq.n	80084f8 <HAL_TIM_ConfigClockSource+0x234>
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084e2:	d009      	beq.n	80084f8 <HAL_TIM_ConfigClockSource+0x234>
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80084ec:	d004      	beq.n	80084f8 <HAL_TIM_ConfigClockSource+0x234>
 80084ee:	f241 516c 	movw	r1, #5484	@ 0x156c
 80084f2:	481e      	ldr	r0, [pc, #120]	@ (800856c <HAL_TIM_ConfigClockSource+0x2a8>)
 80084f4:	f7f9 fdbe 	bl	8002074 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008500:	d014      	beq.n	800852c <HAL_TIM_ConfigClockSource+0x268>
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d010      	beq.n	800852c <HAL_TIM_ConfigClockSource+0x268>
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d00c      	beq.n	800852c <HAL_TIM_ConfigClockSource+0x268>
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	2b02      	cmp	r3, #2
 8008518:	d008      	beq.n	800852c <HAL_TIM_ConfigClockSource+0x268>
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	2b0a      	cmp	r3, #10
 8008520:	d004      	beq.n	800852c <HAL_TIM_ConfigClockSource+0x268>
 8008522:	f241 516d 	movw	r1, #5485	@ 0x156d
 8008526:	4811      	ldr	r0, [pc, #68]	@ (800856c <HAL_TIM_ConfigClockSource+0x2a8>)
 8008528:	f7f9 fda4 	bl	8002074 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	2b0f      	cmp	r3, #15
 8008532:	d904      	bls.n	800853e <HAL_TIM_ConfigClockSource+0x27a>
 8008534:	f241 516e 	movw	r1, #5486	@ 0x156e
 8008538:	480c      	ldr	r0, [pc, #48]	@ (800856c <HAL_TIM_ConfigClockSource+0x2a8>)
 800853a:	f7f9 fd9b 	bl	8002074 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800854e:	f000 feb5 	bl	80092bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008560:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	68ba      	ldr	r2, [r7, #8]
 8008568:	609a      	str	r2, [r3, #8]
      break;
 800856a:	e1da      	b.n	8008922 <HAL_TIM_ConfigClockSource+0x65e>
 800856c:	0800bf40 	.word	0x0800bf40
 8008570:	40012c00 	.word	0x40012c00
 8008574:	40000400 	.word	0x40000400
 8008578:	40000800 	.word	0x40000800
 800857c:	40000c00 	.word	0x40000c00
 8008580:	40001000 	.word	0x40001000
 8008584:	40001400 	.word	0x40001400
 8008588:	40013400 	.word	0x40013400
 800858c:	40014000 	.word	0x40014000
 8008590:	40014400 	.word	0x40014400
 8008594:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a64      	ldr	r2, [pc, #400]	@ (8008730 <HAL_TIM_ConfigClockSource+0x46c>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d01d      	beq.n	80085de <HAL_TIM_ConfigClockSource+0x31a>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085aa:	d018      	beq.n	80085de <HAL_TIM_ConfigClockSource+0x31a>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a60      	ldr	r2, [pc, #384]	@ (8008734 <HAL_TIM_ConfigClockSource+0x470>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d013      	beq.n	80085de <HAL_TIM_ConfigClockSource+0x31a>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a5f      	ldr	r2, [pc, #380]	@ (8008738 <HAL_TIM_ConfigClockSource+0x474>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d00e      	beq.n	80085de <HAL_TIM_ConfigClockSource+0x31a>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a5d      	ldr	r2, [pc, #372]	@ (800873c <HAL_TIM_ConfigClockSource+0x478>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d009      	beq.n	80085de <HAL_TIM_ConfigClockSource+0x31a>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a5c      	ldr	r2, [pc, #368]	@ (8008740 <HAL_TIM_ConfigClockSource+0x47c>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d004      	beq.n	80085de <HAL_TIM_ConfigClockSource+0x31a>
 80085d4:	f241 5181 	movw	r1, #5505	@ 0x1581
 80085d8:	485a      	ldr	r0, [pc, #360]	@ (8008744 <HAL_TIM_ConfigClockSource+0x480>)
 80085da:	f7f9 fd4b 	bl	8002074 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d013      	beq.n	800860e <HAL_TIM_ConfigClockSource+0x34a>
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085ee:	d00e      	beq.n	800860e <HAL_TIM_ConfigClockSource+0x34a>
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085f8:	d009      	beq.n	800860e <HAL_TIM_ConfigClockSource+0x34a>
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008602:	d004      	beq.n	800860e <HAL_TIM_ConfigClockSource+0x34a>
 8008604:	f241 5184 	movw	r1, #5508	@ 0x1584
 8008608:	484e      	ldr	r0, [pc, #312]	@ (8008744 <HAL_TIM_ConfigClockSource+0x480>)
 800860a:	f7f9 fd33 	bl	8002074 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008616:	d014      	beq.n	8008642 <HAL_TIM_ConfigClockSource+0x37e>
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d010      	beq.n	8008642 <HAL_TIM_ConfigClockSource+0x37e>
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d00c      	beq.n	8008642 <HAL_TIM_ConfigClockSource+0x37e>
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	2b02      	cmp	r3, #2
 800862e:	d008      	beq.n	8008642 <HAL_TIM_ConfigClockSource+0x37e>
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	2b0a      	cmp	r3, #10
 8008636:	d004      	beq.n	8008642 <HAL_TIM_ConfigClockSource+0x37e>
 8008638:	f241 5185 	movw	r1, #5509	@ 0x1585
 800863c:	4841      	ldr	r0, [pc, #260]	@ (8008744 <HAL_TIM_ConfigClockSource+0x480>)
 800863e:	f7f9 fd19 	bl	8002074 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	2b0f      	cmp	r3, #15
 8008648:	d904      	bls.n	8008654 <HAL_TIM_ConfigClockSource+0x390>
 800864a:	f241 5186 	movw	r1, #5510	@ 0x1586
 800864e:	483d      	ldr	r0, [pc, #244]	@ (8008744 <HAL_TIM_ConfigClockSource+0x480>)
 8008650:	f7f9 fd10 	bl	8002074 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008664:	f000 fe2a 	bl	80092bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	689a      	ldr	r2, [r3, #8]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008676:	609a      	str	r2, [r3, #8]
      break;
 8008678:	e153      	b.n	8008922 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a2c      	ldr	r2, [pc, #176]	@ (8008730 <HAL_TIM_ConfigClockSource+0x46c>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d022      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x406>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800868c:	d01d      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x406>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a28      	ldr	r2, [pc, #160]	@ (8008734 <HAL_TIM_ConfigClockSource+0x470>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d018      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x406>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a26      	ldr	r2, [pc, #152]	@ (8008738 <HAL_TIM_ConfigClockSource+0x474>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d013      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x406>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a25      	ldr	r2, [pc, #148]	@ (800873c <HAL_TIM_ConfigClockSource+0x478>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d00e      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x406>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a23      	ldr	r2, [pc, #140]	@ (8008740 <HAL_TIM_ConfigClockSource+0x47c>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d009      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x406>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a23      	ldr	r2, [pc, #140]	@ (8008748 <HAL_TIM_ConfigClockSource+0x484>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d004      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x406>
 80086c0:	f241 5195 	movw	r1, #5525	@ 0x1595
 80086c4:	481f      	ldr	r0, [pc, #124]	@ (8008744 <HAL_TIM_ConfigClockSource+0x480>)
 80086c6:	f7f9 fcd5 	bl	8002074 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086d2:	d014      	beq.n	80086fe <HAL_TIM_ConfigClockSource+0x43a>
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d010      	beq.n	80086fe <HAL_TIM_ConfigClockSource+0x43a>
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d00c      	beq.n	80086fe <HAL_TIM_ConfigClockSource+0x43a>
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	2b02      	cmp	r3, #2
 80086ea:	d008      	beq.n	80086fe <HAL_TIM_ConfigClockSource+0x43a>
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	2b0a      	cmp	r3, #10
 80086f2:	d004      	beq.n	80086fe <HAL_TIM_ConfigClockSource+0x43a>
 80086f4:	f241 5198 	movw	r1, #5528	@ 0x1598
 80086f8:	4812      	ldr	r0, [pc, #72]	@ (8008744 <HAL_TIM_ConfigClockSource+0x480>)
 80086fa:	f7f9 fcbb 	bl	8002074 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	68db      	ldr	r3, [r3, #12]
 8008702:	2b0f      	cmp	r3, #15
 8008704:	d904      	bls.n	8008710 <HAL_TIM_ConfigClockSource+0x44c>
 8008706:	f241 5199 	movw	r1, #5529	@ 0x1599
 800870a:	480e      	ldr	r0, [pc, #56]	@ (8008744 <HAL_TIM_ConfigClockSource+0x480>)
 800870c:	f7f9 fcb2 	bl	8002074 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800871c:	461a      	mov	r2, r3
 800871e:	f000 fd53 	bl	80091c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2150      	movs	r1, #80	@ 0x50
 8008728:	4618      	mov	r0, r3
 800872a:	f000 fdac 	bl	8009286 <TIM_ITRx_SetConfig>
      break;
 800872e:	e0f8      	b.n	8008922 <HAL_TIM_ConfigClockSource+0x65e>
 8008730:	40012c00 	.word	0x40012c00
 8008734:	40000400 	.word	0x40000400
 8008738:	40000800 	.word	0x40000800
 800873c:	40000c00 	.word	0x40000c00
 8008740:	40013400 	.word	0x40013400
 8008744:	0800bf40 	.word	0x0800bf40
 8008748:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a7a      	ldr	r2, [pc, #488]	@ (800893c <HAL_TIM_ConfigClockSource+0x678>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d022      	beq.n	800879c <HAL_TIM_ConfigClockSource+0x4d8>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800875e:	d01d      	beq.n	800879c <HAL_TIM_ConfigClockSource+0x4d8>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a76      	ldr	r2, [pc, #472]	@ (8008940 <HAL_TIM_ConfigClockSource+0x67c>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d018      	beq.n	800879c <HAL_TIM_ConfigClockSource+0x4d8>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a75      	ldr	r2, [pc, #468]	@ (8008944 <HAL_TIM_ConfigClockSource+0x680>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d013      	beq.n	800879c <HAL_TIM_ConfigClockSource+0x4d8>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a73      	ldr	r2, [pc, #460]	@ (8008948 <HAL_TIM_ConfigClockSource+0x684>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d00e      	beq.n	800879c <HAL_TIM_ConfigClockSource+0x4d8>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a72      	ldr	r2, [pc, #456]	@ (800894c <HAL_TIM_ConfigClockSource+0x688>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d009      	beq.n	800879c <HAL_TIM_ConfigClockSource+0x4d8>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a70      	ldr	r2, [pc, #448]	@ (8008950 <HAL_TIM_ConfigClockSource+0x68c>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d004      	beq.n	800879c <HAL_TIM_ConfigClockSource+0x4d8>
 8008792:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 8008796:	486f      	ldr	r0, [pc, #444]	@ (8008954 <HAL_TIM_ConfigClockSource+0x690>)
 8008798:	f7f9 fc6c 	bl	8002074 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087a4:	d014      	beq.n	80087d0 <HAL_TIM_ConfigClockSource+0x50c>
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d010      	beq.n	80087d0 <HAL_TIM_ConfigClockSource+0x50c>
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d00c      	beq.n	80087d0 <HAL_TIM_ConfigClockSource+0x50c>
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d008      	beq.n	80087d0 <HAL_TIM_ConfigClockSource+0x50c>
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	2b0a      	cmp	r3, #10
 80087c4:	d004      	beq.n	80087d0 <HAL_TIM_ConfigClockSource+0x50c>
 80087c6:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 80087ca:	4862      	ldr	r0, [pc, #392]	@ (8008954 <HAL_TIM_ConfigClockSource+0x690>)
 80087cc:	f7f9 fc52 	bl	8002074 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	68db      	ldr	r3, [r3, #12]
 80087d4:	2b0f      	cmp	r3, #15
 80087d6:	d904      	bls.n	80087e2 <HAL_TIM_ConfigClockSource+0x51e>
 80087d8:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 80087dc:	485d      	ldr	r0, [pc, #372]	@ (8008954 <HAL_TIM_ConfigClockSource+0x690>)
 80087de:	f7f9 fc49 	bl	8002074 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80087ee:	461a      	mov	r2, r3
 80087f0:	f000 fd19 	bl	8009226 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	2160      	movs	r1, #96	@ 0x60
 80087fa:	4618      	mov	r0, r3
 80087fc:	f000 fd43 	bl	8009286 <TIM_ITRx_SetConfig>
      break;
 8008800:	e08f      	b.n	8008922 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a4d      	ldr	r2, [pc, #308]	@ (800893c <HAL_TIM_ConfigClockSource+0x678>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d022      	beq.n	8008852 <HAL_TIM_ConfigClockSource+0x58e>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008814:	d01d      	beq.n	8008852 <HAL_TIM_ConfigClockSource+0x58e>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a49      	ldr	r2, [pc, #292]	@ (8008940 <HAL_TIM_ConfigClockSource+0x67c>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d018      	beq.n	8008852 <HAL_TIM_ConfigClockSource+0x58e>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a47      	ldr	r2, [pc, #284]	@ (8008944 <HAL_TIM_ConfigClockSource+0x680>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d013      	beq.n	8008852 <HAL_TIM_ConfigClockSource+0x58e>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a46      	ldr	r2, [pc, #280]	@ (8008948 <HAL_TIM_ConfigClockSource+0x684>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d00e      	beq.n	8008852 <HAL_TIM_ConfigClockSource+0x58e>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a44      	ldr	r2, [pc, #272]	@ (800894c <HAL_TIM_ConfigClockSource+0x688>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d009      	beq.n	8008852 <HAL_TIM_ConfigClockSource+0x58e>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a43      	ldr	r2, [pc, #268]	@ (8008950 <HAL_TIM_ConfigClockSource+0x68c>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d004      	beq.n	8008852 <HAL_TIM_ConfigClockSource+0x58e>
 8008848:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800884c:	4841      	ldr	r0, [pc, #260]	@ (8008954 <HAL_TIM_ConfigClockSource+0x690>)
 800884e:	f7f9 fc11 	bl	8002074 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800885a:	d014      	beq.n	8008886 <HAL_TIM_ConfigClockSource+0x5c2>
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d010      	beq.n	8008886 <HAL_TIM_ConfigClockSource+0x5c2>
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00c      	beq.n	8008886 <HAL_TIM_ConfigClockSource+0x5c2>
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	2b02      	cmp	r3, #2
 8008872:	d008      	beq.n	8008886 <HAL_TIM_ConfigClockSource+0x5c2>
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	2b0a      	cmp	r3, #10
 800887a:	d004      	beq.n	8008886 <HAL_TIM_ConfigClockSource+0x5c2>
 800887c:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 8008880:	4834      	ldr	r0, [pc, #208]	@ (8008954 <HAL_TIM_ConfigClockSource+0x690>)
 8008882:	f7f9 fbf7 	bl	8002074 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	68db      	ldr	r3, [r3, #12]
 800888a:	2b0f      	cmp	r3, #15
 800888c:	d904      	bls.n	8008898 <HAL_TIM_ConfigClockSource+0x5d4>
 800888e:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 8008892:	4830      	ldr	r0, [pc, #192]	@ (8008954 <HAL_TIM_ConfigClockSource+0x690>)
 8008894:	f7f9 fbee 	bl	8002074 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80088a4:	461a      	mov	r2, r3
 80088a6:	f000 fc8f 	bl	80091c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	2140      	movs	r1, #64	@ 0x40
 80088b0:	4618      	mov	r0, r3
 80088b2:	f000 fce8 	bl	8009286 <TIM_ITRx_SetConfig>
      break;
 80088b6:	e034      	b.n	8008922 <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a1f      	ldr	r2, [pc, #124]	@ (800893c <HAL_TIM_ConfigClockSource+0x678>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d022      	beq.n	8008908 <HAL_TIM_ConfigClockSource+0x644>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088ca:	d01d      	beq.n	8008908 <HAL_TIM_ConfigClockSource+0x644>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008940 <HAL_TIM_ConfigClockSource+0x67c>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d018      	beq.n	8008908 <HAL_TIM_ConfigClockSource+0x644>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a1a      	ldr	r2, [pc, #104]	@ (8008944 <HAL_TIM_ConfigClockSource+0x680>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d013      	beq.n	8008908 <HAL_TIM_ConfigClockSource+0x644>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a18      	ldr	r2, [pc, #96]	@ (8008948 <HAL_TIM_ConfigClockSource+0x684>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d00e      	beq.n	8008908 <HAL_TIM_ConfigClockSource+0x644>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a17      	ldr	r2, [pc, #92]	@ (800894c <HAL_TIM_ConfigClockSource+0x688>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d009      	beq.n	8008908 <HAL_TIM_ConfigClockSource+0x644>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a15      	ldr	r2, [pc, #84]	@ (8008950 <HAL_TIM_ConfigClockSource+0x68c>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d004      	beq.n	8008908 <HAL_TIM_ConfigClockSource+0x644>
 80088fe:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 8008902:	4814      	ldr	r0, [pc, #80]	@ (8008954 <HAL_TIM_ConfigClockSource+0x690>)
 8008904:	f7f9 fbb6 	bl	8002074 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4619      	mov	r1, r3
 8008912:	4610      	mov	r0, r2
 8008914:	f000 fcb7 	bl	8009286 <TIM_ITRx_SetConfig>
      break;
 8008918:	e003      	b.n	8008922 <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800891a:	2301      	movs	r3, #1
 800891c:	73fb      	strb	r3, [r7, #15]
      break;
 800891e:	e000      	b.n	8008922 <HAL_TIM_ConfigClockSource+0x65e>
      break;
 8008920:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2201      	movs	r2, #1
 8008926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2200      	movs	r2, #0
 800892e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008932:	7bfb      	ldrb	r3, [r7, #15]
}
 8008934:	4618      	mov	r0, r3
 8008936:	3710      	adds	r7, #16
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}
 800893c:	40012c00 	.word	0x40012c00
 8008940:	40000400 	.word	0x40000400
 8008944:	40000800 	.word	0x40000800
 8008948:	40000c00 	.word	0x40000c00
 800894c:	40013400 	.word	0x40013400
 8008950:	40014000 	.word	0x40014000
 8008954:	0800bf40 	.word	0x0800bf40

08008958 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008960:	bf00      	nop
 8008962:	370c      	adds	r7, #12
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008974:	bf00      	nop
 8008976:	370c      	adds	r7, #12
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr

08008980 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008980:	b480      	push	{r7}
 8008982:	b083      	sub	sp, #12
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008988:	bf00      	nop
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800899c:	bf00      	nop
 800899e:	370c      	adds	r7, #12
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr

080089a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80089b0:	bf00      	nop
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	4a46      	ldr	r2, [pc, #280]	@ (8008ae8 <TIM_Base_SetConfig+0x12c>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d013      	beq.n	80089fc <TIM_Base_SetConfig+0x40>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089da:	d00f      	beq.n	80089fc <TIM_Base_SetConfig+0x40>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4a43      	ldr	r2, [pc, #268]	@ (8008aec <TIM_Base_SetConfig+0x130>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d00b      	beq.n	80089fc <TIM_Base_SetConfig+0x40>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	4a42      	ldr	r2, [pc, #264]	@ (8008af0 <TIM_Base_SetConfig+0x134>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d007      	beq.n	80089fc <TIM_Base_SetConfig+0x40>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	4a41      	ldr	r2, [pc, #260]	@ (8008af4 <TIM_Base_SetConfig+0x138>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d003      	beq.n	80089fc <TIM_Base_SetConfig+0x40>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	4a40      	ldr	r2, [pc, #256]	@ (8008af8 <TIM_Base_SetConfig+0x13c>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d108      	bne.n	8008a0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	4a35      	ldr	r2, [pc, #212]	@ (8008ae8 <TIM_Base_SetConfig+0x12c>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d01f      	beq.n	8008a56 <TIM_Base_SetConfig+0x9a>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a1c:	d01b      	beq.n	8008a56 <TIM_Base_SetConfig+0x9a>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	4a32      	ldr	r2, [pc, #200]	@ (8008aec <TIM_Base_SetConfig+0x130>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d017      	beq.n	8008a56 <TIM_Base_SetConfig+0x9a>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	4a31      	ldr	r2, [pc, #196]	@ (8008af0 <TIM_Base_SetConfig+0x134>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d013      	beq.n	8008a56 <TIM_Base_SetConfig+0x9a>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	4a30      	ldr	r2, [pc, #192]	@ (8008af4 <TIM_Base_SetConfig+0x138>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d00f      	beq.n	8008a56 <TIM_Base_SetConfig+0x9a>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4a2f      	ldr	r2, [pc, #188]	@ (8008af8 <TIM_Base_SetConfig+0x13c>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d00b      	beq.n	8008a56 <TIM_Base_SetConfig+0x9a>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a2e      	ldr	r2, [pc, #184]	@ (8008afc <TIM_Base_SetConfig+0x140>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d007      	beq.n	8008a56 <TIM_Base_SetConfig+0x9a>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4a2d      	ldr	r2, [pc, #180]	@ (8008b00 <TIM_Base_SetConfig+0x144>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d003      	beq.n	8008a56 <TIM_Base_SetConfig+0x9a>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	4a2c      	ldr	r2, [pc, #176]	@ (8008b04 <TIM_Base_SetConfig+0x148>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d108      	bne.n	8008a68 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	68db      	ldr	r3, [r3, #12]
 8008a62:	68fa      	ldr	r2, [r7, #12]
 8008a64:	4313      	orrs	r3, r2
 8008a66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	695b      	ldr	r3, [r3, #20]
 8008a72:	4313      	orrs	r3, r2
 8008a74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	68fa      	ldr	r2, [r7, #12]
 8008a7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	689a      	ldr	r2, [r3, #8]
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a16      	ldr	r2, [pc, #88]	@ (8008ae8 <TIM_Base_SetConfig+0x12c>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d00f      	beq.n	8008ab4 <TIM_Base_SetConfig+0xf8>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a18      	ldr	r2, [pc, #96]	@ (8008af8 <TIM_Base_SetConfig+0x13c>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d00b      	beq.n	8008ab4 <TIM_Base_SetConfig+0xf8>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a17      	ldr	r2, [pc, #92]	@ (8008afc <TIM_Base_SetConfig+0x140>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d007      	beq.n	8008ab4 <TIM_Base_SetConfig+0xf8>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a16      	ldr	r2, [pc, #88]	@ (8008b00 <TIM_Base_SetConfig+0x144>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d003      	beq.n	8008ab4 <TIM_Base_SetConfig+0xf8>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	4a15      	ldr	r2, [pc, #84]	@ (8008b04 <TIM_Base_SetConfig+0x148>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d103      	bne.n	8008abc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	691a      	ldr	r2, [r3, #16]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	691b      	ldr	r3, [r3, #16]
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d105      	bne.n	8008ada <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	f023 0201 	bic.w	r2, r3, #1
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	611a      	str	r2, [r3, #16]
  }
}
 8008ada:	bf00      	nop
 8008adc:	3714      	adds	r7, #20
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae4:	4770      	bx	lr
 8008ae6:	bf00      	nop
 8008ae8:	40012c00 	.word	0x40012c00
 8008aec:	40000400 	.word	0x40000400
 8008af0:	40000800 	.word	0x40000800
 8008af4:	40000c00 	.word	0x40000c00
 8008af8:	40013400 	.word	0x40013400
 8008afc:	40014000 	.word	0x40014000
 8008b00:	40014400 	.word	0x40014400
 8008b04:	40014800 	.word	0x40014800

08008b08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b086      	sub	sp, #24
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6a1b      	ldr	r3, [r3, #32]
 8008b16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6a1b      	ldr	r3, [r3, #32]
 8008b1c:	f023 0201 	bic.w	r2, r3, #1
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	699b      	ldr	r3, [r3, #24]
 8008b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f023 0303 	bic.w	r3, r3, #3
 8008b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	68fa      	ldr	r2, [r7, #12]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	f023 0302 	bic.w	r3, r3, #2
 8008b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	689b      	ldr	r3, [r3, #8]
 8008b5a:	697a      	ldr	r2, [r7, #20]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	4a40      	ldr	r2, [pc, #256]	@ (8008c64 <TIM_OC1_SetConfig+0x15c>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d00f      	beq.n	8008b88 <TIM_OC1_SetConfig+0x80>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a3f      	ldr	r2, [pc, #252]	@ (8008c68 <TIM_OC1_SetConfig+0x160>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d00b      	beq.n	8008b88 <TIM_OC1_SetConfig+0x80>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	4a3e      	ldr	r2, [pc, #248]	@ (8008c6c <TIM_OC1_SetConfig+0x164>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d007      	beq.n	8008b88 <TIM_OC1_SetConfig+0x80>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4a3d      	ldr	r2, [pc, #244]	@ (8008c70 <TIM_OC1_SetConfig+0x168>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d003      	beq.n	8008b88 <TIM_OC1_SetConfig+0x80>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	4a3c      	ldr	r2, [pc, #240]	@ (8008c74 <TIM_OC1_SetConfig+0x16c>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d119      	bne.n	8008bbc <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	68db      	ldr	r3, [r3, #12]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d008      	beq.n	8008ba2 <TIM_OC1_SetConfig+0x9a>
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	68db      	ldr	r3, [r3, #12]
 8008b94:	2b08      	cmp	r3, #8
 8008b96:	d004      	beq.n	8008ba2 <TIM_OC1_SetConfig+0x9a>
 8008b98:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 8008b9c:	4836      	ldr	r0, [pc, #216]	@ (8008c78 <TIM_OC1_SetConfig+0x170>)
 8008b9e:	f7f9 fa69 	bl	8002074 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	f023 0308 	bic.w	r3, r3, #8
 8008ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	68db      	ldr	r3, [r3, #12]
 8008bae:	697a      	ldr	r2, [r7, #20]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	f023 0304 	bic.w	r3, r3, #4
 8008bba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	4a29      	ldr	r2, [pc, #164]	@ (8008c64 <TIM_OC1_SetConfig+0x15c>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d00f      	beq.n	8008be4 <TIM_OC1_SetConfig+0xdc>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	4a28      	ldr	r2, [pc, #160]	@ (8008c68 <TIM_OC1_SetConfig+0x160>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d00b      	beq.n	8008be4 <TIM_OC1_SetConfig+0xdc>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	4a27      	ldr	r2, [pc, #156]	@ (8008c6c <TIM_OC1_SetConfig+0x164>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d007      	beq.n	8008be4 <TIM_OC1_SetConfig+0xdc>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	4a26      	ldr	r2, [pc, #152]	@ (8008c70 <TIM_OC1_SetConfig+0x168>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d003      	beq.n	8008be4 <TIM_OC1_SetConfig+0xdc>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4a25      	ldr	r2, [pc, #148]	@ (8008c74 <TIM_OC1_SetConfig+0x16c>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d12d      	bne.n	8008c40 <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	699b      	ldr	r3, [r3, #24]
 8008be8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bec:	d008      	beq.n	8008c00 <TIM_OC1_SetConfig+0xf8>
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	699b      	ldr	r3, [r3, #24]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d004      	beq.n	8008c00 <TIM_OC1_SetConfig+0xf8>
 8008bf6:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 8008bfa:	481f      	ldr	r0, [pc, #124]	@ (8008c78 <TIM_OC1_SetConfig+0x170>)
 8008bfc:	f7f9 fa3a 	bl	8002074 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	695b      	ldr	r3, [r3, #20]
 8008c04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c08:	d008      	beq.n	8008c1c <TIM_OC1_SetConfig+0x114>
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	695b      	ldr	r3, [r3, #20]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d004      	beq.n	8008c1c <TIM_OC1_SetConfig+0x114>
 8008c12:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 8008c16:	4818      	ldr	r0, [pc, #96]	@ (8008c78 <TIM_OC1_SetConfig+0x170>)
 8008c18:	f7f9 fa2c 	bl	8002074 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008c1c:	693b      	ldr	r3, [r7, #16]
 8008c1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	695b      	ldr	r3, [r3, #20]
 8008c30:	693a      	ldr	r2, [r7, #16]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	699b      	ldr	r3, [r3, #24]
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	693a      	ldr	r2, [r7, #16]
 8008c44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	68fa      	ldr	r2, [r7, #12]
 8008c4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	685a      	ldr	r2, [r3, #4]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	697a      	ldr	r2, [r7, #20]
 8008c58:	621a      	str	r2, [r3, #32]
}
 8008c5a:	bf00      	nop
 8008c5c:	3718      	adds	r7, #24
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
 8008c62:	bf00      	nop
 8008c64:	40012c00 	.word	0x40012c00
 8008c68:	40013400 	.word	0x40013400
 8008c6c:	40014000 	.word	0x40014000
 8008c70:	40014400 	.word	0x40014400
 8008c74:	40014800 	.word	0x40014800
 8008c78:	0800bf40 	.word	0x0800bf40

08008c7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b086      	sub	sp, #24
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6a1b      	ldr	r3, [r3, #32]
 8008c90:	f023 0210 	bic.w	r2, r3, #16
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	699b      	ldr	r3, [r3, #24]
 8008ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008caa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	021b      	lsls	r3, r3, #8
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	f023 0320 	bic.w	r3, r3, #32
 8008cca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	011b      	lsls	r3, r3, #4
 8008cd2:	697a      	ldr	r2, [r7, #20]
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a3b      	ldr	r2, [pc, #236]	@ (8008dc8 <TIM_OC2_SetConfig+0x14c>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d003      	beq.n	8008ce8 <TIM_OC2_SetConfig+0x6c>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4a3a      	ldr	r2, [pc, #232]	@ (8008dcc <TIM_OC2_SetConfig+0x150>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d11a      	bne.n	8008d1e <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	68db      	ldr	r3, [r3, #12]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d008      	beq.n	8008d02 <TIM_OC2_SetConfig+0x86>
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	2b08      	cmp	r3, #8
 8008cf6:	d004      	beq.n	8008d02 <TIM_OC2_SetConfig+0x86>
 8008cf8:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 8008cfc:	4834      	ldr	r0, [pc, #208]	@ (8008dd0 <TIM_OC2_SetConfig+0x154>)
 8008cfe:	f7f9 f9b9 	bl	8002074 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	68db      	ldr	r3, [r3, #12]
 8008d0e:	011b      	lsls	r3, r3, #4
 8008d10:	697a      	ldr	r2, [r7, #20]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4a29      	ldr	r2, [pc, #164]	@ (8008dc8 <TIM_OC2_SetConfig+0x14c>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d00f      	beq.n	8008d46 <TIM_OC2_SetConfig+0xca>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4a28      	ldr	r2, [pc, #160]	@ (8008dcc <TIM_OC2_SetConfig+0x150>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d00b      	beq.n	8008d46 <TIM_OC2_SetConfig+0xca>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	4a28      	ldr	r2, [pc, #160]	@ (8008dd4 <TIM_OC2_SetConfig+0x158>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d007      	beq.n	8008d46 <TIM_OC2_SetConfig+0xca>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	4a27      	ldr	r2, [pc, #156]	@ (8008dd8 <TIM_OC2_SetConfig+0x15c>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d003      	beq.n	8008d46 <TIM_OC2_SetConfig+0xca>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a26      	ldr	r2, [pc, #152]	@ (8008ddc <TIM_OC2_SetConfig+0x160>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d12f      	bne.n	8008da6 <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	699b      	ldr	r3, [r3, #24]
 8008d4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d4e:	d008      	beq.n	8008d62 <TIM_OC2_SetConfig+0xe6>
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	699b      	ldr	r3, [r3, #24]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d004      	beq.n	8008d62 <TIM_OC2_SetConfig+0xe6>
 8008d58:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 8008d5c:	481c      	ldr	r0, [pc, #112]	@ (8008dd0 <TIM_OC2_SetConfig+0x154>)
 8008d5e:	f7f9 f989 	bl	8002074 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	695b      	ldr	r3, [r3, #20]
 8008d66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d6a:	d008      	beq.n	8008d7e <TIM_OC2_SetConfig+0x102>
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	695b      	ldr	r3, [r3, #20]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d004      	beq.n	8008d7e <TIM_OC2_SetConfig+0x102>
 8008d74:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 8008d78:	4815      	ldr	r0, [pc, #84]	@ (8008dd0 <TIM_OC2_SetConfig+0x154>)
 8008d7a:	f7f9 f97b 	bl	8002074 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008d84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	695b      	ldr	r3, [r3, #20]
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	693a      	ldr	r2, [r7, #16]
 8008d96:	4313      	orrs	r3, r2
 8008d98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	699b      	ldr	r3, [r3, #24]
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	693a      	ldr	r2, [r7, #16]
 8008da2:	4313      	orrs	r3, r2
 8008da4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	693a      	ldr	r2, [r7, #16]
 8008daa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	68fa      	ldr	r2, [r7, #12]
 8008db0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	685a      	ldr	r2, [r3, #4]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	697a      	ldr	r2, [r7, #20]
 8008dbe:	621a      	str	r2, [r3, #32]
}
 8008dc0:	bf00      	nop
 8008dc2:	3718      	adds	r7, #24
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	40012c00 	.word	0x40012c00
 8008dcc:	40013400 	.word	0x40013400
 8008dd0:	0800bf40 	.word	0x0800bf40
 8008dd4:	40014000 	.word	0x40014000
 8008dd8:	40014400 	.word	0x40014400
 8008ddc:	40014800 	.word	0x40014800

08008de0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6a1b      	ldr	r3, [r3, #32]
 8008dee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6a1b      	ldr	r3, [r3, #32]
 8008df4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	69db      	ldr	r3, [r3, #28]
 8008e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f023 0303 	bic.w	r3, r3, #3
 8008e1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	4313      	orrs	r3, r2
 8008e24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008e2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	021b      	lsls	r3, r3, #8
 8008e34:	697a      	ldr	r2, [r7, #20]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4a3b      	ldr	r2, [pc, #236]	@ (8008f2c <TIM_OC3_SetConfig+0x14c>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d003      	beq.n	8008e4a <TIM_OC3_SetConfig+0x6a>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	4a3a      	ldr	r2, [pc, #232]	@ (8008f30 <TIM_OC3_SetConfig+0x150>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d11a      	bne.n	8008e80 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	68db      	ldr	r3, [r3, #12]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d008      	beq.n	8008e64 <TIM_OC3_SetConfig+0x84>
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	2b08      	cmp	r3, #8
 8008e58:	d004      	beq.n	8008e64 <TIM_OC3_SetConfig+0x84>
 8008e5a:	f641 4105 	movw	r1, #7173	@ 0x1c05
 8008e5e:	4835      	ldr	r0, [pc, #212]	@ (8008f34 <TIM_OC3_SetConfig+0x154>)
 8008e60:	f7f9 f908 	bl	8002074 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008e6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	021b      	lsls	r3, r3, #8
 8008e72:	697a      	ldr	r2, [r7, #20]
 8008e74:	4313      	orrs	r3, r2
 8008e76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008e7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	4a2a      	ldr	r2, [pc, #168]	@ (8008f2c <TIM_OC3_SetConfig+0x14c>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d00f      	beq.n	8008ea8 <TIM_OC3_SetConfig+0xc8>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	4a29      	ldr	r2, [pc, #164]	@ (8008f30 <TIM_OC3_SetConfig+0x150>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d00b      	beq.n	8008ea8 <TIM_OC3_SetConfig+0xc8>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	4a29      	ldr	r2, [pc, #164]	@ (8008f38 <TIM_OC3_SetConfig+0x158>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d007      	beq.n	8008ea8 <TIM_OC3_SetConfig+0xc8>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	4a28      	ldr	r2, [pc, #160]	@ (8008f3c <TIM_OC3_SetConfig+0x15c>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d003      	beq.n	8008ea8 <TIM_OC3_SetConfig+0xc8>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4a27      	ldr	r2, [pc, #156]	@ (8008f40 <TIM_OC3_SetConfig+0x160>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d12f      	bne.n	8008f08 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	699b      	ldr	r3, [r3, #24]
 8008eac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008eb0:	d008      	beq.n	8008ec4 <TIM_OC3_SetConfig+0xe4>
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	699b      	ldr	r3, [r3, #24]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d004      	beq.n	8008ec4 <TIM_OC3_SetConfig+0xe4>
 8008eba:	f641 4112 	movw	r1, #7186	@ 0x1c12
 8008ebe:	481d      	ldr	r0, [pc, #116]	@ (8008f34 <TIM_OC3_SetConfig+0x154>)
 8008ec0:	f7f9 f8d8 	bl	8002074 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	695b      	ldr	r3, [r3, #20]
 8008ec8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ecc:	d008      	beq.n	8008ee0 <TIM_OC3_SetConfig+0x100>
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	695b      	ldr	r3, [r3, #20]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d004      	beq.n	8008ee0 <TIM_OC3_SetConfig+0x100>
 8008ed6:	f641 4113 	movw	r1, #7187	@ 0x1c13
 8008eda:	4816      	ldr	r0, [pc, #88]	@ (8008f34 <TIM_OC3_SetConfig+0x154>)
 8008edc:	f7f9 f8ca 	bl	8002074 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ee6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008eee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	695b      	ldr	r3, [r3, #20]
 8008ef4:	011b      	lsls	r3, r3, #4
 8008ef6:	693a      	ldr	r2, [r7, #16]
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	699b      	ldr	r3, [r3, #24]
 8008f00:	011b      	lsls	r3, r3, #4
 8008f02:	693a      	ldr	r2, [r7, #16]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	693a      	ldr	r2, [r7, #16]
 8008f0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	68fa      	ldr	r2, [r7, #12]
 8008f12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	685a      	ldr	r2, [r3, #4]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	697a      	ldr	r2, [r7, #20]
 8008f20:	621a      	str	r2, [r3, #32]
}
 8008f22:	bf00      	nop
 8008f24:	3718      	adds	r7, #24
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	40012c00 	.word	0x40012c00
 8008f30:	40013400 	.word	0x40013400
 8008f34:	0800bf40 	.word	0x0800bf40
 8008f38:	40014000 	.word	0x40014000
 8008f3c:	40014400 	.word	0x40014400
 8008f40:	40014800 	.word	0x40014800

08008f44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b086      	sub	sp, #24
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6a1b      	ldr	r3, [r3, #32]
 8008f52:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6a1b      	ldr	r3, [r3, #32]
 8008f58:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	69db      	ldr	r3, [r3, #28]
 8008f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	021b      	lsls	r3, r3, #8
 8008f86:	68fa      	ldr	r2, [r7, #12]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008f92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	031b      	lsls	r3, r3, #12
 8008f9a:	693a      	ldr	r2, [r7, #16]
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4a1e      	ldr	r2, [pc, #120]	@ (800901c <TIM_OC4_SetConfig+0xd8>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d00f      	beq.n	8008fc8 <TIM_OC4_SetConfig+0x84>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	4a1d      	ldr	r2, [pc, #116]	@ (8009020 <TIM_OC4_SetConfig+0xdc>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d00b      	beq.n	8008fc8 <TIM_OC4_SetConfig+0x84>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8009024 <TIM_OC4_SetConfig+0xe0>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d007      	beq.n	8008fc8 <TIM_OC4_SetConfig+0x84>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	4a1b      	ldr	r2, [pc, #108]	@ (8009028 <TIM_OC4_SetConfig+0xe4>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d003      	beq.n	8008fc8 <TIM_OC4_SetConfig+0x84>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	4a1a      	ldr	r2, [pc, #104]	@ (800902c <TIM_OC4_SetConfig+0xe8>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d117      	bne.n	8008ff8 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	695b      	ldr	r3, [r3, #20]
 8008fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fd0:	d008      	beq.n	8008fe4 <TIM_OC4_SetConfig+0xa0>
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	695b      	ldr	r3, [r3, #20]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d004      	beq.n	8008fe4 <TIM_OC4_SetConfig+0xa0>
 8008fda:	f641 4152 	movw	r1, #7250	@ 0x1c52
 8008fde:	4814      	ldr	r0, [pc, #80]	@ (8009030 <TIM_OC4_SetConfig+0xec>)
 8008fe0:	f7f9 f848 	bl	8002074 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008fea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	695b      	ldr	r3, [r3, #20]
 8008ff0:	019b      	lsls	r3, r3, #6
 8008ff2:	697a      	ldr	r2, [r7, #20]
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	697a      	ldr	r2, [r7, #20]
 8008ffc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	685a      	ldr	r2, [r3, #4]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	693a      	ldr	r2, [r7, #16]
 8009010:	621a      	str	r2, [r3, #32]
}
 8009012:	bf00      	nop
 8009014:	3718      	adds	r7, #24
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop
 800901c:	40012c00 	.word	0x40012c00
 8009020:	40013400 	.word	0x40013400
 8009024:	40014000 	.word	0x40014000
 8009028:	40014400 	.word	0x40014400
 800902c:	40014800 	.word	0x40014800
 8009030:	0800bf40 	.word	0x0800bf40

08009034 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009034:	b480      	push	{r7}
 8009036:	b087      	sub	sp, #28
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6a1b      	ldr	r3, [r3, #32]
 8009048:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800905a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009066:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	68fa      	ldr	r2, [r7, #12]
 800906e:	4313      	orrs	r3, r2
 8009070:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009078:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	041b      	lsls	r3, r3, #16
 8009080:	693a      	ldr	r2, [r7, #16]
 8009082:	4313      	orrs	r3, r2
 8009084:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	4a17      	ldr	r2, [pc, #92]	@ (80090e8 <TIM_OC5_SetConfig+0xb4>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d00f      	beq.n	80090ae <TIM_OC5_SetConfig+0x7a>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	4a16      	ldr	r2, [pc, #88]	@ (80090ec <TIM_OC5_SetConfig+0xb8>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d00b      	beq.n	80090ae <TIM_OC5_SetConfig+0x7a>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	4a15      	ldr	r2, [pc, #84]	@ (80090f0 <TIM_OC5_SetConfig+0xbc>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d007      	beq.n	80090ae <TIM_OC5_SetConfig+0x7a>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	4a14      	ldr	r2, [pc, #80]	@ (80090f4 <TIM_OC5_SetConfig+0xc0>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d003      	beq.n	80090ae <TIM_OC5_SetConfig+0x7a>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	4a13      	ldr	r2, [pc, #76]	@ (80090f8 <TIM_OC5_SetConfig+0xc4>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d109      	bne.n	80090c2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	695b      	ldr	r3, [r3, #20]
 80090ba:	021b      	lsls	r3, r3, #8
 80090bc:	697a      	ldr	r2, [r7, #20]
 80090be:	4313      	orrs	r3, r2
 80090c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	697a      	ldr	r2, [r7, #20]
 80090c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	68fa      	ldr	r2, [r7, #12]
 80090cc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685a      	ldr	r2, [r3, #4]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	693a      	ldr	r2, [r7, #16]
 80090da:	621a      	str	r2, [r3, #32]
}
 80090dc:	bf00      	nop
 80090de:	371c      	adds	r7, #28
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr
 80090e8:	40012c00 	.word	0x40012c00
 80090ec:	40013400 	.word	0x40013400
 80090f0:	40014000 	.word	0x40014000
 80090f4:	40014400 	.word	0x40014400
 80090f8:	40014800 	.word	0x40014800

080090fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b087      	sub	sp, #28
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6a1b      	ldr	r3, [r3, #32]
 800910a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6a1b      	ldr	r3, [r3, #32]
 8009110:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800912a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800912e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	021b      	lsls	r3, r3, #8
 8009136:	68fa      	ldr	r2, [r7, #12]
 8009138:	4313      	orrs	r3, r2
 800913a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009142:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	051b      	lsls	r3, r3, #20
 800914a:	693a      	ldr	r2, [r7, #16]
 800914c:	4313      	orrs	r3, r2
 800914e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4a18      	ldr	r2, [pc, #96]	@ (80091b4 <TIM_OC6_SetConfig+0xb8>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d00f      	beq.n	8009178 <TIM_OC6_SetConfig+0x7c>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a17      	ldr	r2, [pc, #92]	@ (80091b8 <TIM_OC6_SetConfig+0xbc>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d00b      	beq.n	8009178 <TIM_OC6_SetConfig+0x7c>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	4a16      	ldr	r2, [pc, #88]	@ (80091bc <TIM_OC6_SetConfig+0xc0>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d007      	beq.n	8009178 <TIM_OC6_SetConfig+0x7c>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	4a15      	ldr	r2, [pc, #84]	@ (80091c0 <TIM_OC6_SetConfig+0xc4>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d003      	beq.n	8009178 <TIM_OC6_SetConfig+0x7c>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	4a14      	ldr	r2, [pc, #80]	@ (80091c4 <TIM_OC6_SetConfig+0xc8>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d109      	bne.n	800918c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800917e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	029b      	lsls	r3, r3, #10
 8009186:	697a      	ldr	r2, [r7, #20]
 8009188:	4313      	orrs	r3, r2
 800918a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	697a      	ldr	r2, [r7, #20]
 8009190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	685a      	ldr	r2, [r3, #4]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	693a      	ldr	r2, [r7, #16]
 80091a4:	621a      	str	r2, [r3, #32]
}
 80091a6:	bf00      	nop
 80091a8:	371c      	adds	r7, #28
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr
 80091b2:	bf00      	nop
 80091b4:	40012c00 	.word	0x40012c00
 80091b8:	40013400 	.word	0x40013400
 80091bc:	40014000 	.word	0x40014000
 80091c0:	40014400 	.word	0x40014400
 80091c4:	40014800 	.word	0x40014800

080091c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b087      	sub	sp, #28
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	60f8      	str	r0, [r7, #12]
 80091d0:	60b9      	str	r1, [r7, #8]
 80091d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6a1b      	ldr	r3, [r3, #32]
 80091d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	f023 0201 	bic.w	r2, r3, #1
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	699b      	ldr	r3, [r3, #24]
 80091ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80091f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	011b      	lsls	r3, r3, #4
 80091f8:	693a      	ldr	r2, [r7, #16]
 80091fa:	4313      	orrs	r3, r2
 80091fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	f023 030a 	bic.w	r3, r3, #10
 8009204:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009206:	697a      	ldr	r2, [r7, #20]
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	4313      	orrs	r3, r2
 800920c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	693a      	ldr	r2, [r7, #16]
 8009212:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	697a      	ldr	r2, [r7, #20]
 8009218:	621a      	str	r2, [r3, #32]
}
 800921a:	bf00      	nop
 800921c:	371c      	adds	r7, #28
 800921e:	46bd      	mov	sp, r7
 8009220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009224:	4770      	bx	lr

08009226 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009226:	b480      	push	{r7}
 8009228:	b087      	sub	sp, #28
 800922a:	af00      	add	r7, sp, #0
 800922c:	60f8      	str	r0, [r7, #12]
 800922e:	60b9      	str	r1, [r7, #8]
 8009230:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6a1b      	ldr	r3, [r3, #32]
 8009236:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	6a1b      	ldr	r3, [r3, #32]
 800923c:	f023 0210 	bic.w	r2, r3, #16
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	699b      	ldr	r3, [r3, #24]
 8009248:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009250:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	031b      	lsls	r3, r3, #12
 8009256:	693a      	ldr	r2, [r7, #16]
 8009258:	4313      	orrs	r3, r2
 800925a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009262:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	011b      	lsls	r3, r3, #4
 8009268:	697a      	ldr	r2, [r7, #20]
 800926a:	4313      	orrs	r3, r2
 800926c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	693a      	ldr	r2, [r7, #16]
 8009272:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	621a      	str	r2, [r3, #32]
}
 800927a:	bf00      	nop
 800927c:	371c      	adds	r7, #28
 800927e:	46bd      	mov	sp, r7
 8009280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009284:	4770      	bx	lr

08009286 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009286:	b480      	push	{r7}
 8009288:	b085      	sub	sp, #20
 800928a:	af00      	add	r7, sp, #0
 800928c:	6078      	str	r0, [r7, #4]
 800928e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800929c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800929e:	683a      	ldr	r2, [r7, #0]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	4313      	orrs	r3, r2
 80092a4:	f043 0307 	orr.w	r3, r3, #7
 80092a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	68fa      	ldr	r2, [r7, #12]
 80092ae:	609a      	str	r2, [r3, #8]
}
 80092b0:	bf00      	nop
 80092b2:	3714      	adds	r7, #20
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80092bc:	b480      	push	{r7}
 80092be:	b087      	sub	sp, #28
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	60f8      	str	r0, [r7, #12]
 80092c4:	60b9      	str	r1, [r7, #8]
 80092c6:	607a      	str	r2, [r7, #4]
 80092c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80092d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	021a      	lsls	r2, r3, #8
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	431a      	orrs	r2, r3
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	4313      	orrs	r3, r2
 80092e4:	697a      	ldr	r2, [r7, #20]
 80092e6:	4313      	orrs	r3, r2
 80092e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	697a      	ldr	r2, [r7, #20]
 80092ee:	609a      	str	r2, [r3, #8]
}
 80092f0:	bf00      	nop
 80092f2:	371c      	adds	r7, #28
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b086      	sub	sp, #24
 8009300:	af00      	add	r7, sp, #0
 8009302:	60f8      	str	r0, [r7, #12]
 8009304:	60b9      	str	r1, [r7, #8]
 8009306:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	4a2f      	ldr	r2, [pc, #188]	@ (80093c8 <TIM_CCxChannelCmd+0xcc>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d024      	beq.n	800935a <TIM_CCxChannelCmd+0x5e>
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009316:	d020      	beq.n	800935a <TIM_CCxChannelCmd+0x5e>
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	4a2c      	ldr	r2, [pc, #176]	@ (80093cc <TIM_CCxChannelCmd+0xd0>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d01c      	beq.n	800935a <TIM_CCxChannelCmd+0x5e>
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	4a2b      	ldr	r2, [pc, #172]	@ (80093d0 <TIM_CCxChannelCmd+0xd4>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d018      	beq.n	800935a <TIM_CCxChannelCmd+0x5e>
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	4a2a      	ldr	r2, [pc, #168]	@ (80093d4 <TIM_CCxChannelCmd+0xd8>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d014      	beq.n	800935a <TIM_CCxChannelCmd+0x5e>
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	4a29      	ldr	r2, [pc, #164]	@ (80093d8 <TIM_CCxChannelCmd+0xdc>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d010      	beq.n	800935a <TIM_CCxChannelCmd+0x5e>
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	4a28      	ldr	r2, [pc, #160]	@ (80093dc <TIM_CCxChannelCmd+0xe0>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d00c      	beq.n	800935a <TIM_CCxChannelCmd+0x5e>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	4a27      	ldr	r2, [pc, #156]	@ (80093e0 <TIM_CCxChannelCmd+0xe4>)
 8009344:	4293      	cmp	r3, r2
 8009346:	d008      	beq.n	800935a <TIM_CCxChannelCmd+0x5e>
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	4a26      	ldr	r2, [pc, #152]	@ (80093e4 <TIM_CCxChannelCmd+0xe8>)
 800934c:	4293      	cmp	r3, r2
 800934e:	d004      	beq.n	800935a <TIM_CCxChannelCmd+0x5e>
 8009350:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 8009354:	4824      	ldr	r0, [pc, #144]	@ (80093e8 <TIM_CCxChannelCmd+0xec>)
 8009356:	f7f8 fe8d 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d016      	beq.n	800938e <TIM_CCxChannelCmd+0x92>
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	2b04      	cmp	r3, #4
 8009364:	d013      	beq.n	800938e <TIM_CCxChannelCmd+0x92>
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	2b08      	cmp	r3, #8
 800936a:	d010      	beq.n	800938e <TIM_CCxChannelCmd+0x92>
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	2b0c      	cmp	r3, #12
 8009370:	d00d      	beq.n	800938e <TIM_CCxChannelCmd+0x92>
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	2b10      	cmp	r3, #16
 8009376:	d00a      	beq.n	800938e <TIM_CCxChannelCmd+0x92>
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	2b14      	cmp	r3, #20
 800937c:	d007      	beq.n	800938e <TIM_CCxChannelCmd+0x92>
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	2b3c      	cmp	r3, #60	@ 0x3c
 8009382:	d004      	beq.n	800938e <TIM_CCxChannelCmd+0x92>
 8009384:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 8009388:	4817      	ldr	r0, [pc, #92]	@ (80093e8 <TIM_CCxChannelCmd+0xec>)
 800938a:	f7f8 fe73 	bl	8002074 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	f003 031f 	and.w	r3, r3, #31
 8009394:	2201      	movs	r2, #1
 8009396:	fa02 f303 	lsl.w	r3, r2, r3
 800939a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	6a1a      	ldr	r2, [r3, #32]
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	43db      	mvns	r3, r3
 80093a4:	401a      	ands	r2, r3
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	6a1a      	ldr	r2, [r3, #32]
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	f003 031f 	and.w	r3, r3, #31
 80093b4:	6879      	ldr	r1, [r7, #4]
 80093b6:	fa01 f303 	lsl.w	r3, r1, r3
 80093ba:	431a      	orrs	r2, r3
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	621a      	str	r2, [r3, #32]
}
 80093c0:	bf00      	nop
 80093c2:	3718      	adds	r7, #24
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}
 80093c8:	40012c00 	.word	0x40012c00
 80093cc:	40000400 	.word	0x40000400
 80093d0:	40000800 	.word	0x40000800
 80093d4:	40000c00 	.word	0x40000c00
 80093d8:	40013400 	.word	0x40013400
 80093dc:	40014000 	.word	0x40014000
 80093e0:	40014400 	.word	0x40014400
 80093e4:	40014800 	.word	0x40014800
 80093e8:	0800bf40 	.word	0x0800bf40

080093ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b084      	sub	sp, #16
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a34      	ldr	r2, [pc, #208]	@ (80094cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d02c      	beq.n	800945a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009408:	d027      	beq.n	800945a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a30      	ldr	r2, [pc, #192]	@ (80094d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d022      	beq.n	800945a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a2e      	ldr	r2, [pc, #184]	@ (80094d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d01d      	beq.n	800945a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a2d      	ldr	r2, [pc, #180]	@ (80094d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d018      	beq.n	800945a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4a2b      	ldr	r2, [pc, #172]	@ (80094dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d013      	beq.n	800945a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a2a      	ldr	r2, [pc, #168]	@ (80094e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d00e      	beq.n	800945a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a28      	ldr	r2, [pc, #160]	@ (80094e4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d009      	beq.n	800945a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a27      	ldr	r2, [pc, #156]	@ (80094e8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d004      	beq.n	800945a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009450:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 8009454:	4825      	ldr	r0, [pc, #148]	@ (80094ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009456:	f7f8 fe0d 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d020      	beq.n	80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2b10      	cmp	r3, #16
 8009468:	d01c      	beq.n	80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	2b20      	cmp	r3, #32
 8009470:	d018      	beq.n	80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	2b30      	cmp	r3, #48	@ 0x30
 8009478:	d014      	beq.n	80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2b40      	cmp	r3, #64	@ 0x40
 8009480:	d010      	beq.n	80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	2b50      	cmp	r3, #80	@ 0x50
 8009488:	d00c      	beq.n	80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	2b60      	cmp	r3, #96	@ 0x60
 8009490:	d008      	beq.n	80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	2b70      	cmp	r3, #112	@ 0x70
 8009498:	d004      	beq.n	80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800949a:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800949e:	4813      	ldr	r0, [pc, #76]	@ (80094ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80094a0:	f7f8 fde8 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	2b80      	cmp	r3, #128	@ 0x80
 80094aa:	d008      	beq.n	80094be <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	689b      	ldr	r3, [r3, #8]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d004      	beq.n	80094be <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 80094b4:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 80094b8:	480c      	ldr	r0, [pc, #48]	@ (80094ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80094ba:	f7f8 fddb 	bl	8002074 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	d113      	bne.n	80094f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 80094c8:	2302      	movs	r3, #2
 80094ca:	e0d3      	b.n	8009674 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 80094cc:	40012c00 	.word	0x40012c00
 80094d0:	40000400 	.word	0x40000400
 80094d4:	40000800 	.word	0x40000800
 80094d8:	40000c00 	.word	0x40000c00
 80094dc:	40001000 	.word	0x40001000
 80094e0:	40001400 	.word	0x40001400
 80094e4:	40013400 	.word	0x40013400
 80094e8:	40014000 	.word	0x40014000
 80094ec:	0800bf78 	.word	0x0800bf78
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2201      	movs	r2, #1
 80094f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2202      	movs	r2, #2
 80094fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	689b      	ldr	r3, [r3, #8]
 800950e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4a59      	ldr	r2, [pc, #356]	@ (800967c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d004      	beq.n	8009524 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a58      	ldr	r2, [pc, #352]	@ (8009680 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d161      	bne.n	80095e8 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	685b      	ldr	r3, [r3, #4]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d054      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009534:	d04f      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800953e:	d04a      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	685b      	ldr	r3, [r3, #4]
 8009544:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009548:	d045      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009552:	d040      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800955c:	d03b      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	685b      	ldr	r3, [r3, #4]
 8009562:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009566:	d036      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009570:	d031      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800957a:	d02c      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009584:	d027      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800958e:	d022      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009598:	d01d      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 80095a2:	d018      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80095ac:	d013      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 80095b6:	d00e      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	685b      	ldr	r3, [r3, #4]
 80095bc:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 80095c0:	d009      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 80095ca:	d004      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80095cc:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 80095d0:	482c      	ldr	r0, [pc, #176]	@ (8009684 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 80095d2:	f7f8 fd4f 	bl	8002074 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80095dc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	68fa      	ldr	r2, [r7, #12]
 80095f6:	4313      	orrs	r3, r2
 80095f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	68fa      	ldr	r2, [r7, #12]
 8009600:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a1d      	ldr	r2, [pc, #116]	@ (800967c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d01d      	beq.n	8009648 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009614:	d018      	beq.n	8009648 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4a1b      	ldr	r2, [pc, #108]	@ (8009688 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800961c:	4293      	cmp	r3, r2
 800961e:	d013      	beq.n	8009648 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4a19      	ldr	r2, [pc, #100]	@ (800968c <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8009626:	4293      	cmp	r3, r2
 8009628:	d00e      	beq.n	8009648 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a18      	ldr	r2, [pc, #96]	@ (8009690 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d009      	beq.n	8009648 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4a11      	ldr	r2, [pc, #68]	@ (8009680 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d004      	beq.n	8009648 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4a14      	ldr	r2, [pc, #80]	@ (8009694 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d10c      	bne.n	8009662 <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800964e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	68ba      	ldr	r2, [r7, #8]
 8009656:	4313      	orrs	r3, r2
 8009658:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	68ba      	ldr	r2, [r7, #8]
 8009660:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2201      	movs	r2, #1
 8009666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2200      	movs	r2, #0
 800966e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3710      	adds	r7, #16
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}
 800967c:	40012c00 	.word	0x40012c00
 8009680:	40013400 	.word	0x40013400
 8009684:	0800bf78 	.word	0x0800bf78
 8009688:	40000400 	.word	0x40000400
 800968c:	40000800 	.word	0x40000800
 8009690:	40000c00 	.word	0x40000c00
 8009694:	40014000 	.word	0x40014000

08009698 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b084      	sub	sp, #16
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80096a2:	2300      	movs	r3, #0
 80096a4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a91      	ldr	r2, [pc, #580]	@ (80098f0 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d018      	beq.n	80096e2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4a8f      	ldr	r2, [pc, #572]	@ (80098f4 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d013      	beq.n	80096e2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	4a8e      	ldr	r2, [pc, #568]	@ (80098f8 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d00e      	beq.n	80096e2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4a8c      	ldr	r2, [pc, #560]	@ (80098fc <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d009      	beq.n	80096e2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	4a8b      	ldr	r2, [pc, #556]	@ (8009900 <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d004      	beq.n	80096e2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 80096d8:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 80096dc:	4889      	ldr	r0, [pc, #548]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 80096de:	f7f8 fcc9 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096ea:	d008      	beq.n	80096fe <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d004      	beq.n	80096fe <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 80096f4:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 80096f8:	4882      	ldr	r0, [pc, #520]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 80096fa:	f7f8 fcbb 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009706:	d008      	beq.n	800971a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d004      	beq.n	800971a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8009710:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 8009714:	487b      	ldr	r0, [pc, #492]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009716:	f7f8 fcad 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d013      	beq.n	800974a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800972a:	d00e      	beq.n	800974a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009734:	d009      	beq.n	800974a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	689b      	ldr	r3, [r3, #8]
 800973a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800973e:	d004      	beq.n	800974a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8009740:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 8009744:	486f      	ldr	r0, [pc, #444]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009746:	f7f8 fc95 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	68db      	ldr	r3, [r3, #12]
 800974e:	2bff      	cmp	r3, #255	@ 0xff
 8009750:	d904      	bls.n	800975c <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 8009752:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 8009756:	486b      	ldr	r0, [pc, #428]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009758:	f7f8 fc8c 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	691b      	ldr	r3, [r3, #16]
 8009760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009764:	d008      	beq.n	8009778 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	691b      	ldr	r3, [r3, #16]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d004      	beq.n	8009778 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800976e:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 8009772:	4864      	ldr	r0, [pc, #400]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009774:	f7f8 fc7e 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	695b      	ldr	r3, [r3, #20]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d009      	beq.n	8009794 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	695b      	ldr	r3, [r3, #20]
 8009784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009788:	d004      	beq.n	8009794 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800978a:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800978e:	485d      	ldr	r0, [pc, #372]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009790:	f7f8 fc70 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	699b      	ldr	r3, [r3, #24]
 8009798:	2b0f      	cmp	r3, #15
 800979a:	d904      	bls.n	80097a6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800979c:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 80097a0:	4858      	ldr	r0, [pc, #352]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 80097a2:	f7f8 fc67 	bl	8002074 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80097ae:	d008      	beq.n	80097c2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d004      	beq.n	80097c2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80097b8:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 80097bc:	4851      	ldr	r0, [pc, #324]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 80097be:	f7f8 fc59 	bl	8002074 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d101      	bne.n	80097d0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 80097cc:	2302      	movs	r3, #2
 80097ce:	e08a      	b.n	80098e6 <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2201      	movs	r2, #1
 80097d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	4313      	orrs	r3, r2
 80097e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	4313      	orrs	r3, r2
 80097f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	4313      	orrs	r3, r2
 8009800:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4313      	orrs	r3, r2
 800980e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	691b      	ldr	r3, [r3, #16]
 800981a:	4313      	orrs	r3, r2
 800981c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	695b      	ldr	r3, [r3, #20]
 8009828:	4313      	orrs	r3, r2
 800982a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009836:	4313      	orrs	r3, r2
 8009838:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	699b      	ldr	r3, [r3, #24]
 8009844:	041b      	lsls	r3, r3, #16
 8009846:	4313      	orrs	r3, r2
 8009848:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a28      	ldr	r2, [pc, #160]	@ (80098f0 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d004      	beq.n	800985e <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a26      	ldr	r2, [pc, #152]	@ (80098f4 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d13a      	bne.n	80098d4 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	69db      	ldr	r3, [r3, #28]
 8009862:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009866:	d008      	beq.n	800987a <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	69db      	ldr	r3, [r3, #28]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d004      	beq.n	800987a <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 8009870:	f640 0112 	movw	r1, #2066	@ 0x812
 8009874:	4823      	ldr	r0, [pc, #140]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009876:	f7f8 fbfd 	bl	8002074 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	6a1b      	ldr	r3, [r3, #32]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d009      	beq.n	8009896 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	6a1b      	ldr	r3, [r3, #32]
 8009886:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800988a:	d004      	beq.n	8009896 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800988c:	f640 0113 	movw	r1, #2067	@ 0x813
 8009890:	481c      	ldr	r0, [pc, #112]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009892:	f7f8 fbef 	bl	8002074 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800989a:	2b0f      	cmp	r3, #15
 800989c:	d904      	bls.n	80098a8 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800989e:	f640 0114 	movw	r1, #2068	@ 0x814
 80098a2:	4818      	ldr	r0, [pc, #96]	@ (8009904 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 80098a4:	f7f8 fbe6 	bl	8002074 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098b2:	051b      	lsls	r3, r3, #20
 80098b4:	4313      	orrs	r3, r2
 80098b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	69db      	ldr	r3, [r3, #28]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	6a1b      	ldr	r3, [r3, #32]
 80098d0:	4313      	orrs	r3, r2
 80098d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2200      	movs	r2, #0
 80098e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80098e4:	2300      	movs	r3, #0
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3710      	adds	r7, #16
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	40012c00 	.word	0x40012c00
 80098f4:	40013400 	.word	0x40013400
 80098f8:	40014000 	.word	0x40014000
 80098fc:	40014400 	.word	0x40014400
 8009900:	40014800 	.word	0x40014800
 8009904:	0800bf78 	.word	0x0800bf78

08009908 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009908:	b480      	push	{r7}
 800990a:	b083      	sub	sp, #12
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009910:	bf00      	nop
 8009912:	370c      	adds	r7, #12
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr

0800991c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800991c:	b480      	push	{r7}
 800991e:	b083      	sub	sp, #12
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009924:	bf00      	nop
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009938:	bf00      	nop
 800993a:	370c      	adds	r7, #12
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b082      	sub	sp, #8
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d101      	bne.n	8009956 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009952:	2301      	movs	r3, #1
 8009954:	e08b      	b.n	8009a6e <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	699b      	ldr	r3, [r3, #24]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d023      	beq.n	80099a6 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a45      	ldr	r2, [pc, #276]	@ (8009a78 <HAL_UART_Init+0x134>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d041      	beq.n	80099ec <HAL_UART_Init+0xa8>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a43      	ldr	r2, [pc, #268]	@ (8009a7c <HAL_UART_Init+0x138>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d03c      	beq.n	80099ec <HAL_UART_Init+0xa8>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a42      	ldr	r2, [pc, #264]	@ (8009a80 <HAL_UART_Init+0x13c>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d037      	beq.n	80099ec <HAL_UART_Init+0xa8>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a40      	ldr	r2, [pc, #256]	@ (8009a84 <HAL_UART_Init+0x140>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d032      	beq.n	80099ec <HAL_UART_Init+0xa8>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a3f      	ldr	r2, [pc, #252]	@ (8009a88 <HAL_UART_Init+0x144>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d02d      	beq.n	80099ec <HAL_UART_Init+0xa8>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a3d      	ldr	r2, [pc, #244]	@ (8009a8c <HAL_UART_Init+0x148>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d028      	beq.n	80099ec <HAL_UART_Init+0xa8>
 800999a:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800999e:	483c      	ldr	r0, [pc, #240]	@ (8009a90 <HAL_UART_Init+0x14c>)
 80099a0:	f7f8 fb68 	bl	8002074 <assert_failed>
 80099a4:	e022      	b.n	80099ec <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	4a33      	ldr	r2, [pc, #204]	@ (8009a78 <HAL_UART_Init+0x134>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d01d      	beq.n	80099ec <HAL_UART_Init+0xa8>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	4a31      	ldr	r2, [pc, #196]	@ (8009a7c <HAL_UART_Init+0x138>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d018      	beq.n	80099ec <HAL_UART_Init+0xa8>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	4a30      	ldr	r2, [pc, #192]	@ (8009a80 <HAL_UART_Init+0x13c>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d013      	beq.n	80099ec <HAL_UART_Init+0xa8>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4a2e      	ldr	r2, [pc, #184]	@ (8009a84 <HAL_UART_Init+0x140>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d00e      	beq.n	80099ec <HAL_UART_Init+0xa8>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4a2d      	ldr	r2, [pc, #180]	@ (8009a88 <HAL_UART_Init+0x144>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d009      	beq.n	80099ec <HAL_UART_Init+0xa8>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4a2b      	ldr	r2, [pc, #172]	@ (8009a8c <HAL_UART_Init+0x148>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d004      	beq.n	80099ec <HAL_UART_Init+0xa8>
 80099e2:	f240 1157 	movw	r1, #343	@ 0x157
 80099e6:	482a      	ldr	r0, [pc, #168]	@ (8009a90 <HAL_UART_Init+0x14c>)
 80099e8:	f7f8 fb44 	bl	8002074 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d106      	bne.n	8009a02 <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2200      	movs	r2, #0
 80099f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f7f9 f90b 	bl	8002c18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2224      	movs	r2, #36	@ 0x24
 8009a06:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	681a      	ldr	r2, [r3, #0]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f022 0201 	bic.w	r2, r2, #1
 8009a16:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d002      	beq.n	8009a26 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 fc1f 	bl	800a264 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 f8be 	bl	8009ba8 <UART_SetConfig>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d101      	bne.n	8009a36 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 8009a32:	2301      	movs	r3, #1
 8009a34:	e01b      	b.n	8009a6e <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	685a      	ldr	r2, [r3, #4]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	689a      	ldr	r2, [r3, #8]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a54:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	681a      	ldr	r2, [r3, #0]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f042 0201 	orr.w	r2, r2, #1
 8009a64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 fd5c 	bl	800a524 <UART_CheckIdleState>
 8009a6c:	4603      	mov	r3, r0
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3708      	adds	r7, #8
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}
 8009a76:	bf00      	nop
 8009a78:	40013800 	.word	0x40013800
 8009a7c:	40004400 	.word	0x40004400
 8009a80:	40004800 	.word	0x40004800
 8009a84:	40004c00 	.word	0x40004c00
 8009a88:	40005000 	.word	0x40005000
 8009a8c:	40008000 	.word	0x40008000
 8009a90:	0800bfb4 	.word	0x0800bfb4

08009a94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b08a      	sub	sp, #40	@ 0x28
 8009a98:	af02      	add	r7, sp, #8
 8009a9a:	60f8      	str	r0, [r7, #12]
 8009a9c:	60b9      	str	r1, [r7, #8]
 8009a9e:	603b      	str	r3, [r7, #0]
 8009aa0:	4613      	mov	r3, r2
 8009aa2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009aa8:	2b20      	cmp	r3, #32
 8009aaa:	d177      	bne.n	8009b9c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d002      	beq.n	8009ab8 <HAL_UART_Transmit+0x24>
 8009ab2:	88fb      	ldrh	r3, [r7, #6]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d101      	bne.n	8009abc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009ab8:	2301      	movs	r3, #1
 8009aba:	e070      	b.n	8009b9e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2221      	movs	r2, #33	@ 0x21
 8009ac8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009aca:	f7f9 f995 	bl	8002df8 <HAL_GetTick>
 8009ace:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	88fa      	ldrh	r2, [r7, #6]
 8009ad4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	88fa      	ldrh	r2, [r7, #6]
 8009adc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	689b      	ldr	r3, [r3, #8]
 8009ae4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ae8:	d108      	bne.n	8009afc <HAL_UART_Transmit+0x68>
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	691b      	ldr	r3, [r3, #16]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d104      	bne.n	8009afc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009af2:	2300      	movs	r3, #0
 8009af4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	61bb      	str	r3, [r7, #24]
 8009afa:	e003      	b.n	8009b04 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b00:	2300      	movs	r3, #0
 8009b02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009b04:	e02f      	b.n	8009b66 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	9300      	str	r3, [sp, #0]
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	2180      	movs	r1, #128	@ 0x80
 8009b10:	68f8      	ldr	r0, [r7, #12]
 8009b12:	f000 fdaf 	bl	800a674 <UART_WaitOnFlagUntilTimeout>
 8009b16:	4603      	mov	r3, r0
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d004      	beq.n	8009b26 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2220      	movs	r2, #32
 8009b20:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009b22:	2303      	movs	r3, #3
 8009b24:	e03b      	b.n	8009b9e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d10b      	bne.n	8009b44 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	881a      	ldrh	r2, [r3, #0]
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b38:	b292      	uxth	r2, r2
 8009b3a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	3302      	adds	r3, #2
 8009b40:	61bb      	str	r3, [r7, #24]
 8009b42:	e007      	b.n	8009b54 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b44:	69fb      	ldr	r3, [r7, #28]
 8009b46:	781a      	ldrb	r2, [r3, #0]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	3301      	adds	r3, #1
 8009b52:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	3b01      	subs	r3, #1
 8009b5e:	b29a      	uxth	r2, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d1c9      	bne.n	8009b06 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	9300      	str	r3, [sp, #0]
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	2200      	movs	r2, #0
 8009b7a:	2140      	movs	r1, #64	@ 0x40
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f000 fd79 	bl	800a674 <UART_WaitOnFlagUntilTimeout>
 8009b82:	4603      	mov	r3, r0
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d004      	beq.n	8009b92 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2220      	movs	r2, #32
 8009b8c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009b8e:	2303      	movs	r3, #3
 8009b90:	e005      	b.n	8009b9e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	2220      	movs	r2, #32
 8009b96:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	e000      	b.n	8009b9e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009b9c:	2302      	movs	r3, #2
  }
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3720      	adds	r7, #32
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}
	...

08009ba8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009bac:	b08a      	sub	sp, #40	@ 0x28
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	685b      	ldr	r3, [r3, #4]
 8009bbc:	4a9e      	ldr	r2, [pc, #632]	@ (8009e38 <UART_SetConfig+0x290>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d904      	bls.n	8009bcc <UART_SetConfig+0x24>
 8009bc2:	f640 4158 	movw	r1, #3160	@ 0xc58
 8009bc6:	489d      	ldr	r0, [pc, #628]	@ (8009e3c <UART_SetConfig+0x294>)
 8009bc8:	f7f8 fa54 	bl	8002074 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	689b      	ldr	r3, [r3, #8]
 8009bd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009bd4:	d00d      	beq.n	8009bf2 <UART_SetConfig+0x4a>
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	689b      	ldr	r3, [r3, #8]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d009      	beq.n	8009bf2 <UART_SetConfig+0x4a>
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009be6:	d004      	beq.n	8009bf2 <UART_SetConfig+0x4a>
 8009be8:	f640 4159 	movw	r1, #3161	@ 0xc59
 8009bec:	4893      	ldr	r0, [pc, #588]	@ (8009e3c <UART_SetConfig+0x294>)
 8009bee:	f7f8 fa41 	bl	8002074 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a92      	ldr	r2, [pc, #584]	@ (8009e40 <UART_SetConfig+0x298>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d10e      	bne.n	8009c1a <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	68db      	ldr	r3, [r3, #12]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d030      	beq.n	8009c66 <UART_SetConfig+0xbe>
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c0c:	d02b      	beq.n	8009c66 <UART_SetConfig+0xbe>
 8009c0e:	f640 415c 	movw	r1, #3164	@ 0xc5c
 8009c12:	488a      	ldr	r0, [pc, #552]	@ (8009e3c <UART_SetConfig+0x294>)
 8009c14:	f7f8 fa2e 	bl	8002074 <assert_failed>
 8009c18:	e025      	b.n	8009c66 <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	68db      	ldr	r3, [r3, #12]
 8009c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c22:	d012      	beq.n	8009c4a <UART_SetConfig+0xa2>
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	68db      	ldr	r3, [r3, #12]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d00e      	beq.n	8009c4a <UART_SetConfig+0xa2>
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	68db      	ldr	r3, [r3, #12]
 8009c30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009c34:	d009      	beq.n	8009c4a <UART_SetConfig+0xa2>
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	68db      	ldr	r3, [r3, #12]
 8009c3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c3e:	d004      	beq.n	8009c4a <UART_SetConfig+0xa2>
 8009c40:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 8009c44:	487d      	ldr	r0, [pc, #500]	@ (8009e3c <UART_SetConfig+0x294>)
 8009c46:	f7f8 fa15 	bl	8002074 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6a1b      	ldr	r3, [r3, #32]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d009      	beq.n	8009c66 <UART_SetConfig+0xbe>
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	6a1b      	ldr	r3, [r3, #32]
 8009c56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c5a:	d004      	beq.n	8009c66 <UART_SetConfig+0xbe>
 8009c5c:	f640 4161 	movw	r1, #3169	@ 0xc61
 8009c60:	4876      	ldr	r0, [pc, #472]	@ (8009e3c <UART_SetConfig+0x294>)
 8009c62:	f7f8 fa07 	bl	8002074 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	691b      	ldr	r3, [r3, #16]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d00e      	beq.n	8009c8c <UART_SetConfig+0xe4>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	691b      	ldr	r3, [r3, #16]
 8009c72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c76:	d009      	beq.n	8009c8c <UART_SetConfig+0xe4>
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	691b      	ldr	r3, [r3, #16]
 8009c7c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009c80:	d004      	beq.n	8009c8c <UART_SetConfig+0xe4>
 8009c82:	f640 4164 	movw	r1, #3172	@ 0xc64
 8009c86:	486d      	ldr	r0, [pc, #436]	@ (8009e3c <UART_SetConfig+0x294>)
 8009c88:	f7f8 f9f4 	bl	8002074 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	695b      	ldr	r3, [r3, #20]
 8009c90:	f023 030c 	bic.w	r3, r3, #12
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d103      	bne.n	8009ca0 <UART_SetConfig+0xf8>
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	695b      	ldr	r3, [r3, #20]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d104      	bne.n	8009caa <UART_SetConfig+0x102>
 8009ca0:	f640 4165 	movw	r1, #3173	@ 0xc65
 8009ca4:	4865      	ldr	r0, [pc, #404]	@ (8009e3c <UART_SetConfig+0x294>)
 8009ca6:	f7f8 f9e5 	bl	8002074 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	699b      	ldr	r3, [r3, #24]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d013      	beq.n	8009cda <UART_SetConfig+0x132>
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	699b      	ldr	r3, [r3, #24]
 8009cb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cba:	d00e      	beq.n	8009cda <UART_SetConfig+0x132>
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	699b      	ldr	r3, [r3, #24]
 8009cc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cc4:	d009      	beq.n	8009cda <UART_SetConfig+0x132>
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	699b      	ldr	r3, [r3, #24]
 8009cca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009cce:	d004      	beq.n	8009cda <UART_SetConfig+0x132>
 8009cd0:	f640 4166 	movw	r1, #3174	@ 0xc66
 8009cd4:	4859      	ldr	r0, [pc, #356]	@ (8009e3c <UART_SetConfig+0x294>)
 8009cd6:	f7f8 f9cd 	bl	8002074 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	69db      	ldr	r3, [r3, #28]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d009      	beq.n	8009cf6 <UART_SetConfig+0x14e>
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	69db      	ldr	r3, [r3, #28]
 8009ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009cea:	d004      	beq.n	8009cf6 <UART_SetConfig+0x14e>
 8009cec:	f640 4167 	movw	r1, #3175	@ 0xc67
 8009cf0:	4852      	ldr	r0, [pc, #328]	@ (8009e3c <UART_SetConfig+0x294>)
 8009cf2:	f7f8 f9bf 	bl	8002074 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	689a      	ldr	r2, [r3, #8]
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	691b      	ldr	r3, [r3, #16]
 8009cfe:	431a      	orrs	r2, r3
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	695b      	ldr	r3, [r3, #20]
 8009d04:	431a      	orrs	r2, r3
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	69db      	ldr	r3, [r3, #28]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	681a      	ldr	r2, [r3, #0]
 8009d14:	4b4b      	ldr	r3, [pc, #300]	@ (8009e44 <UART_SetConfig+0x29c>)
 8009d16:	4013      	ands	r3, r2
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	6812      	ldr	r2, [r2, #0]
 8009d1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009d1e:	430b      	orrs	r3, r1
 8009d20:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	68da      	ldr	r2, [r3, #12]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	430a      	orrs	r2, r1
 8009d36:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	699b      	ldr	r3, [r3, #24]
 8009d3c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a3f      	ldr	r2, [pc, #252]	@ (8009e40 <UART_SetConfig+0x298>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d004      	beq.n	8009d52 <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6a1b      	ldr	r3, [r3, #32]
 8009d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d62:	430a      	orrs	r2, r1
 8009d64:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4a37      	ldr	r2, [pc, #220]	@ (8009e48 <UART_SetConfig+0x2a0>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d125      	bne.n	8009dbc <UART_SetConfig+0x214>
 8009d70:	4b36      	ldr	r3, [pc, #216]	@ (8009e4c <UART_SetConfig+0x2a4>)
 8009d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d76:	f003 0303 	and.w	r3, r3, #3
 8009d7a:	2b03      	cmp	r3, #3
 8009d7c:	d81a      	bhi.n	8009db4 <UART_SetConfig+0x20c>
 8009d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d84 <UART_SetConfig+0x1dc>)
 8009d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d84:	08009d95 	.word	0x08009d95
 8009d88:	08009da5 	.word	0x08009da5
 8009d8c:	08009d9d 	.word	0x08009d9d
 8009d90:	08009dad 	.word	0x08009dad
 8009d94:	2301      	movs	r3, #1
 8009d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009d9a:	e114      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009d9c:	2302      	movs	r3, #2
 8009d9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009da2:	e110      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009da4:	2304      	movs	r3, #4
 8009da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009daa:	e10c      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009dac:	2308      	movs	r3, #8
 8009dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009db2:	e108      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009db4:	2310      	movs	r3, #16
 8009db6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009dba:	e104      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4a23      	ldr	r2, [pc, #140]	@ (8009e50 <UART_SetConfig+0x2a8>)
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d146      	bne.n	8009e54 <UART_SetConfig+0x2ac>
 8009dc6:	4b21      	ldr	r3, [pc, #132]	@ (8009e4c <UART_SetConfig+0x2a4>)
 8009dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dcc:	f003 030c 	and.w	r3, r3, #12
 8009dd0:	2b0c      	cmp	r3, #12
 8009dd2:	d82d      	bhi.n	8009e30 <UART_SetConfig+0x288>
 8009dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8009ddc <UART_SetConfig+0x234>)
 8009dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dda:	bf00      	nop
 8009ddc:	08009e11 	.word	0x08009e11
 8009de0:	08009e31 	.word	0x08009e31
 8009de4:	08009e31 	.word	0x08009e31
 8009de8:	08009e31 	.word	0x08009e31
 8009dec:	08009e21 	.word	0x08009e21
 8009df0:	08009e31 	.word	0x08009e31
 8009df4:	08009e31 	.word	0x08009e31
 8009df8:	08009e31 	.word	0x08009e31
 8009dfc:	08009e19 	.word	0x08009e19
 8009e00:	08009e31 	.word	0x08009e31
 8009e04:	08009e31 	.word	0x08009e31
 8009e08:	08009e31 	.word	0x08009e31
 8009e0c:	08009e29 	.word	0x08009e29
 8009e10:	2300      	movs	r3, #0
 8009e12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009e16:	e0d6      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009e18:	2302      	movs	r3, #2
 8009e1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009e1e:	e0d2      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009e20:	2304      	movs	r3, #4
 8009e22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009e26:	e0ce      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009e28:	2308      	movs	r3, #8
 8009e2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009e2e:	e0ca      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009e30:	2310      	movs	r3, #16
 8009e32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009e36:	e0c6      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009e38:	00989680 	.word	0x00989680
 8009e3c:	0800bfb4 	.word	0x0800bfb4
 8009e40:	40008000 	.word	0x40008000
 8009e44:	efff69f3 	.word	0xefff69f3
 8009e48:	40013800 	.word	0x40013800
 8009e4c:	40021000 	.word	0x40021000
 8009e50:	40004400 	.word	0x40004400
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4aae      	ldr	r2, [pc, #696]	@ (800a114 <UART_SetConfig+0x56c>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d125      	bne.n	8009eaa <UART_SetConfig+0x302>
 8009e5e:	4bae      	ldr	r3, [pc, #696]	@ (800a118 <UART_SetConfig+0x570>)
 8009e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e64:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009e68:	2b30      	cmp	r3, #48	@ 0x30
 8009e6a:	d016      	beq.n	8009e9a <UART_SetConfig+0x2f2>
 8009e6c:	2b30      	cmp	r3, #48	@ 0x30
 8009e6e:	d818      	bhi.n	8009ea2 <UART_SetConfig+0x2fa>
 8009e70:	2b20      	cmp	r3, #32
 8009e72:	d00a      	beq.n	8009e8a <UART_SetConfig+0x2e2>
 8009e74:	2b20      	cmp	r3, #32
 8009e76:	d814      	bhi.n	8009ea2 <UART_SetConfig+0x2fa>
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d002      	beq.n	8009e82 <UART_SetConfig+0x2da>
 8009e7c:	2b10      	cmp	r3, #16
 8009e7e:	d008      	beq.n	8009e92 <UART_SetConfig+0x2ea>
 8009e80:	e00f      	b.n	8009ea2 <UART_SetConfig+0x2fa>
 8009e82:	2300      	movs	r3, #0
 8009e84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009e88:	e09d      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009e8a:	2302      	movs	r3, #2
 8009e8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009e90:	e099      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009e92:	2304      	movs	r3, #4
 8009e94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009e98:	e095      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009e9a:	2308      	movs	r3, #8
 8009e9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ea0:	e091      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009ea2:	2310      	movs	r3, #16
 8009ea4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ea8:	e08d      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	4a9b      	ldr	r2, [pc, #620]	@ (800a11c <UART_SetConfig+0x574>)
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d125      	bne.n	8009f00 <UART_SetConfig+0x358>
 8009eb4:	4b98      	ldr	r3, [pc, #608]	@ (800a118 <UART_SetConfig+0x570>)
 8009eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009eba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009ebe:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ec0:	d016      	beq.n	8009ef0 <UART_SetConfig+0x348>
 8009ec2:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ec4:	d818      	bhi.n	8009ef8 <UART_SetConfig+0x350>
 8009ec6:	2b80      	cmp	r3, #128	@ 0x80
 8009ec8:	d00a      	beq.n	8009ee0 <UART_SetConfig+0x338>
 8009eca:	2b80      	cmp	r3, #128	@ 0x80
 8009ecc:	d814      	bhi.n	8009ef8 <UART_SetConfig+0x350>
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d002      	beq.n	8009ed8 <UART_SetConfig+0x330>
 8009ed2:	2b40      	cmp	r3, #64	@ 0x40
 8009ed4:	d008      	beq.n	8009ee8 <UART_SetConfig+0x340>
 8009ed6:	e00f      	b.n	8009ef8 <UART_SetConfig+0x350>
 8009ed8:	2300      	movs	r3, #0
 8009eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ede:	e072      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009ee0:	2302      	movs	r3, #2
 8009ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ee6:	e06e      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009ee8:	2304      	movs	r3, #4
 8009eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009eee:	e06a      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009ef0:	2308      	movs	r3, #8
 8009ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ef6:	e066      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009ef8:	2310      	movs	r3, #16
 8009efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009efe:	e062      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4a86      	ldr	r2, [pc, #536]	@ (800a120 <UART_SetConfig+0x578>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d12a      	bne.n	8009f60 <UART_SetConfig+0x3b8>
 8009f0a:	4b83      	ldr	r3, [pc, #524]	@ (800a118 <UART_SetConfig+0x570>)
 8009f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009f18:	d01a      	beq.n	8009f50 <UART_SetConfig+0x3a8>
 8009f1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009f1e:	d81b      	bhi.n	8009f58 <UART_SetConfig+0x3b0>
 8009f20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f24:	d00c      	beq.n	8009f40 <UART_SetConfig+0x398>
 8009f26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f2a:	d815      	bhi.n	8009f58 <UART_SetConfig+0x3b0>
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d003      	beq.n	8009f38 <UART_SetConfig+0x390>
 8009f30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f34:	d008      	beq.n	8009f48 <UART_SetConfig+0x3a0>
 8009f36:	e00f      	b.n	8009f58 <UART_SetConfig+0x3b0>
 8009f38:	2300      	movs	r3, #0
 8009f3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f3e:	e042      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009f40:	2302      	movs	r3, #2
 8009f42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f46:	e03e      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009f48:	2304      	movs	r3, #4
 8009f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f4e:	e03a      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009f50:	2308      	movs	r3, #8
 8009f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f56:	e036      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009f58:	2310      	movs	r3, #16
 8009f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f5e:	e032      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	4a6f      	ldr	r2, [pc, #444]	@ (800a124 <UART_SetConfig+0x57c>)
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d12a      	bne.n	8009fc0 <UART_SetConfig+0x418>
 8009f6a:	4b6b      	ldr	r3, [pc, #428]	@ (800a118 <UART_SetConfig+0x570>)
 8009f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f70:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009f74:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f78:	d01a      	beq.n	8009fb0 <UART_SetConfig+0x408>
 8009f7a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f7e:	d81b      	bhi.n	8009fb8 <UART_SetConfig+0x410>
 8009f80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f84:	d00c      	beq.n	8009fa0 <UART_SetConfig+0x3f8>
 8009f86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f8a:	d815      	bhi.n	8009fb8 <UART_SetConfig+0x410>
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d003      	beq.n	8009f98 <UART_SetConfig+0x3f0>
 8009f90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f94:	d008      	beq.n	8009fa8 <UART_SetConfig+0x400>
 8009f96:	e00f      	b.n	8009fb8 <UART_SetConfig+0x410>
 8009f98:	2300      	movs	r3, #0
 8009f9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f9e:	e012      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009fa0:	2302      	movs	r3, #2
 8009fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009fa6:	e00e      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009fa8:	2304      	movs	r3, #4
 8009faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009fae:	e00a      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009fb0:	2308      	movs	r3, #8
 8009fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009fb6:	e006      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009fb8:	2310      	movs	r3, #16
 8009fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009fbe:	e002      	b.n	8009fc6 <UART_SetConfig+0x41e>
 8009fc0:	2310      	movs	r3, #16
 8009fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4a56      	ldr	r2, [pc, #344]	@ (800a124 <UART_SetConfig+0x57c>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d17a      	bne.n	800a0c6 <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009fd0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009fd4:	2b08      	cmp	r3, #8
 8009fd6:	d824      	bhi.n	800a022 <UART_SetConfig+0x47a>
 8009fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8009fe0 <UART_SetConfig+0x438>)
 8009fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fde:	bf00      	nop
 8009fe0:	0800a005 	.word	0x0800a005
 8009fe4:	0800a023 	.word	0x0800a023
 8009fe8:	0800a00d 	.word	0x0800a00d
 8009fec:	0800a023 	.word	0x0800a023
 8009ff0:	0800a013 	.word	0x0800a013
 8009ff4:	0800a023 	.word	0x0800a023
 8009ff8:	0800a023 	.word	0x0800a023
 8009ffc:	0800a023 	.word	0x0800a023
 800a000:	0800a01b 	.word	0x0800a01b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a004:	f7fa ff3a 	bl	8004e7c <HAL_RCC_GetPCLK1Freq>
 800a008:	61f8      	str	r0, [r7, #28]
        break;
 800a00a:	e010      	b.n	800a02e <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a00c:	4b46      	ldr	r3, [pc, #280]	@ (800a128 <UART_SetConfig+0x580>)
 800a00e:	61fb      	str	r3, [r7, #28]
        break;
 800a010:	e00d      	b.n	800a02e <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a012:	f7fa fe9b 	bl	8004d4c <HAL_RCC_GetSysClockFreq>
 800a016:	61f8      	str	r0, [r7, #28]
        break;
 800a018:	e009      	b.n	800a02e <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a01a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a01e:	61fb      	str	r3, [r7, #28]
        break;
 800a020:	e005      	b.n	800a02e <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800a022:	2300      	movs	r3, #0
 800a024:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a026:	2301      	movs	r3, #1
 800a028:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a02c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a02e:	69fb      	ldr	r3, [r7, #28]
 800a030:	2b00      	cmp	r3, #0
 800a032:	f000 8107 	beq.w	800a244 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	685a      	ldr	r2, [r3, #4]
 800a03a:	4613      	mov	r3, r2
 800a03c:	005b      	lsls	r3, r3, #1
 800a03e:	4413      	add	r3, r2
 800a040:	69fa      	ldr	r2, [r7, #28]
 800a042:	429a      	cmp	r2, r3
 800a044:	d305      	bcc.n	800a052 <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	685b      	ldr	r3, [r3, #4]
 800a04a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a04c:	69fa      	ldr	r2, [r7, #28]
 800a04e:	429a      	cmp	r2, r3
 800a050:	d903      	bls.n	800a05a <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800a052:	2301      	movs	r3, #1
 800a054:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a058:	e0f4      	b.n	800a244 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a05a:	69fb      	ldr	r3, [r7, #28]
 800a05c:	2200      	movs	r2, #0
 800a05e:	461c      	mov	r4, r3
 800a060:	4615      	mov	r5, r2
 800a062:	f04f 0200 	mov.w	r2, #0
 800a066:	f04f 0300 	mov.w	r3, #0
 800a06a:	022b      	lsls	r3, r5, #8
 800a06c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a070:	0222      	lsls	r2, r4, #8
 800a072:	68f9      	ldr	r1, [r7, #12]
 800a074:	6849      	ldr	r1, [r1, #4]
 800a076:	0849      	lsrs	r1, r1, #1
 800a078:	2000      	movs	r0, #0
 800a07a:	4688      	mov	r8, r1
 800a07c:	4681      	mov	r9, r0
 800a07e:	eb12 0a08 	adds.w	sl, r2, r8
 800a082:	eb43 0b09 	adc.w	fp, r3, r9
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	2200      	movs	r2, #0
 800a08c:	603b      	str	r3, [r7, #0]
 800a08e:	607a      	str	r2, [r7, #4]
 800a090:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a094:	4650      	mov	r0, sl
 800a096:	4659      	mov	r1, fp
 800a098:	f7f6 f8ea 	bl	8000270 <__aeabi_uldivmod>
 800a09c:	4602      	mov	r2, r0
 800a09e:	460b      	mov	r3, r1
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a0a4:	69bb      	ldr	r3, [r7, #24]
 800a0a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0aa:	d308      	bcc.n	800a0be <UART_SetConfig+0x516>
 800a0ac:	69bb      	ldr	r3, [r7, #24]
 800a0ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0b2:	d204      	bcs.n	800a0be <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	69ba      	ldr	r2, [r7, #24]
 800a0ba:	60da      	str	r2, [r3, #12]
 800a0bc:	e0c2      	b.n	800a244 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a0c4:	e0be      	b.n	800a244 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	69db      	ldr	r3, [r3, #28]
 800a0ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0ce:	d16a      	bne.n	800a1a6 <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 800a0d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a0d4:	2b08      	cmp	r3, #8
 800a0d6:	d834      	bhi.n	800a142 <UART_SetConfig+0x59a>
 800a0d8:	a201      	add	r2, pc, #4	@ (adr r2, 800a0e0 <UART_SetConfig+0x538>)
 800a0da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0de:	bf00      	nop
 800a0e0:	0800a105 	.word	0x0800a105
 800a0e4:	0800a10d 	.word	0x0800a10d
 800a0e8:	0800a12d 	.word	0x0800a12d
 800a0ec:	0800a143 	.word	0x0800a143
 800a0f0:	0800a133 	.word	0x0800a133
 800a0f4:	0800a143 	.word	0x0800a143
 800a0f8:	0800a143 	.word	0x0800a143
 800a0fc:	0800a143 	.word	0x0800a143
 800a100:	0800a13b 	.word	0x0800a13b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a104:	f7fa feba 	bl	8004e7c <HAL_RCC_GetPCLK1Freq>
 800a108:	61f8      	str	r0, [r7, #28]
        break;
 800a10a:	e020      	b.n	800a14e <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a10c:	f7fa fecc 	bl	8004ea8 <HAL_RCC_GetPCLK2Freq>
 800a110:	61f8      	str	r0, [r7, #28]
        break;
 800a112:	e01c      	b.n	800a14e <UART_SetConfig+0x5a6>
 800a114:	40004800 	.word	0x40004800
 800a118:	40021000 	.word	0x40021000
 800a11c:	40004c00 	.word	0x40004c00
 800a120:	40005000 	.word	0x40005000
 800a124:	40008000 	.word	0x40008000
 800a128:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a12c:	4b4c      	ldr	r3, [pc, #304]	@ (800a260 <UART_SetConfig+0x6b8>)
 800a12e:	61fb      	str	r3, [r7, #28]
        break;
 800a130:	e00d      	b.n	800a14e <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a132:	f7fa fe0b 	bl	8004d4c <HAL_RCC_GetSysClockFreq>
 800a136:	61f8      	str	r0, [r7, #28]
        break;
 800a138:	e009      	b.n	800a14e <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a13a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a13e:	61fb      	str	r3, [r7, #28]
        break;
 800a140:	e005      	b.n	800a14e <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800a142:	2300      	movs	r3, #0
 800a144:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a146:	2301      	movs	r3, #1
 800a148:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a14c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a14e:	69fb      	ldr	r3, [r7, #28]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d077      	beq.n	800a244 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a154:	69fb      	ldr	r3, [r7, #28]
 800a156:	005a      	lsls	r2, r3, #1
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	085b      	lsrs	r3, r3, #1
 800a15e:	441a      	add	r2, r3
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	fbb2 f3f3 	udiv	r3, r2, r3
 800a168:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a16a:	69bb      	ldr	r3, [r7, #24]
 800a16c:	2b0f      	cmp	r3, #15
 800a16e:	d916      	bls.n	800a19e <UART_SetConfig+0x5f6>
 800a170:	69bb      	ldr	r3, [r7, #24]
 800a172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a176:	d212      	bcs.n	800a19e <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a178:	69bb      	ldr	r3, [r7, #24]
 800a17a:	b29b      	uxth	r3, r3
 800a17c:	f023 030f 	bic.w	r3, r3, #15
 800a180:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a182:	69bb      	ldr	r3, [r7, #24]
 800a184:	085b      	lsrs	r3, r3, #1
 800a186:	b29b      	uxth	r3, r3
 800a188:	f003 0307 	and.w	r3, r3, #7
 800a18c:	b29a      	uxth	r2, r3
 800a18e:	8afb      	ldrh	r3, [r7, #22]
 800a190:	4313      	orrs	r3, r2
 800a192:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	8afa      	ldrh	r2, [r7, #22]
 800a19a:	60da      	str	r2, [r3, #12]
 800a19c:	e052      	b.n	800a244 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800a19e:	2301      	movs	r3, #1
 800a1a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a1a4:	e04e      	b.n	800a244 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a1a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a1aa:	2b08      	cmp	r3, #8
 800a1ac:	d827      	bhi.n	800a1fe <UART_SetConfig+0x656>
 800a1ae:	a201      	add	r2, pc, #4	@ (adr r2, 800a1b4 <UART_SetConfig+0x60c>)
 800a1b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1b4:	0800a1d9 	.word	0x0800a1d9
 800a1b8:	0800a1e1 	.word	0x0800a1e1
 800a1bc:	0800a1e9 	.word	0x0800a1e9
 800a1c0:	0800a1ff 	.word	0x0800a1ff
 800a1c4:	0800a1ef 	.word	0x0800a1ef
 800a1c8:	0800a1ff 	.word	0x0800a1ff
 800a1cc:	0800a1ff 	.word	0x0800a1ff
 800a1d0:	0800a1ff 	.word	0x0800a1ff
 800a1d4:	0800a1f7 	.word	0x0800a1f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1d8:	f7fa fe50 	bl	8004e7c <HAL_RCC_GetPCLK1Freq>
 800a1dc:	61f8      	str	r0, [r7, #28]
        break;
 800a1de:	e014      	b.n	800a20a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1e0:	f7fa fe62 	bl	8004ea8 <HAL_RCC_GetPCLK2Freq>
 800a1e4:	61f8      	str	r0, [r7, #28]
        break;
 800a1e6:	e010      	b.n	800a20a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a1e8:	4b1d      	ldr	r3, [pc, #116]	@ (800a260 <UART_SetConfig+0x6b8>)
 800a1ea:	61fb      	str	r3, [r7, #28]
        break;
 800a1ec:	e00d      	b.n	800a20a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a1ee:	f7fa fdad 	bl	8004d4c <HAL_RCC_GetSysClockFreq>
 800a1f2:	61f8      	str	r0, [r7, #28]
        break;
 800a1f4:	e009      	b.n	800a20a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a1f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1fa:	61fb      	str	r3, [r7, #28]
        break;
 800a1fc:	e005      	b.n	800a20a <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 800a1fe:	2300      	movs	r3, #0
 800a200:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a202:	2301      	movs	r3, #1
 800a204:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a208:	bf00      	nop
    }

    if (pclk != 0U)
 800a20a:	69fb      	ldr	r3, [r7, #28]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d019      	beq.n	800a244 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	085a      	lsrs	r2, r3, #1
 800a216:	69fb      	ldr	r3, [r7, #28]
 800a218:	441a      	add	r2, r3
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	685b      	ldr	r3, [r3, #4]
 800a21e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a222:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a224:	69bb      	ldr	r3, [r7, #24]
 800a226:	2b0f      	cmp	r3, #15
 800a228:	d909      	bls.n	800a23e <UART_SetConfig+0x696>
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a230:	d205      	bcs.n	800a23e <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	b29a      	uxth	r2, r3
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	60da      	str	r2, [r3, #12]
 800a23c:	e002      	b.n	800a244 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2200      	movs	r2, #0
 800a248:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2200      	movs	r2, #0
 800a24e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a250:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800a254:	4618      	mov	r0, r3
 800a256:	3728      	adds	r7, #40	@ 0x28
 800a258:	46bd      	mov	sp, r7
 800a25a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a25e:	bf00      	nop
 800a260:	00f42400 	.word	0x00f42400

0800a264 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a270:	2bff      	cmp	r3, #255	@ 0xff
 800a272:	d904      	bls.n	800a27e <UART_AdvFeatureConfig+0x1a>
 800a274:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800a278:	4891      	ldr	r0, [pc, #580]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a27a:	f7f7 fefb 	bl	8002074 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a282:	f003 0308 	and.w	r3, r3, #8
 800a286:	2b00      	cmp	r3, #0
 800a288:	d018      	beq.n	800a2bc <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d009      	beq.n	800a2a6 <UART_AdvFeatureConfig+0x42>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a296:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a29a:	d004      	beq.n	800a2a6 <UART_AdvFeatureConfig+0x42>
 800a29c:	f640 5152 	movw	r1, #3410	@ 0xd52
 800a2a0:	4887      	ldr	r0, [pc, #540]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a2a2:	f7f7 fee7 	bl	8002074 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	430a      	orrs	r2, r1
 800a2ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2c0:	f003 0301 	and.w	r3, r3, #1
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d018      	beq.n	800a2fa <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d009      	beq.n	800a2e4 <UART_AdvFeatureConfig+0x80>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2d8:	d004      	beq.n	800a2e4 <UART_AdvFeatureConfig+0x80>
 800a2da:	f640 5159 	movw	r1, #3417	@ 0xd59
 800a2de:	4878      	ldr	r0, [pc, #480]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a2e0:	f7f7 fec8 	bl	8002074 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	430a      	orrs	r2, r1
 800a2f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2fe:	f003 0302 	and.w	r3, r3, #2
 800a302:	2b00      	cmp	r3, #0
 800a304:	d018      	beq.n	800a338 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d009      	beq.n	800a322 <UART_AdvFeatureConfig+0xbe>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a316:	d004      	beq.n	800a322 <UART_AdvFeatureConfig+0xbe>
 800a318:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 800a31c:	4868      	ldr	r0, [pc, #416]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a31e:	f7f7 fea9 	bl	8002074 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	685b      	ldr	r3, [r3, #4]
 800a328:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	430a      	orrs	r2, r1
 800a336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a33c:	f003 0304 	and.w	r3, r3, #4
 800a340:	2b00      	cmp	r3, #0
 800a342:	d018      	beq.n	800a376 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d009      	beq.n	800a360 <UART_AdvFeatureConfig+0xfc>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a350:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a354:	d004      	beq.n	800a360 <UART_AdvFeatureConfig+0xfc>
 800a356:	f640 5167 	movw	r1, #3431	@ 0xd67
 800a35a:	4859      	ldr	r0, [pc, #356]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a35c:	f7f7 fe8a 	bl	8002074 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	430a      	orrs	r2, r1
 800a374:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a37a:	f003 0310 	and.w	r3, r3, #16
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d018      	beq.n	800a3b4 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a386:	2b00      	cmp	r3, #0
 800a388:	d009      	beq.n	800a39e <UART_AdvFeatureConfig+0x13a>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a38e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a392:	d004      	beq.n	800a39e <UART_AdvFeatureConfig+0x13a>
 800a394:	f640 516e 	movw	r1, #3438	@ 0xd6e
 800a398:	4849      	ldr	r0, [pc, #292]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a39a:	f7f7 fe6b 	bl	8002074 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	430a      	orrs	r2, r1
 800a3b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3b8:	f003 0320 	and.w	r3, r3, #32
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d018      	beq.n	800a3f2 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d009      	beq.n	800a3dc <UART_AdvFeatureConfig+0x178>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3d0:	d004      	beq.n	800a3dc <UART_AdvFeatureConfig+0x178>
 800a3d2:	f640 5175 	movw	r1, #3445	@ 0xd75
 800a3d6:	483a      	ldr	r0, [pc, #232]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a3d8:	f7f7 fe4c 	bl	8002074 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	689b      	ldr	r3, [r3, #8]
 800a3e2:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	430a      	orrs	r2, r1
 800a3f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d06c      	beq.n	800a4d8 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a30      	ldr	r2, [pc, #192]	@ (800a4c4 <UART_AdvFeatureConfig+0x260>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d018      	beq.n	800a43a <UART_AdvFeatureConfig+0x1d6>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a2e      	ldr	r2, [pc, #184]	@ (800a4c8 <UART_AdvFeatureConfig+0x264>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d013      	beq.n	800a43a <UART_AdvFeatureConfig+0x1d6>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a2d      	ldr	r2, [pc, #180]	@ (800a4cc <UART_AdvFeatureConfig+0x268>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d00e      	beq.n	800a43a <UART_AdvFeatureConfig+0x1d6>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a2b      	ldr	r2, [pc, #172]	@ (800a4d0 <UART_AdvFeatureConfig+0x26c>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d009      	beq.n	800a43a <UART_AdvFeatureConfig+0x1d6>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a2a      	ldr	r2, [pc, #168]	@ (800a4d4 <UART_AdvFeatureConfig+0x270>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d004      	beq.n	800a43a <UART_AdvFeatureConfig+0x1d6>
 800a430:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800a434:	4822      	ldr	r0, [pc, #136]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a436:	f7f7 fe1d 	bl	8002074 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d009      	beq.n	800a456 <UART_AdvFeatureConfig+0x1f2>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a446:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a44a:	d004      	beq.n	800a456 <UART_AdvFeatureConfig+0x1f2>
 800a44c:	f640 517d 	movw	r1, #3453	@ 0xd7d
 800a450:	481b      	ldr	r0, [pc, #108]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a452:	f7f7 fe0f 	bl	8002074 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	430a      	orrs	r2, r1
 800a46a:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a470:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a474:	d130      	bne.n	800a4d8 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d013      	beq.n	800a4a6 <UART_AdvFeatureConfig+0x242>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a482:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a486:	d00e      	beq.n	800a4a6 <UART_AdvFeatureConfig+0x242>
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a48c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a490:	d009      	beq.n	800a4a6 <UART_AdvFeatureConfig+0x242>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a496:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a49a:	d004      	beq.n	800a4a6 <UART_AdvFeatureConfig+0x242>
 800a49c:	f640 5182 	movw	r1, #3458	@ 0xd82
 800a4a0:	4807      	ldr	r0, [pc, #28]	@ (800a4c0 <UART_AdvFeatureConfig+0x25c>)
 800a4a2:	f7f7 fde7 	bl	8002074 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	430a      	orrs	r2, r1
 800a4ba:	605a      	str	r2, [r3, #4]
 800a4bc:	e00c      	b.n	800a4d8 <UART_AdvFeatureConfig+0x274>
 800a4be:	bf00      	nop
 800a4c0:	0800bfb4 	.word	0x0800bfb4
 800a4c4:	40013800 	.word	0x40013800
 800a4c8:	40004400 	.word	0x40004400
 800a4cc:	40004800 	.word	0x40004800
 800a4d0:	40004c00 	.word	0x40004c00
 800a4d4:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d018      	beq.n	800a516 <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d009      	beq.n	800a500 <UART_AdvFeatureConfig+0x29c>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a4f0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a4f4:	d004      	beq.n	800a500 <UART_AdvFeatureConfig+0x29c>
 800a4f6:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800a4fa:	4809      	ldr	r0, [pc, #36]	@ (800a520 <UART_AdvFeatureConfig+0x2bc>)
 800a4fc:	f7f7 fdba 	bl	8002074 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	685b      	ldr	r3, [r3, #4]
 800a506:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	430a      	orrs	r2, r1
 800a514:	605a      	str	r2, [r3, #4]
  }
}
 800a516:	bf00      	nop
 800a518:	3708      	adds	r7, #8
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}
 800a51e:	bf00      	nop
 800a520:	0800bfb4 	.word	0x0800bfb4

0800a524 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b098      	sub	sp, #96	@ 0x60
 800a528:	af02      	add	r7, sp, #8
 800a52a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2200      	movs	r2, #0
 800a530:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a534:	f7f8 fc60 	bl	8002df8 <HAL_GetTick>
 800a538:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f003 0308 	and.w	r3, r3, #8
 800a544:	2b08      	cmp	r3, #8
 800a546:	d12e      	bne.n	800a5a6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a548:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a54c:	9300      	str	r3, [sp, #0]
 800a54e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a550:	2200      	movs	r2, #0
 800a552:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f000 f88c 	bl	800a674 <UART_WaitOnFlagUntilTimeout>
 800a55c:	4603      	mov	r3, r0
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d021      	beq.n	800a5a6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a56a:	e853 3f00 	ldrex	r3, [r3]
 800a56e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a572:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a576:	653b      	str	r3, [r7, #80]	@ 0x50
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	461a      	mov	r2, r3
 800a57e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a580:	647b      	str	r3, [r7, #68]	@ 0x44
 800a582:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a584:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a586:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a588:	e841 2300 	strex	r3, r2, [r1]
 800a58c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a58e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a590:	2b00      	cmp	r3, #0
 800a592:	d1e6      	bne.n	800a562 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2220      	movs	r2, #32
 800a598:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2200      	movs	r2, #0
 800a59e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5a2:	2303      	movs	r3, #3
 800a5a4:	e062      	b.n	800a66c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f003 0304 	and.w	r3, r3, #4
 800a5b0:	2b04      	cmp	r3, #4
 800a5b2:	d149      	bne.n	800a648 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5b8:	9300      	str	r3, [sp, #0]
 800a5ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5bc:	2200      	movs	r2, #0
 800a5be:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 f856 	bl	800a674 <UART_WaitOnFlagUntilTimeout>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d03c      	beq.n	800a648 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d6:	e853 3f00 	ldrex	r3, [r3]
 800a5da:	623b      	str	r3, [r7, #32]
   return(result);
 800a5dc:	6a3b      	ldr	r3, [r7, #32]
 800a5de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a5e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	461a      	mov	r2, r3
 800a5ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800a5ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5f4:	e841 2300 	strex	r3, r2, [r1]
 800a5f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d1e6      	bne.n	800a5ce <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	3308      	adds	r3, #8
 800a606:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a608:	693b      	ldr	r3, [r7, #16]
 800a60a:	e853 3f00 	ldrex	r3, [r3]
 800a60e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	f023 0301 	bic.w	r3, r3, #1
 800a616:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	3308      	adds	r3, #8
 800a61e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a620:	61fa      	str	r2, [r7, #28]
 800a622:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a624:	69b9      	ldr	r1, [r7, #24]
 800a626:	69fa      	ldr	r2, [r7, #28]
 800a628:	e841 2300 	strex	r3, r2, [r1]
 800a62c:	617b      	str	r3, [r7, #20]
   return(result);
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d1e5      	bne.n	800a600 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2220      	movs	r2, #32
 800a638:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2200      	movs	r2, #0
 800a640:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a644:	2303      	movs	r3, #3
 800a646:	e011      	b.n	800a66c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2220      	movs	r2, #32
 800a64c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2220      	movs	r2, #32
 800a652:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2200      	movs	r2, #0
 800a65a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a66a:	2300      	movs	r3, #0
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3758      	adds	r7, #88	@ 0x58
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b084      	sub	sp, #16
 800a678:	af00      	add	r7, sp, #0
 800a67a:	60f8      	str	r0, [r7, #12]
 800a67c:	60b9      	str	r1, [r7, #8]
 800a67e:	603b      	str	r3, [r7, #0]
 800a680:	4613      	mov	r3, r2
 800a682:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a684:	e04f      	b.n	800a726 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a686:	69bb      	ldr	r3, [r7, #24]
 800a688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a68c:	d04b      	beq.n	800a726 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a68e:	f7f8 fbb3 	bl	8002df8 <HAL_GetTick>
 800a692:	4602      	mov	r2, r0
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	1ad3      	subs	r3, r2, r3
 800a698:	69ba      	ldr	r2, [r7, #24]
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d302      	bcc.n	800a6a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800a69e:	69bb      	ldr	r3, [r7, #24]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d101      	bne.n	800a6a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a6a4:	2303      	movs	r3, #3
 800a6a6:	e04e      	b.n	800a746 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f003 0304 	and.w	r3, r3, #4
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d037      	beq.n	800a726 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	2b80      	cmp	r3, #128	@ 0x80
 800a6ba:	d034      	beq.n	800a726 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	2b40      	cmp	r3, #64	@ 0x40
 800a6c0:	d031      	beq.n	800a726 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	69db      	ldr	r3, [r3, #28]
 800a6c8:	f003 0308 	and.w	r3, r3, #8
 800a6cc:	2b08      	cmp	r3, #8
 800a6ce:	d110      	bne.n	800a6f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2208      	movs	r2, #8
 800a6d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a6d8:	68f8      	ldr	r0, [r7, #12]
 800a6da:	f000 f838 	bl	800a74e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	2208      	movs	r2, #8
 800a6e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	e029      	b.n	800a746 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	69db      	ldr	r3, [r3, #28]
 800a6f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a6fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a700:	d111      	bne.n	800a726 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a70a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a70c:	68f8      	ldr	r0, [r7, #12]
 800a70e:	f000 f81e 	bl	800a74e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2220      	movs	r2, #32
 800a716:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2200      	movs	r2, #0
 800a71e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a722:	2303      	movs	r3, #3
 800a724:	e00f      	b.n	800a746 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	69da      	ldr	r2, [r3, #28]
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	4013      	ands	r3, r2
 800a730:	68ba      	ldr	r2, [r7, #8]
 800a732:	429a      	cmp	r2, r3
 800a734:	bf0c      	ite	eq
 800a736:	2301      	moveq	r3, #1
 800a738:	2300      	movne	r3, #0
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	461a      	mov	r2, r3
 800a73e:	79fb      	ldrb	r3, [r7, #7]
 800a740:	429a      	cmp	r2, r3
 800a742:	d0a0      	beq.n	800a686 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a744:	2300      	movs	r3, #0
}
 800a746:	4618      	mov	r0, r3
 800a748:	3710      	adds	r7, #16
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}

0800a74e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a74e:	b480      	push	{r7}
 800a750:	b095      	sub	sp, #84	@ 0x54
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a75c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a75e:	e853 3f00 	ldrex	r3, [r3]
 800a762:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a766:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a76a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	461a      	mov	r2, r3
 800a772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a774:	643b      	str	r3, [r7, #64]	@ 0x40
 800a776:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a778:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a77a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a77c:	e841 2300 	strex	r3, r2, [r1]
 800a780:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a784:	2b00      	cmp	r3, #0
 800a786:	d1e6      	bne.n	800a756 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	3308      	adds	r3, #8
 800a78e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a790:	6a3b      	ldr	r3, [r7, #32]
 800a792:	e853 3f00 	ldrex	r3, [r3]
 800a796:	61fb      	str	r3, [r7, #28]
   return(result);
 800a798:	69fb      	ldr	r3, [r7, #28]
 800a79a:	f023 0301 	bic.w	r3, r3, #1
 800a79e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	3308      	adds	r3, #8
 800a7a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a7aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7b0:	e841 2300 	strex	r3, r2, [r1]
 800a7b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d1e5      	bne.n	800a788 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d118      	bne.n	800a7f6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	e853 3f00 	ldrex	r3, [r3]
 800a7d0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	f023 0310 	bic.w	r3, r3, #16
 800a7d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	461a      	mov	r2, r3
 800a7e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7e2:	61bb      	str	r3, [r7, #24]
 800a7e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e6:	6979      	ldr	r1, [r7, #20]
 800a7e8:	69ba      	ldr	r2, [r7, #24]
 800a7ea:	e841 2300 	strex	r3, r2, [r1]
 800a7ee:	613b      	str	r3, [r7, #16]
   return(result);
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1e6      	bne.n	800a7c4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2220      	movs	r2, #32
 800a7fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2200      	movs	r2, #0
 800a802:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2200      	movs	r2, #0
 800a808:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a80a:	bf00      	nop
 800a80c:	3754      	adds	r7, #84	@ 0x54
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr
	...

0800a818 <calloc>:
 800a818:	4b02      	ldr	r3, [pc, #8]	@ (800a824 <calloc+0xc>)
 800a81a:	460a      	mov	r2, r1
 800a81c:	4601      	mov	r1, r0
 800a81e:	6818      	ldr	r0, [r3, #0]
 800a820:	f000 b802 	b.w	800a828 <_calloc_r>
 800a824:	20000028 	.word	0x20000028

0800a828 <_calloc_r>:
 800a828:	b570      	push	{r4, r5, r6, lr}
 800a82a:	fba1 5402 	umull	r5, r4, r1, r2
 800a82e:	b934      	cbnz	r4, 800a83e <_calloc_r+0x16>
 800a830:	4629      	mov	r1, r5
 800a832:	f000 f83f 	bl	800a8b4 <_malloc_r>
 800a836:	4606      	mov	r6, r0
 800a838:	b928      	cbnz	r0, 800a846 <_calloc_r+0x1e>
 800a83a:	4630      	mov	r0, r6
 800a83c:	bd70      	pop	{r4, r5, r6, pc}
 800a83e:	220c      	movs	r2, #12
 800a840:	6002      	str	r2, [r0, #0]
 800a842:	2600      	movs	r6, #0
 800a844:	e7f9      	b.n	800a83a <_calloc_r+0x12>
 800a846:	462a      	mov	r2, r5
 800a848:	4621      	mov	r1, r4
 800a84a:	f000 fa13 	bl	800ac74 <memset>
 800a84e:	e7f4      	b.n	800a83a <_calloc_r+0x12>

0800a850 <malloc>:
 800a850:	4b02      	ldr	r3, [pc, #8]	@ (800a85c <malloc+0xc>)
 800a852:	4601      	mov	r1, r0
 800a854:	6818      	ldr	r0, [r3, #0]
 800a856:	f000 b82d 	b.w	800a8b4 <_malloc_r>
 800a85a:	bf00      	nop
 800a85c:	20000028 	.word	0x20000028

0800a860 <free>:
 800a860:	4b02      	ldr	r3, [pc, #8]	@ (800a86c <free+0xc>)
 800a862:	4601      	mov	r1, r0
 800a864:	6818      	ldr	r0, [r3, #0]
 800a866:	f000 ba9f 	b.w	800ada8 <_free_r>
 800a86a:	bf00      	nop
 800a86c:	20000028 	.word	0x20000028

0800a870 <sbrk_aligned>:
 800a870:	b570      	push	{r4, r5, r6, lr}
 800a872:	4e0f      	ldr	r6, [pc, #60]	@ (800a8b0 <sbrk_aligned+0x40>)
 800a874:	460c      	mov	r4, r1
 800a876:	6831      	ldr	r1, [r6, #0]
 800a878:	4605      	mov	r5, r0
 800a87a:	b911      	cbnz	r1, 800a882 <sbrk_aligned+0x12>
 800a87c:	f000 fa36 	bl	800acec <_sbrk_r>
 800a880:	6030      	str	r0, [r6, #0]
 800a882:	4621      	mov	r1, r4
 800a884:	4628      	mov	r0, r5
 800a886:	f000 fa31 	bl	800acec <_sbrk_r>
 800a88a:	1c43      	adds	r3, r0, #1
 800a88c:	d103      	bne.n	800a896 <sbrk_aligned+0x26>
 800a88e:	f04f 34ff 	mov.w	r4, #4294967295
 800a892:	4620      	mov	r0, r4
 800a894:	bd70      	pop	{r4, r5, r6, pc}
 800a896:	1cc4      	adds	r4, r0, #3
 800a898:	f024 0403 	bic.w	r4, r4, #3
 800a89c:	42a0      	cmp	r0, r4
 800a89e:	d0f8      	beq.n	800a892 <sbrk_aligned+0x22>
 800a8a0:	1a21      	subs	r1, r4, r0
 800a8a2:	4628      	mov	r0, r5
 800a8a4:	f000 fa22 	bl	800acec <_sbrk_r>
 800a8a8:	3001      	adds	r0, #1
 800a8aa:	d1f2      	bne.n	800a892 <sbrk_aligned+0x22>
 800a8ac:	e7ef      	b.n	800a88e <sbrk_aligned+0x1e>
 800a8ae:	bf00      	nop
 800a8b0:	200004dc 	.word	0x200004dc

0800a8b4 <_malloc_r>:
 800a8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8b8:	1ccd      	adds	r5, r1, #3
 800a8ba:	f025 0503 	bic.w	r5, r5, #3
 800a8be:	3508      	adds	r5, #8
 800a8c0:	2d0c      	cmp	r5, #12
 800a8c2:	bf38      	it	cc
 800a8c4:	250c      	movcc	r5, #12
 800a8c6:	2d00      	cmp	r5, #0
 800a8c8:	4606      	mov	r6, r0
 800a8ca:	db01      	blt.n	800a8d0 <_malloc_r+0x1c>
 800a8cc:	42a9      	cmp	r1, r5
 800a8ce:	d904      	bls.n	800a8da <_malloc_r+0x26>
 800a8d0:	230c      	movs	r3, #12
 800a8d2:	6033      	str	r3, [r6, #0]
 800a8d4:	2000      	movs	r0, #0
 800a8d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a9b0 <_malloc_r+0xfc>
 800a8de:	f000 f869 	bl	800a9b4 <__malloc_lock>
 800a8e2:	f8d8 3000 	ldr.w	r3, [r8]
 800a8e6:	461c      	mov	r4, r3
 800a8e8:	bb44      	cbnz	r4, 800a93c <_malloc_r+0x88>
 800a8ea:	4629      	mov	r1, r5
 800a8ec:	4630      	mov	r0, r6
 800a8ee:	f7ff ffbf 	bl	800a870 <sbrk_aligned>
 800a8f2:	1c43      	adds	r3, r0, #1
 800a8f4:	4604      	mov	r4, r0
 800a8f6:	d158      	bne.n	800a9aa <_malloc_r+0xf6>
 800a8f8:	f8d8 4000 	ldr.w	r4, [r8]
 800a8fc:	4627      	mov	r7, r4
 800a8fe:	2f00      	cmp	r7, #0
 800a900:	d143      	bne.n	800a98a <_malloc_r+0xd6>
 800a902:	2c00      	cmp	r4, #0
 800a904:	d04b      	beq.n	800a99e <_malloc_r+0xea>
 800a906:	6823      	ldr	r3, [r4, #0]
 800a908:	4639      	mov	r1, r7
 800a90a:	4630      	mov	r0, r6
 800a90c:	eb04 0903 	add.w	r9, r4, r3
 800a910:	f000 f9ec 	bl	800acec <_sbrk_r>
 800a914:	4581      	cmp	r9, r0
 800a916:	d142      	bne.n	800a99e <_malloc_r+0xea>
 800a918:	6821      	ldr	r1, [r4, #0]
 800a91a:	1a6d      	subs	r5, r5, r1
 800a91c:	4629      	mov	r1, r5
 800a91e:	4630      	mov	r0, r6
 800a920:	f7ff ffa6 	bl	800a870 <sbrk_aligned>
 800a924:	3001      	adds	r0, #1
 800a926:	d03a      	beq.n	800a99e <_malloc_r+0xea>
 800a928:	6823      	ldr	r3, [r4, #0]
 800a92a:	442b      	add	r3, r5
 800a92c:	6023      	str	r3, [r4, #0]
 800a92e:	f8d8 3000 	ldr.w	r3, [r8]
 800a932:	685a      	ldr	r2, [r3, #4]
 800a934:	bb62      	cbnz	r2, 800a990 <_malloc_r+0xdc>
 800a936:	f8c8 7000 	str.w	r7, [r8]
 800a93a:	e00f      	b.n	800a95c <_malloc_r+0xa8>
 800a93c:	6822      	ldr	r2, [r4, #0]
 800a93e:	1b52      	subs	r2, r2, r5
 800a940:	d420      	bmi.n	800a984 <_malloc_r+0xd0>
 800a942:	2a0b      	cmp	r2, #11
 800a944:	d917      	bls.n	800a976 <_malloc_r+0xc2>
 800a946:	1961      	adds	r1, r4, r5
 800a948:	42a3      	cmp	r3, r4
 800a94a:	6025      	str	r5, [r4, #0]
 800a94c:	bf18      	it	ne
 800a94e:	6059      	strne	r1, [r3, #4]
 800a950:	6863      	ldr	r3, [r4, #4]
 800a952:	bf08      	it	eq
 800a954:	f8c8 1000 	streq.w	r1, [r8]
 800a958:	5162      	str	r2, [r4, r5]
 800a95a:	604b      	str	r3, [r1, #4]
 800a95c:	4630      	mov	r0, r6
 800a95e:	f000 f82f 	bl	800a9c0 <__malloc_unlock>
 800a962:	f104 000b 	add.w	r0, r4, #11
 800a966:	1d23      	adds	r3, r4, #4
 800a968:	f020 0007 	bic.w	r0, r0, #7
 800a96c:	1ac2      	subs	r2, r0, r3
 800a96e:	bf1c      	itt	ne
 800a970:	1a1b      	subne	r3, r3, r0
 800a972:	50a3      	strne	r3, [r4, r2]
 800a974:	e7af      	b.n	800a8d6 <_malloc_r+0x22>
 800a976:	6862      	ldr	r2, [r4, #4]
 800a978:	42a3      	cmp	r3, r4
 800a97a:	bf0c      	ite	eq
 800a97c:	f8c8 2000 	streq.w	r2, [r8]
 800a980:	605a      	strne	r2, [r3, #4]
 800a982:	e7eb      	b.n	800a95c <_malloc_r+0xa8>
 800a984:	4623      	mov	r3, r4
 800a986:	6864      	ldr	r4, [r4, #4]
 800a988:	e7ae      	b.n	800a8e8 <_malloc_r+0x34>
 800a98a:	463c      	mov	r4, r7
 800a98c:	687f      	ldr	r7, [r7, #4]
 800a98e:	e7b6      	b.n	800a8fe <_malloc_r+0x4a>
 800a990:	461a      	mov	r2, r3
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	42a3      	cmp	r3, r4
 800a996:	d1fb      	bne.n	800a990 <_malloc_r+0xdc>
 800a998:	2300      	movs	r3, #0
 800a99a:	6053      	str	r3, [r2, #4]
 800a99c:	e7de      	b.n	800a95c <_malloc_r+0xa8>
 800a99e:	230c      	movs	r3, #12
 800a9a0:	6033      	str	r3, [r6, #0]
 800a9a2:	4630      	mov	r0, r6
 800a9a4:	f000 f80c 	bl	800a9c0 <__malloc_unlock>
 800a9a8:	e794      	b.n	800a8d4 <_malloc_r+0x20>
 800a9aa:	6005      	str	r5, [r0, #0]
 800a9ac:	e7d6      	b.n	800a95c <_malloc_r+0xa8>
 800a9ae:	bf00      	nop
 800a9b0:	200004e0 	.word	0x200004e0

0800a9b4 <__malloc_lock>:
 800a9b4:	4801      	ldr	r0, [pc, #4]	@ (800a9bc <__malloc_lock+0x8>)
 800a9b6:	f000 b9e6 	b.w	800ad86 <__retarget_lock_acquire_recursive>
 800a9ba:	bf00      	nop
 800a9bc:	20000624 	.word	0x20000624

0800a9c0 <__malloc_unlock>:
 800a9c0:	4801      	ldr	r0, [pc, #4]	@ (800a9c8 <__malloc_unlock+0x8>)
 800a9c2:	f000 b9e1 	b.w	800ad88 <__retarget_lock_release_recursive>
 800a9c6:	bf00      	nop
 800a9c8:	20000624 	.word	0x20000624

0800a9cc <std>:
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	b510      	push	{r4, lr}
 800a9d0:	4604      	mov	r4, r0
 800a9d2:	e9c0 3300 	strd	r3, r3, [r0]
 800a9d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a9da:	6083      	str	r3, [r0, #8]
 800a9dc:	8181      	strh	r1, [r0, #12]
 800a9de:	6643      	str	r3, [r0, #100]	@ 0x64
 800a9e0:	81c2      	strh	r2, [r0, #14]
 800a9e2:	6183      	str	r3, [r0, #24]
 800a9e4:	4619      	mov	r1, r3
 800a9e6:	2208      	movs	r2, #8
 800a9e8:	305c      	adds	r0, #92	@ 0x5c
 800a9ea:	f000 f943 	bl	800ac74 <memset>
 800a9ee:	4b0d      	ldr	r3, [pc, #52]	@ (800aa24 <std+0x58>)
 800a9f0:	6263      	str	r3, [r4, #36]	@ 0x24
 800a9f2:	4b0d      	ldr	r3, [pc, #52]	@ (800aa28 <std+0x5c>)
 800a9f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a9f6:	4b0d      	ldr	r3, [pc, #52]	@ (800aa2c <std+0x60>)
 800a9f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a9fa:	4b0d      	ldr	r3, [pc, #52]	@ (800aa30 <std+0x64>)
 800a9fc:	6323      	str	r3, [r4, #48]	@ 0x30
 800a9fe:	4b0d      	ldr	r3, [pc, #52]	@ (800aa34 <std+0x68>)
 800aa00:	6224      	str	r4, [r4, #32]
 800aa02:	429c      	cmp	r4, r3
 800aa04:	d006      	beq.n	800aa14 <std+0x48>
 800aa06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800aa0a:	4294      	cmp	r4, r2
 800aa0c:	d002      	beq.n	800aa14 <std+0x48>
 800aa0e:	33d0      	adds	r3, #208	@ 0xd0
 800aa10:	429c      	cmp	r4, r3
 800aa12:	d105      	bne.n	800aa20 <std+0x54>
 800aa14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800aa18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa1c:	f000 b9b2 	b.w	800ad84 <__retarget_lock_init_recursive>
 800aa20:	bd10      	pop	{r4, pc}
 800aa22:	bf00      	nop
 800aa24:	0800ab75 	.word	0x0800ab75
 800aa28:	0800ab97 	.word	0x0800ab97
 800aa2c:	0800abcf 	.word	0x0800abcf
 800aa30:	0800abf3 	.word	0x0800abf3
 800aa34:	200004e4 	.word	0x200004e4

0800aa38 <stdio_exit_handler>:
 800aa38:	4a02      	ldr	r2, [pc, #8]	@ (800aa44 <stdio_exit_handler+0xc>)
 800aa3a:	4903      	ldr	r1, [pc, #12]	@ (800aa48 <stdio_exit_handler+0x10>)
 800aa3c:	4803      	ldr	r0, [pc, #12]	@ (800aa4c <stdio_exit_handler+0x14>)
 800aa3e:	f000 b869 	b.w	800ab14 <_fwalk_sglue>
 800aa42:	bf00      	nop
 800aa44:	2000001c 	.word	0x2000001c
 800aa48:	0800b791 	.word	0x0800b791
 800aa4c:	2000002c 	.word	0x2000002c

0800aa50 <cleanup_stdio>:
 800aa50:	6841      	ldr	r1, [r0, #4]
 800aa52:	4b0c      	ldr	r3, [pc, #48]	@ (800aa84 <cleanup_stdio+0x34>)
 800aa54:	4299      	cmp	r1, r3
 800aa56:	b510      	push	{r4, lr}
 800aa58:	4604      	mov	r4, r0
 800aa5a:	d001      	beq.n	800aa60 <cleanup_stdio+0x10>
 800aa5c:	f000 fe98 	bl	800b790 <_fflush_r>
 800aa60:	68a1      	ldr	r1, [r4, #8]
 800aa62:	4b09      	ldr	r3, [pc, #36]	@ (800aa88 <cleanup_stdio+0x38>)
 800aa64:	4299      	cmp	r1, r3
 800aa66:	d002      	beq.n	800aa6e <cleanup_stdio+0x1e>
 800aa68:	4620      	mov	r0, r4
 800aa6a:	f000 fe91 	bl	800b790 <_fflush_r>
 800aa6e:	68e1      	ldr	r1, [r4, #12]
 800aa70:	4b06      	ldr	r3, [pc, #24]	@ (800aa8c <cleanup_stdio+0x3c>)
 800aa72:	4299      	cmp	r1, r3
 800aa74:	d004      	beq.n	800aa80 <cleanup_stdio+0x30>
 800aa76:	4620      	mov	r0, r4
 800aa78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa7c:	f000 be88 	b.w	800b790 <_fflush_r>
 800aa80:	bd10      	pop	{r4, pc}
 800aa82:	bf00      	nop
 800aa84:	200004e4 	.word	0x200004e4
 800aa88:	2000054c 	.word	0x2000054c
 800aa8c:	200005b4 	.word	0x200005b4

0800aa90 <global_stdio_init.part.0>:
 800aa90:	b510      	push	{r4, lr}
 800aa92:	4b0b      	ldr	r3, [pc, #44]	@ (800aac0 <global_stdio_init.part.0+0x30>)
 800aa94:	4c0b      	ldr	r4, [pc, #44]	@ (800aac4 <global_stdio_init.part.0+0x34>)
 800aa96:	4a0c      	ldr	r2, [pc, #48]	@ (800aac8 <global_stdio_init.part.0+0x38>)
 800aa98:	601a      	str	r2, [r3, #0]
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	2104      	movs	r1, #4
 800aaa0:	f7ff ff94 	bl	800a9cc <std>
 800aaa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	2109      	movs	r1, #9
 800aaac:	f7ff ff8e 	bl	800a9cc <std>
 800aab0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aab4:	2202      	movs	r2, #2
 800aab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aaba:	2112      	movs	r1, #18
 800aabc:	f7ff bf86 	b.w	800a9cc <std>
 800aac0:	2000061c 	.word	0x2000061c
 800aac4:	200004e4 	.word	0x200004e4
 800aac8:	0800aa39 	.word	0x0800aa39

0800aacc <__sfp_lock_acquire>:
 800aacc:	4801      	ldr	r0, [pc, #4]	@ (800aad4 <__sfp_lock_acquire+0x8>)
 800aace:	f000 b95a 	b.w	800ad86 <__retarget_lock_acquire_recursive>
 800aad2:	bf00      	nop
 800aad4:	20000625 	.word	0x20000625

0800aad8 <__sfp_lock_release>:
 800aad8:	4801      	ldr	r0, [pc, #4]	@ (800aae0 <__sfp_lock_release+0x8>)
 800aada:	f000 b955 	b.w	800ad88 <__retarget_lock_release_recursive>
 800aade:	bf00      	nop
 800aae0:	20000625 	.word	0x20000625

0800aae4 <__sinit>:
 800aae4:	b510      	push	{r4, lr}
 800aae6:	4604      	mov	r4, r0
 800aae8:	f7ff fff0 	bl	800aacc <__sfp_lock_acquire>
 800aaec:	6a23      	ldr	r3, [r4, #32]
 800aaee:	b11b      	cbz	r3, 800aaf8 <__sinit+0x14>
 800aaf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aaf4:	f7ff bff0 	b.w	800aad8 <__sfp_lock_release>
 800aaf8:	4b04      	ldr	r3, [pc, #16]	@ (800ab0c <__sinit+0x28>)
 800aafa:	6223      	str	r3, [r4, #32]
 800aafc:	4b04      	ldr	r3, [pc, #16]	@ (800ab10 <__sinit+0x2c>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d1f5      	bne.n	800aaf0 <__sinit+0xc>
 800ab04:	f7ff ffc4 	bl	800aa90 <global_stdio_init.part.0>
 800ab08:	e7f2      	b.n	800aaf0 <__sinit+0xc>
 800ab0a:	bf00      	nop
 800ab0c:	0800aa51 	.word	0x0800aa51
 800ab10:	2000061c 	.word	0x2000061c

0800ab14 <_fwalk_sglue>:
 800ab14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab18:	4607      	mov	r7, r0
 800ab1a:	4688      	mov	r8, r1
 800ab1c:	4614      	mov	r4, r2
 800ab1e:	2600      	movs	r6, #0
 800ab20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab24:	f1b9 0901 	subs.w	r9, r9, #1
 800ab28:	d505      	bpl.n	800ab36 <_fwalk_sglue+0x22>
 800ab2a:	6824      	ldr	r4, [r4, #0]
 800ab2c:	2c00      	cmp	r4, #0
 800ab2e:	d1f7      	bne.n	800ab20 <_fwalk_sglue+0xc>
 800ab30:	4630      	mov	r0, r6
 800ab32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab36:	89ab      	ldrh	r3, [r5, #12]
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	d907      	bls.n	800ab4c <_fwalk_sglue+0x38>
 800ab3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab40:	3301      	adds	r3, #1
 800ab42:	d003      	beq.n	800ab4c <_fwalk_sglue+0x38>
 800ab44:	4629      	mov	r1, r5
 800ab46:	4638      	mov	r0, r7
 800ab48:	47c0      	blx	r8
 800ab4a:	4306      	orrs	r6, r0
 800ab4c:	3568      	adds	r5, #104	@ 0x68
 800ab4e:	e7e9      	b.n	800ab24 <_fwalk_sglue+0x10>

0800ab50 <iprintf>:
 800ab50:	b40f      	push	{r0, r1, r2, r3}
 800ab52:	b507      	push	{r0, r1, r2, lr}
 800ab54:	4906      	ldr	r1, [pc, #24]	@ (800ab70 <iprintf+0x20>)
 800ab56:	ab04      	add	r3, sp, #16
 800ab58:	6808      	ldr	r0, [r1, #0]
 800ab5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab5e:	6881      	ldr	r1, [r0, #8]
 800ab60:	9301      	str	r3, [sp, #4]
 800ab62:	f000 faed 	bl	800b140 <_vfiprintf_r>
 800ab66:	b003      	add	sp, #12
 800ab68:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab6c:	b004      	add	sp, #16
 800ab6e:	4770      	bx	lr
 800ab70:	20000028 	.word	0x20000028

0800ab74 <__sread>:
 800ab74:	b510      	push	{r4, lr}
 800ab76:	460c      	mov	r4, r1
 800ab78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab7c:	f000 f8a4 	bl	800acc8 <_read_r>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	bfab      	itete	ge
 800ab84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab86:	89a3      	ldrhlt	r3, [r4, #12]
 800ab88:	181b      	addge	r3, r3, r0
 800ab8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab8e:	bfac      	ite	ge
 800ab90:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab92:	81a3      	strhlt	r3, [r4, #12]
 800ab94:	bd10      	pop	{r4, pc}

0800ab96 <__swrite>:
 800ab96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab9a:	461f      	mov	r7, r3
 800ab9c:	898b      	ldrh	r3, [r1, #12]
 800ab9e:	05db      	lsls	r3, r3, #23
 800aba0:	4605      	mov	r5, r0
 800aba2:	460c      	mov	r4, r1
 800aba4:	4616      	mov	r6, r2
 800aba6:	d505      	bpl.n	800abb4 <__swrite+0x1e>
 800aba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abac:	2302      	movs	r3, #2
 800abae:	2200      	movs	r2, #0
 800abb0:	f000 f878 	bl	800aca4 <_lseek_r>
 800abb4:	89a3      	ldrh	r3, [r4, #12]
 800abb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800abbe:	81a3      	strh	r3, [r4, #12]
 800abc0:	4632      	mov	r2, r6
 800abc2:	463b      	mov	r3, r7
 800abc4:	4628      	mov	r0, r5
 800abc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abca:	f000 b89f 	b.w	800ad0c <_write_r>

0800abce <__sseek>:
 800abce:	b510      	push	{r4, lr}
 800abd0:	460c      	mov	r4, r1
 800abd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abd6:	f000 f865 	bl	800aca4 <_lseek_r>
 800abda:	1c43      	adds	r3, r0, #1
 800abdc:	89a3      	ldrh	r3, [r4, #12]
 800abde:	bf15      	itete	ne
 800abe0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800abe2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800abe6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800abea:	81a3      	strheq	r3, [r4, #12]
 800abec:	bf18      	it	ne
 800abee:	81a3      	strhne	r3, [r4, #12]
 800abf0:	bd10      	pop	{r4, pc}

0800abf2 <__sclose>:
 800abf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abf6:	f000 b845 	b.w	800ac84 <_close_r>

0800abfa <_vsniprintf_r>:
 800abfa:	b530      	push	{r4, r5, lr}
 800abfc:	4614      	mov	r4, r2
 800abfe:	2c00      	cmp	r4, #0
 800ac00:	b09b      	sub	sp, #108	@ 0x6c
 800ac02:	4605      	mov	r5, r0
 800ac04:	461a      	mov	r2, r3
 800ac06:	da05      	bge.n	800ac14 <_vsniprintf_r+0x1a>
 800ac08:	238b      	movs	r3, #139	@ 0x8b
 800ac0a:	6003      	str	r3, [r0, #0]
 800ac0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac10:	b01b      	add	sp, #108	@ 0x6c
 800ac12:	bd30      	pop	{r4, r5, pc}
 800ac14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ac18:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ac1c:	f04f 0300 	mov.w	r3, #0
 800ac20:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac22:	bf14      	ite	ne
 800ac24:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ac28:	4623      	moveq	r3, r4
 800ac2a:	9302      	str	r3, [sp, #8]
 800ac2c:	9305      	str	r3, [sp, #20]
 800ac2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ac32:	9100      	str	r1, [sp, #0]
 800ac34:	9104      	str	r1, [sp, #16]
 800ac36:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ac3a:	4669      	mov	r1, sp
 800ac3c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800ac3e:	f000 f959 	bl	800aef4 <_svfiprintf_r>
 800ac42:	1c43      	adds	r3, r0, #1
 800ac44:	bfbc      	itt	lt
 800ac46:	238b      	movlt	r3, #139	@ 0x8b
 800ac48:	602b      	strlt	r3, [r5, #0]
 800ac4a:	2c00      	cmp	r4, #0
 800ac4c:	d0e0      	beq.n	800ac10 <_vsniprintf_r+0x16>
 800ac4e:	9b00      	ldr	r3, [sp, #0]
 800ac50:	2200      	movs	r2, #0
 800ac52:	701a      	strb	r2, [r3, #0]
 800ac54:	e7dc      	b.n	800ac10 <_vsniprintf_r+0x16>
	...

0800ac58 <vsniprintf>:
 800ac58:	b507      	push	{r0, r1, r2, lr}
 800ac5a:	9300      	str	r3, [sp, #0]
 800ac5c:	4613      	mov	r3, r2
 800ac5e:	460a      	mov	r2, r1
 800ac60:	4601      	mov	r1, r0
 800ac62:	4803      	ldr	r0, [pc, #12]	@ (800ac70 <vsniprintf+0x18>)
 800ac64:	6800      	ldr	r0, [r0, #0]
 800ac66:	f7ff ffc8 	bl	800abfa <_vsniprintf_r>
 800ac6a:	b003      	add	sp, #12
 800ac6c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ac70:	20000028 	.word	0x20000028

0800ac74 <memset>:
 800ac74:	4402      	add	r2, r0
 800ac76:	4603      	mov	r3, r0
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	d100      	bne.n	800ac7e <memset+0xa>
 800ac7c:	4770      	bx	lr
 800ac7e:	f803 1b01 	strb.w	r1, [r3], #1
 800ac82:	e7f9      	b.n	800ac78 <memset+0x4>

0800ac84 <_close_r>:
 800ac84:	b538      	push	{r3, r4, r5, lr}
 800ac86:	4d06      	ldr	r5, [pc, #24]	@ (800aca0 <_close_r+0x1c>)
 800ac88:	2300      	movs	r3, #0
 800ac8a:	4604      	mov	r4, r0
 800ac8c:	4608      	mov	r0, r1
 800ac8e:	602b      	str	r3, [r5, #0]
 800ac90:	f7f7 fb9a 	bl	80023c8 <_close>
 800ac94:	1c43      	adds	r3, r0, #1
 800ac96:	d102      	bne.n	800ac9e <_close_r+0x1a>
 800ac98:	682b      	ldr	r3, [r5, #0]
 800ac9a:	b103      	cbz	r3, 800ac9e <_close_r+0x1a>
 800ac9c:	6023      	str	r3, [r4, #0]
 800ac9e:	bd38      	pop	{r3, r4, r5, pc}
 800aca0:	20000620 	.word	0x20000620

0800aca4 <_lseek_r>:
 800aca4:	b538      	push	{r3, r4, r5, lr}
 800aca6:	4d07      	ldr	r5, [pc, #28]	@ (800acc4 <_lseek_r+0x20>)
 800aca8:	4604      	mov	r4, r0
 800acaa:	4608      	mov	r0, r1
 800acac:	4611      	mov	r1, r2
 800acae:	2200      	movs	r2, #0
 800acb0:	602a      	str	r2, [r5, #0]
 800acb2:	461a      	mov	r2, r3
 800acb4:	f7f7 fbaf 	bl	8002416 <_lseek>
 800acb8:	1c43      	adds	r3, r0, #1
 800acba:	d102      	bne.n	800acc2 <_lseek_r+0x1e>
 800acbc:	682b      	ldr	r3, [r5, #0]
 800acbe:	b103      	cbz	r3, 800acc2 <_lseek_r+0x1e>
 800acc0:	6023      	str	r3, [r4, #0]
 800acc2:	bd38      	pop	{r3, r4, r5, pc}
 800acc4:	20000620 	.word	0x20000620

0800acc8 <_read_r>:
 800acc8:	b538      	push	{r3, r4, r5, lr}
 800acca:	4d07      	ldr	r5, [pc, #28]	@ (800ace8 <_read_r+0x20>)
 800accc:	4604      	mov	r4, r0
 800acce:	4608      	mov	r0, r1
 800acd0:	4611      	mov	r1, r2
 800acd2:	2200      	movs	r2, #0
 800acd4:	602a      	str	r2, [r5, #0]
 800acd6:	461a      	mov	r2, r3
 800acd8:	f7f7 fb59 	bl	800238e <_read>
 800acdc:	1c43      	adds	r3, r0, #1
 800acde:	d102      	bne.n	800ace6 <_read_r+0x1e>
 800ace0:	682b      	ldr	r3, [r5, #0]
 800ace2:	b103      	cbz	r3, 800ace6 <_read_r+0x1e>
 800ace4:	6023      	str	r3, [r4, #0]
 800ace6:	bd38      	pop	{r3, r4, r5, pc}
 800ace8:	20000620 	.word	0x20000620

0800acec <_sbrk_r>:
 800acec:	b538      	push	{r3, r4, r5, lr}
 800acee:	4d06      	ldr	r5, [pc, #24]	@ (800ad08 <_sbrk_r+0x1c>)
 800acf0:	2300      	movs	r3, #0
 800acf2:	4604      	mov	r4, r0
 800acf4:	4608      	mov	r0, r1
 800acf6:	602b      	str	r3, [r5, #0]
 800acf8:	f7f7 fb9a 	bl	8002430 <_sbrk>
 800acfc:	1c43      	adds	r3, r0, #1
 800acfe:	d102      	bne.n	800ad06 <_sbrk_r+0x1a>
 800ad00:	682b      	ldr	r3, [r5, #0]
 800ad02:	b103      	cbz	r3, 800ad06 <_sbrk_r+0x1a>
 800ad04:	6023      	str	r3, [r4, #0]
 800ad06:	bd38      	pop	{r3, r4, r5, pc}
 800ad08:	20000620 	.word	0x20000620

0800ad0c <_write_r>:
 800ad0c:	b538      	push	{r3, r4, r5, lr}
 800ad0e:	4d07      	ldr	r5, [pc, #28]	@ (800ad2c <_write_r+0x20>)
 800ad10:	4604      	mov	r4, r0
 800ad12:	4608      	mov	r0, r1
 800ad14:	4611      	mov	r1, r2
 800ad16:	2200      	movs	r2, #0
 800ad18:	602a      	str	r2, [r5, #0]
 800ad1a:	461a      	mov	r2, r3
 800ad1c:	f7f6 fb56 	bl	80013cc <_write>
 800ad20:	1c43      	adds	r3, r0, #1
 800ad22:	d102      	bne.n	800ad2a <_write_r+0x1e>
 800ad24:	682b      	ldr	r3, [r5, #0]
 800ad26:	b103      	cbz	r3, 800ad2a <_write_r+0x1e>
 800ad28:	6023      	str	r3, [r4, #0]
 800ad2a:	bd38      	pop	{r3, r4, r5, pc}
 800ad2c:	20000620 	.word	0x20000620

0800ad30 <__errno>:
 800ad30:	4b01      	ldr	r3, [pc, #4]	@ (800ad38 <__errno+0x8>)
 800ad32:	6818      	ldr	r0, [r3, #0]
 800ad34:	4770      	bx	lr
 800ad36:	bf00      	nop
 800ad38:	20000028 	.word	0x20000028

0800ad3c <__libc_init_array>:
 800ad3c:	b570      	push	{r4, r5, r6, lr}
 800ad3e:	4d0d      	ldr	r5, [pc, #52]	@ (800ad74 <__libc_init_array+0x38>)
 800ad40:	4c0d      	ldr	r4, [pc, #52]	@ (800ad78 <__libc_init_array+0x3c>)
 800ad42:	1b64      	subs	r4, r4, r5
 800ad44:	10a4      	asrs	r4, r4, #2
 800ad46:	2600      	movs	r6, #0
 800ad48:	42a6      	cmp	r6, r4
 800ad4a:	d109      	bne.n	800ad60 <__libc_init_array+0x24>
 800ad4c:	4d0b      	ldr	r5, [pc, #44]	@ (800ad7c <__libc_init_array+0x40>)
 800ad4e:	4c0c      	ldr	r4, [pc, #48]	@ (800ad80 <__libc_init_array+0x44>)
 800ad50:	f000 feae 	bl	800bab0 <_init>
 800ad54:	1b64      	subs	r4, r4, r5
 800ad56:	10a4      	asrs	r4, r4, #2
 800ad58:	2600      	movs	r6, #0
 800ad5a:	42a6      	cmp	r6, r4
 800ad5c:	d105      	bne.n	800ad6a <__libc_init_array+0x2e>
 800ad5e:	bd70      	pop	{r4, r5, r6, pc}
 800ad60:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad64:	4798      	blx	r3
 800ad66:	3601      	adds	r6, #1
 800ad68:	e7ee      	b.n	800ad48 <__libc_init_array+0xc>
 800ad6a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad6e:	4798      	blx	r3
 800ad70:	3601      	adds	r6, #1
 800ad72:	e7f2      	b.n	800ad5a <__libc_init_array+0x1e>
 800ad74:	0800c074 	.word	0x0800c074
 800ad78:	0800c074 	.word	0x0800c074
 800ad7c:	0800c074 	.word	0x0800c074
 800ad80:	0800c078 	.word	0x0800c078

0800ad84 <__retarget_lock_init_recursive>:
 800ad84:	4770      	bx	lr

0800ad86 <__retarget_lock_acquire_recursive>:
 800ad86:	4770      	bx	lr

0800ad88 <__retarget_lock_release_recursive>:
 800ad88:	4770      	bx	lr

0800ad8a <memcpy>:
 800ad8a:	440a      	add	r2, r1
 800ad8c:	4291      	cmp	r1, r2
 800ad8e:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad92:	d100      	bne.n	800ad96 <memcpy+0xc>
 800ad94:	4770      	bx	lr
 800ad96:	b510      	push	{r4, lr}
 800ad98:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ada0:	4291      	cmp	r1, r2
 800ada2:	d1f9      	bne.n	800ad98 <memcpy+0xe>
 800ada4:	bd10      	pop	{r4, pc}
	...

0800ada8 <_free_r>:
 800ada8:	b538      	push	{r3, r4, r5, lr}
 800adaa:	4605      	mov	r5, r0
 800adac:	2900      	cmp	r1, #0
 800adae:	d041      	beq.n	800ae34 <_free_r+0x8c>
 800adb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adb4:	1f0c      	subs	r4, r1, #4
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	bfb8      	it	lt
 800adba:	18e4      	addlt	r4, r4, r3
 800adbc:	f7ff fdfa 	bl	800a9b4 <__malloc_lock>
 800adc0:	4a1d      	ldr	r2, [pc, #116]	@ (800ae38 <_free_r+0x90>)
 800adc2:	6813      	ldr	r3, [r2, #0]
 800adc4:	b933      	cbnz	r3, 800add4 <_free_r+0x2c>
 800adc6:	6063      	str	r3, [r4, #4]
 800adc8:	6014      	str	r4, [r2, #0]
 800adca:	4628      	mov	r0, r5
 800adcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800add0:	f7ff bdf6 	b.w	800a9c0 <__malloc_unlock>
 800add4:	42a3      	cmp	r3, r4
 800add6:	d908      	bls.n	800adea <_free_r+0x42>
 800add8:	6820      	ldr	r0, [r4, #0]
 800adda:	1821      	adds	r1, r4, r0
 800addc:	428b      	cmp	r3, r1
 800adde:	bf01      	itttt	eq
 800ade0:	6819      	ldreq	r1, [r3, #0]
 800ade2:	685b      	ldreq	r3, [r3, #4]
 800ade4:	1809      	addeq	r1, r1, r0
 800ade6:	6021      	streq	r1, [r4, #0]
 800ade8:	e7ed      	b.n	800adc6 <_free_r+0x1e>
 800adea:	461a      	mov	r2, r3
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	b10b      	cbz	r3, 800adf4 <_free_r+0x4c>
 800adf0:	42a3      	cmp	r3, r4
 800adf2:	d9fa      	bls.n	800adea <_free_r+0x42>
 800adf4:	6811      	ldr	r1, [r2, #0]
 800adf6:	1850      	adds	r0, r2, r1
 800adf8:	42a0      	cmp	r0, r4
 800adfa:	d10b      	bne.n	800ae14 <_free_r+0x6c>
 800adfc:	6820      	ldr	r0, [r4, #0]
 800adfe:	4401      	add	r1, r0
 800ae00:	1850      	adds	r0, r2, r1
 800ae02:	4283      	cmp	r3, r0
 800ae04:	6011      	str	r1, [r2, #0]
 800ae06:	d1e0      	bne.n	800adca <_free_r+0x22>
 800ae08:	6818      	ldr	r0, [r3, #0]
 800ae0a:	685b      	ldr	r3, [r3, #4]
 800ae0c:	6053      	str	r3, [r2, #4]
 800ae0e:	4408      	add	r0, r1
 800ae10:	6010      	str	r0, [r2, #0]
 800ae12:	e7da      	b.n	800adca <_free_r+0x22>
 800ae14:	d902      	bls.n	800ae1c <_free_r+0x74>
 800ae16:	230c      	movs	r3, #12
 800ae18:	602b      	str	r3, [r5, #0]
 800ae1a:	e7d6      	b.n	800adca <_free_r+0x22>
 800ae1c:	6820      	ldr	r0, [r4, #0]
 800ae1e:	1821      	adds	r1, r4, r0
 800ae20:	428b      	cmp	r3, r1
 800ae22:	bf04      	itt	eq
 800ae24:	6819      	ldreq	r1, [r3, #0]
 800ae26:	685b      	ldreq	r3, [r3, #4]
 800ae28:	6063      	str	r3, [r4, #4]
 800ae2a:	bf04      	itt	eq
 800ae2c:	1809      	addeq	r1, r1, r0
 800ae2e:	6021      	streq	r1, [r4, #0]
 800ae30:	6054      	str	r4, [r2, #4]
 800ae32:	e7ca      	b.n	800adca <_free_r+0x22>
 800ae34:	bd38      	pop	{r3, r4, r5, pc}
 800ae36:	bf00      	nop
 800ae38:	200004e0 	.word	0x200004e0

0800ae3c <__ssputs_r>:
 800ae3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae40:	688e      	ldr	r6, [r1, #8]
 800ae42:	461f      	mov	r7, r3
 800ae44:	42be      	cmp	r6, r7
 800ae46:	680b      	ldr	r3, [r1, #0]
 800ae48:	4682      	mov	sl, r0
 800ae4a:	460c      	mov	r4, r1
 800ae4c:	4690      	mov	r8, r2
 800ae4e:	d82d      	bhi.n	800aeac <__ssputs_r+0x70>
 800ae50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ae58:	d026      	beq.n	800aea8 <__ssputs_r+0x6c>
 800ae5a:	6965      	ldr	r5, [r4, #20]
 800ae5c:	6909      	ldr	r1, [r1, #16]
 800ae5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae62:	eba3 0901 	sub.w	r9, r3, r1
 800ae66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae6a:	1c7b      	adds	r3, r7, #1
 800ae6c:	444b      	add	r3, r9
 800ae6e:	106d      	asrs	r5, r5, #1
 800ae70:	429d      	cmp	r5, r3
 800ae72:	bf38      	it	cc
 800ae74:	461d      	movcc	r5, r3
 800ae76:	0553      	lsls	r3, r2, #21
 800ae78:	d527      	bpl.n	800aeca <__ssputs_r+0x8e>
 800ae7a:	4629      	mov	r1, r5
 800ae7c:	f7ff fd1a 	bl	800a8b4 <_malloc_r>
 800ae80:	4606      	mov	r6, r0
 800ae82:	b360      	cbz	r0, 800aede <__ssputs_r+0xa2>
 800ae84:	6921      	ldr	r1, [r4, #16]
 800ae86:	464a      	mov	r2, r9
 800ae88:	f7ff ff7f 	bl	800ad8a <memcpy>
 800ae8c:	89a3      	ldrh	r3, [r4, #12]
 800ae8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ae92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae96:	81a3      	strh	r3, [r4, #12]
 800ae98:	6126      	str	r6, [r4, #16]
 800ae9a:	6165      	str	r5, [r4, #20]
 800ae9c:	444e      	add	r6, r9
 800ae9e:	eba5 0509 	sub.w	r5, r5, r9
 800aea2:	6026      	str	r6, [r4, #0]
 800aea4:	60a5      	str	r5, [r4, #8]
 800aea6:	463e      	mov	r6, r7
 800aea8:	42be      	cmp	r6, r7
 800aeaa:	d900      	bls.n	800aeae <__ssputs_r+0x72>
 800aeac:	463e      	mov	r6, r7
 800aeae:	6820      	ldr	r0, [r4, #0]
 800aeb0:	4632      	mov	r2, r6
 800aeb2:	4641      	mov	r1, r8
 800aeb4:	f000 fd8a 	bl	800b9cc <memmove>
 800aeb8:	68a3      	ldr	r3, [r4, #8]
 800aeba:	1b9b      	subs	r3, r3, r6
 800aebc:	60a3      	str	r3, [r4, #8]
 800aebe:	6823      	ldr	r3, [r4, #0]
 800aec0:	4433      	add	r3, r6
 800aec2:	6023      	str	r3, [r4, #0]
 800aec4:	2000      	movs	r0, #0
 800aec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeca:	462a      	mov	r2, r5
 800aecc:	f000 fdba 	bl	800ba44 <_realloc_r>
 800aed0:	4606      	mov	r6, r0
 800aed2:	2800      	cmp	r0, #0
 800aed4:	d1e0      	bne.n	800ae98 <__ssputs_r+0x5c>
 800aed6:	6921      	ldr	r1, [r4, #16]
 800aed8:	4650      	mov	r0, sl
 800aeda:	f7ff ff65 	bl	800ada8 <_free_r>
 800aede:	230c      	movs	r3, #12
 800aee0:	f8ca 3000 	str.w	r3, [sl]
 800aee4:	89a3      	ldrh	r3, [r4, #12]
 800aee6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeea:	81a3      	strh	r3, [r4, #12]
 800aeec:	f04f 30ff 	mov.w	r0, #4294967295
 800aef0:	e7e9      	b.n	800aec6 <__ssputs_r+0x8a>
	...

0800aef4 <_svfiprintf_r>:
 800aef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef8:	4698      	mov	r8, r3
 800aefa:	898b      	ldrh	r3, [r1, #12]
 800aefc:	061b      	lsls	r3, r3, #24
 800aefe:	b09d      	sub	sp, #116	@ 0x74
 800af00:	4607      	mov	r7, r0
 800af02:	460d      	mov	r5, r1
 800af04:	4614      	mov	r4, r2
 800af06:	d510      	bpl.n	800af2a <_svfiprintf_r+0x36>
 800af08:	690b      	ldr	r3, [r1, #16]
 800af0a:	b973      	cbnz	r3, 800af2a <_svfiprintf_r+0x36>
 800af0c:	2140      	movs	r1, #64	@ 0x40
 800af0e:	f7ff fcd1 	bl	800a8b4 <_malloc_r>
 800af12:	6028      	str	r0, [r5, #0]
 800af14:	6128      	str	r0, [r5, #16]
 800af16:	b930      	cbnz	r0, 800af26 <_svfiprintf_r+0x32>
 800af18:	230c      	movs	r3, #12
 800af1a:	603b      	str	r3, [r7, #0]
 800af1c:	f04f 30ff 	mov.w	r0, #4294967295
 800af20:	b01d      	add	sp, #116	@ 0x74
 800af22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af26:	2340      	movs	r3, #64	@ 0x40
 800af28:	616b      	str	r3, [r5, #20]
 800af2a:	2300      	movs	r3, #0
 800af2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800af2e:	2320      	movs	r3, #32
 800af30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af34:	f8cd 800c 	str.w	r8, [sp, #12]
 800af38:	2330      	movs	r3, #48	@ 0x30
 800af3a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b0d8 <_svfiprintf_r+0x1e4>
 800af3e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af42:	f04f 0901 	mov.w	r9, #1
 800af46:	4623      	mov	r3, r4
 800af48:	469a      	mov	sl, r3
 800af4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af4e:	b10a      	cbz	r2, 800af54 <_svfiprintf_r+0x60>
 800af50:	2a25      	cmp	r2, #37	@ 0x25
 800af52:	d1f9      	bne.n	800af48 <_svfiprintf_r+0x54>
 800af54:	ebba 0b04 	subs.w	fp, sl, r4
 800af58:	d00b      	beq.n	800af72 <_svfiprintf_r+0x7e>
 800af5a:	465b      	mov	r3, fp
 800af5c:	4622      	mov	r2, r4
 800af5e:	4629      	mov	r1, r5
 800af60:	4638      	mov	r0, r7
 800af62:	f7ff ff6b 	bl	800ae3c <__ssputs_r>
 800af66:	3001      	adds	r0, #1
 800af68:	f000 80a7 	beq.w	800b0ba <_svfiprintf_r+0x1c6>
 800af6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af6e:	445a      	add	r2, fp
 800af70:	9209      	str	r2, [sp, #36]	@ 0x24
 800af72:	f89a 3000 	ldrb.w	r3, [sl]
 800af76:	2b00      	cmp	r3, #0
 800af78:	f000 809f 	beq.w	800b0ba <_svfiprintf_r+0x1c6>
 800af7c:	2300      	movs	r3, #0
 800af7e:	f04f 32ff 	mov.w	r2, #4294967295
 800af82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af86:	f10a 0a01 	add.w	sl, sl, #1
 800af8a:	9304      	str	r3, [sp, #16]
 800af8c:	9307      	str	r3, [sp, #28]
 800af8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af92:	931a      	str	r3, [sp, #104]	@ 0x68
 800af94:	4654      	mov	r4, sl
 800af96:	2205      	movs	r2, #5
 800af98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af9c:	484e      	ldr	r0, [pc, #312]	@ (800b0d8 <_svfiprintf_r+0x1e4>)
 800af9e:	f7f5 f917 	bl	80001d0 <memchr>
 800afa2:	9a04      	ldr	r2, [sp, #16]
 800afa4:	b9d8      	cbnz	r0, 800afde <_svfiprintf_r+0xea>
 800afa6:	06d0      	lsls	r0, r2, #27
 800afa8:	bf44      	itt	mi
 800afaa:	2320      	movmi	r3, #32
 800afac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afb0:	0711      	lsls	r1, r2, #28
 800afb2:	bf44      	itt	mi
 800afb4:	232b      	movmi	r3, #43	@ 0x2b
 800afb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afba:	f89a 3000 	ldrb.w	r3, [sl]
 800afbe:	2b2a      	cmp	r3, #42	@ 0x2a
 800afc0:	d015      	beq.n	800afee <_svfiprintf_r+0xfa>
 800afc2:	9a07      	ldr	r2, [sp, #28]
 800afc4:	4654      	mov	r4, sl
 800afc6:	2000      	movs	r0, #0
 800afc8:	f04f 0c0a 	mov.w	ip, #10
 800afcc:	4621      	mov	r1, r4
 800afce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afd2:	3b30      	subs	r3, #48	@ 0x30
 800afd4:	2b09      	cmp	r3, #9
 800afd6:	d94b      	bls.n	800b070 <_svfiprintf_r+0x17c>
 800afd8:	b1b0      	cbz	r0, 800b008 <_svfiprintf_r+0x114>
 800afda:	9207      	str	r2, [sp, #28]
 800afdc:	e014      	b.n	800b008 <_svfiprintf_r+0x114>
 800afde:	eba0 0308 	sub.w	r3, r0, r8
 800afe2:	fa09 f303 	lsl.w	r3, r9, r3
 800afe6:	4313      	orrs	r3, r2
 800afe8:	9304      	str	r3, [sp, #16]
 800afea:	46a2      	mov	sl, r4
 800afec:	e7d2      	b.n	800af94 <_svfiprintf_r+0xa0>
 800afee:	9b03      	ldr	r3, [sp, #12]
 800aff0:	1d19      	adds	r1, r3, #4
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	9103      	str	r1, [sp, #12]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	bfbb      	ittet	lt
 800affa:	425b      	neglt	r3, r3
 800affc:	f042 0202 	orrlt.w	r2, r2, #2
 800b000:	9307      	strge	r3, [sp, #28]
 800b002:	9307      	strlt	r3, [sp, #28]
 800b004:	bfb8      	it	lt
 800b006:	9204      	strlt	r2, [sp, #16]
 800b008:	7823      	ldrb	r3, [r4, #0]
 800b00a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b00c:	d10a      	bne.n	800b024 <_svfiprintf_r+0x130>
 800b00e:	7863      	ldrb	r3, [r4, #1]
 800b010:	2b2a      	cmp	r3, #42	@ 0x2a
 800b012:	d132      	bne.n	800b07a <_svfiprintf_r+0x186>
 800b014:	9b03      	ldr	r3, [sp, #12]
 800b016:	1d1a      	adds	r2, r3, #4
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	9203      	str	r2, [sp, #12]
 800b01c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b020:	3402      	adds	r4, #2
 800b022:	9305      	str	r3, [sp, #20]
 800b024:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b0e8 <_svfiprintf_r+0x1f4>
 800b028:	7821      	ldrb	r1, [r4, #0]
 800b02a:	2203      	movs	r2, #3
 800b02c:	4650      	mov	r0, sl
 800b02e:	f7f5 f8cf 	bl	80001d0 <memchr>
 800b032:	b138      	cbz	r0, 800b044 <_svfiprintf_r+0x150>
 800b034:	9b04      	ldr	r3, [sp, #16]
 800b036:	eba0 000a 	sub.w	r0, r0, sl
 800b03a:	2240      	movs	r2, #64	@ 0x40
 800b03c:	4082      	lsls	r2, r0
 800b03e:	4313      	orrs	r3, r2
 800b040:	3401      	adds	r4, #1
 800b042:	9304      	str	r3, [sp, #16]
 800b044:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b048:	4824      	ldr	r0, [pc, #144]	@ (800b0dc <_svfiprintf_r+0x1e8>)
 800b04a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b04e:	2206      	movs	r2, #6
 800b050:	f7f5 f8be 	bl	80001d0 <memchr>
 800b054:	2800      	cmp	r0, #0
 800b056:	d036      	beq.n	800b0c6 <_svfiprintf_r+0x1d2>
 800b058:	4b21      	ldr	r3, [pc, #132]	@ (800b0e0 <_svfiprintf_r+0x1ec>)
 800b05a:	bb1b      	cbnz	r3, 800b0a4 <_svfiprintf_r+0x1b0>
 800b05c:	9b03      	ldr	r3, [sp, #12]
 800b05e:	3307      	adds	r3, #7
 800b060:	f023 0307 	bic.w	r3, r3, #7
 800b064:	3308      	adds	r3, #8
 800b066:	9303      	str	r3, [sp, #12]
 800b068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b06a:	4433      	add	r3, r6
 800b06c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b06e:	e76a      	b.n	800af46 <_svfiprintf_r+0x52>
 800b070:	fb0c 3202 	mla	r2, ip, r2, r3
 800b074:	460c      	mov	r4, r1
 800b076:	2001      	movs	r0, #1
 800b078:	e7a8      	b.n	800afcc <_svfiprintf_r+0xd8>
 800b07a:	2300      	movs	r3, #0
 800b07c:	3401      	adds	r4, #1
 800b07e:	9305      	str	r3, [sp, #20]
 800b080:	4619      	mov	r1, r3
 800b082:	f04f 0c0a 	mov.w	ip, #10
 800b086:	4620      	mov	r0, r4
 800b088:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b08c:	3a30      	subs	r2, #48	@ 0x30
 800b08e:	2a09      	cmp	r2, #9
 800b090:	d903      	bls.n	800b09a <_svfiprintf_r+0x1a6>
 800b092:	2b00      	cmp	r3, #0
 800b094:	d0c6      	beq.n	800b024 <_svfiprintf_r+0x130>
 800b096:	9105      	str	r1, [sp, #20]
 800b098:	e7c4      	b.n	800b024 <_svfiprintf_r+0x130>
 800b09a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b09e:	4604      	mov	r4, r0
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	e7f0      	b.n	800b086 <_svfiprintf_r+0x192>
 800b0a4:	ab03      	add	r3, sp, #12
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	462a      	mov	r2, r5
 800b0aa:	4b0e      	ldr	r3, [pc, #56]	@ (800b0e4 <_svfiprintf_r+0x1f0>)
 800b0ac:	a904      	add	r1, sp, #16
 800b0ae:	4638      	mov	r0, r7
 800b0b0:	f3af 8000 	nop.w
 800b0b4:	1c42      	adds	r2, r0, #1
 800b0b6:	4606      	mov	r6, r0
 800b0b8:	d1d6      	bne.n	800b068 <_svfiprintf_r+0x174>
 800b0ba:	89ab      	ldrh	r3, [r5, #12]
 800b0bc:	065b      	lsls	r3, r3, #25
 800b0be:	f53f af2d 	bmi.w	800af1c <_svfiprintf_r+0x28>
 800b0c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0c4:	e72c      	b.n	800af20 <_svfiprintf_r+0x2c>
 800b0c6:	ab03      	add	r3, sp, #12
 800b0c8:	9300      	str	r3, [sp, #0]
 800b0ca:	462a      	mov	r2, r5
 800b0cc:	4b05      	ldr	r3, [pc, #20]	@ (800b0e4 <_svfiprintf_r+0x1f0>)
 800b0ce:	a904      	add	r1, sp, #16
 800b0d0:	4638      	mov	r0, r7
 800b0d2:	f000 f9bb 	bl	800b44c <_printf_i>
 800b0d6:	e7ed      	b.n	800b0b4 <_svfiprintf_r+0x1c0>
 800b0d8:	0800c038 	.word	0x0800c038
 800b0dc:	0800c042 	.word	0x0800c042
 800b0e0:	00000000 	.word	0x00000000
 800b0e4:	0800ae3d 	.word	0x0800ae3d
 800b0e8:	0800c03e 	.word	0x0800c03e

0800b0ec <__sfputc_r>:
 800b0ec:	6893      	ldr	r3, [r2, #8]
 800b0ee:	3b01      	subs	r3, #1
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	b410      	push	{r4}
 800b0f4:	6093      	str	r3, [r2, #8]
 800b0f6:	da08      	bge.n	800b10a <__sfputc_r+0x1e>
 800b0f8:	6994      	ldr	r4, [r2, #24]
 800b0fa:	42a3      	cmp	r3, r4
 800b0fc:	db01      	blt.n	800b102 <__sfputc_r+0x16>
 800b0fe:	290a      	cmp	r1, #10
 800b100:	d103      	bne.n	800b10a <__sfputc_r+0x1e>
 800b102:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b106:	f000 bbcd 	b.w	800b8a4 <__swbuf_r>
 800b10a:	6813      	ldr	r3, [r2, #0]
 800b10c:	1c58      	adds	r0, r3, #1
 800b10e:	6010      	str	r0, [r2, #0]
 800b110:	7019      	strb	r1, [r3, #0]
 800b112:	4608      	mov	r0, r1
 800b114:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b118:	4770      	bx	lr

0800b11a <__sfputs_r>:
 800b11a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b11c:	4606      	mov	r6, r0
 800b11e:	460f      	mov	r7, r1
 800b120:	4614      	mov	r4, r2
 800b122:	18d5      	adds	r5, r2, r3
 800b124:	42ac      	cmp	r4, r5
 800b126:	d101      	bne.n	800b12c <__sfputs_r+0x12>
 800b128:	2000      	movs	r0, #0
 800b12a:	e007      	b.n	800b13c <__sfputs_r+0x22>
 800b12c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b130:	463a      	mov	r2, r7
 800b132:	4630      	mov	r0, r6
 800b134:	f7ff ffda 	bl	800b0ec <__sfputc_r>
 800b138:	1c43      	adds	r3, r0, #1
 800b13a:	d1f3      	bne.n	800b124 <__sfputs_r+0xa>
 800b13c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b140 <_vfiprintf_r>:
 800b140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b144:	460d      	mov	r5, r1
 800b146:	b09d      	sub	sp, #116	@ 0x74
 800b148:	4614      	mov	r4, r2
 800b14a:	4698      	mov	r8, r3
 800b14c:	4606      	mov	r6, r0
 800b14e:	b118      	cbz	r0, 800b158 <_vfiprintf_r+0x18>
 800b150:	6a03      	ldr	r3, [r0, #32]
 800b152:	b90b      	cbnz	r3, 800b158 <_vfiprintf_r+0x18>
 800b154:	f7ff fcc6 	bl	800aae4 <__sinit>
 800b158:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b15a:	07d9      	lsls	r1, r3, #31
 800b15c:	d405      	bmi.n	800b16a <_vfiprintf_r+0x2a>
 800b15e:	89ab      	ldrh	r3, [r5, #12]
 800b160:	059a      	lsls	r2, r3, #22
 800b162:	d402      	bmi.n	800b16a <_vfiprintf_r+0x2a>
 800b164:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b166:	f7ff fe0e 	bl	800ad86 <__retarget_lock_acquire_recursive>
 800b16a:	89ab      	ldrh	r3, [r5, #12]
 800b16c:	071b      	lsls	r3, r3, #28
 800b16e:	d501      	bpl.n	800b174 <_vfiprintf_r+0x34>
 800b170:	692b      	ldr	r3, [r5, #16]
 800b172:	b99b      	cbnz	r3, 800b19c <_vfiprintf_r+0x5c>
 800b174:	4629      	mov	r1, r5
 800b176:	4630      	mov	r0, r6
 800b178:	f000 fbd2 	bl	800b920 <__swsetup_r>
 800b17c:	b170      	cbz	r0, 800b19c <_vfiprintf_r+0x5c>
 800b17e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b180:	07dc      	lsls	r4, r3, #31
 800b182:	d504      	bpl.n	800b18e <_vfiprintf_r+0x4e>
 800b184:	f04f 30ff 	mov.w	r0, #4294967295
 800b188:	b01d      	add	sp, #116	@ 0x74
 800b18a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b18e:	89ab      	ldrh	r3, [r5, #12]
 800b190:	0598      	lsls	r0, r3, #22
 800b192:	d4f7      	bmi.n	800b184 <_vfiprintf_r+0x44>
 800b194:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b196:	f7ff fdf7 	bl	800ad88 <__retarget_lock_release_recursive>
 800b19a:	e7f3      	b.n	800b184 <_vfiprintf_r+0x44>
 800b19c:	2300      	movs	r3, #0
 800b19e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1a0:	2320      	movs	r3, #32
 800b1a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b1a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1aa:	2330      	movs	r3, #48	@ 0x30
 800b1ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b35c <_vfiprintf_r+0x21c>
 800b1b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b1b4:	f04f 0901 	mov.w	r9, #1
 800b1b8:	4623      	mov	r3, r4
 800b1ba:	469a      	mov	sl, r3
 800b1bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1c0:	b10a      	cbz	r2, 800b1c6 <_vfiprintf_r+0x86>
 800b1c2:	2a25      	cmp	r2, #37	@ 0x25
 800b1c4:	d1f9      	bne.n	800b1ba <_vfiprintf_r+0x7a>
 800b1c6:	ebba 0b04 	subs.w	fp, sl, r4
 800b1ca:	d00b      	beq.n	800b1e4 <_vfiprintf_r+0xa4>
 800b1cc:	465b      	mov	r3, fp
 800b1ce:	4622      	mov	r2, r4
 800b1d0:	4629      	mov	r1, r5
 800b1d2:	4630      	mov	r0, r6
 800b1d4:	f7ff ffa1 	bl	800b11a <__sfputs_r>
 800b1d8:	3001      	adds	r0, #1
 800b1da:	f000 80a7 	beq.w	800b32c <_vfiprintf_r+0x1ec>
 800b1de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1e0:	445a      	add	r2, fp
 800b1e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1e4:	f89a 3000 	ldrb.w	r3, [sl]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	f000 809f 	beq.w	800b32c <_vfiprintf_r+0x1ec>
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	f04f 32ff 	mov.w	r2, #4294967295
 800b1f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1f8:	f10a 0a01 	add.w	sl, sl, #1
 800b1fc:	9304      	str	r3, [sp, #16]
 800b1fe:	9307      	str	r3, [sp, #28]
 800b200:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b204:	931a      	str	r3, [sp, #104]	@ 0x68
 800b206:	4654      	mov	r4, sl
 800b208:	2205      	movs	r2, #5
 800b20a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b20e:	4853      	ldr	r0, [pc, #332]	@ (800b35c <_vfiprintf_r+0x21c>)
 800b210:	f7f4 ffde 	bl	80001d0 <memchr>
 800b214:	9a04      	ldr	r2, [sp, #16]
 800b216:	b9d8      	cbnz	r0, 800b250 <_vfiprintf_r+0x110>
 800b218:	06d1      	lsls	r1, r2, #27
 800b21a:	bf44      	itt	mi
 800b21c:	2320      	movmi	r3, #32
 800b21e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b222:	0713      	lsls	r3, r2, #28
 800b224:	bf44      	itt	mi
 800b226:	232b      	movmi	r3, #43	@ 0x2b
 800b228:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b22c:	f89a 3000 	ldrb.w	r3, [sl]
 800b230:	2b2a      	cmp	r3, #42	@ 0x2a
 800b232:	d015      	beq.n	800b260 <_vfiprintf_r+0x120>
 800b234:	9a07      	ldr	r2, [sp, #28]
 800b236:	4654      	mov	r4, sl
 800b238:	2000      	movs	r0, #0
 800b23a:	f04f 0c0a 	mov.w	ip, #10
 800b23e:	4621      	mov	r1, r4
 800b240:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b244:	3b30      	subs	r3, #48	@ 0x30
 800b246:	2b09      	cmp	r3, #9
 800b248:	d94b      	bls.n	800b2e2 <_vfiprintf_r+0x1a2>
 800b24a:	b1b0      	cbz	r0, 800b27a <_vfiprintf_r+0x13a>
 800b24c:	9207      	str	r2, [sp, #28]
 800b24e:	e014      	b.n	800b27a <_vfiprintf_r+0x13a>
 800b250:	eba0 0308 	sub.w	r3, r0, r8
 800b254:	fa09 f303 	lsl.w	r3, r9, r3
 800b258:	4313      	orrs	r3, r2
 800b25a:	9304      	str	r3, [sp, #16]
 800b25c:	46a2      	mov	sl, r4
 800b25e:	e7d2      	b.n	800b206 <_vfiprintf_r+0xc6>
 800b260:	9b03      	ldr	r3, [sp, #12]
 800b262:	1d19      	adds	r1, r3, #4
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	9103      	str	r1, [sp, #12]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	bfbb      	ittet	lt
 800b26c:	425b      	neglt	r3, r3
 800b26e:	f042 0202 	orrlt.w	r2, r2, #2
 800b272:	9307      	strge	r3, [sp, #28]
 800b274:	9307      	strlt	r3, [sp, #28]
 800b276:	bfb8      	it	lt
 800b278:	9204      	strlt	r2, [sp, #16]
 800b27a:	7823      	ldrb	r3, [r4, #0]
 800b27c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b27e:	d10a      	bne.n	800b296 <_vfiprintf_r+0x156>
 800b280:	7863      	ldrb	r3, [r4, #1]
 800b282:	2b2a      	cmp	r3, #42	@ 0x2a
 800b284:	d132      	bne.n	800b2ec <_vfiprintf_r+0x1ac>
 800b286:	9b03      	ldr	r3, [sp, #12]
 800b288:	1d1a      	adds	r2, r3, #4
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	9203      	str	r2, [sp, #12]
 800b28e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b292:	3402      	adds	r4, #2
 800b294:	9305      	str	r3, [sp, #20]
 800b296:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b36c <_vfiprintf_r+0x22c>
 800b29a:	7821      	ldrb	r1, [r4, #0]
 800b29c:	2203      	movs	r2, #3
 800b29e:	4650      	mov	r0, sl
 800b2a0:	f7f4 ff96 	bl	80001d0 <memchr>
 800b2a4:	b138      	cbz	r0, 800b2b6 <_vfiprintf_r+0x176>
 800b2a6:	9b04      	ldr	r3, [sp, #16]
 800b2a8:	eba0 000a 	sub.w	r0, r0, sl
 800b2ac:	2240      	movs	r2, #64	@ 0x40
 800b2ae:	4082      	lsls	r2, r0
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	3401      	adds	r4, #1
 800b2b4:	9304      	str	r3, [sp, #16]
 800b2b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2ba:	4829      	ldr	r0, [pc, #164]	@ (800b360 <_vfiprintf_r+0x220>)
 800b2bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b2c0:	2206      	movs	r2, #6
 800b2c2:	f7f4 ff85 	bl	80001d0 <memchr>
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	d03f      	beq.n	800b34a <_vfiprintf_r+0x20a>
 800b2ca:	4b26      	ldr	r3, [pc, #152]	@ (800b364 <_vfiprintf_r+0x224>)
 800b2cc:	bb1b      	cbnz	r3, 800b316 <_vfiprintf_r+0x1d6>
 800b2ce:	9b03      	ldr	r3, [sp, #12]
 800b2d0:	3307      	adds	r3, #7
 800b2d2:	f023 0307 	bic.w	r3, r3, #7
 800b2d6:	3308      	adds	r3, #8
 800b2d8:	9303      	str	r3, [sp, #12]
 800b2da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2dc:	443b      	add	r3, r7
 800b2de:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2e0:	e76a      	b.n	800b1b8 <_vfiprintf_r+0x78>
 800b2e2:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2e6:	460c      	mov	r4, r1
 800b2e8:	2001      	movs	r0, #1
 800b2ea:	e7a8      	b.n	800b23e <_vfiprintf_r+0xfe>
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	3401      	adds	r4, #1
 800b2f0:	9305      	str	r3, [sp, #20]
 800b2f2:	4619      	mov	r1, r3
 800b2f4:	f04f 0c0a 	mov.w	ip, #10
 800b2f8:	4620      	mov	r0, r4
 800b2fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2fe:	3a30      	subs	r2, #48	@ 0x30
 800b300:	2a09      	cmp	r2, #9
 800b302:	d903      	bls.n	800b30c <_vfiprintf_r+0x1cc>
 800b304:	2b00      	cmp	r3, #0
 800b306:	d0c6      	beq.n	800b296 <_vfiprintf_r+0x156>
 800b308:	9105      	str	r1, [sp, #20]
 800b30a:	e7c4      	b.n	800b296 <_vfiprintf_r+0x156>
 800b30c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b310:	4604      	mov	r4, r0
 800b312:	2301      	movs	r3, #1
 800b314:	e7f0      	b.n	800b2f8 <_vfiprintf_r+0x1b8>
 800b316:	ab03      	add	r3, sp, #12
 800b318:	9300      	str	r3, [sp, #0]
 800b31a:	462a      	mov	r2, r5
 800b31c:	4b12      	ldr	r3, [pc, #72]	@ (800b368 <_vfiprintf_r+0x228>)
 800b31e:	a904      	add	r1, sp, #16
 800b320:	4630      	mov	r0, r6
 800b322:	f3af 8000 	nop.w
 800b326:	4607      	mov	r7, r0
 800b328:	1c78      	adds	r0, r7, #1
 800b32a:	d1d6      	bne.n	800b2da <_vfiprintf_r+0x19a>
 800b32c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b32e:	07d9      	lsls	r1, r3, #31
 800b330:	d405      	bmi.n	800b33e <_vfiprintf_r+0x1fe>
 800b332:	89ab      	ldrh	r3, [r5, #12]
 800b334:	059a      	lsls	r2, r3, #22
 800b336:	d402      	bmi.n	800b33e <_vfiprintf_r+0x1fe>
 800b338:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b33a:	f7ff fd25 	bl	800ad88 <__retarget_lock_release_recursive>
 800b33e:	89ab      	ldrh	r3, [r5, #12]
 800b340:	065b      	lsls	r3, r3, #25
 800b342:	f53f af1f 	bmi.w	800b184 <_vfiprintf_r+0x44>
 800b346:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b348:	e71e      	b.n	800b188 <_vfiprintf_r+0x48>
 800b34a:	ab03      	add	r3, sp, #12
 800b34c:	9300      	str	r3, [sp, #0]
 800b34e:	462a      	mov	r2, r5
 800b350:	4b05      	ldr	r3, [pc, #20]	@ (800b368 <_vfiprintf_r+0x228>)
 800b352:	a904      	add	r1, sp, #16
 800b354:	4630      	mov	r0, r6
 800b356:	f000 f879 	bl	800b44c <_printf_i>
 800b35a:	e7e4      	b.n	800b326 <_vfiprintf_r+0x1e6>
 800b35c:	0800c038 	.word	0x0800c038
 800b360:	0800c042 	.word	0x0800c042
 800b364:	00000000 	.word	0x00000000
 800b368:	0800b11b 	.word	0x0800b11b
 800b36c:	0800c03e 	.word	0x0800c03e

0800b370 <_printf_common>:
 800b370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b374:	4616      	mov	r6, r2
 800b376:	4698      	mov	r8, r3
 800b378:	688a      	ldr	r2, [r1, #8]
 800b37a:	690b      	ldr	r3, [r1, #16]
 800b37c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b380:	4293      	cmp	r3, r2
 800b382:	bfb8      	it	lt
 800b384:	4613      	movlt	r3, r2
 800b386:	6033      	str	r3, [r6, #0]
 800b388:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b38c:	4607      	mov	r7, r0
 800b38e:	460c      	mov	r4, r1
 800b390:	b10a      	cbz	r2, 800b396 <_printf_common+0x26>
 800b392:	3301      	adds	r3, #1
 800b394:	6033      	str	r3, [r6, #0]
 800b396:	6823      	ldr	r3, [r4, #0]
 800b398:	0699      	lsls	r1, r3, #26
 800b39a:	bf42      	ittt	mi
 800b39c:	6833      	ldrmi	r3, [r6, #0]
 800b39e:	3302      	addmi	r3, #2
 800b3a0:	6033      	strmi	r3, [r6, #0]
 800b3a2:	6825      	ldr	r5, [r4, #0]
 800b3a4:	f015 0506 	ands.w	r5, r5, #6
 800b3a8:	d106      	bne.n	800b3b8 <_printf_common+0x48>
 800b3aa:	f104 0a19 	add.w	sl, r4, #25
 800b3ae:	68e3      	ldr	r3, [r4, #12]
 800b3b0:	6832      	ldr	r2, [r6, #0]
 800b3b2:	1a9b      	subs	r3, r3, r2
 800b3b4:	42ab      	cmp	r3, r5
 800b3b6:	dc26      	bgt.n	800b406 <_printf_common+0x96>
 800b3b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b3bc:	6822      	ldr	r2, [r4, #0]
 800b3be:	3b00      	subs	r3, #0
 800b3c0:	bf18      	it	ne
 800b3c2:	2301      	movne	r3, #1
 800b3c4:	0692      	lsls	r2, r2, #26
 800b3c6:	d42b      	bmi.n	800b420 <_printf_common+0xb0>
 800b3c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b3cc:	4641      	mov	r1, r8
 800b3ce:	4638      	mov	r0, r7
 800b3d0:	47c8      	blx	r9
 800b3d2:	3001      	adds	r0, #1
 800b3d4:	d01e      	beq.n	800b414 <_printf_common+0xa4>
 800b3d6:	6823      	ldr	r3, [r4, #0]
 800b3d8:	6922      	ldr	r2, [r4, #16]
 800b3da:	f003 0306 	and.w	r3, r3, #6
 800b3de:	2b04      	cmp	r3, #4
 800b3e0:	bf02      	ittt	eq
 800b3e2:	68e5      	ldreq	r5, [r4, #12]
 800b3e4:	6833      	ldreq	r3, [r6, #0]
 800b3e6:	1aed      	subeq	r5, r5, r3
 800b3e8:	68a3      	ldr	r3, [r4, #8]
 800b3ea:	bf0c      	ite	eq
 800b3ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3f0:	2500      	movne	r5, #0
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	bfc4      	itt	gt
 800b3f6:	1a9b      	subgt	r3, r3, r2
 800b3f8:	18ed      	addgt	r5, r5, r3
 800b3fa:	2600      	movs	r6, #0
 800b3fc:	341a      	adds	r4, #26
 800b3fe:	42b5      	cmp	r5, r6
 800b400:	d11a      	bne.n	800b438 <_printf_common+0xc8>
 800b402:	2000      	movs	r0, #0
 800b404:	e008      	b.n	800b418 <_printf_common+0xa8>
 800b406:	2301      	movs	r3, #1
 800b408:	4652      	mov	r2, sl
 800b40a:	4641      	mov	r1, r8
 800b40c:	4638      	mov	r0, r7
 800b40e:	47c8      	blx	r9
 800b410:	3001      	adds	r0, #1
 800b412:	d103      	bne.n	800b41c <_printf_common+0xac>
 800b414:	f04f 30ff 	mov.w	r0, #4294967295
 800b418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b41c:	3501      	adds	r5, #1
 800b41e:	e7c6      	b.n	800b3ae <_printf_common+0x3e>
 800b420:	18e1      	adds	r1, r4, r3
 800b422:	1c5a      	adds	r2, r3, #1
 800b424:	2030      	movs	r0, #48	@ 0x30
 800b426:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b42a:	4422      	add	r2, r4
 800b42c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b430:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b434:	3302      	adds	r3, #2
 800b436:	e7c7      	b.n	800b3c8 <_printf_common+0x58>
 800b438:	2301      	movs	r3, #1
 800b43a:	4622      	mov	r2, r4
 800b43c:	4641      	mov	r1, r8
 800b43e:	4638      	mov	r0, r7
 800b440:	47c8      	blx	r9
 800b442:	3001      	adds	r0, #1
 800b444:	d0e6      	beq.n	800b414 <_printf_common+0xa4>
 800b446:	3601      	adds	r6, #1
 800b448:	e7d9      	b.n	800b3fe <_printf_common+0x8e>
	...

0800b44c <_printf_i>:
 800b44c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b450:	7e0f      	ldrb	r7, [r1, #24]
 800b452:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b454:	2f78      	cmp	r7, #120	@ 0x78
 800b456:	4691      	mov	r9, r2
 800b458:	4680      	mov	r8, r0
 800b45a:	460c      	mov	r4, r1
 800b45c:	469a      	mov	sl, r3
 800b45e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b462:	d807      	bhi.n	800b474 <_printf_i+0x28>
 800b464:	2f62      	cmp	r7, #98	@ 0x62
 800b466:	d80a      	bhi.n	800b47e <_printf_i+0x32>
 800b468:	2f00      	cmp	r7, #0
 800b46a:	f000 80d1 	beq.w	800b610 <_printf_i+0x1c4>
 800b46e:	2f58      	cmp	r7, #88	@ 0x58
 800b470:	f000 80b8 	beq.w	800b5e4 <_printf_i+0x198>
 800b474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b478:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b47c:	e03a      	b.n	800b4f4 <_printf_i+0xa8>
 800b47e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b482:	2b15      	cmp	r3, #21
 800b484:	d8f6      	bhi.n	800b474 <_printf_i+0x28>
 800b486:	a101      	add	r1, pc, #4	@ (adr r1, 800b48c <_printf_i+0x40>)
 800b488:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b48c:	0800b4e5 	.word	0x0800b4e5
 800b490:	0800b4f9 	.word	0x0800b4f9
 800b494:	0800b475 	.word	0x0800b475
 800b498:	0800b475 	.word	0x0800b475
 800b49c:	0800b475 	.word	0x0800b475
 800b4a0:	0800b475 	.word	0x0800b475
 800b4a4:	0800b4f9 	.word	0x0800b4f9
 800b4a8:	0800b475 	.word	0x0800b475
 800b4ac:	0800b475 	.word	0x0800b475
 800b4b0:	0800b475 	.word	0x0800b475
 800b4b4:	0800b475 	.word	0x0800b475
 800b4b8:	0800b5f7 	.word	0x0800b5f7
 800b4bc:	0800b523 	.word	0x0800b523
 800b4c0:	0800b5b1 	.word	0x0800b5b1
 800b4c4:	0800b475 	.word	0x0800b475
 800b4c8:	0800b475 	.word	0x0800b475
 800b4cc:	0800b619 	.word	0x0800b619
 800b4d0:	0800b475 	.word	0x0800b475
 800b4d4:	0800b523 	.word	0x0800b523
 800b4d8:	0800b475 	.word	0x0800b475
 800b4dc:	0800b475 	.word	0x0800b475
 800b4e0:	0800b5b9 	.word	0x0800b5b9
 800b4e4:	6833      	ldr	r3, [r6, #0]
 800b4e6:	1d1a      	adds	r2, r3, #4
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	6032      	str	r2, [r6, #0]
 800b4ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	e09c      	b.n	800b632 <_printf_i+0x1e6>
 800b4f8:	6833      	ldr	r3, [r6, #0]
 800b4fa:	6820      	ldr	r0, [r4, #0]
 800b4fc:	1d19      	adds	r1, r3, #4
 800b4fe:	6031      	str	r1, [r6, #0]
 800b500:	0606      	lsls	r6, r0, #24
 800b502:	d501      	bpl.n	800b508 <_printf_i+0xbc>
 800b504:	681d      	ldr	r5, [r3, #0]
 800b506:	e003      	b.n	800b510 <_printf_i+0xc4>
 800b508:	0645      	lsls	r5, r0, #25
 800b50a:	d5fb      	bpl.n	800b504 <_printf_i+0xb8>
 800b50c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b510:	2d00      	cmp	r5, #0
 800b512:	da03      	bge.n	800b51c <_printf_i+0xd0>
 800b514:	232d      	movs	r3, #45	@ 0x2d
 800b516:	426d      	negs	r5, r5
 800b518:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b51c:	4858      	ldr	r0, [pc, #352]	@ (800b680 <_printf_i+0x234>)
 800b51e:	230a      	movs	r3, #10
 800b520:	e011      	b.n	800b546 <_printf_i+0xfa>
 800b522:	6821      	ldr	r1, [r4, #0]
 800b524:	6833      	ldr	r3, [r6, #0]
 800b526:	0608      	lsls	r0, r1, #24
 800b528:	f853 5b04 	ldr.w	r5, [r3], #4
 800b52c:	d402      	bmi.n	800b534 <_printf_i+0xe8>
 800b52e:	0649      	lsls	r1, r1, #25
 800b530:	bf48      	it	mi
 800b532:	b2ad      	uxthmi	r5, r5
 800b534:	2f6f      	cmp	r7, #111	@ 0x6f
 800b536:	4852      	ldr	r0, [pc, #328]	@ (800b680 <_printf_i+0x234>)
 800b538:	6033      	str	r3, [r6, #0]
 800b53a:	bf14      	ite	ne
 800b53c:	230a      	movne	r3, #10
 800b53e:	2308      	moveq	r3, #8
 800b540:	2100      	movs	r1, #0
 800b542:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b546:	6866      	ldr	r6, [r4, #4]
 800b548:	60a6      	str	r6, [r4, #8]
 800b54a:	2e00      	cmp	r6, #0
 800b54c:	db05      	blt.n	800b55a <_printf_i+0x10e>
 800b54e:	6821      	ldr	r1, [r4, #0]
 800b550:	432e      	orrs	r6, r5
 800b552:	f021 0104 	bic.w	r1, r1, #4
 800b556:	6021      	str	r1, [r4, #0]
 800b558:	d04b      	beq.n	800b5f2 <_printf_i+0x1a6>
 800b55a:	4616      	mov	r6, r2
 800b55c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b560:	fb03 5711 	mls	r7, r3, r1, r5
 800b564:	5dc7      	ldrb	r7, [r0, r7]
 800b566:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b56a:	462f      	mov	r7, r5
 800b56c:	42bb      	cmp	r3, r7
 800b56e:	460d      	mov	r5, r1
 800b570:	d9f4      	bls.n	800b55c <_printf_i+0x110>
 800b572:	2b08      	cmp	r3, #8
 800b574:	d10b      	bne.n	800b58e <_printf_i+0x142>
 800b576:	6823      	ldr	r3, [r4, #0]
 800b578:	07df      	lsls	r7, r3, #31
 800b57a:	d508      	bpl.n	800b58e <_printf_i+0x142>
 800b57c:	6923      	ldr	r3, [r4, #16]
 800b57e:	6861      	ldr	r1, [r4, #4]
 800b580:	4299      	cmp	r1, r3
 800b582:	bfde      	ittt	le
 800b584:	2330      	movle	r3, #48	@ 0x30
 800b586:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b58a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b58e:	1b92      	subs	r2, r2, r6
 800b590:	6122      	str	r2, [r4, #16]
 800b592:	f8cd a000 	str.w	sl, [sp]
 800b596:	464b      	mov	r3, r9
 800b598:	aa03      	add	r2, sp, #12
 800b59a:	4621      	mov	r1, r4
 800b59c:	4640      	mov	r0, r8
 800b59e:	f7ff fee7 	bl	800b370 <_printf_common>
 800b5a2:	3001      	adds	r0, #1
 800b5a4:	d14a      	bne.n	800b63c <_printf_i+0x1f0>
 800b5a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b5aa:	b004      	add	sp, #16
 800b5ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b0:	6823      	ldr	r3, [r4, #0]
 800b5b2:	f043 0320 	orr.w	r3, r3, #32
 800b5b6:	6023      	str	r3, [r4, #0]
 800b5b8:	4832      	ldr	r0, [pc, #200]	@ (800b684 <_printf_i+0x238>)
 800b5ba:	2778      	movs	r7, #120	@ 0x78
 800b5bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b5c0:	6823      	ldr	r3, [r4, #0]
 800b5c2:	6831      	ldr	r1, [r6, #0]
 800b5c4:	061f      	lsls	r7, r3, #24
 800b5c6:	f851 5b04 	ldr.w	r5, [r1], #4
 800b5ca:	d402      	bmi.n	800b5d2 <_printf_i+0x186>
 800b5cc:	065f      	lsls	r7, r3, #25
 800b5ce:	bf48      	it	mi
 800b5d0:	b2ad      	uxthmi	r5, r5
 800b5d2:	6031      	str	r1, [r6, #0]
 800b5d4:	07d9      	lsls	r1, r3, #31
 800b5d6:	bf44      	itt	mi
 800b5d8:	f043 0320 	orrmi.w	r3, r3, #32
 800b5dc:	6023      	strmi	r3, [r4, #0]
 800b5de:	b11d      	cbz	r5, 800b5e8 <_printf_i+0x19c>
 800b5e0:	2310      	movs	r3, #16
 800b5e2:	e7ad      	b.n	800b540 <_printf_i+0xf4>
 800b5e4:	4826      	ldr	r0, [pc, #152]	@ (800b680 <_printf_i+0x234>)
 800b5e6:	e7e9      	b.n	800b5bc <_printf_i+0x170>
 800b5e8:	6823      	ldr	r3, [r4, #0]
 800b5ea:	f023 0320 	bic.w	r3, r3, #32
 800b5ee:	6023      	str	r3, [r4, #0]
 800b5f0:	e7f6      	b.n	800b5e0 <_printf_i+0x194>
 800b5f2:	4616      	mov	r6, r2
 800b5f4:	e7bd      	b.n	800b572 <_printf_i+0x126>
 800b5f6:	6833      	ldr	r3, [r6, #0]
 800b5f8:	6825      	ldr	r5, [r4, #0]
 800b5fa:	6961      	ldr	r1, [r4, #20]
 800b5fc:	1d18      	adds	r0, r3, #4
 800b5fe:	6030      	str	r0, [r6, #0]
 800b600:	062e      	lsls	r6, r5, #24
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	d501      	bpl.n	800b60a <_printf_i+0x1be>
 800b606:	6019      	str	r1, [r3, #0]
 800b608:	e002      	b.n	800b610 <_printf_i+0x1c4>
 800b60a:	0668      	lsls	r0, r5, #25
 800b60c:	d5fb      	bpl.n	800b606 <_printf_i+0x1ba>
 800b60e:	8019      	strh	r1, [r3, #0]
 800b610:	2300      	movs	r3, #0
 800b612:	6123      	str	r3, [r4, #16]
 800b614:	4616      	mov	r6, r2
 800b616:	e7bc      	b.n	800b592 <_printf_i+0x146>
 800b618:	6833      	ldr	r3, [r6, #0]
 800b61a:	1d1a      	adds	r2, r3, #4
 800b61c:	6032      	str	r2, [r6, #0]
 800b61e:	681e      	ldr	r6, [r3, #0]
 800b620:	6862      	ldr	r2, [r4, #4]
 800b622:	2100      	movs	r1, #0
 800b624:	4630      	mov	r0, r6
 800b626:	f7f4 fdd3 	bl	80001d0 <memchr>
 800b62a:	b108      	cbz	r0, 800b630 <_printf_i+0x1e4>
 800b62c:	1b80      	subs	r0, r0, r6
 800b62e:	6060      	str	r0, [r4, #4]
 800b630:	6863      	ldr	r3, [r4, #4]
 800b632:	6123      	str	r3, [r4, #16]
 800b634:	2300      	movs	r3, #0
 800b636:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b63a:	e7aa      	b.n	800b592 <_printf_i+0x146>
 800b63c:	6923      	ldr	r3, [r4, #16]
 800b63e:	4632      	mov	r2, r6
 800b640:	4649      	mov	r1, r9
 800b642:	4640      	mov	r0, r8
 800b644:	47d0      	blx	sl
 800b646:	3001      	adds	r0, #1
 800b648:	d0ad      	beq.n	800b5a6 <_printf_i+0x15a>
 800b64a:	6823      	ldr	r3, [r4, #0]
 800b64c:	079b      	lsls	r3, r3, #30
 800b64e:	d413      	bmi.n	800b678 <_printf_i+0x22c>
 800b650:	68e0      	ldr	r0, [r4, #12]
 800b652:	9b03      	ldr	r3, [sp, #12]
 800b654:	4298      	cmp	r0, r3
 800b656:	bfb8      	it	lt
 800b658:	4618      	movlt	r0, r3
 800b65a:	e7a6      	b.n	800b5aa <_printf_i+0x15e>
 800b65c:	2301      	movs	r3, #1
 800b65e:	4632      	mov	r2, r6
 800b660:	4649      	mov	r1, r9
 800b662:	4640      	mov	r0, r8
 800b664:	47d0      	blx	sl
 800b666:	3001      	adds	r0, #1
 800b668:	d09d      	beq.n	800b5a6 <_printf_i+0x15a>
 800b66a:	3501      	adds	r5, #1
 800b66c:	68e3      	ldr	r3, [r4, #12]
 800b66e:	9903      	ldr	r1, [sp, #12]
 800b670:	1a5b      	subs	r3, r3, r1
 800b672:	42ab      	cmp	r3, r5
 800b674:	dcf2      	bgt.n	800b65c <_printf_i+0x210>
 800b676:	e7eb      	b.n	800b650 <_printf_i+0x204>
 800b678:	2500      	movs	r5, #0
 800b67a:	f104 0619 	add.w	r6, r4, #25
 800b67e:	e7f5      	b.n	800b66c <_printf_i+0x220>
 800b680:	0800c049 	.word	0x0800c049
 800b684:	0800c05a 	.word	0x0800c05a

0800b688 <__sflush_r>:
 800b688:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b68c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b690:	0716      	lsls	r6, r2, #28
 800b692:	4605      	mov	r5, r0
 800b694:	460c      	mov	r4, r1
 800b696:	d454      	bmi.n	800b742 <__sflush_r+0xba>
 800b698:	684b      	ldr	r3, [r1, #4]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	dc02      	bgt.n	800b6a4 <__sflush_r+0x1c>
 800b69e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	dd48      	ble.n	800b736 <__sflush_r+0xae>
 800b6a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b6a6:	2e00      	cmp	r6, #0
 800b6a8:	d045      	beq.n	800b736 <__sflush_r+0xae>
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b6b0:	682f      	ldr	r7, [r5, #0]
 800b6b2:	6a21      	ldr	r1, [r4, #32]
 800b6b4:	602b      	str	r3, [r5, #0]
 800b6b6:	d030      	beq.n	800b71a <__sflush_r+0x92>
 800b6b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b6ba:	89a3      	ldrh	r3, [r4, #12]
 800b6bc:	0759      	lsls	r1, r3, #29
 800b6be:	d505      	bpl.n	800b6cc <__sflush_r+0x44>
 800b6c0:	6863      	ldr	r3, [r4, #4]
 800b6c2:	1ad2      	subs	r2, r2, r3
 800b6c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b6c6:	b10b      	cbz	r3, 800b6cc <__sflush_r+0x44>
 800b6c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b6ca:	1ad2      	subs	r2, r2, r3
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b6d0:	6a21      	ldr	r1, [r4, #32]
 800b6d2:	4628      	mov	r0, r5
 800b6d4:	47b0      	blx	r6
 800b6d6:	1c43      	adds	r3, r0, #1
 800b6d8:	89a3      	ldrh	r3, [r4, #12]
 800b6da:	d106      	bne.n	800b6ea <__sflush_r+0x62>
 800b6dc:	6829      	ldr	r1, [r5, #0]
 800b6de:	291d      	cmp	r1, #29
 800b6e0:	d82b      	bhi.n	800b73a <__sflush_r+0xb2>
 800b6e2:	4a2a      	ldr	r2, [pc, #168]	@ (800b78c <__sflush_r+0x104>)
 800b6e4:	40ca      	lsrs	r2, r1
 800b6e6:	07d6      	lsls	r6, r2, #31
 800b6e8:	d527      	bpl.n	800b73a <__sflush_r+0xb2>
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	6062      	str	r2, [r4, #4]
 800b6ee:	04d9      	lsls	r1, r3, #19
 800b6f0:	6922      	ldr	r2, [r4, #16]
 800b6f2:	6022      	str	r2, [r4, #0]
 800b6f4:	d504      	bpl.n	800b700 <__sflush_r+0x78>
 800b6f6:	1c42      	adds	r2, r0, #1
 800b6f8:	d101      	bne.n	800b6fe <__sflush_r+0x76>
 800b6fa:	682b      	ldr	r3, [r5, #0]
 800b6fc:	b903      	cbnz	r3, 800b700 <__sflush_r+0x78>
 800b6fe:	6560      	str	r0, [r4, #84]	@ 0x54
 800b700:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b702:	602f      	str	r7, [r5, #0]
 800b704:	b1b9      	cbz	r1, 800b736 <__sflush_r+0xae>
 800b706:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b70a:	4299      	cmp	r1, r3
 800b70c:	d002      	beq.n	800b714 <__sflush_r+0x8c>
 800b70e:	4628      	mov	r0, r5
 800b710:	f7ff fb4a 	bl	800ada8 <_free_r>
 800b714:	2300      	movs	r3, #0
 800b716:	6363      	str	r3, [r4, #52]	@ 0x34
 800b718:	e00d      	b.n	800b736 <__sflush_r+0xae>
 800b71a:	2301      	movs	r3, #1
 800b71c:	4628      	mov	r0, r5
 800b71e:	47b0      	blx	r6
 800b720:	4602      	mov	r2, r0
 800b722:	1c50      	adds	r0, r2, #1
 800b724:	d1c9      	bne.n	800b6ba <__sflush_r+0x32>
 800b726:	682b      	ldr	r3, [r5, #0]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d0c6      	beq.n	800b6ba <__sflush_r+0x32>
 800b72c:	2b1d      	cmp	r3, #29
 800b72e:	d001      	beq.n	800b734 <__sflush_r+0xac>
 800b730:	2b16      	cmp	r3, #22
 800b732:	d11e      	bne.n	800b772 <__sflush_r+0xea>
 800b734:	602f      	str	r7, [r5, #0]
 800b736:	2000      	movs	r0, #0
 800b738:	e022      	b.n	800b780 <__sflush_r+0xf8>
 800b73a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b73e:	b21b      	sxth	r3, r3
 800b740:	e01b      	b.n	800b77a <__sflush_r+0xf2>
 800b742:	690f      	ldr	r7, [r1, #16]
 800b744:	2f00      	cmp	r7, #0
 800b746:	d0f6      	beq.n	800b736 <__sflush_r+0xae>
 800b748:	0793      	lsls	r3, r2, #30
 800b74a:	680e      	ldr	r6, [r1, #0]
 800b74c:	bf08      	it	eq
 800b74e:	694b      	ldreq	r3, [r1, #20]
 800b750:	600f      	str	r7, [r1, #0]
 800b752:	bf18      	it	ne
 800b754:	2300      	movne	r3, #0
 800b756:	eba6 0807 	sub.w	r8, r6, r7
 800b75a:	608b      	str	r3, [r1, #8]
 800b75c:	f1b8 0f00 	cmp.w	r8, #0
 800b760:	dde9      	ble.n	800b736 <__sflush_r+0xae>
 800b762:	6a21      	ldr	r1, [r4, #32]
 800b764:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b766:	4643      	mov	r3, r8
 800b768:	463a      	mov	r2, r7
 800b76a:	4628      	mov	r0, r5
 800b76c:	47b0      	blx	r6
 800b76e:	2800      	cmp	r0, #0
 800b770:	dc08      	bgt.n	800b784 <__sflush_r+0xfc>
 800b772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b77a:	81a3      	strh	r3, [r4, #12]
 800b77c:	f04f 30ff 	mov.w	r0, #4294967295
 800b780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b784:	4407      	add	r7, r0
 800b786:	eba8 0800 	sub.w	r8, r8, r0
 800b78a:	e7e7      	b.n	800b75c <__sflush_r+0xd4>
 800b78c:	20400001 	.word	0x20400001

0800b790 <_fflush_r>:
 800b790:	b538      	push	{r3, r4, r5, lr}
 800b792:	690b      	ldr	r3, [r1, #16]
 800b794:	4605      	mov	r5, r0
 800b796:	460c      	mov	r4, r1
 800b798:	b913      	cbnz	r3, 800b7a0 <_fflush_r+0x10>
 800b79a:	2500      	movs	r5, #0
 800b79c:	4628      	mov	r0, r5
 800b79e:	bd38      	pop	{r3, r4, r5, pc}
 800b7a0:	b118      	cbz	r0, 800b7aa <_fflush_r+0x1a>
 800b7a2:	6a03      	ldr	r3, [r0, #32]
 800b7a4:	b90b      	cbnz	r3, 800b7aa <_fflush_r+0x1a>
 800b7a6:	f7ff f99d 	bl	800aae4 <__sinit>
 800b7aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d0f3      	beq.n	800b79a <_fflush_r+0xa>
 800b7b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b7b4:	07d0      	lsls	r0, r2, #31
 800b7b6:	d404      	bmi.n	800b7c2 <_fflush_r+0x32>
 800b7b8:	0599      	lsls	r1, r3, #22
 800b7ba:	d402      	bmi.n	800b7c2 <_fflush_r+0x32>
 800b7bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b7be:	f7ff fae2 	bl	800ad86 <__retarget_lock_acquire_recursive>
 800b7c2:	4628      	mov	r0, r5
 800b7c4:	4621      	mov	r1, r4
 800b7c6:	f7ff ff5f 	bl	800b688 <__sflush_r>
 800b7ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b7cc:	07da      	lsls	r2, r3, #31
 800b7ce:	4605      	mov	r5, r0
 800b7d0:	d4e4      	bmi.n	800b79c <_fflush_r+0xc>
 800b7d2:	89a3      	ldrh	r3, [r4, #12]
 800b7d4:	059b      	lsls	r3, r3, #22
 800b7d6:	d4e1      	bmi.n	800b79c <_fflush_r+0xc>
 800b7d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b7da:	f7ff fad5 	bl	800ad88 <__retarget_lock_release_recursive>
 800b7de:	e7dd      	b.n	800b79c <_fflush_r+0xc>

0800b7e0 <__swhatbuf_r>:
 800b7e0:	b570      	push	{r4, r5, r6, lr}
 800b7e2:	460c      	mov	r4, r1
 800b7e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7e8:	2900      	cmp	r1, #0
 800b7ea:	b096      	sub	sp, #88	@ 0x58
 800b7ec:	4615      	mov	r5, r2
 800b7ee:	461e      	mov	r6, r3
 800b7f0:	da0d      	bge.n	800b80e <__swhatbuf_r+0x2e>
 800b7f2:	89a3      	ldrh	r3, [r4, #12]
 800b7f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b7f8:	f04f 0100 	mov.w	r1, #0
 800b7fc:	bf14      	ite	ne
 800b7fe:	2340      	movne	r3, #64	@ 0x40
 800b800:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b804:	2000      	movs	r0, #0
 800b806:	6031      	str	r1, [r6, #0]
 800b808:	602b      	str	r3, [r5, #0]
 800b80a:	b016      	add	sp, #88	@ 0x58
 800b80c:	bd70      	pop	{r4, r5, r6, pc}
 800b80e:	466a      	mov	r2, sp
 800b810:	f000 f8f6 	bl	800ba00 <_fstat_r>
 800b814:	2800      	cmp	r0, #0
 800b816:	dbec      	blt.n	800b7f2 <__swhatbuf_r+0x12>
 800b818:	9901      	ldr	r1, [sp, #4]
 800b81a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b81e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b822:	4259      	negs	r1, r3
 800b824:	4159      	adcs	r1, r3
 800b826:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b82a:	e7eb      	b.n	800b804 <__swhatbuf_r+0x24>

0800b82c <__smakebuf_r>:
 800b82c:	898b      	ldrh	r3, [r1, #12]
 800b82e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b830:	079d      	lsls	r5, r3, #30
 800b832:	4606      	mov	r6, r0
 800b834:	460c      	mov	r4, r1
 800b836:	d507      	bpl.n	800b848 <__smakebuf_r+0x1c>
 800b838:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b83c:	6023      	str	r3, [r4, #0]
 800b83e:	6123      	str	r3, [r4, #16]
 800b840:	2301      	movs	r3, #1
 800b842:	6163      	str	r3, [r4, #20]
 800b844:	b003      	add	sp, #12
 800b846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b848:	ab01      	add	r3, sp, #4
 800b84a:	466a      	mov	r2, sp
 800b84c:	f7ff ffc8 	bl	800b7e0 <__swhatbuf_r>
 800b850:	9f00      	ldr	r7, [sp, #0]
 800b852:	4605      	mov	r5, r0
 800b854:	4639      	mov	r1, r7
 800b856:	4630      	mov	r0, r6
 800b858:	f7ff f82c 	bl	800a8b4 <_malloc_r>
 800b85c:	b948      	cbnz	r0, 800b872 <__smakebuf_r+0x46>
 800b85e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b862:	059a      	lsls	r2, r3, #22
 800b864:	d4ee      	bmi.n	800b844 <__smakebuf_r+0x18>
 800b866:	f023 0303 	bic.w	r3, r3, #3
 800b86a:	f043 0302 	orr.w	r3, r3, #2
 800b86e:	81a3      	strh	r3, [r4, #12]
 800b870:	e7e2      	b.n	800b838 <__smakebuf_r+0xc>
 800b872:	89a3      	ldrh	r3, [r4, #12]
 800b874:	6020      	str	r0, [r4, #0]
 800b876:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b87a:	81a3      	strh	r3, [r4, #12]
 800b87c:	9b01      	ldr	r3, [sp, #4]
 800b87e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b882:	b15b      	cbz	r3, 800b89c <__smakebuf_r+0x70>
 800b884:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b888:	4630      	mov	r0, r6
 800b88a:	f000 f8cb 	bl	800ba24 <_isatty_r>
 800b88e:	b128      	cbz	r0, 800b89c <__smakebuf_r+0x70>
 800b890:	89a3      	ldrh	r3, [r4, #12]
 800b892:	f023 0303 	bic.w	r3, r3, #3
 800b896:	f043 0301 	orr.w	r3, r3, #1
 800b89a:	81a3      	strh	r3, [r4, #12]
 800b89c:	89a3      	ldrh	r3, [r4, #12]
 800b89e:	431d      	orrs	r5, r3
 800b8a0:	81a5      	strh	r5, [r4, #12]
 800b8a2:	e7cf      	b.n	800b844 <__smakebuf_r+0x18>

0800b8a4 <__swbuf_r>:
 800b8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8a6:	460e      	mov	r6, r1
 800b8a8:	4614      	mov	r4, r2
 800b8aa:	4605      	mov	r5, r0
 800b8ac:	b118      	cbz	r0, 800b8b6 <__swbuf_r+0x12>
 800b8ae:	6a03      	ldr	r3, [r0, #32]
 800b8b0:	b90b      	cbnz	r3, 800b8b6 <__swbuf_r+0x12>
 800b8b2:	f7ff f917 	bl	800aae4 <__sinit>
 800b8b6:	69a3      	ldr	r3, [r4, #24]
 800b8b8:	60a3      	str	r3, [r4, #8]
 800b8ba:	89a3      	ldrh	r3, [r4, #12]
 800b8bc:	071a      	lsls	r2, r3, #28
 800b8be:	d501      	bpl.n	800b8c4 <__swbuf_r+0x20>
 800b8c0:	6923      	ldr	r3, [r4, #16]
 800b8c2:	b943      	cbnz	r3, 800b8d6 <__swbuf_r+0x32>
 800b8c4:	4621      	mov	r1, r4
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	f000 f82a 	bl	800b920 <__swsetup_r>
 800b8cc:	b118      	cbz	r0, 800b8d6 <__swbuf_r+0x32>
 800b8ce:	f04f 37ff 	mov.w	r7, #4294967295
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8d6:	6823      	ldr	r3, [r4, #0]
 800b8d8:	6922      	ldr	r2, [r4, #16]
 800b8da:	1a98      	subs	r0, r3, r2
 800b8dc:	6963      	ldr	r3, [r4, #20]
 800b8de:	b2f6      	uxtb	r6, r6
 800b8e0:	4283      	cmp	r3, r0
 800b8e2:	4637      	mov	r7, r6
 800b8e4:	dc05      	bgt.n	800b8f2 <__swbuf_r+0x4e>
 800b8e6:	4621      	mov	r1, r4
 800b8e8:	4628      	mov	r0, r5
 800b8ea:	f7ff ff51 	bl	800b790 <_fflush_r>
 800b8ee:	2800      	cmp	r0, #0
 800b8f0:	d1ed      	bne.n	800b8ce <__swbuf_r+0x2a>
 800b8f2:	68a3      	ldr	r3, [r4, #8]
 800b8f4:	3b01      	subs	r3, #1
 800b8f6:	60a3      	str	r3, [r4, #8]
 800b8f8:	6823      	ldr	r3, [r4, #0]
 800b8fa:	1c5a      	adds	r2, r3, #1
 800b8fc:	6022      	str	r2, [r4, #0]
 800b8fe:	701e      	strb	r6, [r3, #0]
 800b900:	6962      	ldr	r2, [r4, #20]
 800b902:	1c43      	adds	r3, r0, #1
 800b904:	429a      	cmp	r2, r3
 800b906:	d004      	beq.n	800b912 <__swbuf_r+0x6e>
 800b908:	89a3      	ldrh	r3, [r4, #12]
 800b90a:	07db      	lsls	r3, r3, #31
 800b90c:	d5e1      	bpl.n	800b8d2 <__swbuf_r+0x2e>
 800b90e:	2e0a      	cmp	r6, #10
 800b910:	d1df      	bne.n	800b8d2 <__swbuf_r+0x2e>
 800b912:	4621      	mov	r1, r4
 800b914:	4628      	mov	r0, r5
 800b916:	f7ff ff3b 	bl	800b790 <_fflush_r>
 800b91a:	2800      	cmp	r0, #0
 800b91c:	d0d9      	beq.n	800b8d2 <__swbuf_r+0x2e>
 800b91e:	e7d6      	b.n	800b8ce <__swbuf_r+0x2a>

0800b920 <__swsetup_r>:
 800b920:	b538      	push	{r3, r4, r5, lr}
 800b922:	4b29      	ldr	r3, [pc, #164]	@ (800b9c8 <__swsetup_r+0xa8>)
 800b924:	4605      	mov	r5, r0
 800b926:	6818      	ldr	r0, [r3, #0]
 800b928:	460c      	mov	r4, r1
 800b92a:	b118      	cbz	r0, 800b934 <__swsetup_r+0x14>
 800b92c:	6a03      	ldr	r3, [r0, #32]
 800b92e:	b90b      	cbnz	r3, 800b934 <__swsetup_r+0x14>
 800b930:	f7ff f8d8 	bl	800aae4 <__sinit>
 800b934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b938:	0719      	lsls	r1, r3, #28
 800b93a:	d422      	bmi.n	800b982 <__swsetup_r+0x62>
 800b93c:	06da      	lsls	r2, r3, #27
 800b93e:	d407      	bmi.n	800b950 <__swsetup_r+0x30>
 800b940:	2209      	movs	r2, #9
 800b942:	602a      	str	r2, [r5, #0]
 800b944:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b948:	81a3      	strh	r3, [r4, #12]
 800b94a:	f04f 30ff 	mov.w	r0, #4294967295
 800b94e:	e033      	b.n	800b9b8 <__swsetup_r+0x98>
 800b950:	0758      	lsls	r0, r3, #29
 800b952:	d512      	bpl.n	800b97a <__swsetup_r+0x5a>
 800b954:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b956:	b141      	cbz	r1, 800b96a <__swsetup_r+0x4a>
 800b958:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b95c:	4299      	cmp	r1, r3
 800b95e:	d002      	beq.n	800b966 <__swsetup_r+0x46>
 800b960:	4628      	mov	r0, r5
 800b962:	f7ff fa21 	bl	800ada8 <_free_r>
 800b966:	2300      	movs	r3, #0
 800b968:	6363      	str	r3, [r4, #52]	@ 0x34
 800b96a:	89a3      	ldrh	r3, [r4, #12]
 800b96c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b970:	81a3      	strh	r3, [r4, #12]
 800b972:	2300      	movs	r3, #0
 800b974:	6063      	str	r3, [r4, #4]
 800b976:	6923      	ldr	r3, [r4, #16]
 800b978:	6023      	str	r3, [r4, #0]
 800b97a:	89a3      	ldrh	r3, [r4, #12]
 800b97c:	f043 0308 	orr.w	r3, r3, #8
 800b980:	81a3      	strh	r3, [r4, #12]
 800b982:	6923      	ldr	r3, [r4, #16]
 800b984:	b94b      	cbnz	r3, 800b99a <__swsetup_r+0x7a>
 800b986:	89a3      	ldrh	r3, [r4, #12]
 800b988:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b98c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b990:	d003      	beq.n	800b99a <__swsetup_r+0x7a>
 800b992:	4621      	mov	r1, r4
 800b994:	4628      	mov	r0, r5
 800b996:	f7ff ff49 	bl	800b82c <__smakebuf_r>
 800b99a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b99e:	f013 0201 	ands.w	r2, r3, #1
 800b9a2:	d00a      	beq.n	800b9ba <__swsetup_r+0x9a>
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	60a2      	str	r2, [r4, #8]
 800b9a8:	6962      	ldr	r2, [r4, #20]
 800b9aa:	4252      	negs	r2, r2
 800b9ac:	61a2      	str	r2, [r4, #24]
 800b9ae:	6922      	ldr	r2, [r4, #16]
 800b9b0:	b942      	cbnz	r2, 800b9c4 <__swsetup_r+0xa4>
 800b9b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b9b6:	d1c5      	bne.n	800b944 <__swsetup_r+0x24>
 800b9b8:	bd38      	pop	{r3, r4, r5, pc}
 800b9ba:	0799      	lsls	r1, r3, #30
 800b9bc:	bf58      	it	pl
 800b9be:	6962      	ldrpl	r2, [r4, #20]
 800b9c0:	60a2      	str	r2, [r4, #8]
 800b9c2:	e7f4      	b.n	800b9ae <__swsetup_r+0x8e>
 800b9c4:	2000      	movs	r0, #0
 800b9c6:	e7f7      	b.n	800b9b8 <__swsetup_r+0x98>
 800b9c8:	20000028 	.word	0x20000028

0800b9cc <memmove>:
 800b9cc:	4288      	cmp	r0, r1
 800b9ce:	b510      	push	{r4, lr}
 800b9d0:	eb01 0402 	add.w	r4, r1, r2
 800b9d4:	d902      	bls.n	800b9dc <memmove+0x10>
 800b9d6:	4284      	cmp	r4, r0
 800b9d8:	4623      	mov	r3, r4
 800b9da:	d807      	bhi.n	800b9ec <memmove+0x20>
 800b9dc:	1e43      	subs	r3, r0, #1
 800b9de:	42a1      	cmp	r1, r4
 800b9e0:	d008      	beq.n	800b9f4 <memmove+0x28>
 800b9e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b9e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b9ea:	e7f8      	b.n	800b9de <memmove+0x12>
 800b9ec:	4402      	add	r2, r0
 800b9ee:	4601      	mov	r1, r0
 800b9f0:	428a      	cmp	r2, r1
 800b9f2:	d100      	bne.n	800b9f6 <memmove+0x2a>
 800b9f4:	bd10      	pop	{r4, pc}
 800b9f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b9fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b9fe:	e7f7      	b.n	800b9f0 <memmove+0x24>

0800ba00 <_fstat_r>:
 800ba00:	b538      	push	{r3, r4, r5, lr}
 800ba02:	4d07      	ldr	r5, [pc, #28]	@ (800ba20 <_fstat_r+0x20>)
 800ba04:	2300      	movs	r3, #0
 800ba06:	4604      	mov	r4, r0
 800ba08:	4608      	mov	r0, r1
 800ba0a:	4611      	mov	r1, r2
 800ba0c:	602b      	str	r3, [r5, #0]
 800ba0e:	f7f6 fce7 	bl	80023e0 <_fstat>
 800ba12:	1c43      	adds	r3, r0, #1
 800ba14:	d102      	bne.n	800ba1c <_fstat_r+0x1c>
 800ba16:	682b      	ldr	r3, [r5, #0]
 800ba18:	b103      	cbz	r3, 800ba1c <_fstat_r+0x1c>
 800ba1a:	6023      	str	r3, [r4, #0]
 800ba1c:	bd38      	pop	{r3, r4, r5, pc}
 800ba1e:	bf00      	nop
 800ba20:	20000620 	.word	0x20000620

0800ba24 <_isatty_r>:
 800ba24:	b538      	push	{r3, r4, r5, lr}
 800ba26:	4d06      	ldr	r5, [pc, #24]	@ (800ba40 <_isatty_r+0x1c>)
 800ba28:	2300      	movs	r3, #0
 800ba2a:	4604      	mov	r4, r0
 800ba2c:	4608      	mov	r0, r1
 800ba2e:	602b      	str	r3, [r5, #0]
 800ba30:	f7f6 fce6 	bl	8002400 <_isatty>
 800ba34:	1c43      	adds	r3, r0, #1
 800ba36:	d102      	bne.n	800ba3e <_isatty_r+0x1a>
 800ba38:	682b      	ldr	r3, [r5, #0]
 800ba3a:	b103      	cbz	r3, 800ba3e <_isatty_r+0x1a>
 800ba3c:	6023      	str	r3, [r4, #0]
 800ba3e:	bd38      	pop	{r3, r4, r5, pc}
 800ba40:	20000620 	.word	0x20000620

0800ba44 <_realloc_r>:
 800ba44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba48:	4607      	mov	r7, r0
 800ba4a:	4614      	mov	r4, r2
 800ba4c:	460d      	mov	r5, r1
 800ba4e:	b921      	cbnz	r1, 800ba5a <_realloc_r+0x16>
 800ba50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba54:	4611      	mov	r1, r2
 800ba56:	f7fe bf2d 	b.w	800a8b4 <_malloc_r>
 800ba5a:	b92a      	cbnz	r2, 800ba68 <_realloc_r+0x24>
 800ba5c:	f7ff f9a4 	bl	800ada8 <_free_r>
 800ba60:	4625      	mov	r5, r4
 800ba62:	4628      	mov	r0, r5
 800ba64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba68:	f000 f81a 	bl	800baa0 <_malloc_usable_size_r>
 800ba6c:	4284      	cmp	r4, r0
 800ba6e:	4606      	mov	r6, r0
 800ba70:	d802      	bhi.n	800ba78 <_realloc_r+0x34>
 800ba72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba76:	d8f4      	bhi.n	800ba62 <_realloc_r+0x1e>
 800ba78:	4621      	mov	r1, r4
 800ba7a:	4638      	mov	r0, r7
 800ba7c:	f7fe ff1a 	bl	800a8b4 <_malloc_r>
 800ba80:	4680      	mov	r8, r0
 800ba82:	b908      	cbnz	r0, 800ba88 <_realloc_r+0x44>
 800ba84:	4645      	mov	r5, r8
 800ba86:	e7ec      	b.n	800ba62 <_realloc_r+0x1e>
 800ba88:	42b4      	cmp	r4, r6
 800ba8a:	4622      	mov	r2, r4
 800ba8c:	4629      	mov	r1, r5
 800ba8e:	bf28      	it	cs
 800ba90:	4632      	movcs	r2, r6
 800ba92:	f7ff f97a 	bl	800ad8a <memcpy>
 800ba96:	4629      	mov	r1, r5
 800ba98:	4638      	mov	r0, r7
 800ba9a:	f7ff f985 	bl	800ada8 <_free_r>
 800ba9e:	e7f1      	b.n	800ba84 <_realloc_r+0x40>

0800baa0 <_malloc_usable_size_r>:
 800baa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800baa4:	1f18      	subs	r0, r3, #4
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	bfbc      	itt	lt
 800baaa:	580b      	ldrlt	r3, [r1, r0]
 800baac:	18c0      	addlt	r0, r0, r3
 800baae:	4770      	bx	lr

0800bab0 <_init>:
 800bab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bab2:	bf00      	nop
 800bab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bab6:	bc08      	pop	{r3}
 800bab8:	469e      	mov	lr, r3
 800baba:	4770      	bx	lr

0800babc <_fini>:
 800babc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800babe:	bf00      	nop
 800bac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bac2:	bc08      	pop	{r3}
 800bac4:	469e      	mov	lr, r3
 800bac6:	4770      	bx	lr
