module mux4_1(D0,D1,D2,D3,[1:0] S,Y);
  input D0,D1,D2,D3,[1:0] S;
  output Y;
  wire w1,w2,w3,w4;
  assign w1=D0 & S;
   assign w2=D1 & S;
   assign w3=D2 & S;
   assign w4=D3 & S;
  assign Y=w1|w2|w3|w4;
endmodule
  
