/*----------------------------------------------------------------------------*
 * Copyright Statement:                                                       *
 *                                                                            *
 *   This software/firmware and related documentation ("MediaTek Software")   *
 * are protected under international and related jurisdictions'copyright laws *
 * as unpublished works. The information contained herein is confidential and *
 * proprietary to MediaTek Inc. Without the prior written permission of       *
 * MediaTek Inc., any reproduction, modification, use or disclosure of        *
 * MediaTek Software, and information contained herein, in whole or in part,  *
 * shall be strictly prohibited.                                              *
 * MediaTek Inc. Copyright (C) 2010. All rights reserved.                     *
 *                                                                            *
 *   BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND     *
 * AGREES TO THE FOLLOWING:                                                   *
 *                                                                            *
 *   1)Any and all intellectual property rights (including without            *
 * limitation, patent, copyright, and trade secrets) in and to this           *
 * Software/firmware and related documentation ("MediaTek Software") shall    *
 * remain the exclusive property of MediaTek Inc. Any and all intellectual    *
 * property rights (including without limitation, patent, copyright, and      *
 * trade secrets) in and to any modifications and derivatives to MediaTek     *
 * Software, whoever made, shall also remain the exclusive property of        *
 * MediaTek Inc.  Nothing herein shall be construed as any transfer of any    *
 * title to any intellectual property right in MediaTek Software to Receiver. *
 *                                                                            *
 *   2)This MediaTek Software Receiver received from MediaTek Inc. and/or its *
 * representatives is provided to Receiver on an "AS IS" basis only.          *
 * MediaTek Inc. expressly disclaims all warranties, expressed or implied,    *
 * including but not limited to any implied warranties of merchantability,    *
 * non-infringement and fitness for a particular purpose and any warranties   *
 * arising out of course of performance, course of dealing or usage of trade. *
 * MediaTek Inc. does not provide any warranty whatsoever with respect to the *
 * software of any third party which may be used by, incorporated in, or      *
 * supplied with the MediaTek Software, and Receiver agrees to look only to   *
 * such third parties for any warranty claim relating thereto.  Receiver      *
 * expressly acknowledges that it is Receiver's sole responsibility to obtain *
 * from any third party all proper licenses contained in or delivered with    *
 * MediaTek Software.  MediaTek is not responsible for any MediaTek Software  *
 * releases made to Receiver's specifications or to conform to a particular   *
 * standard or open forum.                                                    *
 *                                                                            *
 *   3)Receiver further acknowledge that Receiver may, either presently       *
 * and/or in the future, instruct MediaTek Inc. to assist it in the           *
 * development and the implementation, in accordance with Receiver's designs, *
 * of certain softwares relating to Receiver's product(s) (the "Services").   *
 * Except as may be otherwise agreed to in writing, no warranties of any      *
 * kind, whether express or implied, are given by MediaTek Inc. with respect  *
 * to the Services provided, and the Services are provided on an "AS IS"      *
 * basis. Receiver further acknowledges that the Services may contain errors  *
 * that testing is important and it is solely responsible for fully testing   *
 * the Services and/or derivatives thereof before they are used, sublicensed  *
 * or distributed. Should there be any third party action brought against     *
 * MediaTek Inc. arising out of or relating to the Services, Receiver agree   *
 * to fully indemnify and hold MediaTek Inc. harmless.  If the parties        *
 * mutually agree to enter into or continue a business relationship or other  *
 * arrangement, the terms and conditions set forth herein shall remain        *
 * effective and, unless explicitly stated otherwise, shall prevail in the    *
 * event of a conflict in the terms in any agreements entered into between    *
 * the parties.                                                               *
 *                                                                            *
 *   4)Receiver's sole and exclusive remedy and MediaTek Inc.'s entire and    *
 * cumulative liability with respect to MediaTek Software released hereunder  *
 * will be, at MediaTek Inc.'s sole discretion, to replace or revise the      *
 * MediaTek Software at issue.                                                *
 *                                                                            *
 *   5)The transaction contemplated hereunder shall be construed in           *
 * accordance with the laws of Singapore, excluding its conflict of laws      *
 * principles.  Any disputes, controversies or claims arising thereof and     *
 * related thereto shall be settled via arbitration in Singapore, under the   *
 * then current rules of the International Chamber of Commerce (ICC).  The    *
 * arbitration shall be conducted in English. The awards of the arbitration   *
 * shall be final and binding upon both parties and shall be entered and      *
 * enforceable in any court of competent jurisdiction.                        *
 *---------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------
 *
 * $Author: p4admin $
 * $Date: 2015/02/15 $
 * $RCSfile: drv_tcon.c,v $
 * $Revision: #1 $
 *
 *---------------------------------------------------------------------------*/
#ifdef CC_UP8032_ATV
#include "general_mt82.h"
#endif

#ifdef CC_COPLAT_MT82
#include "util.h"
#endif

#include "general.h"

#include "x_pinmux.h"

#include "hw_ckgen.h"
#include "hw_tcon.h"
#include "hw_lvds.h"
#include "hw_mlvds.h"
#include "hw_tg.h"
#ifdef CC_MTK_LOADER
#include "hw_od.h"
#endif

#include "drv_tcon.h"
#include "drv_vdoclk.h"
#include "drv_lvds.h"


#include "sif_if.h"
#include "panel.h"
#include "drv_display.h"

#include "nptv_debug.h"

#ifdef CC_SUPPORT_FLASH_TCON
#include "nor_if.h"
#ifdef CC_NAND_ENABLE
#include "nand_if.h"
#endif
#endif

#include "drvcust_if.h"

#ifdef SUPPORT_LOCK_FROM_SRVAD
#include "x_pdwnc.h"
#define SERVOADC_TCON_LOCK 6
#endif

//-----------------------------------------------------------------------------
// Static variables
//-----------------------------------------------------------------------------
#define TCON_ADDR_BASE 0xf0000000

static UINT8 _u1TconCmd;
static UINT8 _u1GammaReady;
static UINT8 _u1TconReady;
static UINT8 _u1TconForceMute;
static UINT8 _u1TconState;
static UINT8 _u1TconStateOld;

// PCB settings
#define M1V1
//#define P1V1

// Target panel

#define EPIV11GIP
//#define LGDV4
//#define LGDV5GIP
//#define LGDV6GIP

//#define CMO2011
//#define HIWXGA
//#define CHILINFHD
//#define AUOFHD
//#define SHAFHD

//miniLVDS
struct sTCONREGTABLE sRegMini[] = {

  // ckgen
  {0xf000d1b4, 0x106F0000, 0xffffffff},

#if defined (CC_MT5395)

  //minilvds PIN select
  {0xf0035104, 0x2100A560, 0xffffffff},
  {0xf0035108, 0x1200A560, 0xffffffff},

  //minilvds reset pulse
  {0xf003511c, 0x00000000, 0xffffffff},
  {0xf0035120, 0x00000000, 0xffffffff},
  {0xf0035100, 0x0000003f, 0xffffffff},
  {0xf003510c, 0x04049898, 0xffffffff},  

  //minilvds PN setting
  {0xf0035130, 0x00000000, 0xffffffff},

#elif defined (CC_MT5365)

#if defined (M1V1)   // MT5366M1V1
  // minilvds PIN select
  {0xf0035104, 0x01200546, 0xffffffff},
  {0xf0035108, 0x01020465, 0xffffffff},
  
  #if defined(SHAFHD)
  //minilvds reset pulse: invert
  {0xf003511c, 0xffffffff, 0xffffffff},
  {0xf0035120, 0xffffffff, 0xffffffff},
  {0xf0035100, 0xffffff3f, 0xffffffff},
  
  //minilvds PN setting
  {0xf0035130, 0xbffff7ab, 0xffffffff},
  
  #elif defined(CHILINFHD)
  //minilvds reset pulse: invert
  {0xf003511c, 0xffffffff, 0xffffffff},
  {0xf0035120, 0xffffffff, 0xffffffff},
  {0xf0035100, 0xff0000c0, 0xffffffff},

  //minilvds PN setting
  {0xf0035130, 0xf9fff3ab, 0xffffffff},   // clock not invert
  #else
	  //minilvds reset pulse
  {0xf003511c, 0x00000000, 0xffffffff},
  {0xf0035120, 0x00000000, 0xffffffff},
  {0xf0035100, 0x0000003f, 0xffffffff},
	  
	  //minilvds PN setting
  {0xf0035130, 0x00000054, 0xffffffff},
  #endif
  
#elif defined(P1V1) // MT5365p1V1
  //minilvds PIN select
  {0xf0035104, 0x00120456, 0xffffffff},
  {0xf0035108, 0x00120456, 0xffffffff},
    
  //minilvds reset pulse
  {0xf003511c, 0x00000000, 0xffffffff},
  {0xf0035120, 0x00000000, 0xffffffff},
  {0xf0035100, 0x0000003f, 0xffffffff},
	  
  //minilvds PN setting
  {0xf0035130, 0x00000000, 0xffffffff},
#endif

#endif
	  
  // mute pattern
  {0xf0035114, 0x0000cFF2, 0xffffffff},
  

  // Bit / RL swap :
  {0xf0035110, 0x00100000, 0xffffffff},

  // output enable
  {0xf0035118, 0x00000000, 0xffffffff},

  // clk source
  #if defined(CHILINFHD) || defined(AUOFHD) || defined(SHAFHD)
  {0xf0035000, 0x4002a259, 0xffffffff},
  #elif defined(CMO2011)
  {0xf0035000, 0x4002B359, 0xffffffff},
  #else   // lgdv4,v5
  {0xf0035000, 0x4002a359, 0xffffffff},
  #endif

  // minilvds input source
  {0xf0035280, 0x80000000, 0xffffffff},
  
  // mute pattern H/V total, WXGA
#ifdef HIWXGA
  {0xf0035004, 0x05580647, 0xffffffff},
  {0xf0035008, 0x03000329, 0xffffffff},
#else
  {0xf0035004, 0x07800898, 0xffffffff},
  {0xf0035008, 0x04380465, 0xffffffff},
#endif

  #if  HISENSE_IPS_2010_PANEL 
  
  {0xf0035004, 0x05560640, 0xffffffff},//0xf0035004, 0x07800898, 0xffffffff,
  {0xf0035008, 0x03000326, 0xffffffff},//  0xf0035008, 0x04380465, 0xffffffff,
  {0xf0035104, 0x00120456, 0xffffffff},
  {0xf0035108, 0x00120456, 0xffffffff},
    // mute pattern
  //{0xf0035114, 0x0000cFF2, 0xffffffff},
  {0xf0035114, 0x0000cFF0, 0xffffffff},
  //minilvds PN setting
  {0xf0035130, 0x00000000, 0xffffffff},

    // minilvds input source
  {0xf0035280, 0x82AA0028, 0xffffffff},//for middle line of IPS2010 Panel
  #else
  {0xf0035004, 0x07800898, 0xffffffff},
  {0xf0035008, 0x04380465, 0xffffffff},
  #endif

  {0xf003500c, 0x00400006, 0xffffffff},
  {0xf0035010, 0x00100001, 0xffffffff},
  {0xf0035014, 0x03ff0000, 0xffffffff},
  {0xf0035018, 0x01e00000, 0xffffffff},
  {0xf003501c, 0x00f0000c, 0xffffffff},
  {0xf0035020, 0x00000000, 0xffffffff},
  {0xf0035128, 0x01f901df, 0xffffffff},
  {0xf003512c, 0x80000000, 0xffffffff},

  {0xf0035284, 0x00000000, 0xffffffff}, 
  {0xf0035200, 0x00000000, 0xffffffff}, 
  {0xf0035204, 0x00000000, 0xffffffff}, 
  {0xf0035208, 0x00000000, 0xffffffff}, 
  {0xf003520c, 0x00000000, 0xffffffff}, 
  {0xf0035210, 0x00000000, 0xffffffff}, 
  {0xf0035214, 0x00000000, 0xffffffff}, 
  {0xf0035218, 0x00000000, 0xffffffff}, 
  {0xf003521c, 0x00000000, 0xffffffff}, 
  {0xf0035220, 0x00010000, 0xffffffff}, 
  {0xf0035224, 0x12c10001, 0xffffffff}, 
  {0xf0035228, 0x12c10001, 0xffffffff}, 
  {0xf003522c, 0x20000000, 0xffffffff}
};

//tg
struct sTCONREGTABLE sRegTg[] = {

  // GR0
  {0xf0034800, 0x00000000, 0xffffffff},  

  // GR1
  //{0xf0034804, 0x00000000, 0xffffffff},

  // GR7
  {0xf003481c, 0x00000000, 0xffffffff},

//////////////////////////////////////////////////// mt5395
#if defined (CC_MT5395)

  #if defined (LGDV4)
  // SOE, TG0
  {0xf0034820, 0x00C807d0, 0xffffffff},
  {0xf0034824, 0x00000000, 0xffffffff},
  {0xf0034828, 0x00C807d0, 0xffffffff},  
  {0xf003482c, 0x04430007, 0xffffffff},
  {0xf0034830, 0x20000000, 0xffffffff},
  {0xf0034834, 0x80000000, 0xffffffff},
  {0xf0034838, 0x00000007, 0xffffffff},
  {0xf003483c, 0x00000000, 0xffffffff},

  // POL, TG1
  {0xf0034840, 0x07080708, 0xffffffff},
  {0xf0034844, 0x00000000, 0xffffffff},
  {0xf0034848, 0x07080708, 0xffffffff},  
  {0xf003484c, 0x04430007, 0xffffffff},
  {0xf0034850, 0x80000404, 0xffffffff},
  {0xf0034854, 0x80020004, 0xffffffff},
  {0xf0034858, 0x00000007, 0xffffffff},
  {0xf003485c, 0x10000000, 0xffffffff},

  // GSP, TG11
  {0xf0034980, 0x04060406, 0xffffffff},
  {0xf0034984, 0x00000000, 0xffffffff},
  {0xf0034988, 0x00000000, 0xffffffff},
  {0xf003498c, 0x00080007, 0xffffffff},
  {0xf0034990, 0x00000000, 0xffffffff},
  {0xf0034994, 0x00000000, 0xffffffff},
  {0xf0034998, 0x00000004, 0xffffffff},
  {0xf003499c, 0x00000000, 0xffffffff},

  // GSP_R, TG8
  {0xf0034920, 0x04060406, 0xffffffff},
  {0xf0034924, 0x00000000, 0xffffffff},
  {0xf0034928, 0x00000000, 0xffffffff},
  {0xf003492c, 0x00080007, 0xffffffff},
  {0xf0034930, 0x00000000, 0xffffffff},
  {0xf0034934, 0x00000000, 0xffffffff},
  {0xf0034938, 0x00000004, 0xffffffff},
  {0xf003493c, 0x00000000, 0xffffffff},
                                     
  // GOE, TG2                        
  {0xf0034860, 0x07BC062C, 0xffffffff},
  {0xf0034864, 0x00000000, 0xffffffff},
  {0xf0034868, 0x07BC062C, 0xffffffff},
  {0xf003486c, 0x04420006, 0xffffffff},
  {0xf0034870, 0x20000000, 0xffffffff},
  {0xf0034874, 0x80000000, 0xffffffff},
  {0xf0034878, 0x00000007, 0xffffffff},
  {0xf003487c, 0x00000000, 0xffffffff},
                                     
  // GSC, TG12                       
  {0xf00349a0, 0x07260406, 0xffffffff},
  {0xf00349a4, 0x00000000, 0xffffffff},
  {0xf00349a8, 0x07260406, 0xffffffff},
  {0xf00349ac, 0x04420006, 0xffffffff},
  {0xf00349b0, 0x20000000, 0xffffffff},
  {0xf00349b4, 0x80000000, 0xffffffff},
  {0xf00349b8, 0x00000107, 0xffffffff},
  {0xf00349bc, 0x00000000, 0xffffffff},
                                     
  // FLK, TG9                        
  {0xf0034940, 0x049C0726, 0xffffffff},
  {0xf0034944, 0x00000000, 0xffffffff},
  {0xf0034948, 0x049C0726, 0xffffffff},
  {0xf003494c, 0x04420006, 0xffffffff},
  {0xf0034950, 0x20000000, 0xffffffff},
  {0xf0034954, 0x80000000, 0xffffffff},
  {0xf0034958, 0x00000007, 0xffffffff},
  {0xf003495c, 0x00000000, 0xffffffff},
                                     
  // DPM, TG10                       
  {0xf0034978, 0x00000030, 0xffffffff},
                                     
  // H_CONV, TG5                     
  {0xf00348d8, 0x00000020, 0xffffffff},
                                     
  // OPT_N, TG6                      
  {0xf00348f8, 0x00000030, 0xffffffff},
                                     
  // 0PT_P , TG7                     
  {0xf0034918, 0x00000020, 0xffffffff},
                                     
    #elif defined(LGDV6GIP)          
  // tg                              
  // GR0                             																														
 // {0xf0034800, 0x8100ffff, 0xffffffff},
                                       																														
  // GR1                             																														
  {0xf0034804, 0x00000000, 0xffffffff},																													
                                       																														
  // GR7                             																														
  {0xf003481c, 0x00000000, 0xffffffff},																														
                               									
   // SOE, TG0                       
  {0xf0034820, 0x003c0816, 0xffffffff},
  {0xf0034824, 0x00000000, 0xffffffff},
  {0xf0034828, 0x003C0816, 0xffffffff},  
  {0xf003482c, 0x04440001, 0xffffffff},
  {0xf0034830, 0x20000000, 0xffffffff},
  {0xf0034834, 0x80000000, 0xffffffff},
  {0xf0034838, 0x00000007, 0xffffffff},
  {0xf003483c, 0x00000000, 0xffffffff},																													
                                       																														
  // POL, OK                    																														
  {0xf0034840, 0x07D007D0, 0xffffffff},																														
  {0xf0034844, 0x00000000, 0xffffffff},																														
  {0xf0034848, 0x07D007D0, 0xffffffff},																														
  //{0xf003484c, 0x043F0007, 0xffffffff},																														
  {0xf003484c, 0x00010001, 0xffffffff},																														  
  {0xf0034850, 0x80000404, 0xffffffff},																														
  //{0xf0034854, 0x80020004, 0xffffffff},																														
  {0xf0034854, 0x80040004, 0xffffffff},
  {0xf0034858, 0x00000007, 0xffffffff},																														
  {0xf003485c, 0x10000000, 0xffffffff},																														
                                       																														
  // GSP, OK                   																														
  {0xf0034860, 0x01F405DC, 0xffffffff},
  {0xf0034864, 0x00000000, 0xffffffff},
  {0xf0034868, 0x00000000, 0xffffffff},
  {0xf003486c, 0x00030001, 0xffffffff},
  {0xf0034870, 0x00000000, 0xffffffff},
  {0xf0034874, 0x00000000, 0xffffffff},
  {0xf0034878, 0x00000004, 0xffffffff},
  {0xf003487c, 0x00000000, 0xffffffff},
  																												
  // GCLK 1, // V6 GCLK																					
  {0xf0034880, 0x03000280, 0xffffffff},
  {0xf0034884, 0x00000000, 0xffffffff},
  {0xf0034888, 0x03000280, 0xffffffff},
  {0xf003488c, 0x043f0003, 0xffffffff},
  {0xf0034890, 0x20000000, 0xffffffff},
  {0xf0034894, 0x80000000, 0xffffffff},
  {0xf0034898, 0x00000007, 0xffffffff},
  {0xf003489c, 0x00000000, 0xffffffff},
                                     
  // GCLK 2,  // V6 MCLK		
  {0xf00348A0, 0x06F006E0, 0xffffffff},
  {0xf00348A4, 0x00000000, 0xffffffff},
  {0xf00348A8, 0x06F006E0, 0xffffffff},
  {0xf00348Ac, 0x04410005, 0xffffffff},
  {0xf00348B0, 0x20000000, 0xffffffff},
  {0xf00348B4, 0x80000000, 0xffffffff},
  {0xf00348B8, 0x00000007, 0xffffffff},
  {0xf00348Bc, 0x00000000, 0xffffffff},
                                     
  // GCLK 3, OK       																														
  {0xf00348C0, 0x06AE083E, 0xffffffff},
  {0xf00348C4, 0x00000000, 0xffffffff},
  {0xf00348C8, 0x06AE083E, 0xffffffff},
  {0xf00348CC, 0x04440007, 0xffffffff},
  {0xf00348D0, 0x80000606, 0xffffffff},
  {0xf00348D4, 0x80030006, 0xffffffff},
  {0xf00348D8, 0x00000007, 0xffffffff},
  {0xf00348DC, 0x00000000, 0xffffffff},
                                     
  // GCLK 4, OK     																														
  {0xf00348E0, 0x06AE083E, 0xffffffff},
  {0xf00348E4, 0x00000000, 0xffffffff},
  {0xf00348E8, 0x06AE083E, 0xffffffff},
  {0xf00348EC, 0x043F0002, 0xffffffff},
  {0xf00348F0, 0x80000606, 0xffffffff},
  {0xf00348F4, 0x80020005, 0xffffffff},
  {0xf00348F8, 0x00000007, 0xffffffff},
  {0xf00348FC, 0x00000000, 0xffffffff},
                                     
  // GCLK 5	, // TG7, V6 or with GST1
  {0xf0034900, 0x01F405DC, 0xffffffff},
  {0xf0034904, 0x00000000, 0xffffffff},
  {0xf0034908, 0x00000000, 0xffffffff},
  {0xf003490C, 0x04480445, 0xffffffff},
  {0xf0034910, 0x00000000, 0xffffffff},
  {0xf0034914, 0x00000000, 0xffffffff},
  {0xf0034918, 0x00000004, 0xffffffff},
  {0xf003491C, 0x00000000, 0xffffffff},
                                     
  // TGE, V6 | with GCLK             
  {0xf00349C0, 0x03000280, 0xffffffff},
  {0xf00349C4, 0x00000000, 0xffffffff},
  {0xf00349C8, 0x03000280, 0xffffffff},
  {0xf00349CC, 0x0443043f, 0xffffffff},
  {0xf00349D0, 0x00000000, 0xffffffff},
  {0xf00349D4, 0x00000000, 0xffffffff},
  {0xf00349D8, 0x00000004, 0xffffffff},
  {0xf00349DC, 0x00000000, 0xffffffff},     
                                     
  // TGE, V6 xor with GST1           
  {0xf00349E0, 0x01F405DC, 0xffffffff},
  {0xf00349E4, 0x00000000, 0xffffffff},
  {0xf00349E8, 0x00000000, 0xffffffff},
  {0xf00349EC, 0x00030001, 0xffffffff},
  {0xf00349F0, 0x00000000, 0xffffffff},
  {0xf00349F4, 0x00000000, 0xffffffff},
  {0xf00349F8, 0x00000004, 0xffffffff},
  {0xf00349FC, 0x00000000, 0xffffffff},   
                                     
  // TGF, V6 xor with EO             
  {0xf0034A00, 0x001500CA, 0xffffffff},
  {0xf0034A04, 0x001500CA, 0xffffffff},
  {0xf0034A08, 0x001500CA, 0xffffffff},
  {0xf0034A0C, 0x00010000, 0xffffffff},
  {0xf0034A10, 0x00000000, 0xffffffff},
  {0xf0034A14, 0x04500450, 0xffffffff},
  {0xf0034A18, 0x00000103, 0xffffffff},
  {0xf0034A1C, 0x800ff001, 0xffffffff},
                                     
  //FLK, always high for GIP, OK																																																		
  {0xf0034958, 0x00000037, 0xffffffff},
                                     
  //ODD	, // TGB V6 EO																											
  {0xf0034980, 0x00CA0015, 0xffffffff},
  {0xf0034984, 0x00CA0015, 0xffffffff},
  {0xf0034988, 0x00CA0015, 0xffffffff},
  {0xf003498C, 0x00010000, 0xffffffff},
  {0xf0034990, 0x00000000, 0xffffffff},
  {0xf0034994, 0x04500450, 0xffffffff},
  {0xf0034998, 0x00000103, 0xffffffff},
  {0xf003499C, 0x800ff001, 0xffffffff},
                                     
  //EVEN, // TGC V6 GST1             
  {0xf00349A0, 0x01F405DC, 0xffffffff},
  {0xf00349A4, 0x00000000, 0xffffffff},
  {0xf00349A8, 0x00000000, 0xffffffff},
  {0xf00349AC, 0x04440441, 0xffffffff},
  {0xf00349B0, 0x00000000, 0xffffffff},
  {0xf00349B4, 0x00000000, 0xffffffff},
  {0xf00349B8, 0x00000004, 0xffffffff},
  {0xf00349BC, 0x00000000, 0xffffffff},
                                     
                                     
  // TG merge                        
  {0xf0034814, 0x02000080, 0xffffffff},
  {0xf0034818, 0x01C00040, 0xffffffff},    
                                     
                                     
  // DPM, OK            																														
  {0xf0034978, 0x00000030, 0xffffffff},
                                     
                                     
  #elif defined(LGDV5GIP)            
  // tg                              
  // GR0                             																														
 // {0xf0034800, 0x8100ffff, 0xffffffff},
                                       																														
  // GR1                             																														
  {0xf0034804, 0x00000000, 0xffffffff},																													
                                       																														
  // GR7                             																														
  {0xf003481c, 0x00000000, 0xffffffff},																														
                               													
   // SOE, TG0                       
  {0xf0034820, 0x00C807d0, 0xffffffff},
  {0xf0034824, 0x00000000, 0xffffffff},
  {0xf0034828, 0x00C807d0, 0xffffffff},  
  {0xf003482c, 0x04430007, 0xffffffff},
  {0xf0034830, 0x20000000, 0xffffffff},
  {0xf0034834, 0x80000000, 0xffffffff},
  {0xf0034838, 0x00000007, 0xffffffff},
  {0xf003483c, 0x00000000, 0xffffffff},																													
                                       																														
  // POL, OK                    																														
  {0xf0034840, 0x07D007D0, 0xffffffff},																														
  {0xf0034844, 0x00000000, 0xffffffff},																														
  {0xf0034848, 0x07D007D0, 0xffffffff},																														
  {0xf003484c, 0x043F0007, 0xffffffff},																														
  {0xf0034850, 0x80000404, 0xffffffff},																														
  {0xf0034854, 0x80020004, 0xffffffff},																														
  {0xf0034858, 0x00000007, 0xffffffff},																														
  {0xf003485c, 0x10000000, 0xffffffff},																														
                                       																														
  // GSP, OK                   																														
  {0xf0034860, 0x01F405DC, 0xffffffff},
  {0xf0034864, 0x00000000, 0xffffffff},
  {0xf0034868, 0x00000000, 0xffffffff},
  {0xf003486c, 0x00030001, 0xffffffff},
  {0xf0034870, 0x00000000, 0xffffffff},
  {0xf0034874, 0x00000000, 0xffffffff},
  {0xf0034878, 0x00000004, 0xffffffff},
  {0xf003487c, 0x00000000, 0xffffffff},
  																												
                                     
  // GCLK 1, OK																					
  {0xf0034880, 0x06AE083E, 0xffffffff},
  {0xf0034884, 0x00000000, 0xffffffff},
  {0xf0034888, 0x06AE083E, 0xffffffff},
  {0xf003488c, 0x04420005, 0xffffffff},
  {0xf0034890, 0x80000606, 0xffffffff},
  {0xf0034894, 0x80050002, 0xffffffff},
  {0xf0034898, 0x00000007, 0xffffffff},
  {0xf003489c, 0x00000000, 0xffffffff},
                                     
  // GCLK 2, OK          																														
  {0xf00348A0, 0x06AE083E, 0xffffffff},
  {0xf00348A4, 0x00000000, 0xffffffff},
  {0xf00348A8, 0x06AE083E, 0xffffffff},
  {0xf00348AC, 0x04430006, 0xffffffff},
  {0xf00348B0, 0x80000606, 0xffffffff},
  {0xf00348B4, 0x80040001, 0xffffffff},
  {0xf00348B8, 0x00000007, 0xffffffff},
  {0xf00348BC, 0x00000000, 0xffffffff},
                                     
  // GCLK 3, OK       																														
  {0xf00348C0, 0x06AE083E, 0xffffffff},
  {0xf00348C4, 0x00000000, 0xffffffff},
  {0xf00348C8, 0x06AE083E, 0xffffffff},
  {0xf00348CC, 0x04440007, 0xffffffff},
  {0xf00348D0, 0x80000606, 0xffffffff},
  {0xf00348D4, 0x80030006, 0xffffffff},
  {0xf00348D8, 0x00000007, 0xffffffff},
  {0xf00348DC, 0x00000000, 0xffffffff},
                                     
  // GCLK 4, OK     																														
  {0xf00348E0, 0x06AE083E, 0xffffffff},
  {0xf00348E4, 0x00000000, 0xffffffff},
  {0xf00348E8, 0x06AE083E, 0xffffffff},
  {0xf00348EC, 0x043F0002, 0xffffffff},
  {0xf00348F0, 0x80000606, 0xffffffff},
  {0xf00348F4, 0x80020005, 0xffffffff},
  {0xf00348F8, 0x00000007, 0xffffffff},
  {0xf00348FC, 0x00000000, 0xffffffff},
                                     
  // GCLK 5	, ok													
  {0xf0034900, 0x06AE083E, 0xffffffff},
  {0xf0034904, 0x00000000, 0xffffffff},
  {0xf0034908, 0x06AE083E, 0xffffffff},
  {0xf003490C, 0x04400003, 0xffffffff},
  {0xf0034910, 0x80000606, 0xffffffff},
  {0xf0034914, 0x80010004, 0xffffffff},
  {0xf0034918, 0x00000007, 0xffffffff},
  {0xf003491C, 0x00000000, 0xffffffff},
                                     
  // GCLK 6, ok                      
  {0xf0034920, 0x06AE083E, 0xffffffff},
  {0xf0034924, 0x00000000, 0xffffffff},
  {0xf0034928, 0x06AE083E, 0xffffffff},
  {0xf003492C, 0x04410004, 0xffffffff},
  {0xf0034930, 0x80000606, 0xffffffff},
  {0xf0034934, 0x80060003, 0xffffffff},
  {0xf0034938, 0x00000007, 0xffffffff},
  {0xf003493C, 0x00000000, 0xffffffff},
  									
                                     
  //FLK, always high for GIP, OK																																																		
  {0xf0034958, 0x00000037, 0xffffffff},
                                     
  //ODD	, ok																											
  {0xf0034980, 0x002d0015, 0xffffffff},
  {0xf0034984, 0x002d0015, 0xffffffff},
  {0xf0034988, 0x002d0015, 0xffffffff},
  {0xf003498C, 0x00010000, 0xffffffff},
  {0xf0034990, 0x00000000, 0xffffffff},
  {0xf0034994, 0x04500450, 0xffffffff},
  {0xf0034998, 0x00000103, 0xffffffff},
  {0xf003499C, 0x80080001, 0xffffffff},
                                     
  //EVEN, OK              																														
  {0xf00349A0, 0x0015002d, 0xffffffff},
  {0xf00349A4, 0x0015002d, 0xffffffff},
  {0xf00349A8, 0x0015002d, 0xffffffff},
  {0xf00349AC, 0x00010000, 0xffffffff},
  {0xf00349B0, 0x00000000, 0xffffffff},
  {0xf00349B4, 0x04500450, 0xffffffff},
  {0xf00349B8, 0x00000003, 0xffffffff},
  {0xf00349BC, 0x80080001, 0xffffffff},
                                     
  // DPM, OK            																														
  {0xf0034978, 0x00000030, 0xffffffff},
    																						                                    																														
  // GR0                             																														
 // {0xf0034800, 0x8100ffff, 0xffffffff},
                                     
                                     
  #elif defined(CMO2011) || defined(CHILINFHD)
                                     
  // SOE, TG0                        
  {0xf0034820, 0x085007d0, 0xffffffff},
  {0xf0034824, 0x00000000, 0xffffffff},
  {0xf0034828, 0x085007d0, 0xffffffff},
  {0xf003482c, 0x043E0007, 0xffffffff},
  {0xf0034830, 0x20000000, 0xffffffff},
  {0xf0034834, 0x80000000, 0xffffffff},
  {0xf0034838, 0x00000007, 0xffffffff},
  {0xf003483c, 0x00000000, 0xffffffff},
                                     
  // POL, TG1                        
  {0xf0034840, 0x04000400, 0xffffffff},
  {0xf0034844, 0x00000000, 0xffffffff},
  {0xf0034848, 0x04000400, 0xffffffff},
  {0xf003484c, 0x043F0006, 0xffffffff},
  {0xf0034850, 0x00000404, 0xffffffff},
  {0xf0034854, 0x80020004, 0xffffffff},
  {0xf0034858, 0x00000007, 0xffffffff},
  {0xf003485c, 0x10000000, 0xffffffff},
                                     
  // GSP, TG11                       
  {0xf0034980, 0x04800480, 0xffffffff},
  {0xf0034984, 0x00000000, 0xffffffff},
  {0xf0034988, 0x00000000, 0xffffffff},
  {0xf003498c, 0x00080007, 0xffffffff},
  {0xf0034990, 0x00000000, 0xffffffff},
  {0xf0034994, 0x00000000, 0xffffffff},
  {0xf0034998, 0x00000004, 0xffffffff},
  {0xf003499c, 0x00000000, 0xffffffff},
                                     
  // GSP_R, TG8                      
  {0xf0034920, 0x04060406, 0xffffffff},
  {0xf0034924, 0x00000000, 0xffffffff},
  {0xf0034928, 0x00000000, 0xffffffff},
  {0xf003492c, 0x00080007, 0xffffffff},
  {0xf0034930, 0x00000000, 0xffffffff},
  {0xf0034934, 0x00000000, 0xffffffff},
  {0xf0034938, 0x00000004, 0xffffffff},
  {0xf003493c, 0x00000000, 0xffffffff},
                                     
  // GOE, TG2                        
  {0xf0034860, 0x07e006a0, 0xffffffff},
  {0xf0034864, 0x00000000, 0xffffffff},
  {0xf0034868, 0x07e006a0, 0xffffffff},
  {0xf003486c, 0x046e0001, 0xffffffff},
  {0xf0034870, 0x20000000, 0xffffffff},
  {0xf0034874, 0x80000000, 0xffffffff},
  {0xf0034878, 0x00000007, 0xffffffff},
  {0xf003487c, 0x00000000, 0xffffffff},
                                     
  // GSC, TG12                       
  {0xf00349a0, 0x040007c0, 0xffffffff},
  {0xf00349a4, 0x00000000, 0xffffffff},
  {0xf00349a8, 0x040007c0, 0xffffffff},
  {0xf00349ac, 0x046e0001, 0xffffffff},
  {0xf00349b0, 0x20000000, 0xffffffff},
  {0xf00349b4, 0x80000000, 0xffffffff},
  {0xf00349b8, 0x00000007, 0xffffffff},
  {0xf00349bc, 0x00000000, 0xffffffff},
                                     
  // FLK, TG9                        
  {0xf0034958, 0x00000037, 0xffffffff},
                                     
  // DPM, TG10                       
  {0xf0034978, 0x00000030, 0xffffffff},
                                     
  // H_CONV, TG5                     
  {0xf00348d8, 0x00000020, 0xffffffff},
                                     
  // OPT_N, TG6                      
  {0xf00348f8, 0x00000030, 0xffffffff},
                                     
  // 0PT_P , TG7                     
  {0xf0034918, 0x00000020, 0xffffffff},  
                                     
  #elif defined(HIWXGA)              
                                     
  // SOE, ok                         
  {0xf0034820, 0x005885B2, 0xffffffff},
  {0xf0034824, 0x00000000, 0xffffffff},
  {0xf0034828, 0x005885B2, 0xffffffff},
  {0xf003482c, 0x032c0001, 0xffffffff},
  {0xf0034830, 0x20000000, 0xffffffff},
  {0xf0034834, 0x80000000, 0xffffffff},
  {0xf0034838, 0x00000007, 0xffffffff},
  {0xf003483c, 0x00000000, 0xffffffff},
                                     
  // POL, MR - ~ML OK                
  {0xf0034840, 0x05600560, 0xffffffff},
  {0xf0034844, 0x00000000, 0xffffffff},
  {0xf0034848, 0x05600560, 0xffffffff},
  {0xf003484c, 0x032c0001, 0xffffffff},
  {0xf0034850, 0x00000404, 0xffffffff},
  {0xf0034854, 0x80020004, 0xffffffff},
  {0xf0034858, 0x00000107, 0xffffffff},
  {0xf003485c, 0x10000000, 0xffffffff},
                                      
  // GOE, tg2 data 2 ok                   
  {0xf0034860, 0x00CF00CF, 0xffffffff},
  {0xf0034864, 0x00000000, 0xffffffff},
  {0xf0034868, 0x00000000, 0xffffffff},
  {0xf003486c, 0x00090007, 0xffffffff},
  {0xf0034870, 0x00000000, 0xffffffff},
  {0xf0034874, 0x00000000, 0xffffffff},
  {0xf0034878, 0x00000004, 0xffffffff},
  {0xf003487c, 0x00000000, 0xffffffff},
                                     
  // GSP --> GOE or GSC  // TPK 3          
  {0xf0034980, 0x05B00270, 0xffffffff},																														
  {0xf0034984, 0x00000000, 0xffffffff},																														
  {0xf0034988, 0x05B00270, 0xffffffff},																														
  {0xf003498c, 0x032c0001, 0xffffffff},																														
  {0xf0034990, 0x20000000, 0xffffffff},																														
  {0xf0034994, 0x80000000, 0xffffffff},																														
  {0xf0034998, 0x00000007, 0xffffffff},																														
  {0xf003499c, 0x00000000, 0xffffffff},
                                     
  // TPK 3 for data 1                
  {0xf0034880, 0x01000410, 0xffffffff},
  {0xf0034884, 0x00000000, 0xffffffff},
  {0xf0034888, 0x01000410, 0xffffffff},
  {0xf003488c, 0x00080006, 0xffffffff},
  {0xf0034890, 0x20000000, 0xffffffff},
  {0xf0034894, 0x80000000, 0xffffffff},
  {0xf0034898, 0x00000107, 0xffffffff},
  {0xf003489c, 0x00000000, 0xffffffff},  
                                     
                                       
  // GSP_R, OK                       
  #if 0                              
  {0xf0034920, 0x01000410, 0xffffffff},
  {0xf0034924, 0x00000000, 0xffffffff},
  {0xf0034928, 0x01000410, 0xffffffff},
  {0xf003492c, 0x00080006, 0xffffffff},
  {0xf0034930, 0x20000000, 0xffffffff},
  {0xf0034934, 0x80000000, 0xffffffff},
  {0xf0034938, 0x00000107, 0xffffffff},
  {0xf003493c, 0x00000000, 0xffffffff},  
  #endif                             
                                     
  // GSC, data 1 ok                  
  {0xf00349a0, 0x00CF00CF, 0xffffffff},
  {0xf00349a4, 0x00000000, 0xffffffff},
  {0xf00349a8, 0x00000000, 0xffffffff},
  {0xf00349ac, 0x00090006, 0xffffffff},
  {0xf00349b0, 0x00000000, 0xffffffff},
  {0xf00349b4, 0x00000000, 0xffffffff},
  {0xf00349b8, 0x00000004, 0xffffffff},
  {0xf00349bc, 0x00000000, 0xffffffff},
                                     
  // FLK                             
  {0xf0034940, 0x044C0578, 0xffffffff},
  {0xf0034944, 0x00000000, 0xffffffff},
  {0xf0034948, 0x044C0578, 0xffffffff},
  {0xf003494c, 0x03080005, 0xffffffff},
  {0xf0034950, 0x20000000, 0xffffffff},
  {0xf0034954, 0x80000000, 0xffffffff},
  {0xf0034958, 0x00000007, 0xffffffff},
  {0xf003495c, 0x00000000, 0xffffffff},
                                     
  // TPK 13 for data 2               
  {0xf00349C0, 0x01000410, 0xffffffff},
  {0xf00349C4, 0x00000000, 0xffffffff},
  {0xf00349C8, 0x01000410, 0xffffffff},
  {0xf00349Cc, 0x00080006, 0xffffffff},
  {0xf00349D0, 0x20000000, 0xffffffff},
  {0xf00349D4, 0x80000000, 0xffffffff},
  {0xf00349D8, 0x00000107, 0xffffffff},
  {0xf00349Dc, 0x00000000, 0xffffffff},
                                     
                                     
  // DPM, OK                         
  {0xf0034978, 0x00000030, 0xffffffff},
                                     
  // H_CONV, OK                      
  {0xf00348d8, 0x00000020, 0xffffffff},
                                     
  // OPT_N, POL, ML OK               
  {0xf00348e0, 0x05600560, 0xffffffff},
  {0xf00348e4, 0x00000000, 0xffffffff},
  {0xf00348e8, 0x05600560, 0xffffffff},
  {0xf00348ec, 0x032c0001, 0xffffffff},
  {0xf00348f0, 0x00000404, 0xffffffff},
  {0xf00348f4, 0x80020004, 0xffffffff},
  {0xf00348f8, 0x00000007, 0xffffffff},
  {0xf00348fc, 0x10000000, 0xffffffff},
                                     
  // 0PT_P , TG7                     
  {0xf0034918, 0x00000020, 0xffffffff},
                                     
  // GR5                             
  {0xf0034814, 0x03000020, 0xffffffff},
                                     
  // GR6                             
  {0xf0034818, 0x02000020, 0xffffffff},
                                     
  #endif                             
                                     
//////////////////////////////////////////////////// mt5365
#elif defined (CC_MT5365)            
                                     
///////////////////////////////////////// tg table: m1v1 LGDV4
#if defined(M1V1) && defined(LGDV4)  
  // SOE, TG4                        
  {0xf00348a0, 0x00C807D0, 0xffffffff},
  {0xf00348a4, 0x00000000, 0xffffffff},
  {0xf00348a8, 0x00C807D0, 0xffffffff},
  {0xf00348ac, 0x04430007, 0xffffffff},
  {0xf00348b0, 0x20000000, 0xffffffff},
  {0xf00348b4, 0x80000000, 0xffffffff},
  {0xf00348b8, 0x00000007, 0xffffffff},
  {0xf00348bc, 0x00000000, 0xffffffff},
                                     
  // POL, TG8                        
  {0xf0034920, 0x076C076C, 0xffffffff},
  {0xf0034924, 0x00000000, 0xffffffff},
  {0xf0034928, 0x076C076C, 0xffffffff},
  {0xf003492c, 0x04430007, 0xffffffff},
  {0xf0034930, 0x80000404, 0xffffffff},
  {0xf0034934, 0x80020004, 0xffffffff},
  {0xf0034938, 0x00000007, 0xffffffff},
  {0xf003493c, 0x10000000, 0xffffffff},
                                     
  // GSP, TG14                       
  {0xf00349e0, 0x04060406, 0xffffffff},
  {0xf00349e4, 0x00000000, 0xffffffff},
  {0xf00349e8, 0x00000000, 0xffffffff},
  {0xf00349ec, 0x00080007, 0xffffffff},
  {0xf00349f0, 0x00000000, 0xffffffff},
  {0xf00349f4, 0x00000000, 0xffffffff},
  {0xf00349f8, 0x00000004, 0xffffffff},
  {0xf00349fc, 0x00000000, 0xffffffff},
                                     
  // GSP_R, TG15                     
  {0xf0034A00, 0x04060406, 0xffffffff},
  {0xf0034A04, 0x00000000, 0xffffffff},
  {0xf0034A08, 0x00000000, 0xffffffff},
  {0xf0034A0c, 0x00080007, 0xffffffff},
  {0xf0034A10, 0x00000000, 0xffffffff},
  {0xf0034A14, 0x00000000, 0xffffffff},
  {0xf0034A18, 0x00000004, 0xffffffff},
  {0xf0034A1c, 0x00000000, 0xffffffff},
                                     
  // GOE, TG3                        
  {0xf0034880, 0x07BC062C, 0xffffffff},
  {0xf0034884, 0x00000000, 0xffffffff},
  {0xf0034888, 0x07BC062C, 0xffffffff},
  {0xf003488c, 0x04420006, 0xffffffff},
  {0xf0034890, 0x20000000, 0xffffffff},
  {0xf0034894, 0x80000000, 0xffffffff},
  {0xf0034898, 0x00000007, 0xffffffff},
  {0xf003489c, 0x00000000, 0xffffffff},
                                     
  // GSC, TG11                       
  {0xf0034980, 0x07260406, 0xffffffff},
  {0xf0034984, 0x00000000, 0xffffffff},
  {0xf0034988, 0x07260406, 0xffffffff},
  {0xf003498c, 0x04420006, 0xffffffff},
  {0xf0034990, 0x20000000, 0xffffffff},
  {0xf0034994, 0x80000000, 0xffffffff},
  {0xf0034998, 0x00000107, 0xffffffff},
  {0xf003499c, 0x00000000, 0xffffffff},
                                     
  // FLK, TG7                        
  {0xf0034900, 0x049C0726, 0xffffffff},
  {0xf0034904, 0x00000000, 0xffffffff},
  {0xf0034908, 0x049C0726, 0xffffffff},
  {0xf003490c, 0x04420006, 0xffffffff},
  {0xf0034910, 0x20000000, 0xffffffff},
  {0xf0034914, 0x80000000, 0xffffffff},
  {0xf0034918, 0x00000007, 0xffffffff},
  {0xf003491c, 0x00000000, 0xffffffff},
                                     
                                     
  // DPM, TG12                       
  {0xf00349B8, 0x00000030, 0xffffffff},
                                     
  // H_CONV, TG1                     
  {0xf0034858, 0x00000020, 0xffffffff},
                                     
  // OPT_N, TG2                      
  {0xf0034878, 0x00000030, 0xffffffff},
                                     
  // 0PT_P , TG9                     
  {0xf0034958, 0x00000020, 0xffffffff},
                                     
#elif defined(M1V1) && defined(SHAFHD)
  // SOE, TG4                        
  {0xf00348a0, 0x00d00838, 0xffffffff},
  {0xf00348a4, 0x00000000, 0xffffffff},
  {0xf00348a8, 0x00d00838, 0xffffffff},
  {0xf00348ac, 0x04660001, 0xffffffff},
  {0xf00348b0, 0x20000000, 0xffffffff},
  {0xf00348b4, 0x80000000, 0xffffffff},
  {0xf00348b8, 0x00000007, 0xffffffff},
  {0xf00348bc, 0x00000000, 0xffffffff},
                                     
  // POL, TG8                        
  {0xf0034920, 0x06e006e0, 0xffffffff},
  {0xf0034924, 0x00000000, 0xffffffff},
  {0xf0034928, 0x06e006e0, 0xffffffff},
  {0xf003492c, 0x04660001, 0xffffffff},
  {0xf0034930, 0x80000202, 0xffffffff},
  {0xf0034934, 0x80010002, 0xffffffff},
  {0xf0034938, 0x00000007, 0xffffffff},
  {0xf003493c, 0x10000000, 0xffffffff},
                                     
  // GSP, TG14                       
  {0xf00349e0, 0x00ff06e0, 0xffffffff},
  {0xf00349e4, 0x00000000, 0xffffffff},
  {0xf00349e8, 0x00000000, 0xffffffff},
  {0xf00349ec, 0x00070006, 0xffffffff},
  {0xf00349f0, 0x00000000, 0xffffffff},
  {0xf00349f4, 0x00000000, 0xffffffff},
  {0xf00349f8, 0x00000004, 0xffffffff},
  {0xf00349fc, 0x00000000, 0xffffffff},
                                     
  // GSP_R, TG15                     
  {0xf0034A00, 0x00ff06e0, 0xffffffff},
  {0xf0034A04, 0x00000000, 0xffffffff},
  {0xf0034A08, 0x00000000, 0xffffffff},
  //{0xf0034A0c, 0x04350434, 0xffffffff},
  {0xf0034A0c, 0x00070006, 0xffffffff},
  {0xf0034A10, 0x00000000, 0xffffffff},
  {0xf0034A14, 0x00000000, 0xffffffff},
  //{0xf0034A18, 0x00000004, 0xffffffff},
  {0xf0034A18, 0x00000024, 0xffffffff},   // set low for sharp
  {0xf0034A1c, 0x00000000, 0xffffffff},
                                     
  // GOE, TG3                        
  {0xf0034880, 0x07BC062C, 0xffffffff},
  {0xf0034884, 0x00000000, 0xffffffff},
  {0xf0034888, 0x07BC062C, 0xffffffff},
  {0xf003488c, 0x04420006, 0xffffffff},
  {0xf0034890, 0x20000000, 0xffffffff},
  {0xf0034894, 0x80000000, 0xffffffff},
  {0xf0034898, 0x00000027, 0xffffffff},
  {0xf003489c, 0x00000000, 0xffffffff},
                                     
  // GSC, TG11                       
  {0xf0034980, 0x080b0725, 0xffffffff},
  {0xf0034984, 0x00000000, 0xffffffff},
  {0xf0034988, 0x080b0725, 0xffffffff},
  {0xf003498c, 0x04650001, 0xffffffff},
  {0xf0034990, 0x20000000, 0xffffffff},
  {0xf0034994, 0x80000000, 0xffffffff},
  {0xf0034998, 0x00000007, 0xffffffff},
  {0xf003499c, 0x00000000, 0xffffffff},
                                     
  // FLK, TG7                        
  {0xf0034900, 0x049C0726, 0xffffffff},
  {0xf0034904, 0x00000000, 0xffffffff},
  {0xf0034908, 0x049C0726, 0xffffffff},
  {0xf003490c, 0x04420006, 0xffffffff},
  {0xf0034910, 0x20000000, 0xffffffff},
  {0xf0034914, 0x80000000, 0xffffffff},
  {0xf0034918, 0x00000037, 0xffffffff},
  {0xf003491c, 0x00000000, 0xffffffff},
                                     
                                     
  // DPM, TG12                       
  {0xf00349B8, 0x00000030, 0xffffffff},
                                     
  // H_CONV, TG1, CS1                
#if 0                                
  {0xf0034858, 0x00000020, 0xffffffff},
#else                                
  {0xf0034840, 0x06e006e0, 0xffffffff},
  {0xf0034844, 0x00000000, 0xffffffff},
  {0xf0034848, 0x06e006e0, 0xffffffff},
  //{0xf003484c, 0x0443000b, 0xffffffff},
  {0xf003484c, 0x0465000c, 0xffffffff},
  {0xf0034850, 0x80003030, 0xffffffff},
  {0xf0034854, 0x800d0025, 0xffffffff},
  {0xf0034858, 0x00000007, 0xffffffff},
  //{0xf003485c, 0x10000000, 0xffffffff},
  {0xf003485c, 0x20000000, 0xffffffff},
#endif                               
                                     
  // OPT_N, TG2, CS2                 
#if 0                                
  {0xf0034878, 0x00000030, 0xffffffff},
#else                                
  {0xf0034860, 0x06e006e0, 0xffffffff},
  {0xf0034864, 0x00000000, 0xffffffff},
  {0xf0034868, 0x06e006e0, 0xffffffff},
  //{0xf003486c, 0x0447000f, 0xffffffff},
  {0xf003486c, 0x04650010, 0xffffffff},
  {0xf0034870, 0x80003030, 0xffffffff},
  {0xf0034874, 0x80090021, 0xffffffff},
  {0xf0034878, 0x00000007, 0xffffffff},
  //{0xf003487c, 0x10000000, 0xffffffff},
  {0xf003487c, 0x20000000, 0xffffffff},
#endif                               
                                     
  // 0PT_P , TG9  , LRBR, CS3        
#if 0                                
  {0xf0034958, 0x00000020, 0xffffffff},
#else                                
  {0xf0034940, 0x06e006e0, 0xffffffff},
  {0xf0034944, 0x00000000, 0xffffffff},
  {0xf0034948, 0x06e006e0, 0xffffffff},
  //{0xf003494c, 0x044B0013, 0xffffffff},
  {0xf003494c, 0x04650014, 0xffffffff},
  {0xf0034950, 0x80003030, 0xffffffff},
  {0xf0034954, 0x8005001d, 0xffffffff},
  {0xf0034958, 0x00000007, 0xffffffff},
  //{0xf003495c, 0x10000000, 0xffffffff},
  {0xf003495c, 0x20000000, 0xffffffff},
#endif                               
                                     
  // TG0, CS4                        
  {0xf0034820, 0x06e006e0, 0xffffffff},
  {0xf0034824, 0x00000000, 0xffffffff},
  {0xf0034828, 0x06e006e0, 0xffffffff},
  //{0xf003482c, 0x044f0017, 0xffffffff},
  {0xf003482c, 0x04650018, 0xffffffff},
  {0xf0034830, 0x80003030, 0xffffffff},
  {0xf0034834, 0x80010019, 0xffffffff},
  {0xf0034838, 0x00000007, 0xffffffff},
  //{0xf003483c, 0x10000000, 0xffffffff},
  {0xf003483c, 0x20000000, 0xffffffff},
                                     
  // TG5, CS5                        
  {0xf00348C0, 0x06e006e0, 0xffffffff},
  {0xf00348C4, 0x00000000, 0xffffffff},
  {0xf00348C8, 0x06e006e0, 0xffffffff},
  //{0xf00348Cc, 0x0453001B, 0xffffffff},
  {0xf00348Cc, 0x0465001c, 0xffffffff},
  {0xf00348D0, 0x80003030, 0xffffffff},
  {0xf00348D4, 0x802d0015, 0xffffffff},
  {0xf00348D8, 0x00000007, 0xffffffff},
  //{0xf00348Dc, 0x10000000, 0xffffffff},
  {0xf00348Dc, 0x20000000, 0xffffffff},
                                     
  // TG6, CS6                        
  {0xf00348E0, 0x06e006e0, 0xffffffff},
  {0xf00348E4, 0x00000000, 0xffffffff},
  {0xf00348E8, 0x06e006e0, 0xffffffff},
  //{0xf00348Ec, 0x0457001F, 0xffffffff},
  {0xf00348Ec, 0x04650020, 0xffffffff},
  {0xf00348F0, 0x80003030, 0xffffffff},
  {0xf00348F4, 0x80290011, 0xffffffff},
  {0xf00348F8, 0x00000007, 0xffffffff},
  //{0xf00348Fc, 0x10000000, 0xffffffff},
  {0xf00348Fc, 0x20000000, 0xffffffff},
                                     
///////////////////////////////////////////// tg table: m1v1 cmo2011
#elif defined(M1V1) && (defined(CMO2011) || defined(CHILINFHD))
                                     
  // SOE, TG4                        
  {0xf00348a0, 0x085007d0, 0xffffffff},
  {0xf00348a4, 0x00000000, 0xffffffff},
  {0xf00348a8, 0x085007d0, 0xffffffff},
  {0xf00348ac, 0x043E0007, 0xffffffff},
  {0xf00348b0, 0x20000000, 0xffffffff},
  {0xf00348b4, 0x80000000, 0xffffffff},
  {0xf00348b8, 0x00000007, 0xffffffff},
  {0xf00348bc, 0x00000000, 0xffffffff},
                                     
  // POL, TG8                        
  {0xf0034920, 0x04000400, 0xffffffff},
  {0xf0034924, 0x00000000, 0xffffffff},
  {0xf0034928, 0x04000400, 0xffffffff},
  {0xf003492c, 0x043F0006, 0xffffffff},
  {0xf0034930, 0x00000404, 0xffffffff},
  {0xf0034934, 0x80020004, 0xffffffff},
  {0xf0034938, 0x00000007, 0xffffffff},
  {0xf003493c, 0x10000000, 0xffffffff},
                                     
  // GSP, TG14                       
  {0xf00349e0, 0x04800480, 0xffffffff},
  {0xf00349e4, 0x00000000, 0xffffffff},
  {0xf00349e8, 0x00000000, 0xffffffff},
  {0xf00349ec, 0x00080007, 0xffffffff},
  {0xf00349f0, 0x00000000, 0xffffffff},
  {0xf00349f4, 0x00000000, 0xffffffff},
  {0xf00349f8, 0x00000004, 0xffffffff},
  {0xf00349fc, 0x00000000, 0xffffffff},
                                     
  // GSP_R, TG15                     
  {0xf0034A00, 0x04060406, 0xffffffff},
  {0xf0034A04, 0x00000000, 0xffffffff},
  {0xf0034A08, 0x00000000, 0xffffffff},
  {0xf0034A0c, 0x00080007, 0xffffffff},
  {0xf0034A10, 0x00000000, 0xffffffff},
  {0xf0034A14, 0x00000000, 0xffffffff},
  {0xf0034A18, 0x00000004, 0xffffffff},
  {0xf0034A1c, 0x00000000, 0xffffffff},
                                     
  // GOE, TG3                        
  {0xf0034880, 0x07e006a0, 0xffffffff},
  {0xf0034884, 0x00000000, 0xffffffff},
  {0xf0034888, 0x07e006a0, 0xffffffff},
  {0xf003488c, 0x046e0001, 0xffffffff},
  {0xf0034890, 0x20000000, 0xffffffff},
  {0xf0034894, 0x80000000, 0xffffffff},
  {0xf0034898, 0x00000007, 0xffffffff},
  {0xf003489c, 0x00000000, 0xffffffff},
                                     
  // GSC, TG11                       
  {0xf0034980, 0x040007c0, 0xffffffff},
  {0xf0034984, 0x00000000, 0xffffffff},
  {0xf0034988, 0x040007c0, 0xffffffff},
  {0xf003498c, 0x046e0001, 0xffffffff},
  {0xf0034990, 0x20000000, 0xffffffff},
  {0xf0034994, 0x80000000, 0xffffffff},
  {0xf0034998, 0x00000007, 0xffffffff},
  {0xf003499c, 0x00000000, 0xffffffff},
                                     
  // FLK, TG7                        
  {0xf0034918, 0x00000037, 0xffffffff},
  																																																								
  // DPM, TG12                       
  {0xf00349B8, 0x00000030, 0xffffffff},
                                     
  // H_CONV, TG1                     
  {0xf0034858, 0x00000020, 0xffffffff},
                                     
  // OPT_N, TG2                      
  {0xf0034878, 0x00000030, 0xffffffff},
                                     
  // 0PT_P , TG9                     
  {0xf0034958, 0x00000020, 0xffffffff},
                                     
/////////////////////////////////////// tg table: mt5366p2v1 AUO
#elif defined(M1V1) && defined(AUOFHD)
                                     
  // SOE, TG4                        
  {0xf00348a0, 0x080207D0, 0xffffffff},
  {0xf00348a4, 0x00000000, 0xffffffff},
  {0xf00348a8, 0x080207D0, 0xffffffff},
  {0xf00348ac, 0x046B0007, 0xffffffff},
  {0xf00348b0, 0x20000000, 0xffffffff},
  {0xf00348b4, 0x80000000, 0xffffffff},
  {0xf00348b8, 0x00000007, 0xffffffff},
  {0xf00348bc, 0x00000000, 0xffffffff},
                                     
  // POL, TG8                        
  {0xf0034920, 0x079E079E, 0xffffffff},
  {0xf0034924, 0x00000000, 0xffffffff},
  {0xf0034928, 0x079E079E, 0xffffffff},
  {0xf003492c, 0x04650001, 0xffffffff},
  {0xf0034930, 0x80000202, 0xffffffff},
  {0xf0034934, 0x80010002, 0xffffffff},
  {0xf0034938, 0x00000007, 0xffffffff},
  {0xf003493c, 0x20000000, 0xffffffff},
                                     
                                     
  // GSP, TG14                       
  {0xf00349e0, 0x00C800C8, 0xffffffff},
  {0xf00349e4, 0x00000000, 0xffffffff},
  {0xf00349e8, 0x00000000, 0xffffffff},
  {0xf00349ec, 0x00080007, 0xffffffff},
  {0xf00349f0, 0x00000000, 0xffffffff},
  {0xf00349f4, 0x00000000, 0xffffffff},
  {0xf00349f8, 0x00000004, 0xffffffff},
  {0xf00349fc, 0x00000000, 0xffffffff},
                                     
  // GSP_R, TG15                     
  {0xf0034A00, 0x00C800C8, 0xffffffff},
  {0xf0034A04, 0x00000000, 0xffffffff},
  {0xf0034A08, 0x00000000, 0xffffffff},
  {0xf0034A0c, 0x00080007, 0xffffffff},
  {0xf0034A10, 0x00000000, 0xffffffff},
  {0xf0034A14, 0x00000000, 0xffffffff},
  {0xf0034A18, 0x00000004, 0xffffffff},
  {0xf0034A1c, 0x00000000, 0xffffffff},
                                     
  // GOE, TG3                        
  {0xf0034880, 0x073A07FD, 0xffffffff},
  {0xf0034884, 0x00000000, 0xffffffff},
  {0xf0034888, 0x073A07FD, 0xffffffff},
  {0xf003488c, 0x043F0007, 0xffffffff},
  {0xf0034890, 0x20000000, 0xffffffff},
  {0xf0034894, 0x80000000, 0xffffffff},
  {0xf0034898, 0x00000007, 0xffffffff},
  {0xf003489c, 0x00000000, 0xffffffff},
                                     
  // GSC, TG11                       
  {0xf0034980, 0x080207D0, 0xffffffff},
  {0xf0034984, 0x00000000, 0xffffffff},
  {0xf0034988, 0x080207D0, 0xffffffff},
  {0xf003498c, 0x046B0007, 0xffffffff},
  {0xf0034990, 0x20000000, 0xffffffff},
  {0xf0034994, 0x80000000, 0xffffffff},
  {0xf0034998, 0x00000007, 0xffffffff},
  {0xf003499c, 0x00000000, 0xffffffff},
                                     
  // FLK, TG7                        
  {0xf0034900, 0x076C0708, 0xffffffff},
  {0xf0034904, 0x00000000, 0xffffffff},
  {0xf0034908, 0x076C0708, 0xffffffff},
  {0xf003490c, 0x043F0008, 0xffffffff},
  {0xf0034910, 0x20000000, 0xffffffff},
  {0xf0034914, 0x80000000, 0xffffffff},
  {0xf0034918, 0x00000107, 0xffffffff},
  {0xf003491c, 0x00000000, 0xffffffff},
                                     
                                     
  // DPM, TG12                       
  {0xf00349B8, 0x00000030, 0xffffffff},
                                     
  // H_CONV, TG1                     
  {0xf0034858, 0x00000020, 0xffffffff},
                                     
  // OPT_N, TG2                      
  {0xf0034878, 0x00000030, 0xffffffff},
                                     
  // 0PT_P , TG9                     
  {0xf0034958, 0x00000020, 0xffffffff},
                                     
                                     
/////////////////////////////////////// tg table: p1v1 LGDV4
#elif defined(P1V1) && defined(LGDV4)
                                     
  // SOE, TG7                        
  {0xf0034900, 0x00C80834, 0xffffffff},
  {0xf0034904, 0x00000000, 0xffffffff},
  {0xf0034908, 0x00C80834, 0xffffffff},
  {0xf003490c, 0x04430007, 0xffffffff},
  {0xf0034910, 0x20000000, 0xffffffff},
  {0xf0034914, 0x80000000, 0xffffffff},
  {0xf0034918, 0x00000007, 0xffffffff},
  {0xf003491c, 0x00000000, 0xffffffff},
                                     
  // POL, TG1                        
  {0xf0034840, 0x076C076C, 0xffffffff},
  {0xf0034844, 0x00000000, 0xffffffff},
  {0xf0034848, 0x076C076C, 0xffffffff},
  {0xf003484c, 0x04430007, 0xffffffff},
  {0xf0034850, 0x80000404, 0xffffffff},
  {0xf0034854, 0x80020004, 0xffffffff},
  {0xf0034858, 0x00000007, 0xffffffff},
  {0xf003485c, 0x10000000, 0xffffffff},
                                     
  // GSP, TG3                        
  {0xf0034880, 0x04060406, 0xffffffff},
  {0xf0034884, 0x00000000, 0xffffffff},
  {0xf0034888, 0x00000000, 0xffffffff},
  {0xf003488c, 0x00080007, 0xffffffff},
  {0xf0034890, 0x00000000, 0xffffffff},
  {0xf0034894, 0x00000000, 0xffffffff},
  {0xf0034898, 0x00000004, 0xffffffff},
  {0xf003489c, 0x00000000, 0xffffffff},
                                     
  // GSP_R, TG6                      
  {0xf00348e0, 0x04060406, 0xffffffff},
  {0xf00348e4, 0x00000000, 0xffffffff},
  {0xf00348e8, 0x00000000, 0xffffffff},
  {0xf00348ec, 0x00080007, 0xffffffff},
  {0xf00348f0, 0x00000000, 0xffffffff},
  {0xf00348f4, 0x00000000, 0xffffffff},
  {0xf00348f8, 0x00000004, 0xffffffff},
  {0xf00348fc, 0x00000000, 0xffffffff},
                                     
  // GOE, TG0                        
  {0xf0034820, 0x07BC062C, 0xffffffff},
  {0xf0034824, 0x00000000, 0xffffffff},
  {0xf0034828, 0x07BC062C, 0xffffffff},
  {0xf003482c, 0x04420006, 0xffffffff},
  {0xf0034830, 0x20000000, 0xffffffff},
  {0xf0034834, 0x80000000, 0xffffffff},
  {0xf0034838, 0x00000007, 0xffffffff},
  {0xf003483c, 0x00000000, 0xffffffff},
                                     
  // GSC, TG2                        
  {0xf0034860, 0x07260406, 0xffffffff},
  {0xf0034864, 0x00000000, 0xffffffff},
  {0xf0034868, 0x07260406, 0xffffffff},
  {0xf003486c, 0x04420006, 0xffffffff},
  {0xf0034870, 0x20000000, 0xffffffff},
  {0xf0034874, 0x80000000, 0xffffffff},
  {0xf0034878, 0x00000107, 0xffffffff},
  {0xf003487c, 0x00000000, 0xffffffff},
                                     
  // FLK, TG4                        
  {0xf00348a0, 0x049C0726, 0xffffffff},
  {0xf00348a4, 0x00000000, 0xffffffff},
  {0xf00348a8, 0x049C0726, 0xffffffff},
  {0xf00348ac, 0x04420006, 0xffffffff},
  {0xf00348b0, 0x20000000, 0xffffffff},
  {0xf00348b4, 0x80000000, 0xffffffff},
  {0xf00348b8, 0x00000007, 0xffffffff},
  {0xf00348bc, 0x00000000, 0xffffffff},
                                     
  // DPM, TG8                        
  {0xf0034938, 0x00000030, 0xffffffff},
                                     
  // H_CONV, TG12                    
  {0xf00349b8, 0x00000020, 0xffffffff},
                                     
  // OPT_N, TG11                     
  {0xf0034998, 0x00000030, 0xffffffff},
                                     
  // 0PT_P , TG10                    
  {0xf0034978, 0x00000020, 0xffffffff},
                                     
                                     
#elif defined(P1V1) && defined(HIWXGA)
                                     
  // SOE, TG7                        
  {0xf0034900, 0x00C80834, 0xffffffff},
  {0xf0034904, 0x00000000, 0xffffffff},
  {0xf0034908, 0x00C80834, 0xffffffff},
  {0xf003490c, 0x04430007, 0xffffffff},
  {0xf0034910, 0x20000000, 0xffffffff},
  {0xf0034914, 0x80000000, 0xffffffff},
  {0xf0034918, 0x00000007, 0xffffffff},
  {0xf003491c, 0x00000000, 0xffffffff},
                                     
  // POL, TG1                        
  {0xf0034840, 0x076C076C, 0xffffffff},
  {0xf0034844, 0x00000000, 0xffffffff},
  {0xf0034848, 0x076C076C, 0xffffffff},
  {0xf003484c, 0x04430007, 0xffffffff},
  {0xf0034850, 0x80000404, 0xffffffff},
  {0xf0034854, 0x80020004, 0xffffffff},
  {0xf0034858, 0x00000007, 0xffffffff},
  {0xf003485c, 0x10000000, 0xffffffff},
                                     
  // GSP, TG3                        
  {0xf0034880, 0x04060406, 0xffffffff},
  {0xf0034884, 0x00000000, 0xffffffff},
  {0xf0034888, 0x00000000, 0xffffffff},
  {0xf003488c, 0x00080007, 0xffffffff},
  {0xf0034890, 0x00000000, 0xffffffff},
  {0xf0034894, 0x00000000, 0xffffffff},
  {0xf0034898, 0x00000004, 0xffffffff},
  {0xf003489c, 0x00000000, 0xffffffff},
                                     
  // GSP_R, TG6                      
  {0xf00348e0, 0x04060406, 0xffffffff},
  {0xf00348e4, 0x00000000, 0xffffffff},
  {0xf00348e8, 0x00000000, 0xffffffff},
  {0xf00348ec, 0x00080007, 0xffffffff},
  {0xf00348f0, 0x00000000, 0xffffffff},
  {0xf00348f4, 0x00000000, 0xffffffff},
  {0xf00348f8, 0x00000004, 0xffffffff},
  {0xf00348fc, 0x00000000, 0xffffffff},
                                     
  // GOE, TG0                        
  {0xf0034820, 0x07BC062C, 0xffffffff},
  {0xf0034824, 0x00000000, 0xffffffff},
  {0xf0034828, 0x07BC062C, 0xffffffff},
  {0xf003482c, 0x04420006, 0xffffffff},
  {0xf0034830, 0x20000000, 0xffffffff},
  {0xf0034834, 0x80000000, 0xffffffff},
  {0xf0034838, 0x00000007, 0xffffffff},
  {0xf003483c, 0x00000000, 0xffffffff},
                                     
  // GSC, TG2                        
  {0xf0034860, 0x07260406, 0xffffffff},
  {0xf0034864, 0x00000000, 0xffffffff},
  {0xf0034868, 0x07260406, 0xffffffff},
  {0xf003486c, 0x04420006, 0xffffffff},
  {0xf0034870, 0x20000000, 0xffffffff},
  {0xf0034874, 0x80000000, 0xffffffff},
  {0xf0034878, 0x00000107, 0xffffffff},
  {0xf003487c, 0x00000000, 0xffffffff},
                                     
  // FLK, TG4                        
  {0xf00348a0, 0x049C0726, 0xffffffff},
  {0xf00348a4, 0x00000000, 0xffffffff},
  {0xf00348a8, 0x049C0726, 0xffffffff},
  {0xf00348ac, 0x04420006, 0xffffffff},
  {0xf00348b0, 0x20000000, 0xffffffff},
  {0xf00348b4, 0x80000000, 0xffffffff},
  {0xf00348b8, 0x00000007, 0xffffffff},
  {0xf00348bc, 0x00000000, 0xffffffff},
                                     
  // DPM, TG8                        
  {0xf0034938, 0x00000030, 0xffffffff},
                                     
  // H_CONV, TG12                    
  {0xf00349b8, 0x00000020, 0xffffffff},
                                     
  // OPT_N, TG11                     
  {0xf0034998, 0x00000030, 0xffffffff},
                                     
  // 0PT_P , TG10                    
  {0xf0034978, 0x00000020, 0xffffffff},

  #endif
#endif

  //////////////////////////////////////////////////// mt5396
};

#ifndef CC_MTK_LOADER
static CHAR * _aszTconState[] =
{
    "TCON_STATE_NOTREADY",
    "TCON_STATE_INIT",
    "TCON_STATE_STANDBY",
    "TCON_STATE_MUTE",
    "TCON_STATE_NORMAL",
    "TCON_STATE_ERROR",
    "TCON_STATE_MAX"    
};
#endif

//-----------------------------------------------------------------------------
// Static functions
//-----------------------------------------------------------------------------
static void vTconRegWrite(UINT32 u4addr, UINT32 val)
{
    #ifndef CC_MTK_LOADER
    UINT32 u4tmp;
    #endif

	if ((u4addr == 0xffffffff) || ((u4addr&TCON_ADDR_BASE) != TCON_ADDR_BASE))
	{
		LOG(1,"Write addr Err!!! w 0x%x 0x%x\n", u4addr, val);
	}
    else
    {
	    vIO32Write4B(u4addr, val);
        #ifndef CC_MTK_LOADER
   	    u4tmp = u4IO32Read4B(u4addr);
        LOG(1,"0x%8x, 0x%8x, 0xffffffff,\n", u4addr, u4tmp);
        #endif
    }
}

static UINT32 u4TconRegRead(UINT32 u4addr)
{
    UINT32 u4tmp;
	
	if ((u4addr == 0xffffffff) || ((u4addr&TCON_ADDR_BASE) != TCON_ADDR_BASE))
	{
		LOG(1,"Read addr Err!!! w 0x%x\n", u4addr);
		return (0);
	}
    else
    {
   	    u4tmp = u4IO32Read4B(u4addr);
        LOG(1,"0x%8x, 0x%8x, 0xffffffff,\n", u4addr, u4tmp);		
		return (u4tmp);
    }
}

// DPM power control
static void vTconDPMCtrl(UINT8 u1Val)
{
  u1TconCustDPMCtrlEN1(1);
  u1TconCustDPMCtrlEN2(1);  	
}

static void vLogTconStateChange(UINT8 u1State)
{
    // Check if the state is correct
    if (u1State < TCON_STATE_MAX)
    {
        if (_u1TconStateOld != u1State)
        {
            #ifndef CC_MTK_LOADER
            LOG(1, "Tcon state change from %s to %s\n", _aszTconState[_u1TconStateOld],_aszTconState[u1State]);
            #endif
            _u1TconStateOld = u1State;
        }
    }
    else // Undefined state
    {
        if (_u1TconStateOld != u1State)
        {
            #ifndef CC_MTK_LOADER
            LOG(1, "Tcon state change from %s to UNDEFINED_STATE\n", _aszTconState[_u1TconStateOld]);
            #endif
            _u1TconStateOld = TCON_STATE_NOTREADY;
        }
    }
}

void vDrvMLVDSPatternGen(UINT8 u1OnOff)
{
    if (IO32ReadFldAlign(VINTF_P4,VINTF_REORDER_FORMAIN_IN) == REORDER_FORMAIN_IN_SEQ)
    {
	 vIO32WriteFldAlign(VINTF_B6, 1, VINTF_PTGEN_SEQ);
	 vIO32WriteFldAlign(VINTF_B6, 0, VINTF_PTGEN_MIRROR);
    }
    else if (IO32ReadFldAlign(VINTF_P4,VINTF_REORDER_FORMAIN_IN) == REORDER_FORMAIN_IN_HALF)
    {
	 vIO32WriteFldAlign(VINTF_B6, 0, VINTF_PTGEN_SEQ);
	 vIO32WriteFldAlign(VINTF_B6, 0, VINTF_PTGEN_MIRROR);
    }
    else if (IO32ReadFldAlign(VINTF_P4,VINTF_REORDER_FORMAIN_IN) == REORDER_FORMAIN_IN_MIR_HALF)
    {
	 vIO32WriteFldAlign(VINTF_B6, 0, VINTF_PTGEN_SEQ);
	 vIO32WriteFldAlign(VINTF_B6, 1, VINTF_PTGEN_MIRROR);
    }
	
    if (IS_PANEL_PDP)
    {
     vIO32WriteFldAlign(VINTF_B6, 3, VINTF_PTGEN_TYPE);    
     vIO32WriteFldAlign(VINTF_B6, 0, VINTF_PTGEN_SEQ);       
    }
    
    vIO32WriteFldAlign(VINTF_B1, PANEL_GetPanelWidth(), VINTF_PTGEN_H_ACTIVE);
    vIO32WriteFldAlign(VINTF_B1, wDrvGetOutputHTotal(), VINTF_PTGEN_H_TOTAL);    
    vIO32WriteFldAlign(VINTF_B2, PANEL_GetPanelHeight(), VINTF_PTGEN_V_ACTIVE);
    vIO32WriteFldAlign(VINTF_B2, wDrvGetOutputVTotal(), VINTF_PTGEN_V_TOTAL);

    vIO32WriteFldAlign(VINTF_B6, (PANEL_GetPanelHeight()/4), VINTF_PTGEN_COLOR_BAR_TH);

    vIO32WriteFldAlign(VINTF_B4, IO32ReadFldAlign(EH_0C, EH_DE_HS_WIDTH), VINTF_PTGEN_H_WIDTH);
    vIO32WriteFldAlign(VINTF_B4, IO32ReadFldAlign(EH_0D, EH_DE_VS_WIDTH)+1, VINTF_PTGEN_V_WIDTH);  

    if (u1OnOff)
    {
        vIO32WriteFldAlign(VINTF_B6, 1, VINTF_PTGEN_EN);
        vIO32WriteFldAlign(EH_01, 0, EH_USE_SC_TIMING_EN);		
    }
    else
    {
        vIO32WriteFldAlign(VINTF_B6, 0, VINTF_PTGEN_EN);
        vIO32WriteFldAlign(EH_01, 1, EH_USE_SC_TIMING_EN);				
    }
}


/**
 * @brief u1DrvTconTestPattern

 * TCON test pattern

 * @param  void
 * @retval 0: fail, 1: success
 */
UINT8 u1DrvTconTP(UINT8 val)
{
    UINT8 u1Ret = 0;


	vIO32WriteFldAlign(EH_00, 0, EH_MUTE_MLVDS_EN);
	vIO32WriteFldAlign(EH_14,1,EH_PTGEN_TYPE_EN);
	
	switch(val)
	{
	    case TCON_TP_OFF:
            vIO32WriteFldAlign(EH_00, 0, EH_MUTE_MLVDS_EN);
			vIO32WriteFldAlign(EH_15, 2, EH_PTGEN_TYPE);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_TYPE_EN);
			vIO32WriteFldAlign(EH_15, 0, EH_PTGEN_H_RUN);
			vIO32WriteFldAlign(EH_15, 0, EH_PTGEN_V_RUN);
			vIO32WriteFldAlign(EH_15, 0, EH_AUTO_CHG_PTGEN_EN);
			break;
			
		case TCON_TP_R:
			vIO32WriteFldAlign(EH_15, 1, EH_PTGEN_TYPE);
			vIO32WriteFldAlign(EH_14, 0xff, EH_PTGEN_R);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_G);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_B);
			break;
			
		case TCON_TP_G:
			vIO32WriteFldAlign(EH_15, 1, EH_PTGEN_TYPE);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_R);
			vIO32WriteFldAlign(EH_14, 0xff, EH_PTGEN_G);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_B);
			break;
			
		case TCON_TP_B:
			vIO32WriteFldAlign(EH_15, 1, EH_PTGEN_TYPE);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_R);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_G);
			vIO32WriteFldAlign(EH_14, 0xff, EH_PTGEN_B);			
			break;
			
		case TCON_TP_BLACK:
			vIO32WriteFldAlign(EH_15, 1, EH_PTGEN_TYPE);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_R);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_G);
			vIO32WriteFldAlign(EH_14, 0, EH_PTGEN_B);			
			break;
			
		case TCON_TP_WHITE:
			vIO32WriteFldAlign(EH_15, 1, EH_PTGEN_TYPE);
			vIO32WriteFldAlign(EH_14, 0xff, EH_PTGEN_R);
			vIO32WriteFldAlign(EH_14, 0xff, EH_PTGEN_G);
			vIO32WriteFldAlign(EH_14, 0xff, EH_PTGEN_B);		
			break;
			
		case TCON_TP_COLORRAMP:
			vIO32WriteFldAlign(EH_15, 2, EH_PTGEN_TYPE);
			vIO32WriteFldAlign(EH_15, 0, EH_PTGEN_H_RUN);
			vIO32WriteFldAlign(EH_15, 0, EH_PTGEN_V_RUN);
			vIO32WriteFldAlign(EH_15, 0, EH_AUTO_CHG_PTGEN_EN);
			break;
			
		case TCON_TP_MOVING:
			vIO32WriteFldAlign(EH_15, 2, EH_PTGEN_TYPE);
			vIO32WriteFldAlign(EH_15, 1, EH_PTGEN_H_RUN);
			vIO32WriteFldAlign(EH_15, 1, EH_PTGEN_V_RUN);
			vIO32WriteFldAlign(EH_15, 0, EH_AUTO_CHG_PTGEN_EN);			
			break;
			
		case TCON_TP_AUTO:
			vIO32WriteFldAlign(EH_15, 0, EH_PTGEN_H_RUN);
			vIO32WriteFldAlign(EH_15, 0, EH_PTGEN_V_RUN);
			vIO32WriteFldAlign(EH_15, 1, EH_AUTO_CHG_PTGEN_EN);
			break;
			
		default:
			break;

	}

	return(u1Ret);	
}
#define EH_PANEL_TABLE
#ifdef EH_PANEL_TABLE
#define EH_PANEL_FORMULATE 0
#endif
void vErrorHandleSetByPanel(void)
{
#ifdef EH_PANEL_TABLE 
	
      #if EH_PANEL_FORMULATE  
		  UINT32 H_LOW_TH,H_HIGH_TH;
		  UINT32 V_LOW_TH,V_HIGH_TH; 
		  UINT32 DE_LOW_TH,DE_HIGH_TH; 
		  UINT32 VDE_LOW_TH,VDE_HIGH_TH;	  
		  UINT32 EH_CLK_TOTAL_RATION,EH_TOTAL;
		  UINT32 EH_CLK_HIGH_TH, EH_CLK_LOW_TH; 	 
      #else
		  UINT32 H_LOW_TH,H_HIGH_TH;
		  UINT32 V_LOW_TH,V_HIGH_TH; 
		  UINT32 DE_LOW_TH,DE_HIGH_TH; 
		  UINT32 VDE_LOW_TH,VDE_HIGH_TH;	   
		  UINT32 EH_CLK_HIGH_TH, EH_CLK_LOW_TH;
      #endif
	
      //#ifdef NDEBUG
		   Printf("[SA7] Error handling init \n");
		   Printf("[SA7] PANEL_GetPanelWidth=0x%x, PANEL_GetPanelHeight=0x%x , wDrvGetOutputHTotal=0x%x , wDrvGetOutputVTotal=0x%x\n",
				  PANEL_GetPanelWidth(),PANEL_GetPanelHeight(),wDrvGetOutputHTotal(),wDrvGetOutputVTotal());		
      //#endif     
	
	
      #if EH_PANEL_FORMULATE             
		   H_LOW_TH = PANEL_GetPanelWidth() + 100;
		   H_HIGH_TH = wDrvGetOutputHTotal() * 2;
	
		   if (PANEL_GetPanelHeight()>=1060)
		   {
		   V_LOW_TH = PANEL_GetPanelHeight() + 30;
		   V_HIGH_TH = wDrvGetOutputVTotal() * 2;
		   }
		   else
		   {
		   V_LOW_TH = PANEL_GetPanelHeight() + 20;
		   V_HIGH_TH = wDrvGetOutputVTotal() * 2;
		   }
	
		   DE_HIGH_TH = PANEL_GetPanelWidth()+7;
		   DE_LOW_TH = PANEL_GetPanelWidth()-8;
	
		   VDE_HIGH_TH = PANEL_GetPanelHeight();
		   VDE_LOW_TH = PANEL_GetPanelHeight();
		   
		   EH_TOTAL = 1024*27000 / (PANEL_GetPixelClk60Hz()/1000);
		   EH_CLK_TOTAL_RATION = EH_TOTAL / 4; 
	
		   EH_CLK_HIGH_TH = EH_TOTAL + EH_CLK_TOTAL_RATION;
		   EH_CLK_LOW_TH = EH_TOTAL - EH_CLK_TOTAL_RATION;
      #else      
      //#ifdef NDEBUG
		   Printf("[SA7] PANEL_GetHTotalMax=0x%x, PANEL_GetHTotalMin=0x%x, PANEL_GetVTotalMax=0x%x, PANEL_GetVTotalMin=0x%x \n",
				  PANEL_GetHTotalMax(),PANEL_GetHTotalMin(),PANEL_GetVTotalMax(),PANEL_GetVTotalMin()); 	   
		   Printf("[SA7] PANEL_GetPixelClkMax=%d, PANEL_GetPixelClkMin=%d \n",
				  PANEL_GetPixelClkMax(),PANEL_GetPixelClkMin());					   
      //#endif        
		   H_HIGH_TH = PANEL_GetHTotalMax();
		   H_LOW_TH = PANEL_GetHTotalMin();
	
		   V_HIGH_TH = PANEL_GetVTotalMax();
		   V_LOW_TH = PANEL_GetVTotalMin();
	
		   DE_HIGH_TH = PANEL_GetPanelWidth()+7;
		   DE_LOW_TH = PANEL_GetPanelWidth()-8;
	
		   VDE_HIGH_TH = PANEL_GetPanelHeight();
		   VDE_LOW_TH = PANEL_GetPanelHeight(); 	  
	
		   // fix error for mt8283
		   EH_CLK_HIGH_TH = (1024*27000/ (PANEL_GetPixelClkMin()/ 1000));		 
		   EH_CLK_LOW_TH = (1024*27000/ (PANEL_GetPixelClkMax()/ 1000)); 
      #endif
		 
       #ifdef NDEBUG
			Printf("[SA7] PANEL_GetPixelClk60Hz = 0x%x \n",PANEL_GetPixelClk60Hz());
       #endif
				 
		   vIO32WriteFldAlign(EH_02,H_HIGH_TH,EH_FAST_MUTE_H_TOTAL_HIGH_TH);
		   vIO32WriteFldAlign(EH_02,H_LOW_TH,EH_FAST_MUTE_H_TOTAL_LOW_TH);		  
		 
		   vIO32WriteFldAlign(EH_03,V_HIGH_TH,EH_FAST_MUTE_V_TOTAL_HIGH_TH);
		   vIO32WriteFldAlign(EH_03,V_LOW_TH,EH_FAST_MUTE_V_TOTAL_LOW_TH);				  
				 
		   vIO32WriteFldAlign(EH_04,DE_HIGH_TH,EH_FAST_MUTE_DE_TOTAL_HIGH_TH);
		   vIO32WriteFldAlign(EH_04,DE_LOW_TH,EH_FAST_MUTE_DE_TOTAL_LOW_TH);	   
		   
		   vIO32WriteFldAlign(EH_05,VDE_HIGH_TH,EH_FAST_MUTE_VDE_TOTAL_HIGH_TH);		
		   vIO32WriteFldAlign(EH_05,VDE_LOW_TH,EH_FAST_MUTE_VDE_TOTAL_LOW_TH);					   
	
		   vIO32WriteFldAlign(EH_06,EH_CLK_HIGH_TH,EH_FAST_MUTE_CLK_TOTAL_HIGH_TH);
		   vIO32WriteFldAlign(EH_06,EH_CLK_LOW_TH,EH_FAST_MUTE_CLK_TOTAL_LOW_TH);			
	
		   vIO32WriteFldAlign(EH_0B,(PANEL_GetPanelHeight()-1),EH_CALI_RANGE_H);						
				 
       #if EH_PANEL_FORMULATE         
		   //vIO32WriteFldAlign(EH_0C,PANEL_GetPanelWidth()+60,EH_DE_HS_START); 	  
		   //vIO32WriteFldAlign(EH_0D,PANEL_GetPanelHeight()+18,EH_DE_VS_START);		  
		   //vIO32WriteFldAlign(EH_0C,PANEL_GetPanelWidth()+60,EH_DE_HS_START); 	  
		   //vIO32WriteFldAlign(EH_0D,(V_LOW_TH-IO32ReadFldAlign(EH_0D,EH_DE_VS_WIDTH)),EH_DE_VS_START);						
		   vIO32WriteFldAlign(EH_0C, PANEL_GetHSyncWidth(),DE_HS_WIDTH);				
		   // [Note] minus 4 --> Dealy 4T in DE fix mode .
		   if (PANEL_GetHPosition60Hz()>=0x800)
		   {
		   vIO32WriteFldAlign(EH_0C,(PANEL_GetPanelWidth() -4 +(PANEL_GetHPosition60Hz() - 0x800)),EH_DE_HS_START); 	  
		   }
		   else
		   {
		   vIO32WriteFldAlign(EH_0C,(PANEL_GetPanelWidth() -4 -(0x800 - PANEL_GetHPosition60Hz())),EH_DE_HS_START); 	  
		   }
		   
		   vIO32WriteFldAlign(EH_0D, PANEL_GetVSyncWidth()-1,EH_DE_VS_WIDTH); 
		   // [Note] minus OS_75_VSYNC_DELSEL
		   // [Note] minus 2 --> Dealy 1 Line in DE fix mode and 1 Line in HSYNC & VSYNC align.
		   if (PANEL_GetVPosition()>=0x400)
		   {
		   vIO32WriteFldAlign(EH_0D,(PANEL_GetPanelHeight() + (wDrvGetOutputVTotal() - PANEL_GetPanelHeight() - 6) - 2 + (PANEL_GetVPosition() - 0x400)),EH_DE_VS_START);
		   }
		   else
		   {
		   vIO32WriteFldAlign(EH_0D,(PANEL_GetPanelHeight() + (wDrvGetOutputVTotal() - PANEL_GetPanelHeight() - 6) - 2 - (0x400 -PANEL_GetVPosition())),EH_DE_VS_START);
		   }
       #else
		   vErrorHandleSetByTiming();  
       #endif
		  
		   vIO32WriteFldAlign(EH_10,PANEL_GetPanelWidth(),EH_PTGEN_H_ACTIVE);			
		   vIO32WriteFldAlign(EH_10,wDrvGetOutputHTotal(),EH_PTGEN_H_TOTAL);				   
		 
		   vIO32WriteFldAlign(EH_12,PANEL_GetPanelHeight(),EH_PTGEN_V_ACTIVE);			 
		   vIO32WriteFldAlign(EH_12,wDrvGetOutputVTotal(),EH_PTGEN_V_TOTAL);	
		 
		   vIO32WriteFldAlign(EH_18,wDrvGetOutputVTotal(),EH_DE_VS_TOTAL_SW);			
		   vIO32WriteFldAlign(EH_18,wDrvGetOutputHTotal(),EH_DE_HS_TOTAL_SW); 
		 
		   vIO32WriteFldAlign(EH_19,PANEL_GetPanelWidth()+80,EH_FIX_HTOTAL_VALUE);			 
		   vIO32WriteFldAlign(EH_19,PANEL_GetPanelWidth()+80,EH_FIX_HTOTAL_TH); 		
		   
			vIO32WriteFldAlign(EH_1A,PANEL_GetPanelWidth()-20,EH_FIX_VDE_TH);			
/*
		//for middle line of IPS2010 Panel	 
	#if HISENSE_IPS_2010_PANEL
			vIO32WriteFldAlign(EH_1A,PANEL_GetPanelWidth() + 2,EH_FIXED_DE_TOATL); 
	 #else
			vIO32WriteFldAlign(EH_1A,PANEL_GetPanelWidth(),EH_FIXED_DE_TOATL); 
	 #endif
*/
	 
	      //WXGA Panel , Error Handling FIXED_DE_TOATL+2=1368
		  if((PANEL_GetDisplayType()== PANEL_DISPLAY_TYPE_MLVDS) && (PANEL_GetPanelWidth() == 1366))
		  {
		   vIO32WriteFldAlign(EH_01, 0, EH_USE_SC_TIMING_EN);
		   vIO32WriteFldAlign(EH_0E, 1, EH_FIXED_DE_EN);		   
		   vIO32WriteFldAlign(EH_1A,PANEL_GetPanelWidth() + 2,EH_FIXED_DE_TOATL); 
		  }
		  else
		  {		  
		   vIO32WriteFldAlign(EH_1A,PANEL_GetPanelWidth(),EH_FIXED_DE_TOATL); 
		  } 
#endif

Printf("---------- [SA7] vErrorHandleSetByPanel end----------\n"); 

}


void vErrorHandleSetByTiming(void)
{
    UINT16 u2HSyncWidth,u2VSyncWidth,u2HSyncStart,u2VSyncStart;
	
    Printf("---------- [SA7] vErrorHandleSetByTiming ----------\n"); 
    u2HSyncWidth = wDrvGetOutputHTotal() - wDrvGetOutputHActive() - wDrvGetHsyncBp() - wDrvGetHsyncFp();
	u2HSyncStart = wDrvGetOutputHActive() + wDrvGetHsyncFp();

	u2VSyncWidth = wDrvGetOutputVTotal() - wDrvGetOutputVActive() - wDrvGetVsyncBp() - wDrvGetVsyncFp();
	u2VSyncStart = wDrvGetOutputVActive() + wDrvGetVsyncFp();

	
//#ifdef NDEBUG
    Printf("[SA7] u2HSyncWidth=%d, u2HSyncStart=%d, u2VSyncWidth=%d, u2VSyncStart=%d\n", u2HSyncWidth, u2HSyncStart,u2VSyncWidth,u2VSyncStart);
//#endif

    vIO32WriteFldAlign(EH_0C, u2HSyncWidth ,EH_DE_HS_WIDTH);
    // [Note] minus 4 --> Dealy 4T in DE fix mode .
    // 2 ch minus 8, 1 ch minus 4
    vIO32WriteFldAlign(EH_0C, u2HSyncStart - 4 ,EH_DE_HS_START);
	if (u2VSyncWidth >= 2)
	{
     vIO32WriteFldAlign(EH_0D, u2VSyncWidth - 1 ,EH_DE_VS_WIDTH); 
	} 
	else
	{
 	 vIO32WriteFldAlign(EH_0D, 1 ,EH_DE_VS_WIDTH); 
	}
    // [Note] minus OS_75_VSYNC_DELSEL 
    // [Note] minus 2 --> Dealy 1 Line in DE fix mode and 1 Line in HSYNC & VSYNC align.
    // [Note] 6line=1, HV_BYPASS=0, HV_hold=1, VBack porch delay 1 line
    // Need jimmy check
    if((IO32ReadFldAlign(VINTF_B0,VINTF_HV_HOLD) == 1)
       &&(IO32ReadFldAlign(VINTF_B0, VINTF_HV_BYPASS) == 0)
       && (IO32ReadFldAlign(VINTF_B0, VINTF_6LINE_BYPASS) == 0))
    {
     vIO32WriteFldAlign(EH_0D, u2VSyncStart - 2 ,EH_DE_VS_START);
    }
    else
    {
     vIO32WriteFldAlign(EH_0D, u2VSyncStart - 1 ,EH_DE_VS_START);
    }
	 Printf("---------- [SA7] vErrorHandleSetByTiming end----------\n"); 
}
#define ErrorHandling_DEMODE 0
void vErrorHandleInit(void)
{

#ifdef CC_MTK_LOADER
	if (BSP_GetIcVersion() >= IC_VER_5396_AC)
	{
     vIO32WriteFldAlign(OD_REG45, 1, OD_PCID_BYPASS);
	}
#endif

    Printf("---------- [SA7] vErrorHandleInit ----------\n"); 
    vIO32WriteFldMulti(EH_00, P_Fld(1, EH_INPUT_SEL)|P_Fld(1, EH_INV_OUT_VS_EN)|P_Fld(1, EH_INV_OUT_HS_EN)|P_Fld(0, EH_DUAL_CHAN_PROCESS)|
                              P_Fld(1, EH_H_CALI_WO_FILTER)|P_Fld(1, EH_REAL_TIME_CALI_EN)|P_Fld(1, EH_MUTE_MLVDS_EN)|P_Fld(0, EH_SET_DATA_TIME_SEL)|
                              P_Fld(0, EH_XTAL_CLK_RST)|P_Fld(0, EH_OCLK_RST)|P_Fld(0, EH_REG_RST));
    vIO32WriteFldMulti(EH_01, P_Fld(1, EH_CLK_MISS_CHECK_EN)|P_Fld(0, EH_VDE_GEN_SEL)|P_Fld(0, EH_MUTE_DDDS_EN)|P_Fld(1, EH_DE_MISS_MUTE_EN)|
                              P_Fld(1, EH_USE_SC_TIMING_EN)|P_Fld(1, EH_INV_VS_EN)|P_Fld(1, IEH_NV_HS_EN)|P_Fld(1, EH_CLK_STABLE_CHECK_EN)|
                              P_Fld(1, EH_VDE_STABLE_CHECK_EN)|P_Fld(1, EH_DE_STABLE_CHECK_EN)|P_Fld(1, EH_V_STABLE_CHECK_EN)|P_Fld(1, EH_H_STABLE_CHECK_EN)|
                              P_Fld(1, EH_STABLE_CHECK_EN)|P_Fld(1, EH_CONFIG_RDY_WO_FM)|P_Fld(1, EH_CONFIG_RDY_WO_STABLE)|P_Fld(0, EH_DISP_MLVDS_WO_DDDS_LOCK)|
                              P_Fld(0, EH_DISP_MLVDS_WO_OD_RDY)|P_Fld(0, EH_SW_MUTE)|P_Fld(0, EH_SW_MUTE_EN)|P_Fld(0, EH_SCALER_MUTE_LVDS_RX_EN)|
                              P_Fld(1, EH_H_MISS_MUTE_EN)|P_Fld(1, EH_CLK_MUTE_EN)|P_Fld(0, EH_VDE_MUTE_EN)|P_Fld(0, EH_DE_MUTE_EN)|
                              P_Fld(1, EH_V_MUTE_EN)|P_Fld(1, EH_H_MUTE_EN)|P_Fld(1, EH_FAST_MUTE_EN));

    vIO32WriteFldMulti(EH_07, P_Fld(0, EH_CLK_MUTE_TEST_PERIOD)|P_Fld(2, EH_CLK_MISS_PERIOD_SEL)|P_Fld(5, EH_FAST_MUTE_CLK_CNT_TH)|P_Fld(0, EH_FAST_MUTE_V_CNT_TH)|
                              P_Fld(2, EH_FAST_MUTE_H_CNT_TH));                
    vIO32WriteFldMulti(EH_08, P_Fld(2, EH_V_STB_CNT_TH)|P_Fld(2, EH_V_STB_DIFF_TH)|P_Fld(5, EH_H_STB_CNT_TH)|P_Fld(0x0A, EH_H_STB_DIFF_TH));
    vIO32WriteFldMulti(EH_09, P_Fld(2, EH_VDE_STB_CNT_TH)|P_Fld(2, EH_VDE_STB_DIFF_TH)|P_Fld(5, EH_DE_STB_CNT_TH)|P_Fld(0x0A, EH_DE_STB_DIFF_TH));
    vIO32WriteFldMulti(EH_0A, P_Fld(0x80, EH_CLK_STB_CNT_TH)|P_Fld(2, EH_CLK_STB_DIFF_TH));
    // MT8283 Fail --> EH_FIXED_VDE_EN
    #if ErrorHandling_DEMODE
    vIO32WriteFldMulti(EH_0E, P_Fld(1, EH_FIXED_DE_EN)|P_Fld(0, EH_FIXED_VDE_EN)|P_Fld(1, EH_SET_LOW_HTOTAL_EN)|P_Fld(0, EH_WXGA_DATA_DELAY_SEL)|
                              P_Fld(0, EH_CALI_MONI_SEL)|P_Fld(0, EH_DE_COUNTER_RESET_SEL)|P_Fld(0, EH_DE_DEGLITCH_EN)|P_Fld(0, EH_HTOTAL_CALI_MEDAIN_EN)|
                              P_Fld(0, EH_HTOTAL_CALI_LOW_PASS_EN)|P_Fld(1, EH_MUTE_MLVDS_OFF_WHEN_PTGEN)|P_Fld(0, EH_MUTE_MLVDS_PERIOD)|P_Fld(0, EH_EH_MONI_SEL));        
	#else
    vIO32WriteFldMulti(EH_0E, P_Fld(0, EH_FIXED_DE_EN)|P_Fld(0, EH_FIXED_VDE_EN)|P_Fld(1, EH_SET_LOW_HTOTAL_EN)|P_Fld(0, EH_WXGA_DATA_DELAY_SEL)|
                              P_Fld(0, EH_CALI_MONI_SEL)|P_Fld(0, EH_DE_COUNTER_RESET_SEL)|P_Fld(0, EH_DE_DEGLITCH_EN)|P_Fld(0, EH_HTOTAL_CALI_MEDAIN_EN)|
                              P_Fld(0, EH_HTOTAL_CALI_LOW_PASS_EN)|P_Fld(1, EH_MUTE_MLVDS_OFF_WHEN_PTGEN)|P_Fld(0, EH_MUTE_MLVDS_PERIOD)|P_Fld(0, EH_EH_MONI_SEL));        
	#endif
    vIO32WriteFldMulti(EH_11, P_Fld(0x18, EH_PTGEN_H_WIDTH)|P_Fld(0x32, EH_PTGEN_H_START));
    vIO32WriteFldMulti(EH_13, P_Fld(0x10, EH_PTGEN_V_WIDTH)|P_Fld(0x13, EH_PTGEN_V_START));
    vIO32WriteFldMulti(EH_14, P_Fld(0, EH_PTGEN_TYPE_EN)|P_Fld(0, EH_PTGEN_B)|P_Fld(0, EH_PTGEN_G)|P_Fld(0, EH_PTGEN_R));
    vIO32WriteFldMulti(EH_15, P_Fld(0xFF, EH_AUTO_PTGEN_TIME_TH)|P_Fld(0, EH_PTGEN_H_RUN)|P_Fld(0, EH_PTGEN_V_RUN)|P_Fld(0, EH_AUTO_CHG_PTGEN_EN)|
                              P_Fld(2, EH_PTGEN_TYPE));
    vIO32WriteFldMulti(EH_16, P_Fld(0, EH_INTR_CLR)|P_Fld(0xFF, EH_INTR_MASK));
    vIO32WriteFldAlign(EH_17, 0x70, EH_FAST_MUTE_DE_MISS_TH);
	
    vIO32WriteFldAlign(EH_STATUS_05,0,EH_LVDS_RX_INTR);

    if (LVDS_OUTPUT_PORT == SINGLE_PORT) // WXGA/60
    {
      vIO32WriteFldMulti(EH_02, P_Fld(0xAAC, EH_FAST_MUTE_H_TOTAL_HIGH_TH)|P_Fld(0x578, EH_FAST_MUTE_H_TOTAL_LOW_TH));
      vIO32WriteFldMulti(EH_03, P_Fld(0x600, EH_FAST_MUTE_V_TOTAL_HIGH_TH)|P_Fld(0x310, EH_FAST_MUTE_V_TOTAL_LOW_TH));
      vIO32WriteFldMulti(EH_04, P_Fld(0x560, EH_FAST_MUTE_DE_TOTAL_HIGH_TH)|P_Fld(0x551, EH_FAST_MUTE_DE_TOTAL_HIGH_TH));
      vIO32WriteFldMulti(EH_05, P_Fld(0x310, EH_FAST_MUTE_VDE_TOTAL_HIGH_TH)|P_Fld(0x2F0, EH_FAST_MUTE_VDE_TOTAL_LOW_TH));
      vIO32WriteFldMulti(EH_06, P_Fld(0x228, EH_FAST_MUTE_CLK_TOTAL_HIGH_TH)|P_Fld(0x113, EH_FAST_MUTE_CLK_TOTAL_HIGH_TH));            
      vIO32WriteFldMulti(EH_0B, P_Fld(1, EH_CALI_RANGE_SEL)|P_Fld(0, EH_CALI_WO_STABLE)|P_Fld(0x2, EH_CALI_RANGE_L)|P_Fld(0x2FF, EH_CALI_RANGE_H));
      #if ErrorHandling_DEMODE	  
      vIO32WriteFldMulti(EH_0C, P_Fld(1, EH_DE_MODE_EN)|P_Fld(0x10, EH_DE_HS_WIDTH)|P_Fld(0x568, EH_DE_HS_START));
	  #else
	  vIO32WriteFldMulti(EH_0C, P_Fld(0, EH_DE_MODE_EN)|P_Fld(0x10, EH_DE_HS_WIDTH)|P_Fld(0x568, EH_DE_HS_START));
	  #endif
      vIO32WriteFldMulti(EH_0D, P_Fld(1, EH_DE_VS_WIDTH)|P_Fld(0x310, EH_DE_VS_START));
      vIO32WriteFldMulti(EH_10, P_Fld(0x558, EH_PTGEN_H_ACTIVE)|P_Fld(0x647, EH_PTGEN_H_TOTAL));
      vIO32WriteFldMulti(EH_12, P_Fld(0x300,EH_PTGEN_V_ACTIVE)|P_Fld(0x329, EH_PTGEN_V_TOTAL));  
      vIO32WriteFldMulti(EH_18, P_Fld(0, EH_CALI_HS_USE_SW_EN)|P_Fld(0, EH_CALI_VS_USE_SW_EN)|P_Fld(0, EH_CALI_DE_USE_SW_EN)|P_Fld(0, EH_CALI_VDE_USE_SW_EN)|
                                P_Fld(0x329, EH_DE_VS_TOTAL_SW)|P_Fld(0x647, EH_DE_HS_TOTAL_SW));     
      vIO32WriteFldMulti(EH_19, P_Fld(0x5A6, EH_FIX_HTOTAL_VALUE)|P_Fld(0x5A7, EH_FIX_HTOTAL_TH));
      vIO32WriteFldMulti(EH_1A, P_Fld(0x540, EH_FIX_VDE_TH)|P_Fld(0x558, EH_FIXED_DE_TOATL));    
    }
    else  if ((LVDS_OUTPUT_PORT == DUAL_PORT)||(LVDS_OUTPUT_PORT == FOUR_PORT)) // 1080P/60
    {
      vIO32WriteFldMulti(EH_02, P_Fld(0xFFF, EH_FAST_MUTE_H_TOTAL_HIGH_TH)|P_Fld(0x7D0, EH_FAST_MUTE_H_TOTAL_LOW_TH));
      vIO32WriteFldMulti(EH_03, P_Fld(0xFFF, EH_FAST_MUTE_V_TOTAL_HIGH_TH)|P_Fld(0x456, EH_FAST_MUTE_V_TOTAL_LOW_TH));
      vIO32WriteFldMulti(EH_04, P_Fld(0x788, EH_FAST_MUTE_DE_TOTAL_HIGH_TH)|P_Fld(0x779, EH_FAST_MUTE_DE_TOTAL_HIGH_TH));
      vIO32WriteFldMulti(EH_05, P_Fld(0x442, EH_FAST_MUTE_VDE_TOTAL_HIGH_TH)|P_Fld(0x42E, EH_FAST_MUTE_VDE_TOTAL_LOW_TH));
      vIO32WriteFldMulti(EH_06, P_Fld(0x114, EH_FAST_MUTE_CLK_TOTAL_HIGH_TH)|P_Fld(0x99, EH_FAST_MUTE_CLK_TOTAL_HIGH_TH));        
      vIO32WriteFldMulti(EH_0B, P_Fld(1, EH_CALI_RANGE_SEL)|P_Fld(0, EH_CALI_WO_STABLE)|P_Fld(0x2, EH_CALI_RANGE_L)|P_Fld(0x438, EH_CALI_RANGE_H));
	  #if ErrorHandling_DEMODE
      vIO32WriteFldMulti(EH_0C, P_Fld(1, EH_DE_MODE_EN)|P_Fld(0x10, EH_DE_HS_WIDTH)|P_Fld(0x7C4, EH_DE_HS_START));
	  #else
      vIO32WriteFldMulti(EH_0C, P_Fld(0, EH_DE_MODE_EN)|P_Fld(0x10, EH_DE_HS_WIDTH)|P_Fld(0x7C4, EH_DE_HS_START));
	  #endif
      vIO32WriteFldMulti(EH_0D, P_Fld(1, EH_DE_VS_WIDTH)|P_Fld(0x44A, EH_DE_VS_START));
      vIO32WriteFldMulti(EH_10, P_Fld(0x780, EH_PTGEN_H_ACTIVE)|P_Fld(0x898, EH_PTGEN_H_TOTAL));
      vIO32WriteFldMulti(EH_12, P_Fld(0x348,EH_PTGEN_V_ACTIVE)|P_Fld(0x464, EH_PTGEN_V_TOTAL));
      vIO32WriteFldMulti(EH_18, P_Fld(0, EH_CALI_HS_USE_SW_EN)|P_Fld(0, EH_CALI_VS_USE_SW_EN)|P_Fld(0, EH_CALI_DE_USE_SW_EN)|P_Fld(0, EH_CALI_VDE_USE_SW_EN)|
                                P_Fld(0x465, EH_DE_VS_TOTAL_SW)|P_Fld(0x898, EH_DE_HS_TOTAL_SW));     
      vIO32WriteFldMulti(EH_19, P_Fld(0x7D0, EH_FIX_HTOTAL_VALUE)|P_Fld(0x7D0, EH_FIX_HTOTAL_TH));
      vIO32WriteFldMulti(EH_1A, P_Fld(0x76C, EH_FIX_VDE_TH)|P_Fld(0x780, EH_FIXED_DE_TOATL));
    }

    if (LVDS_OUTPUT_PORT == FOUR_PORT)
    {
     vIO32WriteFldMulti(EH_06, P_Fld(0x8A, EH_FAST_MUTE_CLK_TOTAL_HIGH_TH)|P_Fld(0x4C, EH_FAST_MUTE_CLK_TOTAL_HIGH_TH));        
    }

    if(IS_LBRB_3D_ON) // sync mode , disp_r no regen on Error Handling
    {
     vIO32WriteFldAlign(EH_0C, 0 ,EH_DE_MODE_EN);     
    }

	#if CC_WXGA_TTD_WA
	if (_u1IsTTDWxgaWA)
	{
      vIO32WriteFldAlign(EH_18, 1 ,EH_CALI_DE_USE_SW_EN);  
	}
	else
	{
	 vIO32WriteFldAlign(EH_18, 0 ,EH_CALI_DE_USE_SW_EN);  
	}
	#endif
  vErrorHandleSetByPanel();
}

void vErrorHandleStatus(void)
{
	UINT32 u2MUTE_STATUS; 
	
	u2MUTE_STATUS = IO32ReadFldAlign(EH_STATUS_02,EH_FLD_ALL);
	
	Printf("---------- Error Handling Status ----------\n"); 
	
	Printf("[Panel Interface Information]\n");
	if (IO32ReadFldAlign(VINTF_P0,VINTF_PANEL_IN_SEL)==0)
	Printf("(0)From TCON-Error handling\n");
	else if (IO32ReadFldAlign(VINTF_P0,VINTF_PANEL_IN_SEL)==1)
	Printf("(1)From OD\n");
	else if (IO32ReadFldAlign(VINTF_P0,VINTF_PANEL_IN_SEL)==2)
	Printf("(2)From From SCPOS\n");

	Printf("[Error handling input]\n");    
	if (IO32ReadFldAlign(EH_00, EH_INPUT_SEL) == 0)
	Printf("[0] From OD (Test)\n");
	else if (IO32ReadFldAlign(EH_00, EH_INPUT_SEL) == 1)
	Printf("[1] From SCPOS (default) \n");
	
	Printf("[Clock Information]\n");
	Printf("(Input)Clock=%d MHz\n",(((1024*27)/(IO32ReadFldAlign(EH_STATUS_04,EH_CLK_TOTAL_MON)))));
	
	Printf("[V,F Information]\n");
	Printf("(Input)DE_TOTAL_MON=%d, H_TOTAL_MON=%d, VDE_TOTAL_MON=%d, V_TOTAL_MON=%d\n",
			(IO32ReadFldAlign(EH_STATUS_00,EH_DE_TOTAL_MON)),((IO32ReadFldAlign(EH_STATUS_00,EH_H_TOTAL_MON)) + 1),
			IO32ReadFldAlign(EH_STATUS_01,EH_VDE_TOTAL_MON), (IO32ReadFldAlign(EH_STATUS_01,EH_V_TOTAL_MON)+1));		  
    if(IO32ReadFldAlign(EH_01,EH_USE_SC_TIMING_EN)==1)	
	Printf("Ouput Status from Scaler \n");	
	else
	Printf("Ouput Status from Error Handling \n");		
	Printf("(Ouput)DE_TOTAL_MON=%d, H_TOTAL_MON=%d, VDE_TOTAL_MON=%d, V_TOTAL_MON=%d\n",
			IO32ReadFldAlign(EH_STATUS_08,EH_DE_TOTAL_CALI),IO32ReadFldAlign(EH_STATUS_08,EH_H_TOTAL_CALI),
			IO32ReadFldAlign(EH_STATUS_09,EH_VDE_TOTAL_CALI), IO32ReadFldAlign(EH_STATUS_09,EH_V_TOTAL_CALI));
	Printf("(Ouput)H_WIDTH=%d, H_START=%d, V_WIDTH=%d, V_START=%d\n",
			IO32ReadFldAlign(EH_STATUS_0A,EH_H_WIDTH_CALI),IO32ReadFldAlign(EH_STATUS_0B,EH_H_START_CALI),
			IO32ReadFldAlign(EH_STATUS_0A,EH_V_WIDTH_CALI), IO32ReadFldAlign(EH_STATUS_0B,EH_V_START_CALI));	
	
	Printf("[UNREADY Status]\n"); 
	// if (((u2MUTE_STATUS >> EHS_OD_READY)& 0x01) == 0)
	// Printf("| OD_UNREADY");
	if (((u2MUTE_STATUS >> EHS_OD_OK)& 0x01) == 0)
	Printf("| OD_UNOK");
	if (((u2MUTE_STATUS >> EHS_DISP_OK)& 0x01) == 0)
	Printf("| DISP_UNOK");
	if (((u2MUTE_STATUS >> EHS_FAST_MUTE_READY)& 0x01) == 0)
	Printf("FAST_MUTE_UNREADY");
	Printf("\n");
	
	Printf("[MUTE Condition]\n");
	Printf("HOTAL[High = %4d,Low = %4d]\n",
			IO32ReadFldAlign(EH_02,EH_FAST_MUTE_H_TOTAL_HIGH_TH),
			IO32ReadFldAlign(EH_02,EH_FAST_MUTE_H_TOTAL_LOW_TH));
	Printf("VOTAL[High = %4d,Low = %4d]\n",
			IO32ReadFldAlign(EH_03,EH_FAST_MUTE_V_TOTAL_HIGH_TH),
			IO32ReadFldAlign(EH_03,EH_FAST_MUTE_V_TOTAL_LOW_TH));
	Printf("DE   [High = %4d,Low = %4d]\n",
			IO32ReadFldAlign(EH_04,EH_FAST_MUTE_DE_TOTAL_HIGH_TH),
			IO32ReadFldAlign(EH_04,EH_FAST_MUTE_DE_TOTAL_HIGH_TH)); 		 
	Printf("VDE  [High = %4d,Low = %4d]\n",
			IO32ReadFldAlign(EH_05,EH_FAST_MUTE_VDE_TOTAL_HIGH_TH),
			IO32ReadFldAlign(EH_05,EH_FAST_MUTE_VDE_TOTAL_LOW_TH)); 		 
	Printf("Clock[High = %d MHz,Low = %d MHz]\n",
			(((1024*27)/(IO32ReadFldAlign(EH_06,EH_FAST_MUTE_CLK_TOTAL_LOW_TH)))),
			(((1024*27)/(IO32ReadFldAlign(EH_06,EH_FAST_MUTE_CLK_TOTAL_HIGH_TH)))));
	
	Printf("[Mute Status]\n");	  
	if (((u2MUTE_STATUS >> EHS_OD_INTF_ERROR)& 0x01) == 1)
	Printf("OD_INTF_ERROR");
	if (((u2MUTE_STATUS >> EHS_MUTE_LVDS)& 0x01) == 1)
	Printf("| MUTE_MLVDS");
	if (((u2MUTE_STATUS >> EHS_DE_MISS_MUTE)& 0x01) == 1)
	Printf("| DE_MISS_MUTE");
	if (((u2MUTE_STATUS >> EHS_INPUT_OK)& 0x01) == 1)
	Printf("| INPUT_OK");
	// if (((u2MUTE_STATUS >> EHS_OD_BYPASS)& 0x01) == 1)
	// Printf("| OD_BYPASS");
	if (((u2MUTE_STATUS >> EHS_OD_MUTE_DDDS)& 0x01) == 1)
	Printf("| OD_MUTE_DDDS");
	Printf("\n");	 
	
	if (((u2MUTE_STATUS >> EHS_H_MISS_MUTE)& 0x01) == 1)
	Printf("| H_MISS_MUTE");
	if (((u2MUTE_STATUS >> EHS_CLOCK_MUTE)& 0x01) == 1)
	Printf("| CLOCK MUTE");
	if (((u2MUTE_STATUS >> EHS_VDE_MUTE)& 0x01) == 1)
	Printf("| VDE_MUTE");
	if (((u2MUTE_STATUS >> EHS_V_MUTE)& 0x01) == 1)
	Printf("| V_MUTE");
	if (((u2MUTE_STATUS >> EHS_DE_MUTE)& 0x01) == 1)
	Printf("| DE_MUTE");
	if (((u2MUTE_STATUS >> EHS_H_MUTE)& 0x01) == 1)
	Printf("| H_MUTE");
	if (((u2MUTE_STATUS >> EHS_MUTE)& 0x01) == 1)
	Printf("| MUTE");  
	Printf("\n");	 
	
	Printf("[UNSTABLE Status]\n");	  
	
	if (((u2MUTE_STATUS >> EHS_CONFIG_READY)& 0x01) == 0)
	Printf("Configuration_UNREADY");
	//if (((u2MUTE_STATUS >> EHS_DDDS_LOCK)& 0x01) == 0)
	//Printf("| DDDS_UNLOCK");
	if (((u2MUTE_STATUS >> EHS_CLOCK_STABLE)& 0x01) == 0)
	Printf("| CLOCK_UNSTABLE");
	if (((u2MUTE_STATUS >> EHS_VDE_STABLE)& 0x01) == 0)
	Printf("| VDE_UNSTABLE");
	if (((u2MUTE_STATUS >> EHS_V_STABLE)& 0x01) == 0)
	Printf("| V_UNSTABLE");
	if (((u2MUTE_STATUS >> EHS_DE_STABLE)& 0x01) == 0)
	Printf("| DE_UNSTABLE");
	if (((u2MUTE_STATUS >> EHS_H_STABLE)& 0x01) == 0)
	Printf("| H_UNSTABLE");
	if (((u2MUTE_STATUS >> EHS_STABLE)& 0x01) == 0)
	Printf("| UNSTABLE");  
	Printf("\n");	 
			

}

void u1ErrorHandleFixEnable(UINT8 val)
{
  vIO32WriteFldMulti(EH_0E, P_Fld(val, EH_FIXED_DE_EN)
                                       |P_Fld(val, EH_FIXED_VDE_EN)|P_Fld(val, EH_DE_DEGLITCH_EN));

}

void u1ErrorHandleMuteEnable(UINT8 val)
{
   vIO32WriteFldAlign(EH_00, val, EH_MUTE_MLVDS_EN);   
}


void u1ErrorHandlingSourceSet(UINT8 val)
{
  if (val<=1)
  {
   vIO32WriteFldAlign(EH_00, val, EH_INPUT_SEL);   
  } 
}

UINT8 u1ErrorHandlingSourceGet(void)
{
  return (IO32ReadFldAlign(EH_00, EH_INPUT_SEL));
}

void vMiniLVDS_AnalogInit(void)
{
    UINT32 u4Value;

	Printf("[LVDS] vMiniLVDS_AnalogInit \n");	
	
    #ifdef CC_MTK_LOADER
	vDrvLVDS7To4FifoEnable();
    #endif
        
    // set TVO(driving current) if necessary
    u4Value = PANEL_GetDrivingCurrent();
    if (u4Value <= 15)
    {
      vDrvLVDSSetDriving(u4Value);
    }
    else
    {
      vDrvLVDSSetDriving(4);
    }

	 //Set RG_LVDSA/B_EN to keep Low
	 vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 0,RG_LVDSB_EN);
	 #ifdef CC_MT5396
	 vIO32WriteFldAlign(REG_LVDS_TX_CFG9, 0,RG_LVDSA_EN); 
	 #endif
	
	 // Set VCM (TVCM)
	 #ifdef CC_MT5396
	 vIO32WriteFldMulti(REG_LVDS_TX_CFG9, P_Fld(6, RG_LVDSA_TVO)|P_Fld(0x0A, RG_LVDSA_TVCM)|P_Fld(1, RG_LVDSA_NSRC)|P_Fld(1, RG_LVDSA_PSRC));
	 #endif
	 vIO32WriteFldMulti(REG_LVDS_TX_CFG0, P_Fld(7, RG_LVDSB_TVO)|P_Fld(0x0A, RG_LVDSB_TVCM)|P_Fld(6, RG_LVDSB_NSRC)|P_Fld(1, RG_LVDSB_PSRC));
	
	 //Set bias voltage(BIAS_SEL)
	 vIO32WriteFldAlign(REG_LVDS_TX_CFG10, 4, RG_LVDSA_BIAS_SEL); // for mini LVDS BIAS
	 //vIO32WriteFldAlign(REG_LVDS_TX_CFG10, 0x0C, RG_LVDSA_BIAS_SEL); // for EPI BIAS
	 vIO32WriteFldAlign(REG_LVDS_TX_CFG1, 1, RG_LVDSB_BIAS_SEL);
	
	 //Set CLK_IQ SEL
	 vIO32WriteFldAlign(REG_LVDS_TX_CFG11, 0x008, RG_LVDSA_CLK_IQ_SEL);
	 //vIO32WriteFldAlign(REG_LVDS_TX_CFG11, 0, RG_LVDSA_CLK_IQ_SEL);  // for EPI
	 vIO32WriteFldAlign(REG_LVDS_TX_CFG12, 0xFFF, RG_LVDSA_LVDS_SEL);
	 #ifdef CC_MT5396
	 vIO32WriteFldAlign(REG_LVDS_TX_CFG2, 0x008, RG_LVDSB_CLK_IQ_SEL);
	 #else
	 vIO32WriteFldAlign(REG_LVDS_TX_CFG2, 0x2040, RG_LVDSB_CLK_IQ_SEL);//MT5368
	 #endif
	 
	 // vIO32WriteFldMulti(LVDSTX_ANA4, P_Fld(3, LVDSB4_TVCM)|P_Fld(3, LVDSB4_NSRC)|P_Fld(4, LVDSB4_PSRC)|P_Fld(0x0, LVDSB4_PD));	
	
	 //  vIO32WriteFldMulti(LVDSTX_ANA3, P_Fld(1, LVDSA3_TERM_EN)|P_Fld(1, LVDSA3_MINI_SEL_CK2)|P_Fld(1, LVDSA3_MINI_SEL_CK1)|P_Fld(1, LVDSA3_MINI_SEL));
	 //  vIO32WriteFldMulti(LVDSTX_ANA7, P_Fld(1, LVDSB7_TERM_EN)|P_Fld(1, LVDSB7_MINI_SEL_CK2)|P_Fld(1, LVDSB7_MINI_SEL_CK1)|P_Fld(1, LVDSB7_MINI_SEL));
		 
	 //  vIO32WriteFldMulti(LVDSTX_ANA1, P_Fld(1, LVDSA1_CLK_SEL_CK2)|P_Fld(1, LVDSA1_CLK_SEL_CK1)|P_Fld(0, LVDSA1_CLK_SEL));
	 //  vIO32WriteFldMulti(LVDSTX_ANA5, P_Fld(1, LVDSB5_CLK_SEL_CK2)|P_Fld(1, LVDSB5_CLK_SEL_CK1)|P_Fld(0, LVDSB5_CLK_SEL));
				   
	
	 // set top pinmux to LDVS out
	 
	 // Enable LVDS Pad
	//mt5396 no need
	// vLVDSSetPadMuxEnable();
	 
} 

extern UINT8 _Lvds7To4FifoReset;
void vEPI_AnalogInit(void)
{
 
#ifdef CC_MT5396
    //power down B group
	vIO32WriteFldMulti(REG_LVDS_TX_CFG0, P_Fld(0, RG_LVDSB_EN)|P_Fld(1, RG_LVDSB_BIAS_ODD_PWD)|P_Fld(1, RG_LVDSB_BIAS_EVEN_PWD)|
	                                     P_Fld(0, RG_LVDSB_EXT_EN_D11));
	//B group main driver power down
	vIO32WriteFldAlign(REG_LVDS_TX_CFG1, 0xfff, RG_LVDSB_DRV_PWD);
	//B group pre driver power down
	vIO32WriteFldAlign(REG_LVDS_TX_CFG2, 0xfff, RG_LVDSB_PRE_PWD);
	//B group clk regulator power down
	vIO32WriteFldAlign(REG_LVDS_TX_CFG8, 1, RG_LVDSB_LDO_PWD_D11);

    //A group ch1~6 AE3 AE2 AE0 AO4 AO3 AOCK
    vIO32WriteFldMulti(REG_LVDS_TX_CFG9, P_Fld(0xA, RG_LVDSA_TVO)|P_Fld(4, RG_LVDSA_TVCM)|P_Fld(4, RG_LVDSA_NSRC)|
                                         P_Fld(4, RG_LVDSA_PSRC)|P_Fld(0, RG_LVDSA_BIAS_ODD_PWD)|
                                         P_Fld(0, RG_LVDSA_BIAS_EVEN_PWD));
				   
    vIO32WriteFldAlign(REG_LVDS_TX_CFG9, 0x378, RG_LVDSA_EXT_EN_D11);
    vIO32WriteFldAlign(REG_LVDS_TX_CFG10, 1, RG_LVDSA_TVO_PRE);
    vIO32WriteFldAlign(REG_LVDS_TX_CFG10, 0xc87, RG_LVDSA_DRV_PWD);
	vIO32WriteFldAlign(REG_LVDS_TX_CFG11, 0xc87, RG_LVDSA_PRE_PWD);
    vIO32WriteFldMulti(REG_LVDS_TX_CFG17, P_Fld(0, RG_LVDSA_LDO_ODD_PWD_D11)|P_Fld(0, RG_LVDSA_LDO_BIAS_ODD_PWD_D11)|
                                          P_Fld(0, RG_LVDSA_LDO_EVEN_PWD_D11)|P_Fld(0, RG_LVDSA_LDO_BIAS_EVEN_PWD_D11));

    //power on A group
    vIO32WriteFldAlign(REG_LVDS_TX_CFG9, 0x0, RG_LVDSA_EN);
    HAL_Delay_us(LVDSA_EN_REST_DELAYTIME);
    vIO32WriteFldAlign(REG_LVDS_TX_CFG9, 0x1, RG_LVDSA_EN);

#else	 

{
    UINT32 u4Value;
    // set TVO(driving current) if necessary
    u4Value = PANEL_GetDrivingCurrent();
    if (u4Value <= 15)
    {
      vDrvLVDSSetDriving(u4Value);
    }
    else
    {
      vDrvLVDSSetDriving(5);
    }

    vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 0x2F80, RG_LVDSB_EXT_EN_D11);
	vIO32WriteFldAlign(REG_LVDS_TX_CFG1, 0x107F, RG_LVDSB_DRV_PWD);
	vIO32WriteFldAlign(REG_LVDS_TX_CFG2, 0x107F, RG_LVDSB_PRE_PWD);
    vIO32WriteFldAlign(REG_LVDS_TX_CFG2, 0x0, RG_LVDSB_CLK_IQ_SEL);

    vIO32WriteFldAlign(REG_LVDS_TX_CFG8, 0, RG_LVDSB_LDO_PWD_D11);

    vIO32WriteFldMulti(REG_LVDS_TX_CFG0, P_Fld(0x05, RG_LVDSB_TVCM)|P_Fld(3, RG_LVDSB_NSRC)|P_Fld(4, RG_LVDSB_PSRC)
					|P_Fld(0, RG_LVDSB_BIAS_ODD_PWD)|P_Fld(0, RG_LVDSB_BIAS_EVEN_PWD));
    vIO32WriteFldAlign(REG_LVDS_TX_CFG1, 1, RG_LVDSB_BIAS_SEL);

    //power on B group
    vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 0x0, RG_LVDSB_EN);
    HAL_Delay_us(LVDSA_EN_REST_DELAYTIME);
    vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 0x1, RG_LVDSB_EN);
}


#endif

#ifdef CC_MTK_LOADER
   vDrvLVDS7To4FifoEnable();
#else
   _Lvds7To4FifoReset = 2;
#endif

}

/**
 * @brief vDrvErrorHandleEN

 * Error handle enable control

 * @param  bEn
 * @retval void
 */

static void vDrvErrorHandleEN(UINT8 bEn) 
{
    vIO32WriteFldAlign(EH_00,bEn,EH_MUTE_MLVDS_EN);
    vIO32WriteFldMulti(EH_01,P_Fld(bEn,EH_FAST_MUTE_EN)|P_Fld(bEn,EH_DE_MISS_MUTE_EN));

}

static void vDrvTconGammaInit(void)
{   
	#if  HISENSE_IPS_2010_PANEL 
	   x_thread_delay(15);
	#endif

    if (u1TconCustGammaInit() == 1)
    {
        _u1GammaReady = 1;
    }
    else
    {
        _u1GammaReady = 0;
    }
    
	LOG(1,"Tcon Gamma init\n");
}

static void vDrvMiniLvdsOn(void)
{

	Printf("[LVDS] vDrvMiniLvdsOn \n");	
	//_Lvds7To4FifoReset = 2;

    //power up bandgap and all reference circuit
   // vIO32WriteFldAlign(LVDSTX_ANA4, 0, LVDSB4_BIAS_PD);    
    //A group power on sequence
    #ifdef CC_MT5396
    vIO32WriteFldMulti(REG_LVDS_TX_CFG9,P_Fld( 0, RG_LVDSA_BIAS_ODD_PWD)|P_Fld( 0, RG_LVDSA_BIAS_EVEN_PWD));
    vIO32WriteFldMulti(REG_LVDS_TX_CFG17,P_Fld( 0, RG_LVDSA_LDO_BIAS_ODD_PWD_D11)|P_Fld( 0, RG_LVDSA_LDO_BIAS_EVEN_PWD_D11));
    vIO32WriteFldMulti(REG_LVDS_TX_CFG17, P_Fld( 0, RG_LVDSA_LDO_ODD_PWD_D11)|P_Fld( 0, RG_LVDSA_LDO_EVEN_PWD_D11));
    vIO32WriteFldAlign(REG_LVDS_TX_CFG10, 0, RG_LVDSA_DRV_PWD);    
    vIO32WriteFldAlign(REG_LVDS_TX_CFG9, 0xFFF, RG_LVDSA_EXT_EN_D11);    
    #endif
    //B group power on sequence
    vIO32WriteFldMulti(REG_LVDS_TX_CFG0,P_Fld( 0, RG_LVDSB_BIAS_ODD_PWD)|P_Fld( 0, RG_LVDSB_BIAS_EVEN_PWD));
    vIO32WriteFldAlign(REG_LVDS_TX_CFG8, 0, RG_LVDSB_LDO_PWD_D11);
    vIO32WriteFldAlign(REG_LVDS_TX_CFG1, 0, RG_LVDSB_DRV_PWD);    
    #ifdef CC_MT5396
    vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 0XFFF, RG_LVDSB_EXT_EN_D11);    
    #else
    vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 0X3FFF, RG_LVDSB_EXT_EN_D11);    
    #endif

	//Enable A/B group
	#ifdef CC_MT5396
	//Enable B group
	vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 0,RG_LVDSB_EN);	
	HAL_Delay_us(LVDSA_EN_REST_DELAYTIME);
	vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 1,RG_LVDSB_EN);
	//Enable A group
	vIO32WriteFldAlign(REG_LVDS_TX_CFG9, 0,RG_LVDSA_EN);	
	HAL_Delay_us(LVDSA_EN_REST_DELAYTIME);
	vIO32WriteFldAlign(REG_LVDS_TX_CFG9, 1,RG_LVDSA_EN);
	#else
	vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 0,RG_LVDSB_EN);	
	HAL_Delay_us(LVDSA_EN_REST_DELAYTIME);
	vIO32WriteFldAlign(REG_LVDS_TX_CFG0, 1,RG_LVDSB_EN);
	#endif	
	
    #ifdef CC_MTK_LOADER	
    vDrvLVDS7To4FifoEnable();   
    #else
	_Lvds7To4FifoReset = 2;	
    #endif

#ifdef CC_COPLAT_MT82
vUtDelay2us(5);
#else
HAL_Delay_us(10);
#endif

//vIO32WriteFldAlign(LVDSTX_ANA0, 0, LVDSA0_RST);// analog LVDS normal
//vIO32WriteFldAlign(LVDSTX_ANA4, 0, LVDSB4_RST);// analog LVDS normal    

}


static void vDrvMiniLvdsInit(void)
{
	UINT8 i = 0;
	UINT8 u1count;
	UINT32 u4tmp, u4tmp1;

	LOG(1,"miniLvds init\n");
	u1count = (sizeof(sRegMini) / sizeof(struct sTCONREGTABLE));

	for ( i = 0 ; i < u1count ; i++)
    {
        u4tmp = sRegMini[i].u4Addr;
		u4tmp1 = (u4TconRegRead(u4tmp) & ~(sRegMini[i].u4Msk)) | (sRegMini[i].u4Val);

		vTconRegWrite(u4tmp,u4tmp1);
    }
    
  	LOG(1,"Tcon reg flashing %d counts, %d / %d\n", i, sizeof(sRegMini), sizeof(struct sTCONREGTABLE));

}

static void vDrvTgInit(void)
{
	UINT8 i = 0;
	UINT8 u1count;
	UINT32 u4tmp, u4tmp1;

	LOG(1,"tg init\n");

	u1count = (sizeof(sRegTg) / sizeof(struct sTCONREGTABLE));

	for ( i = 0 ; i < u1count ; i++)
    {
        u4tmp = sRegTg[i].u4Addr;
		u4tmp1 = (u4TconRegRead(u4tmp) & ~(sRegTg[i].u4Msk)) | (sRegTg[i].u4Val);

		vTconRegWrite(u4tmp,u4tmp1);
    }

  	LOG(1,"Tcon reg flashing %d counts, %d / %d\n", i, sizeof(sRegTg), sizeof(struct sTCONREGTABLE));

}

static void vDrvTgOn(void)
{
  LOG(1,"tg on\n");

  // GR0
  vTconRegWrite(0xf0034800,0x8002ffff);
}

static void _vDrvTconSetPinMux(void)
{
#if defined(CC_MT5396) ||defined(CC_MT5368) 
    BSP_PinSet( PIN_TCON0, PINMUX_FUNCTION1); 
    BSP_PinSet( PIN_TCON1, PINMUX_FUNCTION1); 
    BSP_PinSet( PIN_TCON2, PINMUX_FUNCTION1);  
    BSP_PinSet( PIN_TCON3, PINMUX_FUNCTION1);  
    BSP_PinSet( PIN_TCON4, PINMUX_FUNCTION1);  
    BSP_PinSet( PIN_TCON5, PINMUX_FUNCTION1);  
    BSP_PinSet( PIN_TCON6, PINMUX_FUNCTION1); 
    BSP_PinSet( PIN_TCON7, PINMUX_FUNCTION1);  
    BSP_PinSet( PIN_TCON8, PINMUX_FUNCTION1);  
    BSP_PinSet( PIN_TCON9, PINMUX_FUNCTION1);  
    BSP_PinSet( PIN_TCON10, PINMUX_FUNCTION1); 
    BSP_PinSet( PIN_TCON11, PINMUX_FUNCTION1); 
    BSP_PinSet( PIN_TCON12, PINMUX_FUNCTION1);
#else //MT5389
	if(PANEL_GetDisplayType()== PANEL_DISPLAY_TYPE_EPI)
    {   
        BSP_PinSet( PIN_PDD0, PINMUX_FUNCTION4); //TCON 7
        BSP_PinSet( PIN_PDD1, PINMUX_FUNCTION4); //TCON 6
        BSP_PinSet( PIN_PDD2, PINMUX_FUNCTION4); //TCON 5 
        BSP_PinSet( PIN_PDD3, PINMUX_FUNCTION4); //TCON 4 
        BSP_PinSet( PIN_PDD4, PINMUX_FUNCTION4); //TCON 3 
    }
    else
    {
        BSP_PinSet( PIN_POWE_, PINMUX_FUNCTION2); //TCON 0
        BSP_PinSet( PIN_PAALE, PINMUX_FUNCTION2); //TCON 1
        BSP_PinSet( PIN_PACLE, PINMUX_FUNCTION2); //TCON 2 
//        BSP_PinSet( //PIN_PDD3, PINMUX_FUNCTION2); //TCON 3 
//        BSP_PinSet( //PIN_PDD4, PINMUX_FUNCTION2); //TCON 4 
        BSP_PinSet( PIN_PDD2, PINMUX_FUNCTION4); //TCON 5
        BSP_PinSet( PIN_PDD1, PINMUX_FUNCTION4); //TCON 6
        BSP_PinSet( PIN_PDD0, PINMUX_FUNCTION4); //TCON 7 
        BSP_PinSet( PIN_POCE0_, PINMUX_FUNCTION4); //TCON 8 
        BSP_PinSet( PIN_GPIO0, PINMUX_FUNCTION2); //TCON 9 
        BSP_PinSet( PIN_GPIO1, PINMUX_FUNCTION2); //TCON 10
        BSP_PinSet( PIN_GPIO2, PINMUX_FUNCTION2); //TCON 11
        BSP_PinSet( PIN_OPWM0, PINMUX_FUNCTION2); //TCON 12 
    }
#endif  
	if(PANEL_GetDisplayType()== PANEL_DISPLAY_TYPE_EPI)
    #if defined(CC_MT5396)
    	BSP_PinSet( PIN_GPIO48, PINMUX_FUNCTION2);  // LOCKN
    #elif defined(CC_MT5368)
    	BSP_PinSet( PIN_GPIO0, PINMUX_FUNCTION3);  // LOCKN
    #else //mt5389
    	BSP_PinSet( PIN_GPIO4, PINMUX_FUNCTION3);  // LOCKN
    #endif	

}

/**
 * @brief vDrvTconMainLoop

 * TCON main loop

 * @param  void
 * @retval void
 */
void vDrvTconMainLoop(void)
{

    if(_u1TconReady == 0) return;

    vLogTconStateChange(_u1TconState);		
    switch (_u1TconState)
    {
        case TCON_STATE_INIT:
            break;
			
        case TCON_STATE_STANDBY:
            break;
			
        case TCON_STATE_MUTE:
            break;

        case TCON_STATE_NORMAL:
            break;
			
        case TCON_STATE_ERROR:
            break;
			
        default:
            _u1TconState = TCON_STATE_INIT;
            break;
    }
	
}


//-----------------------------------------------------------------------------
// Public functions
//-----------------------------------------------------------------------------
/**
 * @brief u1DrvTconPreInit

 * Init TCON at DC on

 * @param  void
 * @retval 0: fail, 1: success
 */
UINT8 u1DrvTconPreInit(void)
{
    UINT8 u1Ret = 0;
	
	// init HW at DC on

    // mute Tcon output

	//TODO_JOSH
    // gpio(default as input) or pinmux for tcon function
    // pinmux as tcon function

	// tg output ctrl
	/*
	1. DPM, gamma power
	2. GSP
	3. FLK --> high or low, according to customer spec.
	*/
	//vIO32WriteFldAlign(GR0, 0, GR0_TCTG_OEN);

    // minilvds
    
    // disable gamma power
	vTconDPMCtrl(0);
    
	return(u1Ret);
}

/**
 * @brief u1DrvTconMLDSVOPLLFreqSet

 * Set vopll for MiniLVDS

 * @param  UINT32 u4Freq, (Hz)
 * @param  MLVDS_PORT: Single(0), Dual(4), Four(8)
 * @param  MLVDS_RATION: 1(0), 1P5(1), 2(2), 3(3), 4(4)
 * @retval void
 */


void u1DrvTconMLDSVOPLLFreqSet(UINT32 u4Freq, UINT8 MLVDS_PORT,UINT8 MLVDS_RATION)
{
 vDrvMLDSVOPLLFreqSet(u4Freq,MLVDS_PORT,MLVDS_RATION);
}


/**
 * @brief u1DrvTconInit

 * Init TCON

 * @param  void
 * @retval 0: fail, 1: success
 */
UINT8 u1DrvTconInit(void)
{
    UINT8 u1Ret = 0;

#if 0
    // tcon HW init
    vDrvTconHwInit();
#endif
	// init settings at booting
    // SW setting
    _u1TconState = TCON_STATE_INIT;
    _u1TconStateOld = TCON_STATE_NOTREADY;

    _u1TconForceMute = 0;
	_u1GammaReady = 0;

	// error handling
    vErrorHandleInit();        

    if(PANEL_GetDisplayType()== PANEL_DISPLAY_TYPE_EPI)
    {
        // EPI
        u1TconCustEPIInit();        
        vEPI_AnalogInit();
#ifdef SUPPORT_LOCK_FROM_SRVAD
        vIO32WriteFldAlign(TMGR18MP, 1, TMGR18MP_TCON_MLOCK_EN);
        vIO32WriteFldAlign(TMGR18MP, 0, TMGR18MP_TCON_MLOCK);
#endif
    }
    else
    {
        // miniLVDS
        vDrvMiniLvdsInit();
	    u1TconCustMlvdsInit();
        // mLVDS analog part
        vMiniLVDS_AnalogInit();
    }
	

    // set pinmux
    _vDrvTconSetPinMux();
    
	// timing controller
	if (u1TconCustTgInit() == 0)
	{
	    vDrvTgInit();
	}
	
     // flash tcon init
     #ifdef CC_SUPPORT_FLASH_TCON
     vFlashTconInit();
     #endif
     
	vDrvTgOn();
	
	// enable gamma power
	vTconDPMCtrl(1);
	
	// Gamma voltage
	vDrvTconGammaInit();

    if(PANEL_GetDisplayType()== PANEL_DISPLAY_TYPE_EPI)
    {
        // EPI
//       vDrvLVDSOn(); 
    }
    else
    {
        // Power On MiniLVDS
	    vDrvMiniLvdsOn();
    }

#ifndef CC_FPGA
    // tcon on
    vDrvTconOn();
#endif
	_u1TconReady = 1;

	return(u1Ret);
}

/**
 * @brief vDrvTconConfig

 * Configure TCON

 * @param  config
 * @retval 0: fail, 1: success
 */
UINT8 u1DrvTconConfig(UINT8 config)
{
    UINT8 u1Ret = 0;
	
    if(_u1TconReady == 0) return (0);

	// config Tcon settings
	
	return(u1Ret);	
}

void vDrvMiniLvdsConfig(UINT8 u1port, UINT8 u1pair, UINT8 u1bits)
{
    UINT8 u1tmp = 0;

	// minilvds ports
	u1tmp = 1;
	switch (u1port)
	{
		case MLVDS_SINGLE_PORT:
		    u1tmp = 0;
			break;
		case MLVDS_DUAL_PORT:
		    u1tmp = 1;
			break;
		case MLVDS_QUAL_PORT:
		    u1tmp = 2;
			break;
        default:
			LOG(1,"miniLVDS port number error %d!!!", u1port);
			break;
	}
    vIO32WriteFldAlign(MLVDS_B0, u1tmp, RG_MLVDS_PORT);

	// minilvds pairs
	u1tmp = 6;
	switch (u1pair)
	{
		case MLVDS_3_PAIR:
		    u1tmp = 3;
			break;
		case MLVDS_4_PAIR:
		    u1tmp = 4;
			break;
		case MLVDS_5_PAIR:
		    u1tmp = 5;
			break;
		case MLVDS_6_PAIR:
		    u1tmp = 6;
			break;
		case MLVDS_8_PAIR:
		    u1tmp = 8;
			break;
        default:
			LOG(1,"miniLVDS pair number error %d!!!", u1pair);
			break;
	}
    vIO32WriteFldAlign(MLVDS_B0, u1tmp, RG_MLVDS_PAIR);

	// minilvds bit length
	u1tmp = 1;
	switch (u1bits)
	{
		case MLVDS_6_BIT:
		    u1tmp = 0;
			break;
		case MLVDS_8_BIT:
		    u1tmp = 1;
			break;
		case MLVDS_10_BIT:
		    u1tmp = 2;
			break;
        default:
			LOG(1,"miniLVDS bit length error %d!!!", u1bits);
			break;
	}
    vIO32WriteFldAlign(MLVDS_B0, u1tmp, RG_MLVDS_BIT);

	LOG(1,"miniLvds config %d port %d pair %d bit\n", u1port, u1pair, u1bits);	
}


/**
 * @brief u1DrvTCONOffOn

 * TCON power control

 * @param  void
 * @retval 0: fail, 1: success
 */
UINT8 u1DrvTconOffOn(UINT8 val)
{
    UINT8 u1Ret = 0;
	
    if(_u1TconReady == 0) return (0);

	if (val)
	{
      vDrvErrorHandleEN(TCON_ENABLE);


	  // check gamma voltage first
	  if (_u1GammaReady == 0)
	  {
		LOG(1,"!!! init tcon gamma first\n");
		
	    u1Ret = 0;
	  	vDrvTconGammaInit();
	  }
	  else
	  {
	    // power on

		// enable DPM only when gamma voltage is ready
	  }
	  
	}
	else
	{
		// power down analog
		
		// power down all digital channel
      vDrvErrorHandleEN(TCON_DISABLE);		
		//power down bandgap and all reference circuit
		
		// analog reset
	}

	return(u1Ret);	
}

/**
 * @brief u1DrvTconMute

 * mute / unmute TCON

 * @param  void
 * @retval 0: fail, 1: success
 */
UINT8 u1DrvTconForceMute(UINT8 val)
{
    UINT8 u1Ret = 0;
	
    if(_u1TconReady == 0) return (0);

    if (val)
    {
    	// mute
    	_u1TconForceMute = 1;
    }
    else
    {
    	// unmute
    	_u1TconForceMute = 0;
    }

    return(u1Ret);
}


/**
 * @brief u1DrvTconIsReady

 * TCON Ready or not

 * @param  void
 * @retval 0: not ready, 1: ready
 */
UINT8 u1DrvTconIsReady(void)
{ 
    return (_u1TconReady ? 1:0);
}

/**
 * @brief u1DrvTconState

 * TCON state

 * @param  void
 * @retval state
 */
UINT8 u1DrvTconState(void)
{
    return (_u1TconState);
}

/**
 * @brief vDrvTconDump

 * TCON Dump

 * @param  void
 * @retval 0: fail, 1: success
 */
UINT8 u1DrvTconRegDump(void)
{
    UINT8 u1Ret = 1;
	UINT8 i = 0;
	UINT8 u1count;
	UINT32 u4tmp;
	  
    // CKGEN

	// error handling

	// post

	// minilvds
  	LOG(1,"minilvds reg dump\n");
	u1count = (sizeof(sRegMini) / sizeof(struct sTCONREGTABLE));
    for ( i = 0 ; i < u1count ; i++)
    {
        u4tmp = sRegMini[i].u4Addr;
		u4TconRegRead(u4tmp);
    }
    LOG(1,"Tcon reg dump %d counts, %d / %d\n", i, sizeof(sRegMini),sizeof(struct sTCONREGTABLE));
	


	// tg
  	LOG(1,"tg reg dump\n");
	u1count = (sizeof(sRegTg) / sizeof(struct sTCONREGTABLE));
    for ( i = 0 ; i < u1count ; i++)
    {
        u4tmp = sRegTg[i].u4Addr;
		u4TconRegRead(u4tmp);
    }
    LOG(1,"Tcon reg dump %d counts, %d / %d\n", i, sizeof(sRegTg),sizeof(struct sTCONREGTABLE));

	return(u1Ret);
}

/**
 * @brief u1DrvTconRegDiff

 * TCON register diff

 * @param  void
 * @retval 0: fail, 1: success
 */
UINT8 u1DrvTconRegDiff(void)
{
    UINT8 u1Ret = 1;
	UINT8 i = 0;
	UINT8 u1count;
	UINT32 u4tmp, u4tmp1;
	
	// minilvds
  	LOG(1,"minilvds reg diff\n");
	u1count = (sizeof(sRegMini) / sizeof(struct sTCONREGTABLE));
    for ( i = 0 ; i < u1count ; i++)
    {
        u4tmp = sRegMini[i].u4Addr;
		u4tmp1 = u4TconRegRead(u4tmp);
		if (u4tmp1 != sRegMini[i].u4Val)
		{
            LOG(1,"!!! diff addr 0x%8x, 0x%8x --> 0x%8x\n", u4tmp, u4tmp1, sRegMini[i].u4Val);			
		}
    }
    LOG(1,"Tcon reg diff %d counts, %d / %d\n", i, sizeof(sRegMini),sizeof(struct sTCONREGTABLE));

	// tg
  	LOG(1,"tg reg diff\n");
	u1count = (sizeof(sRegTg) / sizeof(struct sTCONREGTABLE));
    for ( i = 0 ; i < u1count ; i++)
    {
        u4tmp = sRegTg[i].u4Addr;
		u4tmp1 = u4TconRegRead(u4tmp);
		if (u4tmp1 != sRegTg[i].u4Val)
		{
            LOG(1,"!!! diff addr 0x%8x, 0x%8x --> 0x%8x\n", u4tmp, u4tmp1, sRegTg[i].u4Val);			
		}
    }
    LOG(1,"Tcon reg diff %d counts, %d / %d\n", i, sizeof(sRegTg),sizeof(struct sTCONREGTABLE));

    return (u1Ret);
}

/**
 * @brief vDrvTconDmsg

 * TCON status for debugging

 * @param  void
 * @retval void
 */
void vDrvTconDmsg(void)
{   
    UNUSED(_u1TconForceMute);
    // dump debug message
    LOG(1,"Tcon force muting: %d \n", _u1TconForceMute);

	// dump gamma chip settings
    //vDrvTconGammaDump();
}

/**
 * @brief vDrvTconCmd

 * TCON cmds

 * @param  void
 * @retval void
 */
UINT8 u1DrvTconDbgCmd(UINT8 cmd)
{
    UINT8 u1Ret = 0;

    switch (_u1TconCmd)
    {
    	case TCON_CMD_NONE:
            break;
			
        case TCON_CMD_INIT:
            break;
	    case TCON_CMD_GAMMA:
			vDrvTconGammaInit();
			break;
			
        case TCON_CMD_STANDBY:
            break;
			
        case TCON_CMD_POWERON:
            break;
			
        case TCON_CMD_POWEROFF:
            break;
			
        case TCON_CMD_MUTE:
            break;
			
        case TCON_CMD_UNMUTE:
            break;
			
        case TCON_CMD_REGDUMP:
            break;
			
        case TCON_CMD_DMSG:
            break;
			
        case TCON_CMD_DLEVEL:
            break;
			
        case TCON_CMD_FW_STOP:
            break;
			
        case TCON_CMD_FW_RESUME:
            break;
		default:
			break;
    }	
	
    return(u1Ret);
}
void vDrvEPISLT(void)
{
#ifdef CC_MT5396
vIO32Write4B(0xf0060030, 0x00000000);
vIO32Write4B(0xf006002C, 0x0FFF0000);
vIO32Write4B(0xf0060028, 0x0C480000);
vIO32Write4B(0xf0060044, 0x00000000);
vIO32Write4B(0xf0060000, 0x000EC000);
vIO32Write4B(0xf0060004, 0x01000FFF);
vIO32Write4B(0xf0060008, 0x0FFF0000);
vIO32Write4B(0xf0060020, 0x0001C000);
vIO32Write4B(0xf0060024, 0xA4490FFF);
vIO32Write4B(0xf0034014, 0x00710000);
vIO32Write4B(0xf003402C, 0x2010012C);
vIO32Write4B(0xf0034030, 0x06008010);
vIO32Write4B(0xf0034034, 0x00000003);
vIO32Write4B(0xf0034038, 0x00210000);

#endif
}

#ifdef CC_SUPPORT_FLASH_TCON
INT32 i4FlashTconRead(UINT16 u2Offset, UINT8 *u1Data, UINT32 u4Length)
{
    UINT8 u1AQPartition;
    UINT32 u2AQSize;    
    INT32 i4Ret = 0;
    UINT64 u8Offset;
    
    UNUSED(u2AQSize);
    u1Data[0] = '\0';        
    u1AQPartition = (UINT8)DRVCUST_InitGet(eTconFlashTconPartition);
    if (u1AQPartition == 0xFF)
    {
        LOG(3,"AudioFlashAQPartition is not defined !!\n");
        return -1;
    }

#if 0    
    // check boundary 
    //u2AQSize = (UINT32)DRVCUST_OptGet(eAudioFlashAQSize);
    if (u2Offset > u2AQSize)
    {
        LOG(0,"Fail! AQ test read length larger than 0x%x\n", u2AQSize);
        return;
    }
#endif

#ifndef CC_NOR_DISABLE
     //   return ((INT32)NORSTG_Read(DRVCUST_OptGet(eTconFlashTconPartition), u2Offset, u1Data, u4Length));
            u8Offset = 0;
	     i4Ret = (INT32)DRVCUST_InitGet(eTconFlashTconPartition);
	    if (i4Ret > 1)
	    {
	        Printf("eTconFlashTconPartition %d", i4Ret);
	        u8Offset |= (((UINT64)(UINT32)i4Ret) << 32);	
	        i4Ret = NORPART_Read(u8Offset, (UINT32)u1Data, u4Length);
	        return i4Ret;
	    }   
#endif  //CC_NOR_DISABLE

    return (i4Ret);

}


void vFlashTconWrite(UINT16 u2Offset, UINT8 *u1Data, UINT32 u4size)
{
    UINT8 u1AQPartition;
    UINT32 u2AQSize;
    INT32 i4Ret;
    UINT64 u8Offset;
//    UINT32 u4Offset;
    
    UNUSED(u2AQSize);
    u1AQPartition = (UINT8)DRVCUST_InitGet(eTconFlashTconPartition);
    if (u1AQPartition == 0xFF)
    {
        LOG(3,"eTconFlashTconPartition is not defined !!\n");
        return;
    }    

#if 1
    // check boundary.
    //u2AQSize = (UINT32)DRVCUST_OptGet(eAudioFlashAQSize)
    if ((u2Offset + u4size) > FLASH_TCON_SIZE)
    {
        LOG(0,"TCON test write length larger than 0x%x\n", FLASH_TCON_SIZE);
        return;
    }
#endif    
//    u4Offset = ((UINT64)u1AQPartition << 32) | ((UINT64)u2Offset);
//    NANDPART_Write(u8Offset, (UINT32)u1Data, u4size);

#ifndef CC_NOR_DISABLE
      //  NORSTG_Write(DRVCUST_OptGet(eTconFlashTconPartition), u2Offset, u1Data, u4size);
            u8Offset = 0;
	    i4Ret = (INT32)DRVCUST_InitGet(eTconFlashTconPartition);
	    if (i4Ret > 1)
	    {
	        u8Offset |= (((UINT64)(UINT32)i4Ret) << 32);
			
		 i4Ret = NORPART_Erase(u8Offset, 1);
 	        i4Ret |= NORPART_Write(u8Offset, (UINT32)u1Data, u4size);
	    }      
#endif  //CC_NOR_DISABLE

}

void vFlashTconInit(void)
{
    UINT8 pau1Buf[FLASH_TCON_BUF_SIZE];
    UINT32 i;
    struct sTCONREGTABLE *pArray;    

    // check for header
    pau1Buf[0] = '\0';
    
    i4FlashTconRead(0, (UINT8*)&pau1Buf[0], FLASH_TCON_BUF_SIZE);
    
    if (x_strncmp((CHAR*)pau1Buf, "TCON", 4) !=0)
    {
        Printf("Flash TCON header is not correct, using default value\n");
        return;
    }

  
    Printf("\nFlash Tcon init reading...\n");
        
    for (i=0; i<FLASH_TCON_BUF_SIZE; i++)
    {
        if (i % 12 == 0) 
        {
        //    Printf("\n");
        }
        //Printf("0x%x ", pau1Buf[i]);
    }

   // Printf("\n");

    pArray = (struct sTCONREGTABLE *) &pau1Buf[0];

    if (pArray[0].u4Msk != GetCurrentPanelIndex())
    {
        Printf("Flash TCON panel ID is not matching, using default value\n");
        return;
    }

    for (i=0 ; i < 255 && i < pArray[0].u4Val ; i++)
    {
    //    Printf("tcon reg write %x %x %x \n", pArray[i].u4Addr, pArray[i].u4Val, pArray[i].u4Msk);
        vTconRegWrite(pArray[i].u4Addr,pArray[i].u4Val);
    }

     Printf("Flash Tcon init done...PID: %d, %d cmds\n", pArray[0].u4Msk, pArray[0].u4Val);
    
}

#define FLASH_TCON_HEADER_SZIE
void vFlashTconSave(void)
{
    UINT8 pau1Data[FLASH_TCON_BUF_SIZE] = {0};
    UINT32 i;
    struct sTCONREGTABLE *pArray;
    struct sTCONREGTABLE *pBufArray = NULL;
    UINT32 u4tmp = 0;
    UINT32 u4Length = 0;
    UINT32 u4TotalBytes = 0;    
    UINT32 u4CmdCnt = 0;
    UINT32 u4TotalCmdCnt = 0;    
    
    u4TotalBytes = 0;
    u4TotalCmdCnt = 0;
    // check for header
    pau1Data[0] = '\0';
    
    i4FlashTconRead(0, (UINT8*) &pau1Data[0], 12);
    
    if (x_strncmp((CHAR*)pau1Data, "TCON", 4) !=0)
    {
        LOG(0, "Flash TCON header is not correct, using default value\n");
        return;
    }

    // tg setting
    pArray = pTconCustTgGet(&u4CmdCnt);
    u4Length = sizeof(struct sTCONREGTABLE ) * u4CmdCnt;
    
    if (pArray == NULL)
    {
        LOG(0, "Flash TCON array not existed\n");
        return;
    }    
    
    if (u4CmdCnt ==0)
    {
        LOG(0, "Flash TCON data length is zero\n");
        return;
    }
   
    if (u4TotalCmdCnt + u4Length > FLASH_TCON_BUF_SIZE)
    {
        LOG(0, "Flash TCON data length over FLASH_TCON_BUF_SIZE %d\n", FLASH_TCON_BUF_SIZE);
        return;
    }
    
    pBufArray = (struct sTCONREGTABLE *) &pau1Data[0];
    
    for ( i = 0 ; i < u4CmdCnt ; i++)
    {
        u4tmp = pArray[i].u4Addr;
        pBufArray[i+1].u4Addr = u4tmp;
        pBufArray[i+1].u4Val = u4TconRegRead(u4tmp);
        pBufArray[i+1].u4Msk = pArray[i].u4Msk;
        Printf("Get reg %x %8x %x \n", pBufArray[i+1].u4Addr, pBufArray[i+1].u4Val, pBufArray[i+1].u4Msk);
    }
    
    u4TotalBytes += u4Length;
    u4TotalCmdCnt += u4CmdCnt;

    pBufArray[0].u4Val = 0x78796784;
    pBufArray[0].u4Val = u4TotalCmdCnt;
    pBufArray[0].u4Msk = GetCurrentPanelIndex();
    Printf("Set buf %x %8x %x \n", pBufArray[0].u4Addr, pBufArray[0].u4Val, pBufArray[0].u4Msk);

    Printf("save to flash\n");

    vFlashTconWrite(0, &pau1Data[0], u4TotalBytes);
    
    LOG(0,"Tcon reg save %d bytes\n", u4TotalBytes);
    
}

static UINT8 tcondata[12] = {0};
void vFlashTconWriteDefault(void)
{
    vFlashTconWrite(0, tcondata, sizeof(tcondata));
}
#endif  /*#ifdef CC_SUPPORT_FLASH_TCON*/

#ifdef SUPPORT_LOCK_FROM_SRVAD
#define TCON_LOCK_HI_TH 220 //0.6V
#define TCON_LOCK_LO_TH 110 //0.3V

void vDrvTconOutVsyncISR(void)
{
UINT32 u4Lock;
    
    u4Lock = PDWNC_ReadServoADCChannelValue(SERVOADC_TCON_LOCK);
    if(u4Lock > TCON_LOCK_HI_TH) //LOCK is High
    {
        vIO32WriteFldAlign(TMGR18MP, 1, TMGR18MP_TCON_MLOCK);
    }
    else if(u4Lock < TCON_LOCK_LO_TH) //Lock is Low
    {
        vIO32WriteFldAlign(TMGR18MP, 0, TMGR18MP_TCON_MLOCK);
    }
}
#endif

UINT8 vDrvMLVDSCRC(void)
{
    UINT8 u1CRC_Done;
    UINT32 u4counter=0;
    
    vIO32Write4B(0xf0034040, 0x00ffffff);
    vIO32Write4B(0xf0034044, 0x000002aa);
    vIO32Write4B(0xf0034260, 0x10000000);
    vIO32Write4B(0xf0034248, 0x000a0000);
    vIO32Write4B(0xf0034600, 0x0481a359);
    vIO32Write4B(0xf0034608, 0x00040009);
    vIO32Write4B(0xf003460c, 0x00400003);
    vIO32Write4B(0xf0034610, 0x00100002);
    vIO32Write4B(0xf0034614, 0x00000000);
    vIO32Write4B(0xf0034618, 0x02010100);
    vIO32Write4B(0xf0034710, 0x800203c0);
    vIO32Write4B(0xf0035000, 0x0002a359);
    vIO32Write4B(0xf0035200, 0x00001006);
    vIO32Write4B(0xf0035208, 0x00102ce4);
    vIO32Write4B(0xf0035238, 0x00880004);
    vIO32Write4B(0xf0035238, 0x00800004);
    vIO32Write4B(0xf003523c, 0x000A0003);
    vIO32Write4B(0xf0034014, 0x00410000);
    vIO32Write4B(0xf003512c, 0x80000002);
    vIO32Write4B(0xf003512c, 0x80000000);
    vIO32Write4B(0xf0035104, 0x76654210);
    vIO32Write4B(0xf0035108, 0x76654210);
    vIO32Write4B(0xf0035000, 0x4002a359);
    vIO32Write4B(0xf0035114, 0x4000fffc);
    vIO32Write4B(0xf0035000, 0x400aa359);
    vIO32Write4B(0xf0035000, 0x200aa359);
    vIO32Write4B(0xf003512c, 0x80420000);
    vIO32Write4B(0xf003512c, 0x84420000);
    vIO32Write4B(0xf0035134, 0x000000C8);
    vIO32Write4B(0xf0035138, 0x000B0000);
    vIO32Write4B(0xf0035238, 0x00900004);
    vIO32Write4B(0xf0035118, 0x00000000);
    vIO32Write4B(0xf003500c, 0x00200006);
    vIO32Write4B(0xf00350c4, 0x3f1f3f1f);
    vIO32Write4B(0xf00350c8, 0x3f1f0020);
    vIO32Write4B(0xf00350cc, 0x00200020);
    vIO32Write4B(0xf00350d0, 0x200b07ff);
    vIO32Write4B(0xf00350d4, 0x00008051);
    vIO32Write4B(0xf00350d8, 0x005b00b6);
    vIO32Write4B(0xf00350dc, 0x10000000);
    vIO32Write4B(0xf00350c0, 0x81007477);
    vIO32Write4B(0xf0034604, 0x03c0044c);

    vIO32WriteFldAlign(CKGEN_OCLK_TEST,0,FLD_OCLK_INV);
//    Printf("0xF000d2ac = 0x%x\n",u4IO32Read4B(0xf000d2ac));
    x_thread_delay(10);
    vIO32Write4B(0xf003513c, 0x00000008);
    vIO32Write4B(0xf003513c, 0x0000000A);
    vIO32Write4B(0xf003513c, 0x00000009);
do
{
    u4counter++;
    u1CRC_Done = IO32ReadFldAlign(MLVDS_T16,ST_TOP_CRC1_DONE);

    if((IO32ReadFldAlign(MLVDS_T16,ST_TOP_CRC1_FAIL) == 1)
            ||(IO32ReadFldAlign(MLVDS_T17, ST_TOP_CRC2_FAIL) == 1)
            ||(IO32ReadFldAlign(MLVDS_T18, ST_TOP_CRC3_FAIL) == 1)
            ||(IO32ReadFldAlign(MLVDS_T19, ST_TOP_CRC4_FAIL) == 1))
    {
		LOG(1,"CRC Loop counter = %d\n", u4counter);
        return FALSE;
    }
}while(u1CRC_Done == 0);


    vIO32WriteFldAlign(CKGEN_OCLK_TEST,1,FLD_OCLK_INV);
//    Printf("0xF000d2ac = 0x%x\n",u4IO32Read4B(0xf000d2ac));
    x_thread_delay(10);
    vIO32Write4B(0xf003513c, 0x00000008);
    vIO32Write4B(0xf003513c, 0x0000000A);
    vIO32Write4B(0xf003513c, 0x00000009);
do
{
    u4counter++;
    u1CRC_Done = IO32ReadFldAlign(MLVDS_T16,ST_TOP_CRC1_DONE);

    if((IO32ReadFldAlign(MLVDS_T16,ST_TOP_CRC1_FAIL) == 1)
            ||(IO32ReadFldAlign(MLVDS_T17, ST_TOP_CRC2_FAIL) == 1)
            ||(IO32ReadFldAlign(MLVDS_T18, ST_TOP_CRC3_FAIL) == 1)
            ||(IO32ReadFldAlign(MLVDS_T19, ST_TOP_CRC4_FAIL) == 1))
    {
        LOG(1,"CRC Loop counter = %d\n", u4counter);
        return FALSE;
    }
}while(u1CRC_Done == 0);

LOG(1,"CRC Loop counter = %d\n", u4counter);
return TRUE;
}

/**
 * @brief vDrvTCONSel

 * TCON power control

 * @param  void
 * @retval 0: fail, 1: success
 */
void vDrvTCONSel(VIDEO_TCON_TABLE_T eTconTableSel)
{
//    _fgTconCustSel = TRUE;
//    vDrvTCONCustSel(eTconTableSel);
//dummy function
}


