/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/pr_bitstream_monitor_v1_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap pr_bitstream_monitor_v1_0_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/pr_bitstream_monitor_v1_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work pr_bitstream_monitor_v1_0_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/pr_bitstream_monitor_v1_0_0/.cxl.vhdl.pr_bitstream_monitor_v1_0_0.pr_bitstream_monitor_v1_0_0.lin64.cmf
