--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml synthesizer.twx synthesizer.ncd -o synthesizer.twr
synthesizer.pcf

Design file:              synthesizer.ncd
Physical constraint file: synthesizer.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8500 paths analyzed, 342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.984ns.
--------------------------------------------------------------------------------

Paths for end point out_/sig_temp_14 (SLICE_X21Y20.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_/SCLK_count_31 (FF)
  Destination:          out_/sig_temp_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.334 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: out_/SCLK_count_31 to out_/sig_temp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.DQ      Tcko                  0.391   out_/SCLK_count<31>
                                                       out_/SCLK_count_31
    SLICE_X35Y32.B3      net (fanout=2)        1.391   out_/SCLK_count<31>
    SLICE_X35Y32.BMUX    Tilo                  0.313   squosc_/PWR_5_o_freq[11]_div_8/a[18]_a[19]_MUX_862_o
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>6
    SLICE_X35Y15.C4      net (fanout=1)        1.381   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>5
    SLICE_X35Y15.C       Tilo                  0.259   out_/SCLK_count<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>7
    SLICE_X23Y12.A3      net (fanout=18)       1.542   out_/SCLK_count[31]_GND_16_o_equal_4_o
    SLICE_X23Y12.AMUX    Tilo                  0.313   out_/SDIN
                                                       out_/_n0061_inv1
    SLICE_X21Y20.CE      net (fanout=3)        0.926   out_/_n0061_inv
    SLICE_X21Y20.CLK     Tceck                 0.363   out_/sig_temp<13>
                                                       out_/sig_temp_14
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (1.639ns logic, 5.240ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_/SCLK_count_30 (FF)
  Destination:          out_/sig_temp_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.844ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.334 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: out_/SCLK_count_30 to out_/sig_temp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.DMUX    Tshcko                0.461   out_/SCLK_count<31>
                                                       out_/SCLK_count_30
    SLICE_X35Y32.B5      net (fanout=2)        1.286   out_/SCLK_count<30>
    SLICE_X35Y32.BMUX    Tilo                  0.313   squosc_/PWR_5_o_freq[11]_div_8/a[18]_a[19]_MUX_862_o
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>6
    SLICE_X35Y15.C4      net (fanout=1)        1.381   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>5
    SLICE_X35Y15.C       Tilo                  0.259   out_/SCLK_count<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>7
    SLICE_X23Y12.A3      net (fanout=18)       1.542   out_/SCLK_count[31]_GND_16_o_equal_4_o
    SLICE_X23Y12.AMUX    Tilo                  0.313   out_/SDIN
                                                       out_/_n0061_inv1
    SLICE_X21Y20.CE      net (fanout=3)        0.926   out_/_n0061_inv
    SLICE_X21Y20.CLK     Tceck                 0.363   out_/sig_temp<13>
                                                       out_/sig_temp_14
    -------------------------------------------------  ---------------------------
    Total                                      6.844ns (1.709ns logic, 5.135ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_/LRCLK_count_0 (FF)
  Destination:          out_/sig_temp_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.518ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.334 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: out_/LRCLK_count_0 to out_/sig_temp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.AMUX     Tshcko                0.461   out_/LRCLK_count<7>
                                                       out_/LRCLK_count_0
    SLICE_X36Y10.C4      net (fanout=4)        1.855   out_/LRCLK_count<0>
    SLICE_X36Y10.C       Tilo                  0.205   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>1
    SLICE_X35Y15.C5      net (fanout=1)        0.594   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>
    SLICE_X35Y15.C       Tilo                  0.259   out_/SCLK_count<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>7
    SLICE_X23Y12.A3      net (fanout=18)       1.542   out_/SCLK_count[31]_GND_16_o_equal_4_o
    SLICE_X23Y12.AMUX    Tilo                  0.313   out_/SDIN
                                                       out_/_n0061_inv1
    SLICE_X21Y20.CE      net (fanout=3)        0.926   out_/_n0061_inv
    SLICE_X21Y20.CLK     Tceck                 0.363   out_/sig_temp<13>
                                                       out_/sig_temp_14
    -------------------------------------------------  ---------------------------
    Total                                      6.518ns (1.601ns logic, 4.917ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point out_/sig_temp_9 (SLICE_X21Y20.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_/SCLK_count_31 (FF)
  Destination:          out_/sig_temp_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.334 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: out_/SCLK_count_31 to out_/sig_temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.DQ      Tcko                  0.391   out_/SCLK_count<31>
                                                       out_/SCLK_count_31
    SLICE_X35Y32.B3      net (fanout=2)        1.391   out_/SCLK_count<31>
    SLICE_X35Y32.BMUX    Tilo                  0.313   squosc_/PWR_5_o_freq[11]_div_8/a[18]_a[19]_MUX_862_o
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>6
    SLICE_X35Y15.C4      net (fanout=1)        1.381   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>5
    SLICE_X35Y15.C       Tilo                  0.259   out_/SCLK_count<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>7
    SLICE_X23Y12.A3      net (fanout=18)       1.542   out_/SCLK_count[31]_GND_16_o_equal_4_o
    SLICE_X23Y12.AMUX    Tilo                  0.313   out_/SDIN
                                                       out_/_n0061_inv1
    SLICE_X21Y20.CE      net (fanout=3)        0.926   out_/_n0061_inv
    SLICE_X21Y20.CLK     Tceck                 0.362   out_/sig_temp<13>
                                                       out_/sig_temp_9
    -------------------------------------------------  ---------------------------
    Total                                      6.878ns (1.638ns logic, 5.240ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_/SCLK_count_30 (FF)
  Destination:          out_/sig_temp_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.334 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: out_/SCLK_count_30 to out_/sig_temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.DMUX    Tshcko                0.461   out_/SCLK_count<31>
                                                       out_/SCLK_count_30
    SLICE_X35Y32.B5      net (fanout=2)        1.286   out_/SCLK_count<30>
    SLICE_X35Y32.BMUX    Tilo                  0.313   squosc_/PWR_5_o_freq[11]_div_8/a[18]_a[19]_MUX_862_o
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>6
    SLICE_X35Y15.C4      net (fanout=1)        1.381   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>5
    SLICE_X35Y15.C       Tilo                  0.259   out_/SCLK_count<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>7
    SLICE_X23Y12.A3      net (fanout=18)       1.542   out_/SCLK_count[31]_GND_16_o_equal_4_o
    SLICE_X23Y12.AMUX    Tilo                  0.313   out_/SDIN
                                                       out_/_n0061_inv1
    SLICE_X21Y20.CE      net (fanout=3)        0.926   out_/_n0061_inv
    SLICE_X21Y20.CLK     Tceck                 0.362   out_/sig_temp<13>
                                                       out_/sig_temp_9
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (1.708ns logic, 5.135ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_/LRCLK_count_0 (FF)
  Destination:          out_/sig_temp_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.334 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: out_/LRCLK_count_0 to out_/sig_temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.AMUX     Tshcko                0.461   out_/LRCLK_count<7>
                                                       out_/LRCLK_count_0
    SLICE_X36Y10.C4      net (fanout=4)        1.855   out_/LRCLK_count<0>
    SLICE_X36Y10.C       Tilo                  0.205   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>1
    SLICE_X35Y15.C5      net (fanout=1)        0.594   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>
    SLICE_X35Y15.C       Tilo                  0.259   out_/SCLK_count<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>7
    SLICE_X23Y12.A3      net (fanout=18)       1.542   out_/SCLK_count[31]_GND_16_o_equal_4_o
    SLICE_X23Y12.AMUX    Tilo                  0.313   out_/SDIN
                                                       out_/_n0061_inv1
    SLICE_X21Y20.CE      net (fanout=3)        0.926   out_/_n0061_inv
    SLICE_X21Y20.CLK     Tceck                 0.362   out_/sig_temp<13>
                                                       out_/sig_temp_9
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (1.600ns logic, 4.917ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point out_/sig_temp_12 (SLICE_X21Y20.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_/SCLK_count_31 (FF)
  Destination:          out_/sig_temp_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.334 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: out_/SCLK_count_31 to out_/sig_temp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.DQ      Tcko                  0.391   out_/SCLK_count<31>
                                                       out_/SCLK_count_31
    SLICE_X35Y32.B3      net (fanout=2)        1.391   out_/SCLK_count<31>
    SLICE_X35Y32.BMUX    Tilo                  0.313   squosc_/PWR_5_o_freq[11]_div_8/a[18]_a[19]_MUX_862_o
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>6
    SLICE_X35Y15.C4      net (fanout=1)        1.381   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>5
    SLICE_X35Y15.C       Tilo                  0.259   out_/SCLK_count<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>7
    SLICE_X23Y12.A3      net (fanout=18)       1.542   out_/SCLK_count[31]_GND_16_o_equal_4_o
    SLICE_X23Y12.AMUX    Tilo                  0.313   out_/SDIN
                                                       out_/_n0061_inv1
    SLICE_X21Y20.CE      net (fanout=3)        0.926   out_/_n0061_inv
    SLICE_X21Y20.CLK     Tceck                 0.361   out_/sig_temp<13>
                                                       out_/sig_temp_12
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (1.637ns logic, 5.240ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_/SCLK_count_30 (FF)
  Destination:          out_/sig_temp_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.334 - 0.404)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: out_/SCLK_count_30 to out_/sig_temp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y15.DMUX    Tshcko                0.461   out_/SCLK_count<31>
                                                       out_/SCLK_count_30
    SLICE_X35Y32.B5      net (fanout=2)        1.286   out_/SCLK_count<30>
    SLICE_X35Y32.BMUX    Tilo                  0.313   squosc_/PWR_5_o_freq[11]_div_8/a[18]_a[19]_MUX_862_o
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>6
    SLICE_X35Y15.C4      net (fanout=1)        1.381   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>5
    SLICE_X35Y15.C       Tilo                  0.259   out_/SCLK_count<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>7
    SLICE_X23Y12.A3      net (fanout=18)       1.542   out_/SCLK_count[31]_GND_16_o_equal_4_o
    SLICE_X23Y12.AMUX    Tilo                  0.313   out_/SDIN
                                                       out_/_n0061_inv1
    SLICE_X21Y20.CE      net (fanout=3)        0.926   out_/_n0061_inv
    SLICE_X21Y20.CLK     Tceck                 0.361   out_/sig_temp<13>
                                                       out_/sig_temp_12
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (1.707ns logic, 5.135ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out_/LRCLK_count_0 (FF)
  Destination:          out_/sig_temp_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.516ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.334 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: out_/LRCLK_count_0 to out_/sig_temp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.AMUX     Tshcko                0.461   out_/LRCLK_count<7>
                                                       out_/LRCLK_count_0
    SLICE_X36Y10.C4      net (fanout=4)        1.855   out_/LRCLK_count<0>
    SLICE_X36Y10.C       Tilo                  0.205   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>1
    SLICE_X35Y15.C5      net (fanout=1)        0.594   out_/SCLK_count[31]_GND_16_o_equal_4_o<31>
    SLICE_X35Y15.C       Tilo                  0.259   out_/SCLK_count<31>
                                                       out_/SCLK_count[31]_GND_16_o_equal_4_o<31>7
    SLICE_X23Y12.A3      net (fanout=18)       1.542   out_/SCLK_count[31]_GND_16_o_equal_4_o
    SLICE_X23Y12.AMUX    Tilo                  0.313   out_/SDIN
                                                       out_/_n0061_inv1
    SLICE_X21Y20.CE      net (fanout=3)        0.926   out_/_n0061_inv
    SLICE_X21Y20.CLK     Tceck                 0.361   out_/sig_temp<13>
                                                       out_/sig_temp_12
    -------------------------------------------------  ---------------------------
    Total                                      6.516ns (1.599ns logic, 4.917ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_/sig_temp_3 (SLICE_X21Y18.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out_/sig_temp_2 (FF)
  Destination:          out_/sig_temp_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: out_/sig_temp_2 to out_/sig_temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.CQ      Tcko                  0.198   out_/sig_temp<4>
                                                       out_/sig_temp_2
    SLICE_X21Y18.C5      net (fanout=1)        0.051   out_/sig_temp<2>
    SLICE_X21Y18.CLK     Tah         (-Th)    -0.155   out_/sig_temp<4>
                                                       out_/Mmux_sig_temp[15]_sig[15]_mux_10_OUT101
                                                       out_/sig_temp_3
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point out_/sig_temp_12 (SLICE_X21Y20.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out_/sig_temp_11 (FF)
  Destination:          out_/sig_temp_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: out_/sig_temp_11 to out_/sig_temp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.CQ      Tcko                  0.198   out_/sig_temp<13>
                                                       out_/sig_temp_11
    SLICE_X21Y20.C5      net (fanout=1)        0.051   out_/sig_temp<11>
    SLICE_X21Y20.CLK     Tah         (-Th)    -0.155   out_/sig_temp<13>
                                                       out_/Mmux_sig_temp[15]_sig[15]_mux_10_OUT41
                                                       out_/sig_temp_12
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point out_/sig_temp_9 (SLICE_X21Y20.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out_/sig_temp_8 (FF)
  Destination:          out_/sig_temp_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: out_/sig_temp_8 to out_/sig_temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.BQ      Tcko                  0.198   out_/sig_temp<13>
                                                       out_/sig_temp_8
    SLICE_X21Y20.B5      net (fanout=1)        0.067   out_/sig_temp<8>
    SLICE_X21Y20.CLK     Tah         (-Th)    -0.155   out_/sig_temp<13>
                                                       out_/Mmux_sig_temp[15]_sig[15]_mux_10_OUT161
                                                       out_/sig_temp_9
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: play_button/count<3>/CLK
  Logical resource: play_button/count_0/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: play_button/count<3>/CLK
  Logical resource: play_button/count_1/CK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.984|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8500 paths, 0 nets, and 493 connections

Design statistics:
   Minimum period:   6.984ns{1}   (Maximum frequency: 143.184MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun  3 15:46:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 447 MB



