ARM GAS  /tmp/ccDQzo4J.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB67:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "USART2_Config.h"
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/ccDQzo4J.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /**
  61:Core/Src/main.c ****   * @brief  The application entry point.
  62:Core/Src/main.c ****   * @retval int
  63:Core/Src/main.c ****   */
  64:Core/Src/main.c **** int main(void)
  65:Core/Src/main.c **** {
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****   /* USER CODE END 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  73:Core/Src/main.c ****   HAL_Init();
  74:Core/Src/main.c ****   USART2_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  90:Core/Src/main.c **** 
ARM GAS  /tmp/ccDQzo4J.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE END 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Infinite loop */
  94:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  95:Core/Src/main.c ****   while (1)
  96:Core/Src/main.c ****   {
  97:Core/Src/main.c ****     /* USER CODE END WHILE */
  98:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  99:Core/Src/main.c ****     USART2_TransmitData(31);
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 101:Core/Src/main.c ****   }
 102:Core/Src/main.c ****   /* USER CODE END 3 */
 103:Core/Src/main.c **** }
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /**
 106:Core/Src/main.c ****   * @brief System Clock Configuration
 107:Core/Src/main.c ****   * @retval None
 108:Core/Src/main.c ****   */
 109:Core/Src/main.c **** void SystemClock_Config(void)
 110:Core/Src/main.c **** {
 111:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 112:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 115:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 125:Core/Src/main.c ****   {
 126:Core/Src/main.c ****     Error_Handler();
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 132:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 139:Core/Src/main.c ****   {
 140:Core/Src/main.c ****     Error_Handler();
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c **** }
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** /**
 145:Core/Src/main.c ****   * @brief GPIO Initialization Function
 146:Core/Src/main.c ****   * @param None
 147:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/ccDQzo4J.s 			page 4


 148:Core/Src/main.c ****   */
 149:Core/Src/main.c **** static void MX_GPIO_Init(void)
 150:Core/Src/main.c **** {
  26              		.loc 1 150 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              		.cfi_def_cfa_offset 8
 151:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 152:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 155:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  33              		.loc 1 155 3 view .LVU1
  34              	.LBB4:
  35              		.loc 1 155 3 view .LVU2
  36              		.loc 1 155 3 view .LVU3
  37 0002 0A4B     		ldr	r3, .L3
  38 0004 9A69     		ldr	r2, [r3, #24]
  39 0006 42F02002 		orr	r2, r2, #32
  40 000a 9A61     		str	r2, [r3, #24]
  41              		.loc 1 155 3 view .LVU4
  42 000c 9A69     		ldr	r2, [r3, #24]
  43 000e 02F02002 		and	r2, r2, #32
  44 0012 0092     		str	r2, [sp]
  45              		.loc 1 155 3 view .LVU5
  46 0014 009A     		ldr	r2, [sp]
  47              	.LBE4:
  48              		.loc 1 155 3 view .LVU6
 156:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  49              		.loc 1 156 3 view .LVU7
  50              	.LBB5:
  51              		.loc 1 156 3 view .LVU8
  52              		.loc 1 156 3 view .LVU9
  53 0016 9A69     		ldr	r2, [r3, #24]
  54 0018 42F00402 		orr	r2, r2, #4
  55 001c 9A61     		str	r2, [r3, #24]
  56              		.loc 1 156 3 view .LVU10
  57 001e 9B69     		ldr	r3, [r3, #24]
  58 0020 03F00403 		and	r3, r3, #4
  59 0024 0193     		str	r3, [sp, #4]
  60              		.loc 1 156 3 view .LVU11
  61 0026 019B     		ldr	r3, [sp, #4]
  62              	.LBE5:
  63              		.loc 1 156 3 view .LVU12
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 159:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 160:Core/Src/main.c **** }
  64              		.loc 1 160 1 is_stmt 0 view .LVU13
  65 0028 02B0     		add	sp, sp, #8
  66              		.cfi_def_cfa_offset 0
  67              		@ sp needed
  68 002a 7047     		bx	lr
  69              	.L4:
ARM GAS  /tmp/ccDQzo4J.s 			page 5


  70              		.align	2
  71              	.L3:
  72 002c 00100240 		.word	1073876992
  73              		.cfi_endproc
  74              	.LFE67:
  76              		.section	.text.Error_Handler,"ax",%progbits
  77              		.align	1
  78              		.global	Error_Handler
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	Error_Handler:
  84              	.LFB68:
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** /* USER CODE END 4 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** /**
 167:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 168:Core/Src/main.c ****   * @retval None
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c **** void Error_Handler(void)
 171:Core/Src/main.c **** {
  85              		.loc 1 171 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ Volatile: function does not return.
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		@ link register save eliminated.
 172:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 173:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 174:Core/Src/main.c ****   __disable_irq();
  91              		.loc 1 174 3 view .LVU15
  92              	.LBB6:
  93              	.LBI6:
  94              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  /tmp/ccDQzo4J.s 			page 6


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccDQzo4J.s 			page 7


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccDQzo4J.s 			page 8


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  95              		.loc 2 140 27 view .LVU16
  96              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97              		.loc 2 142 3 view .LVU17
  98              		.syntax unified
  99              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 100 0000 72B6     		cpsid i
 101              	@ 0 "" 2
 102              		.thumb
 103              		.syntax unified
 104              	.L6:
 105              	.LBE7:
 106              	.LBE6:
 175:Core/Src/main.c ****   while (1)
 107              		.loc 1 175 3 view .LVU18
 176:Core/Src/main.c ****   {
 177:Core/Src/main.c ****   }
 108              		.loc 1 177 3 view .LVU19
 175:Core/Src/main.c ****   while (1)
 109              		.loc 1 175 9 view .LVU20
 110 0002 FEE7     		b	.L6
 111              		.cfi_endproc
 112              	.LFE68:
 114              		.section	.text.SystemClock_Config,"ax",%progbits
 115              		.align	1
 116              		.global	SystemClock_Config
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 121              	SystemClock_Config:
 122              	.LFB66:
 110:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 123              		.loc 1 110 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 64
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127 0000 00B5     		push	{lr}
 128              		.cfi_def_cfa_offset 4
 129              		.cfi_offset 14, -4
 130 0002 91B0     		sub	sp, sp, #68
 131              		.cfi_def_cfa_offset 72
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 132              		.loc 1 111 3 view .LVU22
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 133              		.loc 1 111 22 is_stmt 0 view .LVU23
 134 0004 2822     		movs	r2, #40
 135 0006 0021     		movs	r1, #0
 136 0008 06A8     		add	r0, sp, #24
 137 000a FFF7FEFF 		bl	memset
 138              	.LVL0:
ARM GAS  /tmp/ccDQzo4J.s 			page 9


 112:Core/Src/main.c **** 
 139              		.loc 1 112 3 is_stmt 1 view .LVU24
 112:Core/Src/main.c **** 
 140              		.loc 1 112 22 is_stmt 0 view .LVU25
 141 000e 0023     		movs	r3, #0
 142 0010 0193     		str	r3, [sp, #4]
 143 0012 0293     		str	r3, [sp, #8]
 144 0014 0393     		str	r3, [sp, #12]
 145 0016 0493     		str	r3, [sp, #16]
 146 0018 0593     		str	r3, [sp, #20]
 117:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 147              		.loc 1 117 3 is_stmt 1 view .LVU26
 117:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 148              		.loc 1 117 36 is_stmt 0 view .LVU27
 149 001a 0122     		movs	r2, #1
 150 001c 0692     		str	r2, [sp, #24]
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 151              		.loc 1 118 3 is_stmt 1 view .LVU28
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 152              		.loc 1 118 30 is_stmt 0 view .LVU29
 153 001e 4FF48033 		mov	r3, #65536
 154 0022 0793     		str	r3, [sp, #28]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 155              		.loc 1 119 3 is_stmt 1 view .LVU30
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 156              		.loc 1 120 3 view .LVU31
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 157              		.loc 1 120 30 is_stmt 0 view .LVU32
 158 0024 0A92     		str	r2, [sp, #40]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 159              		.loc 1 121 3 is_stmt 1 view .LVU33
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 160              		.loc 1 121 34 is_stmt 0 view .LVU34
 161 0026 0222     		movs	r2, #2
 162 0028 0D92     		str	r2, [sp, #52]
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 163              		.loc 1 122 3 is_stmt 1 view .LVU35
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 164              		.loc 1 122 35 is_stmt 0 view .LVU36
 165 002a 0E93     		str	r3, [sp, #56]
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 166              		.loc 1 123 3 is_stmt 1 view .LVU37
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167              		.loc 1 123 32 is_stmt 0 view .LVU38
 168 002c 4FF4E013 		mov	r3, #1835008
 169 0030 0F93     		str	r3, [sp, #60]
 124:Core/Src/main.c ****   {
 170              		.loc 1 124 3 is_stmt 1 view .LVU39
 124:Core/Src/main.c ****   {
 171              		.loc 1 124 7 is_stmt 0 view .LVU40
 172 0032 06A8     		add	r0, sp, #24
 173 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 174              	.LVL1:
 124:Core/Src/main.c ****   {
 175              		.loc 1 124 6 discriminator 1 view .LVU41
 176 0038 80B9     		cbnz	r0, .L11
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  /tmp/ccDQzo4J.s 			page 10


 177              		.loc 1 131 3 is_stmt 1 view .LVU42
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 178              		.loc 1 131 31 is_stmt 0 view .LVU43
 179 003a 0F23     		movs	r3, #15
 180 003c 0193     		str	r3, [sp, #4]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 181              		.loc 1 133 3 is_stmt 1 view .LVU44
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 182              		.loc 1 133 34 is_stmt 0 view .LVU45
 183 003e 0221     		movs	r1, #2
 184 0040 0291     		str	r1, [sp, #8]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 185              		.loc 1 134 3 is_stmt 1 view .LVU46
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 186              		.loc 1 134 35 is_stmt 0 view .LVU47
 187 0042 0023     		movs	r3, #0
 188 0044 0393     		str	r3, [sp, #12]
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 189              		.loc 1 135 3 is_stmt 1 view .LVU48
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 190              		.loc 1 135 36 is_stmt 0 view .LVU49
 191 0046 4FF48062 		mov	r2, #1024
 192 004a 0492     		str	r2, [sp, #16]
 136:Core/Src/main.c **** 
 193              		.loc 1 136 3 is_stmt 1 view .LVU50
 136:Core/Src/main.c **** 
 194              		.loc 1 136 36 is_stmt 0 view .LVU51
 195 004c 0593     		str	r3, [sp, #20]
 138:Core/Src/main.c ****   {
 196              		.loc 1 138 3 is_stmt 1 view .LVU52
 138:Core/Src/main.c ****   {
 197              		.loc 1 138 7 is_stmt 0 view .LVU53
 198 004e 01A8     		add	r0, sp, #4
 199 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 200              	.LVL2:
 138:Core/Src/main.c ****   {
 201              		.loc 1 138 6 discriminator 1 view .LVU54
 202 0054 20B9     		cbnz	r0, .L12
 142:Core/Src/main.c **** 
 203              		.loc 1 142 1 view .LVU55
 204 0056 11B0     		add	sp, sp, #68
 205              		.cfi_remember_state
 206              		.cfi_def_cfa_offset 4
 207              		@ sp needed
 208 0058 5DF804FB 		ldr	pc, [sp], #4
 209              	.L11:
 210              		.cfi_restore_state
 126:Core/Src/main.c ****   }
 211              		.loc 1 126 5 is_stmt 1 view .LVU56
 212 005c FFF7FEFF 		bl	Error_Handler
 213              	.LVL3:
 214              	.L12:
 140:Core/Src/main.c ****   }
 215              		.loc 1 140 5 view .LVU57
 216 0060 FFF7FEFF 		bl	Error_Handler
 217              	.LVL4:
 218              		.cfi_endproc
ARM GAS  /tmp/ccDQzo4J.s 			page 11


 219              	.LFE66:
 221              		.section	.text.main,"ax",%progbits
 222              		.align	1
 223              		.global	main
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 228              	main:
 229              	.LFB65:
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 230              		.loc 1 65 1 view -0
 231              		.cfi_startproc
 232              		@ Volatile: function does not return.
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235 0000 08B5     		push	{r3, lr}
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 3, -8
 238              		.cfi_offset 14, -4
  73:Core/Src/main.c ****   USART2_Init();
 239              		.loc 1 73 3 view .LVU59
 240 0002 FFF7FEFF 		bl	HAL_Init
 241              	.LVL5:
  74:Core/Src/main.c **** 
 242              		.loc 1 74 3 view .LVU60
 243 0006 FFF7FEFF 		bl	USART2_Init
 244              	.LVL6:
  81:Core/Src/main.c **** 
 245              		.loc 1 81 3 view .LVU61
 246 000a FFF7FEFF 		bl	SystemClock_Config
 247              	.LVL7:
  88:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 248              		.loc 1 88 3 view .LVU62
 249 000e FFF7FEFF 		bl	MX_GPIO_Init
 250              	.LVL8:
 251              	.L14:
  95:Core/Src/main.c ****   {
 252              		.loc 1 95 3 view .LVU63
  99:Core/Src/main.c ****     /* USER CODE END WHILE */
 253              		.loc 1 99 5 discriminator 1 view .LVU64
 254 0012 1F20     		movs	r0, #31
 255 0014 FFF7FEFF 		bl	USART2_TransmitData
 256              	.LVL9:
  95:Core/Src/main.c ****   {
 257              		.loc 1 95 9 view .LVU65
 258 0018 FBE7     		b	.L14
 259              		.cfi_endproc
 260              	.LFE65:
 262              		.text
 263              	.Letext0:
 264              		.file 3 "/home/bugraaa/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 265              		.file 4 "/home/bugraaa/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 266              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 267              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 268              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 269              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 270              		.file 9 "Core/Inc/USART2_Config.h"
ARM GAS  /tmp/ccDQzo4J.s 			page 12


 271              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 272              		.file 11 "<built-in>"
ARM GAS  /tmp/ccDQzo4J.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccDQzo4J.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccDQzo4J.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccDQzo4J.s:72     .text.MX_GPIO_Init:0000002c $d
     /tmp/ccDQzo4J.s:77     .text.Error_Handler:00000000 $t
     /tmp/ccDQzo4J.s:83     .text.Error_Handler:00000000 Error_Handler
     /tmp/ccDQzo4J.s:115    .text.SystemClock_Config:00000000 $t
     /tmp/ccDQzo4J.s:121    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccDQzo4J.s:222    .text.main:00000000 $t
     /tmp/ccDQzo4J.s:228    .text.main:00000000 main

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
USART2_Init
USART2_TransmitData
