{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648044340998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648044340998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 10:05:40 2022 " "Processing started: Wed Mar 23 10:05:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648044340998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044340998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044340998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648044341310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-decode_function1 " "Found design unit 1: SevenSegment-decode_function1" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/SevenSegment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/SevenSegment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-logic_4bit_counter " "Found design unit 1: U_D_Bin_Counter4bit-logic_4bit_counter" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648044353495 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xreg LogicalStep_Lab4_top.vhd(14) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(14): used implicit default value for signal \"xreg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yreg LogicalStep_Lab4_top.vhd(14) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(14): used implicit default value for signal \"yreg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xPOS LogicalStep_Lab4_top.vhd(15) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(15): used implicit default value for signal \"xPOS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yPOS LogicalStep_Lab4_top.vhd(15) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(15): used implicit default value for signal \"yPOS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_data LogicalStep_Lab4_top.vhd(17) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(17): used implicit default value for signal \"seg7_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char1 LogicalStep_Lab4_top.vhd(18) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(18): used implicit default value for signal \"seg7_char1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char2 LogicalStep_Lab4_top.vhd(19) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(19): used implicit default value for signal \"seg7_char2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_source.vhd 2 1 " "Using design file clock_source.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Source-rtl " "Found design unit 1: Clock_Source-rtl" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353511 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Source " "Found entity 1: Clock_Source" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Source Clock_Source:Clock_Selector " "Elaborating entity \"Clock_Source\" for hierarchy \"Clock_Source:Clock_Selector\"" {  } { { "LogicalStep_Lab4_top.vhd" "Clock_Selector" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_input clock_source.vhd(45) " "VHDL Process Statement warning at clock_source.vhd(45): signal \"clk_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz clock_source.vhd(47) " "VHDL Process Statement warning at clock_source.vhd(47): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:shift_register1 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:shift_register1\"" {  } { { "LogicalStep_Lab4_top.vhd" "shift_register1" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN sreg.vhd(25) " "VHDL Process Statement warning at sreg.vhd(25): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Bidir_shift_reg:shift_register1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg sreg.vhd(32) " "VHDL Process Statement warning at sreg.vhd(32): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Bidir_shift_reg:shift_register1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:Counter_4bit1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:Counter_4bit1\"" {  } { { "LogicalStep_Lab4_top.vhd" "Counter_4bit1" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter U_D_Bin_Counter4bit.vhd(41) " "VHDL Process Statement warning at U_D_Bin_Counter4bit.vhd(41): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:Counter_4bit1"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[7\] leds\[7\] " "Net \"leds\[7\]\", which fans out to \"leds\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[7\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[7\]\"" {  } { { "sreg.vhd" "REG_BITS\[7\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[7\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[7\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[7\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[7\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353573 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[6\] leds\[6\] " "Net \"leds\[6\]\", which fans out to \"leds\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[6\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[6\]\"" {  } { { "sreg.vhd" "REG_BITS\[6\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[6\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[6\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[6\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[6\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353573 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[5\] leds\[5\] " "Net \"leds\[5\]\", which fans out to \"leds\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[5\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[5\]\"" {  } { { "sreg.vhd" "REG_BITS\[5\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[5\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[5\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[5\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[5\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353573 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[4\] leds\[4\] " "Net \"leds\[4\]\", which fans out to \"leds\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[4\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[4\]\"" {  } { { "sreg.vhd" "REG_BITS\[4\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[4\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[4\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[4\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[4\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[3\] leds\[3\] " "Net \"leds\[3\]\", which fans out to \"leds\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[3\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[3\]\"" {  } { { "sreg.vhd" "REG_BITS\[3\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[3\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[3\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[3\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[3\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[2\] leds\[2\] " "Net \"leds\[2\]\", which fans out to \"leds\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[2\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[2\]\"" {  } { { "sreg.vhd" "REG_BITS\[2\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[2\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[2\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[2\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[2\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[1\] leds\[1\] " "Net \"leds\[1\]\", which fans out to \"leds\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[1\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[1\]\"" {  } { { "sreg.vhd" "REG_BITS\[1\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[1\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[1\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[1\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[1\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[0\] leds\[0\] " "Net \"leds\[0\]\", which fans out to \"leds\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[0\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[0\]\"" {  } { { "sreg.vhd" "REG_BITS\[0\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[0\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[0\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[0\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[0\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648044353683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 23 10:05:53 2022 " "Processing ended: Wed Mar 23 10:05:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648044353683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648044353683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648044353683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1648044340998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648044340998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 10:05:40 2022 " "Processing started: Wed Mar 23 10:05:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648044340998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1648044340998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1648044340998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1648044341310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-decode_function1 " "Found design unit 1: SevenSegment-decode_function1" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/SevenSegment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/SevenSegment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-logic_4bit_counter " "Found design unit 1: U_D_Bin_Counter4bit-logic_4bit_counter" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1648044353495 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xreg LogicalStep_Lab4_top.vhd(14) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(14): used implicit default value for signal \"xreg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yreg LogicalStep_Lab4_top.vhd(14) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(14): used implicit default value for signal \"yreg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xPOS LogicalStep_Lab4_top.vhd(15) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(15): used implicit default value for signal \"xPOS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yPOS LogicalStep_Lab4_top.vhd(15) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(15): used implicit default value for signal \"yPOS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_data LogicalStep_Lab4_top.vhd(17) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(17): used implicit default value for signal \"seg7_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char1 LogicalStep_Lab4_top.vhd(18) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(18): used implicit default value for signal \"seg7_char1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char2 LogicalStep_Lab4_top.vhd(19) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(19): used implicit default value for signal \"seg7_char2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 1 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_source.vhd 2 1 " "Using design file clock_source.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Source-rtl " "Found design unit 1: Clock_Source-rtl" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353511 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Source " "Found entity 1: Clock_Source" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Source Clock_Source:Clock_Selector " "Elaborating entity \"Clock_Source\" for hierarchy \"Clock_Source:Clock_Selector\"" {  } { { "LogicalStep_Lab4_top.vhd" "Clock_Selector" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_input clock_source.vhd(45) " "VHDL Process Statement warning at clock_source.vhd(45): signal \"clk_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz clock_source.vhd(47) " "VHDL Process Statement warning at clock_source.vhd(47): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:shift_register1 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:shift_register1\"" {  } { { "LogicalStep_Lab4_top.vhd" "shift_register1" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN sreg.vhd(25) " "VHDL Process Statement warning at sreg.vhd(25): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Bidir_shift_reg:shift_register1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg sreg.vhd(32) " "VHDL Process Statement warning at sreg.vhd(32): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Bidir_shift_reg:shift_register1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:Counter_4bit1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:Counter_4bit1\"" {  } { { "LogicalStep_Lab4_top.vhd" "Counter_4bit1" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter U_D_Bin_Counter4bit.vhd(41) " "VHDL Process Statement warning at U_D_Bin_Counter4bit.vhd(41): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:Counter_4bit1"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[7\] leds\[7\] " "Net \"leds\[7\]\", which fans out to \"leds\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[7\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[7\]\"" {  } { { "sreg.vhd" "REG_BITS\[7\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[7\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[7\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[7\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[7\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1648044353573 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[6\] leds\[6\] " "Net \"leds\[6\]\", which fans out to \"leds\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[6\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[6\]\"" {  } { { "sreg.vhd" "REG_BITS\[6\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[6\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[6\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[6\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[6\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1648044353573 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[5\] leds\[5\] " "Net \"leds\[5\]\", which fans out to \"leds\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[5\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[5\]\"" {  } { { "sreg.vhd" "REG_BITS\[5\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[5\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[5\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[5\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[5\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1648044353573 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[4\] leds\[4\] " "Net \"leds\[4\]\", which fans out to \"leds\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[4\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[4\]\"" {  } { { "sreg.vhd" "REG_BITS\[4\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[4\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[4\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[4\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[4\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[3\] leds\[3\] " "Net \"leds\[3\]\", which fans out to \"leds\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[3\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[3\]\"" {  } { { "sreg.vhd" "REG_BITS\[3\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[3\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[3\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[3\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[3\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[2\] leds\[2\] " "Net \"leds\[2\]\", which fans out to \"leds\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[2\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[2\]\"" {  } { { "sreg.vhd" "REG_BITS\[2\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[2\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[2\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[2\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[2\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[1\] leds\[1\] " "Net \"leds\[1\]\", which fans out to \"leds\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[1\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[1\]\"" {  } { { "sreg.vhd" "REG_BITS\[1\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[1\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[1\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[1\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[1\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[0\] leds\[0\] " "Net \"leds\[0\]\", which fans out to \"leds\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[0\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[0\]\"" {  } { { "sreg.vhd" "REG_BITS\[0\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[0\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[0\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[0\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[0\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 1 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648044353683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 23 10:05:53 2022 " "Processing ended: Wed Mar 23 10:05:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648044353683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648044353683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648044353683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1648044353683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648044340998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648044340998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 10:05:40 2022 " "Processing started: Wed Mar 23 10:05:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648044340998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044340998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044340998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648044341310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-decode_function1 " "Found design unit 1: SevenSegment-decode_function1" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/SevenSegment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/SevenSegment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-logic_4bit_counter " "Found design unit 1: U_D_Bin_Counter4bit-logic_4bit_counter" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648044353495 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xreg LogicalStep_Lab4_top.vhd(14) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(14): used implicit default value for signal \"xreg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yreg LogicalStep_Lab4_top.vhd(14) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(14): used implicit default value for signal \"yreg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xPOS LogicalStep_Lab4_top.vhd(15) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(15): used implicit default value for signal \"xPOS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yPOS LogicalStep_Lab4_top.vhd(15) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(15): used implicit default value for signal \"yPOS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_data LogicalStep_Lab4_top.vhd(17) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(17): used implicit default value for signal \"seg7_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char1 LogicalStep_Lab4_top.vhd(18) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(18): used implicit default value for signal \"seg7_char1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char2 LogicalStep_Lab4_top.vhd(19) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(19): used implicit default value for signal \"seg7_char2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648044353495 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_source.vhd 2 1 " "Using design file clock_source.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Source-rtl " "Found design unit 1: Clock_Source-rtl" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353511 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Source " "Found entity 1: Clock_Source" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648044353511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Source Clock_Source:Clock_Selector " "Elaborating entity \"Clock_Source\" for hierarchy \"Clock_Source:Clock_Selector\"" {  } { { "LogicalStep_Lab4_top.vhd" "Clock_Selector" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_input clock_source.vhd(45) " "VHDL Process Statement warning at clock_source.vhd(45): signal \"clk_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz clock_source.vhd(47) " "VHDL Process Statement warning at clock_source.vhd(47): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/clock_source.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:shift_register1 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:shift_register1\"" {  } { { "LogicalStep_Lab4_top.vhd" "shift_register1" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN sreg.vhd(25) " "VHDL Process Statement warning at sreg.vhd(25): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Bidir_shift_reg:shift_register1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg sreg.vhd(32) " "VHDL Process Statement warning at sreg.vhd(32): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sreg.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|Bidir_shift_reg:shift_register1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:Counter_4bit1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:Counter_4bit1\"" {  } { { "LogicalStep_Lab4_top.vhd" "Counter_4bit1" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter U_D_Bin_Counter4bit.vhd(41) " "VHDL Process Statement warning at U_D_Bin_Counter4bit.vhd(41): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648044353511 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:Counter_4bit1"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[7\] leds\[7\] " "Net \"leds\[7\]\", which fans out to \"leds\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[7\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[7\]\"" {  } { { "sreg.vhd" "REG_BITS\[7\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[7\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[7\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[7\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[7\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353573 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[6\] leds\[6\] " "Net \"leds\[6\]\", which fans out to \"leds\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[6\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[6\]\"" {  } { { "sreg.vhd" "REG_BITS\[6\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[6\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[6\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[6\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[6\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353573 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[5\] leds\[5\] " "Net \"leds\[5\]\", which fans out to \"leds\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[5\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[5\]\"" {  } { { "sreg.vhd" "REG_BITS\[5\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[5\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[5\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[5\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353573 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[5\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353573 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[4\] leds\[4\] " "Net \"leds\[4\]\", which fans out to \"leds\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[4\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[4\]\"" {  } { { "sreg.vhd" "REG_BITS\[4\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[4\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[4\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[4\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[4\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[3\] leds\[3\] " "Net \"leds\[3\]\", which fans out to \"leds\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[3\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[3\]\"" {  } { { "sreg.vhd" "REG_BITS\[3\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[3\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[3\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[3\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[3\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[2\] leds\[2\] " "Net \"leds\[2\]\", which fans out to \"leds\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[2\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[2\]\"" {  } { { "sreg.vhd" "REG_BITS\[2\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[2\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[2\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[2\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[2\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[1\] leds\[1\] " "Net \"leds\[1\]\", which fans out to \"leds\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[1\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[1\]\"" {  } { { "sreg.vhd" "REG_BITS\[1\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[1\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[1\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[1\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[1\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[0\] leds\[0\] " "Net \"leds\[0\]\", which fans out to \"leds\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Bidir_shift_reg:shift_register1\|REG_BITS\[0\] " "Net is fed by \"Bidir_shift_reg:shift_register1\|REG_BITS\[0\]\"" {  } { { "sreg.vhd" "REG_BITS\[0\]" { Text "C:/Users/abhadore/Downloads/Lab4/sreg.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[0\] " "Net is fed by \"U_D_Bin_Counter4bit:Counter_4bit1\|COUNTER_BITS\[0\]\"" {  } { { "U_D_Bin_Counter4bit.vhd" "COUNTER_BITS\[0\]" { Text "C:/Users/abhadore/Downloads/Lab4/U_D_Bin_Counter4bit.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1648044353589 ""}  } { { "LogicalStep_Lab4_top.vhd" "leds\[0\]" { Text "C:/Users/abhadore/Downloads/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1648044353589 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648044353683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 23 10:05:53 2022 " "Processing ended: Wed Mar 23 10:05:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648044353683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648044353683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648044353683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648044353683 ""}
