{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523330000722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523330000723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:13:20 2018 " "Processing started: Tue Apr 10 11:13:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523330000723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330000723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE4Gen2x8If128 -c DE4Gen2x8If128 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE4Gen2x8If128 -c DE4Gen2x8If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330000723 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1523330001781 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330001781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523330001882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523330001882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4Gen2x8If128 " "Found entity 1: DE4Gen2x8If128" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa_wrapper_de4 " "Found entity 1: riffa_wrapper_de4" {  } { { "../../riffa_wrapper_de4.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_ultrascale " "Found entity 1: txr_engine_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013322 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_ultrascale " "Found entity 2: txr_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013322 ""} { "Info" "ISGN_ENTITY_NAME" "3 txr_translation_layer " "Found entity 3: txr_translation_layer" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_classic " "Found entity 1: txr_engine_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013325 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_classic " "Found entity 2: txr_formatter_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_ultrascale " "Found entity 1: txc_engine_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013328 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_ultrascale " "Found entity 2: txc_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013328 ""} { "Info" "ISGN_ENTITY_NAME" "3 txc_translation_layer " "Found entity 3: txc_translation_layer" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_classic " "Found entity 1: txc_engine_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013330 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_classic " "Found entity 2: txc_formatter_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_writer " "Found entity 1: tx_port_writer" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_128 " "Found entity 1: tx_port_monitor_128" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_64 " "Found entity 1: tx_port_monitor_64" {  } { { "../../../../riffa_hdl/tx_port_monitor_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_32 " "Found entity 1: tx_port_monitor_32" {  } { { "../../../../riffa_hdl/tx_port_monitor_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013338 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_128.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_128.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_128 " "Found entity 1: tx_port_channel_gate_128" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013340 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_64.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_64.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_64 " "Found entity 1: tx_port_channel_gate_64" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013341 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_32.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_32.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_32 " "Found entity 1: tx_port_channel_gate_32" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013343 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_128.v(113) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_128.v(113)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_128 " "Found entity 1: tx_port_buffer_128" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013345 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_64.v(112) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_64.v(112)" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_64.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_64 " "Found entity 1: tx_port_buffer_64" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_64.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013346 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_32.v(85) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_32.v(85)" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_32.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_32 " "Found entity 1: tx_port_buffer_32" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_128 " "Found entity 1: tx_port_128" {  } { { "../../../../riffa_hdl/tx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_64 " "Found entity 1: tx_port_64" {  } { { "../../../../riffa_hdl/tx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_64.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_32 " "Found entity 1: tx_port_32" {  } { { "../../../../riffa_hdl/tx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013353 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../riffa_hdl/tx_multiplexer_all.v " "Can't analyze file -- file ../../../../riffa_hdl/tx_multiplexer_all.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523330013354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_128 " "Found entity 1: tx_multiplexer_128" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_64 " "Found entity 1: tx_multiplexer_64" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_64.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_32 " "Found entity 1: tx_multiplexer_32" {  } { { "../../../../riffa_hdl/tx_multiplexer_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer " "Found entity 1: tx_multiplexer" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_hdr_fifo " "Found entity 1: tx_hdr_fifo" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_ultrascale " "Found entity 1: tx_engine_ultrascale" {  } { { "../../../../riffa_hdl/tx_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_selector " "Found entity 1: tx_engine_selector" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_selector.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_classic " "Found entity 1: tx_engine_classic" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013374 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_mux " "Found entity 2: tx_mux" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013374 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_arbiter " "Found entity 3: tx_arbiter" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013374 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_phi " "Found entity 4: tx_phi" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine " "Found entity 1: tx_engine" {  } { { "../../../../riffa_hdl/tx_engine.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_shift " "Found entity 1: tx_data_shift" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_pipeline " "Found entity 1: tx_data_pipeline" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_fifo " "Found entity 1: tx_data_fifo" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013382 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_v2 " "Found entity 2: counter_v2" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_alignment_pipeline " "Found entity 1: tx_alignment_pipeline" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_xilinx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_xilinx.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_xilinx " "Found entity 1: translation_xilinx" {  } { { "../../../../riffa_hdl/translation_xilinx.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_xilinx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_altera " "Found entity 1: translation_altera" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_altera.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/syncff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/syncff.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncff " "Found entity 1: syncff" {  } { { "../../../../riffa_hdl/syncff.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/syncff.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../../../riffa_hdl/sync_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_requester " "Found entity 1: sg_list_requester" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_requester.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_128 " "Found entity 1: sg_list_reader_128" {  } { { "../../../../riffa_hdl/sg_list_reader_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_128.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_64 " "Found entity 1: sg_list_reader_64" {  } { { "../../../../riffa_hdl/sg_list_reader_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_64.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_32 " "Found entity 1: sg_list_reader_32" {  } { { "../../../../riffa_hdl/sg_list_reader_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_reader_32.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/scsdpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/scsdpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsdpram " "Found entity 1: scsdpram" {  } { { "../../../../riffa_hdl/scsdpram.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/scsdpram.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_ultrascale " "Found entity 1: rxr_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_classic " "Found entity 1: rxr_engine_classic" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_ultrascale " "Found entity 1: rxc_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxc_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_classic " "Found entity 1: rxc_engine_classic" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_requester_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_requester_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_requester_mux " "Found entity 1: rx_port_requester_mux" {  } { { "../../../../riffa_hdl/rx_port_requester_mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_requester_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_reader " "Found entity 1: rx_port_reader" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_channel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_channel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_channel_gate " "Found entity 1: rx_port_channel_gate" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_channel_gate.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013422 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(248)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013423 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(262)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013423 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(275)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_128 " "Found entity 1: rx_port_128" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013424 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(248)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013425 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(262)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013425 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(275)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_64 " "Found entity 1: rx_port_64" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013426 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(248)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013427 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(262)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013427 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(275)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_32 " "Found entity 1: rx_port_32" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_ultrascale " "Found entity 1: rx_engine_ultrascale" {  } { { "../../../../riffa_hdl/rx_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_classic " "Found entity 1: rx_engine_classic" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa " "Found entity 1: riffa" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_output " "Found entity 1: reorder_queue_output" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_output.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013441 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(311) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(311)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 311 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013442 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(328) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(328)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 328 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_input " "Found entity 1: reorder_queue_input" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013443 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(179) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(179)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013444 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(198) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(198)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 198 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013444 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(214) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(214)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue " "Found entity 1: reorder_queue" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_credit_flow_ctrl " "Found entity 1: recv_credit_flow_ctrl" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2clk_1w_1r " "Found entity 1: ram_2clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_2clk_1w_1r.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1clk_1w_1r " "Found entity 1: ram_1clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_1clk_1w_1r.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013457 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_pipeline " "Found entity 2: mem_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013457 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_pipeline " "Found entity 3: reg_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/one_hot_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/one_hot_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_mux " "Found entity 1: one_hot_mux" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/one_hot_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013459 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../riffa_hdl/ohtb.v " "Can't analyze file -- file ../../../../riffa_hdl/ohtb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523330013460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_to_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_to_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_to_mask " "Found entity 1: offset_to_mask" {  } { { "../../../../riffa_hdl/offset_to_mask.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_to_mask.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_flag_to_one_hot " "Found entity 1: offset_flag_to_one_hot" {  } { { "../../../../riffa_hdl/offset_flag_to_one_hot.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013463 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../../../riffa_hdl/mux.v " "Entity \"mux\" obtained from \"../../../../riffa_hdl/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1523330013466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013466 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_select " "Found entity 2: mux_select" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013466 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_shift " "Found entity 3: mux_shift" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../../riffa_hdl/interrupt_controller.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt_controller.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Found entity 1: interrupt" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_128 " "Found entity 1: fifo_packer_128" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_64 " "Found entity 1: fifo_packer_64" {  } { { "../../../../riffa_hdl/fifo_packer_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_32 " "Found entity 1: fifo_packer_32" {  } { { "../../../../riffa_hdl/fifo_packer_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo_packer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../../riffa_hdl/fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "../../../../riffa_hdl/ff.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 engine_layer " "Found entity 1: engine_layer" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../../../../riffa_hdl/demux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/demux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/cross_domain_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/cross_domain_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cross_domain_signal " "Found entity 1: cross_domain_signal" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/cross_domain_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/chnl_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/chnl_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 chnl_tester " "Found entity 1: chnl_tester" {  } { { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/chnl_tester.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_128 " "Found entity 1: channel_128" {  } { { "../../../../riffa_hdl/channel_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_64 " "Found entity 1: channel_64" {  } { { "../../../../riffa_hdl/channel_64.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_32 " "Found entity 1: channel_32" {  } { { "../../../../riffa_hdl/channel_32.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "../../../../riffa_hdl/channel.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo_fwft.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo_fwft.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_fwft " "Found entity 1: async_fifo_fwft" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo_fwft.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013501 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_cmp " "Found entity 2: async_cmp" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013501 ""} { "Info" "ISGN_ENTITY_NAME" "3 rd_ptr_empty " "Found entity 3: rd_ptr_empty" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013501 ""} { "Info" "ISGN_ENTITY_NAME" "4 wr_ptr_full " "Found entity 4: wr_ptr_full" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_controller " "Found entity 1: reset_controller" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_extender " "Found entity 1: reset_extender" {  } { { "../../../../riffa_hdl/reset_extender.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_extender.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTGXPCIeGen2x8_alt_dprio_2vj " "Found entity 1: ALTGXPCIeGen2x8_alt_dprio_2vj" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013543 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTGXPCIeGen2x8_mux_46a " "Found entity 2: ALTGXPCIeGen2x8_mux_46a" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013543 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv " "Found entity 3: ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013543 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALTGXPCIeGen2x8 " "Found entity 4: ALTGXPCIeGen2x8" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL50I50O125O250O " "Found entity 1: ALTPLL50I50O125O250O" {  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen2x8If128 " "Found entity 1: PCIeGen2x8If128" {  } { { "../ip/PCIeGen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen2x8If128_core " "Found entity 1: PCIeGen2x8If128_core" {  } { { "../ip/PCIeGen2x8If128_core.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013552 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL Implicit Net warning at tx_engine_classic.v(179): created implicit net for \"wDoneEngRst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rRst rxr_engine_ultrascale.v(384) " "Verilog HDL Implicit Net warning at rxr_engine_ultrascale.v(384): created implicit net for \"rRst\"" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wPendingRst riffa.v(425) " "Verilog HDL Implicit Net warning at riffa.v(425): created implicit net for \"wPendingRst\"" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 425 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE4Gen2x8If128 " "Elaborating entity \"DE4Gen2x8If128\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523330013725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE4Gen2x8If128.v(156) " "Verilog HDL assignment warning at DE4Gen2x8If128.v(156): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330013728 "|DE4Gen2x8If128"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DE4Gen2x8If128.v(70) " "Output port \"LED\" at DE4Gen2x8If128.v(70) has no driver" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523330013740 "|DE4Gen2x8If128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL50I50O125O250O ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst " "Elaborating entity \"ALTPLL50I50O125O250O\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\"" {  } { { "../hdl/DE4Gen2x8If128.v" "ALTPLL50I50O125O250O_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\"" {  } { { "../ip/ALTPLL50I50O125O250O.v" "altpll_component" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\"" {  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component " "Instantiated megafunction \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL50I50O125O250O " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL50I50O125O250O\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330013846 ""}  } { { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330013846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ALTPLL50I50O125O250O_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ALTPLL50I50O125O250O_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL50I50O125O250O_altpll " "Found entity 1: ALTPLL50I50O125O250O_altpll" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330013887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330013887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL50I50O125O250O_altpll ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated " "Elaborating entity \"ALTPLL50I50O125O250O_altpll\" for hierarchy \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen2x8 ALTGXPCIeGen2x8:altgx_inst " "Elaborating entity \"ALTGXPCIeGen2x8\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\"" {  } { { "../hdl/DE4Gen2x8If128.v" "altgx_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component " "Elaborating entity \"ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborating entity \"alt_cal\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "calibration" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330013942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 3 " "Parameter \"channel_address_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 8 " "Parameter \"number_of_channels\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_model_mode FALSE " "Parameter \"sim_model_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal " "Parameter \"lpm_type\" = \"alt_cal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014045 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330014045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\"" {  } { { "alt_cal.v" "alt_cal_mux_gen.testbus_mux" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014054 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\", which is child of megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } } { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_foc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_foc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_foc " "Found entity 1: mux_foc" {  } { { "db/mux_foc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330014094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330014094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_foc ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated " "Elaborating entity \"mux_foc\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal.v" "pd0_det" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014100 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } } { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen2x8_alt_dprio_2vj ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio " "Elaborating entity \"ALTGXPCIeGen2x8_alt_dprio_2vj\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "dprio" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "pre_amble_cmpr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014151 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330014151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b0e " "Found entity 1: cmpr_b0e" {  } { { "db/cmpr_b0e.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_b0e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330014187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330014187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b0e ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_b0e:auto_generated " "Elaborating entity \"cmpr_b0e\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_b0e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "rd_data_output_cmpr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014198 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330014198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n3e " "Found entity 1: cmpr_n3e" {  } { { "db/cmpr_n3e.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_n3e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330014234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330014234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n3e ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_n3e:auto_generated " "Elaborating entity \"cmpr_n3e\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_n3e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "state_mc_cmpr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 276 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014244 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 276 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330014244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1md " "Found entity 1: cmpr_1md" {  } { { "db/cmpr_1md.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_1md.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330014280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330014280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1md ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_1md:auto_generated " "Elaborating entity \"cmpr_1md\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_1md:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "state_mc_counter" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 304 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014306 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 304 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330014306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_52h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_52h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_52h " "Found entity 1: cntr_52h" {  } { { "db/cntr_52h.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_52h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330014343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330014343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_52h ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\|cntr_52h:auto_generated " "Elaborating entity \"cntr_52h\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_counter:state_mc_counter\|cntr_52h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode " "Elaborating entity \"lpm_decode\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "state_mc_decode" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode " "Elaborated megafunction instantiation \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode " "Instantiated megafunction \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330014361 ""}  } { { "../ip/ALTGXPCIeGen2x8.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330014361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b8f " "Found entity 1: decode_b8f" {  } { { "db/decode_b8f.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/decode_b8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330014398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330014398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b8f ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\|decode_b8f:auto_generated " "Elaborating entity \"decode_b8f\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio\|lpm_decode:state_mc_decode\|decode_b8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGXPCIeGen2x8_mux_46a ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_mux_46a:dprioout_mux " "Elaborating entity \"ALTGXPCIeGen2x8_mux_46a\" for hierarchy \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|ALTGXPCIeGen2x8_mux_46a:dprioout_mux\"" {  } { { "../ip/ALTGXPCIeGen2x8.v" "dprioout_mux" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTGXPCIeGen2x8.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen2x8If128 PCIeGen2x8If128:pcie_inst " "Elaborating entity \"PCIeGen2x8If128\" for hierarchy \"PCIeGen2x8If128:pcie_inst\"" {  } { { "../hdl/DE4Gen2x8If128.v" "pcie_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014420 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v 2 2 " "Using design file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCIeGen2x8If128_serdes_alt4gxb_9uoa " "Found entity 1: PCIeGen2x8If128_serdes_alt4gxb_9uoa" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330014520 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCIeGen2x8If128_serdes " "Found entity 2: PCIeGen2x8If128_serdes" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 7103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330014520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523330014520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen2x8If128_serdes PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes " "Elaborating entity \"PCIeGen2x8If128_serdes\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\"" {  } { { "../ip/PCIeGen2x8If128.v" "serdes" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen2x8If128_serdes_alt4gxb_9uoa PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component " "Elaborating entity \"PCIeGen2x8If128_serdes_alt4gxb_9uoa\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\"" {  } { { "PCIeGen2x8If128_serdes.v" "PCIeGen2x8If128_serdes_alt4gxb_9uoa_component" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 7271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330014554 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect PCIeGen2x8If128_serdes.v(116) " "Output port \"rx_patterndetect\" at PCIeGen2x8If128_serdes.v(116) has no driver" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523330015005 "|DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus PCIeGen2x8If128_serdes.v(119) " "Output port \"rx_syncstatus\" at PCIeGen2x8If128_serdes.v(119) has no driver" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523330015005 "|DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v 1 1 " "Using design file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "altpcie_rs_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330019283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523330019283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\"" {  } { { "../ip/PCIeGen2x8If128.v" "rs_serdes" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330019286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIeGen2x8If128_core PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper " "Elaborating entity \"PCIeGen2x8If128_core\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\"" {  } { { "../ip/PCIeGen2x8If128.v" "wrapper" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330019318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b " "Found entity 1: altpcie_hip_pipen1b" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330019763 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330019763 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330019763 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330019763 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_pcie_reconfig_bridge " "Found entity 5: altpcie_pcie_reconfig_bridge" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330019763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330019763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst " "Elaborating entity \"altpcie_hip_pipen1b\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\"" {  } { { "../ip/PCIeGen2x8If128_core.v" "altpcie_hip_pipen1b_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330019818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_pcie_reconfig_bridge0" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330019978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "altpcie_hip_pipen1b.v" "txcred_patch0" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_tl_cfg_pipe_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa_wrapper_de4 riffa_wrapper_de4:riffa " "Elaborating entity \"riffa_wrapper_de4\" for hierarchy \"riffa_wrapper_de4:riffa\"" {  } { { "../hdl/DE4Gen2x8If128.v" "riffa" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_altera riffa_wrapper_de4:riffa\|translation_altera:trans " "Elaborating entity \"translation_altera\" for hierarchy \"riffa_wrapper_de4:riffa\|translation_altera:trans\"" {  } { { "../../riffa_wrapper_de4.v" "trans" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020262 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RX_TLP_BAR_DECODE translation_altera.v(95) " "Output port \"RX_TLP_BAR_DECODE\" at translation_altera.v(95) has no driver" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/translation_altera.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523330020271 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|translation_altera:trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_layer riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst " "Elaborating entity \"engine_layer\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\"" {  } { { "../../riffa_wrapper_de4.v" "engine_layer_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020287 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_START_OFFSET\[3..2\] engine_layer.v(81) " "Output port \"TX_TLP_START_OFFSET\[3..2\]\" at engine_layer.v(81) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523330020325 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_END_OFFSET\[3..2\] engine_layer.v(83) " "Output port \"TX_TLP_END_OFFSET\[3..2\]\" at engine_layer.v(83) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523330020325 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst " "Elaborating entity \"rx_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "rx_engine_classic_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "data_shiftreg_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "sop_shiftreg_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020459 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "eoff_shiftreg_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020464 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxr_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst " "Elaborating entity \"rxr_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxr_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020468 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_wEndFlag rxr_engine_classic.v(146) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(146): object \"_wEndFlag\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523330020471 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRxrDataReady rxr_engine_classic.v(163) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(163): object \"wRxrDataReady\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523330020471 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 rxr_engine_classic.v(192) " "Verilog HDL assignment warning at rxr_engine_classic.v(192): truncated value with size 10 to match size of target (2)" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020472 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_to_mask riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef " "Elaborating entity \"offset_to_mask\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "o2m_ef" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_enable" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020500 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_pipeline" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_DW0_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_4DWH_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_4DWH_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_4DWH_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020516 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_type_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020518 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_length_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020521 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "addr_DW0_bit_2_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020525 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "output_pipeline" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxc_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst " "Elaborating entity \"rxc_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxc_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 rxc_engine_classic.v(168) " "Verilog HDL assignment warning at rxc_engine_classic.v(168): truncated value with size 10 to match size of target (2)" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020554 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_DW0_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_type_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020581 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_length_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020584 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_address_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (7)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020587 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "output_pipeline" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst " "Elaborating entity \"tx_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "tx_engine_classic_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020612 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL or VHDL warning at tx_engine_classic.v(179): object \"wDoneEngRst\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523330020619 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst " "Elaborating entity \"txc_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txc_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_formatter_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst " "Elaborating entity \"txc_formatter_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_formatter_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txc_engine_classic.v(298) " "Verilog HDL assignment warning at txc_engine_classic.v(298): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020689 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txc_engine_classic.v(299) " "Verilog HDL assignment warning at txc_engine_classic.v(299): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020689 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "input_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "output_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst " "Elaborating entity \"tx_engine\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txc_engine_classic.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst " "Elaborating entity \"tx_data_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_data_pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_shift riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst " "Elaborating entity \"tx_data_shift\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "tx_shift_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_data_shift.v(152) " "Verilog HDL assignment warning at tx_data_shift.v(152): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020789 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "output_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "em_rotate_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftL rotate.v(59) " "Verilog HDL or VHDL warning at rotate.v(59): object \"wShiftL\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523330020827 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_flag_to_one_hot riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst " "Elaborating entity \"offset_flag_to_one_hot\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "ef_onehot_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_ " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_rotates\[0\].select_rotate_inst_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftR rotate.v(58) " "Verilog HDL or VHDL warning at rotate.v(58): object \"wShiftR\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rotate.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523330020835 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot_mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_ " "Elaborating entity \"one_hot_mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_multiplexers\[0\].mux_inst_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_shift.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020841 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "one_hot_mux.v(78) " "Verilog HDL Case Statement information at one_hot_mux.v(78): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/one_hot_mux.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1523330020843 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst " "Elaborating entity \"tx_data_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "txdf_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_pipeline.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdTxDataPacketValid tx_data_fifo.v(115) " "Verilog HDL or VHDL warning at tx_data_fifo.v(115): object \"wRdTxDataPacketValid\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523330020856 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_v2 riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst " "Elaborating entity \"counter_v2\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_ctr_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(314) " "Verilog HDL assignment warning at tx_data_fifo.v(314): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020876 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(316) " "Verilog HDL assignment warning at tx_data_fifo.v(316): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020876 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(318) " "Verilog HDL assignment warning at tx_data_fifo.v(318): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330020877 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].input_pipeline_inst_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_ " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].fifo_inst_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst\"" {  } { { "../../../../riffa_hdl/fifo.v" "shiftreg_wr_delay_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rDataShift shiftreg.v(63) " "Verilog HDL or VHDL warning at shiftreg.v(63): object \"rDataShift\" assigned a value but never read" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523330020922 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_valid_reg" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_data_fifo.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_hdr_fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst " "Elaborating entity \"tx_hdr_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "txhf_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "input_pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330020993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "fifo_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_alignment_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst " "Elaborating entity \"tx_alignment_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_alignment_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tx_alignment_pipeline.v(212) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(212): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021061 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tx_alignment_pipeline.v(250) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(250): truncated value with size 32 to match size of target (3)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021066 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021081 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021082 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021082 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wSchedule " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wSchedule\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1523330021099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "compute_reg" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "select_reg" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "satctr_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021156 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021164 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_data_input_regs\[0\].data_register_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_ " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_packet_format_multiplexers\[0\].dw_mux_" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "output_register_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_engine_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst " "Elaborating entity \"txr_engine_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_engine_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_formatter_classic riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst " "Elaborating entity \"txr_formatter_classic\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst\"" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "txr_formatter_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txr_engine_classic.v(303) " "Verilog HDL assignment warning at txr_engine_classic.v(303): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021269 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txr_engine_classic.v(304) " "Verilog HDL assignment warning at txr_engine_classic.v(304): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/txr_engine_classic.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021269 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst " "Elaborating entity \"tx_mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_mux_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_capture_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_arbiter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst " "Elaborating entity \"tx_arbiter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_arbiter_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(728) " "Verilog HDL assignment warning at tx_engine_classic.v(728): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021455 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(765) " "Verilog HDL assignment warning at tx_engine_classic.v(765): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021455 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_phi riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst " "Elaborating entity \"tx_phi\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_phi_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "mux_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rst_shiftreg" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021496 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_controller riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst " "Elaborating entity \"reset_controller\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rc_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021501 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reset_controller.v(101) " "Verilog HDL Case Statement information at reset_controller.v(101): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1523330021503 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_controller.v" "rst_counter" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_controller.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021508 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa riffa_wrapper_de4:riffa\|riffa:riffa_inst " "Elaborating entity \"riffa\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\"" {  } { { "../../riffa_wrapper_de4.v" "riffa_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 riffa.v(290) " "Verilog HDL assignment warning at riffa.v(290): truncated value with size 56 to match size of target (32)" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021523 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\"" {  } { { "../../../../riffa_hdl/riffa.v" "txc_meta_hold" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_extender riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst " "Elaborating entity \"reset_extender\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reset_extender_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_extender.v" "rst_counter" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reset_extender.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021610 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue " "Elaborating entity \"reorder_queue\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\"" {  } { { "../../../../riffa_hdl/riffa.v" "reorderQueue" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "rams\[0\].ram" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "pktRam" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "mapRam" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_input riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input " "Elaborating entity \"reorder_queue_input\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_input" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 reorder_queue_input.v(149) " "Verilog HDL assignment warning at reorder_queue_input.v(149): truncated value with size 32 to match size of target (3)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021692 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(205) " "Verilog HDL assignment warning at reorder_queue_input.v(205): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021696 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(235) " "Verilog HDL assignment warning at reorder_queue_input.v(235): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021697 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "countRam" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "posRam" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_output riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output " "Elaborating entity \"reorder_queue_output\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_output" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst " "Elaborating entity \"registers\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reg_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdMemory registers.v(162) " "Verilog HDL or VHDL warning at registers.v(162): object \"wRdMemory\" assigned a value but never read" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523330021834 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 registers.v(235) " "Verilog HDL assignment warning at registers.v(235): truncated value with size 64 to match size of target (32)" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330021843 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registers.v(237) " "Verilog HDL or VHDL warning at the registers.v(237): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 237 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1523330021844 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[31..16\] 0 registers.v(160) " "Net \"__wRdMemory\[31..16\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021928 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[7..0\] 0 registers.v(160) " "Net \"__wRdMemory\[7..0\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523330021928 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\"" {  } { { "../../../../riffa_hdl/registers.v" "rxr_input_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "field_demux" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "tx_len_ready_demux" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330021999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "chnl_output_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "txc_output_register" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/registers.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_credit_flow_ctrl riffa_wrapper_de4:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc " "Elaborating entity \"recv_credit_flow_ctrl\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc\"" {  } { { "../../../../riffa_hdl/riffa.v" "rc_fc" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 recv_credit_flow_ctrl.v(81) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(81): truncated value with size 13 to match size of target (8)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330022051 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 recv_credit_flow_ctrl.v(82) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(82): truncated value with size 13 to match size of target (12)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330022051 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr " "Elaborating entity \"interrupt\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr\"" {  } { { "../../../../riffa_hdl/riffa.v" "intr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr " "Elaborating entity \"interrupt_controller\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr\"" {  } { { "../../../../riffa_hdl/interrupt.v" "intrCtlr" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/interrupt.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst " "Elaborating entity \"tx_multiplexer\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "tx_mux_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "req_ack_fifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst " "Elaborating entity \"tx_multiplexer_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "tx_mux_128_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wCountChnlShiftDW tx_multiplexer_128.v(129) " "Verilog HDL or VHDL warning at tx_multiplexer_128.v(129): object \"wCountChnlShiftDW\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523330022113 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tx_multiplexer_128.v(129) " "Verilog HDL assignment warning at tx_multiplexer_128.v(129): truncated value with size 32 to match size of target (12)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330022114 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_multiplexer_128.v(251) " "Verilog HDL Case Statement information at tx_multiplexer_128.v(251): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 251 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1523330022133 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_multiplexer_128.v(399) " "Verilog HDL assignment warning at tx_multiplexer_128.v(399): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330022139 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_multiplexer_128.v(405) " "Verilog HDL assignment warning at tx_multiplexer_128.v(405): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330022139 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_selector riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|tx_engine_selector:selRd " "Elaborating entity \"tx_engine_selector\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|tx_engine_selector:selRd\"" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "selRd" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel " "Elaborating entity \"channel\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\"" {  } { { "../../../../riffa_hdl/riffa.v" "channels\[0\].channel" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/riffa.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel " "Elaborating entity \"channel_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\"" {  } { { "../../../../riffa_hdl/channel.v" "channel" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort " "Elaborating entity \"rx_port_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\"" {  } { { "../../../../riffa_hdl/channel_128.v" "rxPort" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_packer_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker " "Elaborating entity \"fifo_packer_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "mainFifoPacker" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo_fwft riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo " "Elaborating entity \"async_fifo_fwft\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "mainFifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "fifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo_fwft.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgRxFifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_requester riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_requester:sgRxReq " "Elaborating entity \"sg_list_requester\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_requester:sgRxReq\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgRxReq" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022686 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sg_list_requester.v(197) " "Verilog HDL Case Statement information at sg_list_requester.v(197): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sg_list_requester.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1523330022693 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_requester_mux riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_requester_mux:requesterMux " "Elaborating entity \"rx_port_requester_mux\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_requester_mux:requesterMux\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "requesterMux" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_reader_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_reader_128:sgListReader " "Elaborating entity \"sg_list_reader_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_reader_128:sgListReader\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgListReader" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_reader riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_reader:reader " "Elaborating entity \"rx_port_reader\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_reader:reader\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "reader" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022755 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(238) " "Verilog HDL Case Statement information at rx_port_reader.v(238): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1523330022762 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(348) " "Verilog HDL Case Statement information at rx_port_reader.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1523330022766 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_channel_gate riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate " "Elaborating entity \"rx_port_channel_gate\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "gate" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_domain_signal riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig " "Elaborating entity \"cross_domain_signal\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\"" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "rxSig" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_channel_gate.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncff riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB " "Elaborating entity \"syncff\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\"" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "sigAtoB" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/cross_domain_signal.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF " "Elaborating entity \"ff\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF\"" {  } { { "../../../../riffa_hdl/syncff.v" "syncFF" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/syncff.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort " "Elaborating entity \"tx_port_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\"" {  } { { "../../../../riffa_hdl/channel_128.v" "txPort" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/channel_128.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_channel_gate_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate " "Elaborating entity \"tx_port_channel_gate_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "gate" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "fifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_monitor_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_monitor_128:monitor " "Elaborating entity \"tx_port_monitor_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_monitor_128:monitor\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "monitor" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022953 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_monitor_128.v(138) " "Verilog HDL Case Statement information at tx_port_monitor_128.v(138): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_monitor_128.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1523330022957 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_buffer_128 riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer " "Elaborating entity \"tx_port_buffer_128\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "buffer" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330022973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_port_buffer_128.v(198) " "Verilog HDL assignment warning at tx_port_buffer_128.v(198): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330022985 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "fifo" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330023014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330023034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_writer riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer " "Elaborating entity \"tx_port_writer\" for hierarchy \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "writer" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_128.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330023096 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(217) " "Verilog HDL Case Statement information at tx_port_writer.v(217): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" 217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1523330023102 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tx_port_writer.v(279) " "Verilog HDL assignment warning at tx_port_writer.v(279): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523330023107 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(348) " "Verilog HDL Case Statement information at tx_port_writer.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1523330023111 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chnl_tester chnl_tester:test_channels\[0\].chnl_tester_i " "Elaborating entity \"chnl_tester\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\"" {  } { { "../hdl/DE4Gen2x8If128.v" "test_channels\[0\].chnl_tester_i" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330023163 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "VALUE pktctr_inst 15 16 " "Port \"VALUE\" on the entity instantiation of \"pktctr_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1523330028300 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET len_mask 32 2 " "Port \"OFFSET\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1523330028321 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE len_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1523330028322 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE packet_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"packet_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "packet_mask" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 278 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1523330028322 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "TxsAddress_i altpcie_hip_pipen1b_inst 17 21 " "Port \"TxsAddress_i\" on the entity instantiation of \"altpcie_hip_pipen1b_inst\" is connected to a signal of width 17. The formal width of the signal in the module is 21.  The extra bits will be driven by GND." {  } { { "../ip/PCIeGen2x8If128_core.v" "altpcie_hip_pipen1b_inst" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_core.v" 883 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1523330028636 "|DE4Gen2x8If128|PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5q84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5q84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5q84 " "Found entity 1: altsyncram_5q84" {  } { { "db/altsyncram_5q84.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_5q84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330036993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330036993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_spc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_spc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_spc " "Found entity 1: mux_spc" {  } { { "db/mux_spc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_spc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330038026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330038026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_asf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_asf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_asf " "Found entity 1: decode_asf" {  } { { "db/decode_asf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/decode_asf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330038074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330038074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330038153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330038153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4fc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4fc " "Found entity 1: cmpr_4fc" {  } { { "db/cmpr_4fc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_4fc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330038192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330038192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330038241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330038241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdi " "Found entity 1: cntr_gdi" {  } { { "db/cntr_gdi.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_gdi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330038342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330038342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_odc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_odc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_odc " "Found entity 1: cmpr_odc" {  } { { "db/cmpr_odc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_odc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330038380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330038380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vvi " "Found entity 1: cntr_vvi" {  } { { "db/cntr_vvi.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_vvi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330038431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330038431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kdc " "Found entity 1: cmpr_kdc" {  } { { "db/cmpr_kdc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_kdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330038485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330038485 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330040436 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1523330040830 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.10.11:14:06 Progress: Loading slde9a1a10e/alt_sld_fab_wrapper_hw.tcl " "2018.04.10.11:14:06 Progress: Loading slde9a1a10e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330046066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330048770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330048983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330050044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330050196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330050361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330050522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330050528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330050528 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1523330052248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde9a1a10e/alt_sld_fab.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330052554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330052554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330052678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330052678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330052680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330052680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330052781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330052781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330052900 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330052900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330052900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ip/slde9a1a10e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330053012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330053012 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1523330059131 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1523330059131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330065880 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 129 " "Parameter WIDTH_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 129 " "Parameter WIDTH_B set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 123 " "Parameter WIDTH_A set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 123 " "Parameter WIDTH_B set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 62 " "Parameter WIDTH_A set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 62 " "Parameter WIDTH_B set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 94 " "Parameter WIDTH_A set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 94 " "Parameter WIDTH_B set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 94 " "Parameter WIDTH_A set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 94 " "Parameter WIDTH_B set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|rPackedFlushed_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|rPackedFlushed_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 130 " "Parameter WIDTH set to 130" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 128 " "Parameter WIDTH set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|rValid_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|rValid_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 65 " "Parameter WIDTH set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1523330076044 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1523330076044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 129 " "Parameter \"WIDTH_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 129 " "Parameter \"WIDTH_B\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076087 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msq1 " "Found entity 1: altsyncram_msq1" {  } { { "db/altsyncram_msq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_msq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330076159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330076159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076274 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sq1 " "Found entity 1: altsyncram_2sq1" {  } { { "db/altsyncram_2sq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_2sq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330076332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330076332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076357 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8r1 " "Found entity 1: altsyncram_e8r1" {  } { { "db/altsyncram_e8r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_e8r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330076421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330076421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076508 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8pq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8pq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8pq1 " "Found entity 1: altsyncram_8pq1" {  } { { "db/altsyncram_8pq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_8pq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330076547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330076547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076566 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ist1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ist1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ist1 " "Found entity 1: altsyncram_ist1" {  } { { "db/altsyncram_ist1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_ist1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330076610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330076610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076669 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 123 " "Parameter \"WIDTH_A\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 123 " "Parameter \"WIDTH_B\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076688 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6st1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6st1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6st1 " "Found entity 1: altsyncram_6st1" {  } { { "db/altsyncram_6st1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_6st1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330076752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330076752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 62 " "Parameter \"WIDTH_A\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 62 " "Parameter \"WIDTH_B\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apt1 " "Found entity 1: altsyncram_apt1" {  } { { "db/altsyncram_apt1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_apt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330076879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330076879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076925 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qlt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qlt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qlt1 " "Found entity 1: altsyncram_qlt1" {  } { { "db/altsyncram_qlt1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_qlt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330076965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330076965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330076982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330076982 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330076982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpq1 " "Found entity 1: altsyncram_cpq1" {  } { { "db/altsyncram_cpq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_cpq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330077022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330077022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330077058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 94 " "Parameter \"WIDTH_A\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 94 " "Parameter \"WIDTH_B\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077059 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330077059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5r1 " "Found entity 1: altsyncram_i5r1" {  } { { "db/altsyncram_i5r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_i5r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330077155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330077155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330077271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077271 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330077271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_25r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_25r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_25r1 " "Found entity 1: altsyncram_25r1" {  } { { "db/altsyncram_25r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_25r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330077320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330077320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330077398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077398 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330077398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03r1 " "Found entity 1: altsyncram_03r1" {  } { { "db/altsyncram_03r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_03r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330077484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330077484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330077568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077569 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330077569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sq1 " "Found entity 1: altsyncram_0sq1" {  } { { "db/altsyncram_0sq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_0sq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330077610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330077610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330077732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 130 " "Parameter \"WIDTH\" = \"130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330077732 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330077732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n4v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n4v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n4v " "Found entity 1: shift_taps_n4v" {  } { { "db/shift_taps_n4v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_n4v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330077768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330077768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2a1 " "Found entity 1: altsyncram_u2a1" {  } { { "db/altsyncram_u2a1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_u2a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330077838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330077838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6mf " "Found entity 1: cntr_6mf" {  } { { "db/cntr_6mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_6mf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330077943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330077943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330077981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330077981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330078057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 128 " "Parameter \"WIDTH\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078057 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330078057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s4v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s4v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s4v " "Found entity 1: shift_taps_s4v" {  } { { "db/shift_taps_s4v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_s4v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63a1 " "Found entity 1: altsyncram_63a1" {  } { { "db/altsyncram_63a1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_63a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3mf " "Found entity 1: cntr_3mf" {  } { { "db/cntr_3mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_3mf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_ldc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0 " "Elaborated megafunction instantiation \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330078375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0 " "Instantiated megafunction \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078375 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330078375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_sfv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_sfv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_sfv " "Found entity 1: shift_taps_sfv" {  } { { "db/shift_taps_sfv.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_sfv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hc1 " "Found entity 1: altsyncram_0hc1" {  } { { "db/altsyncram_0hc1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_0hc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4mf " "Found entity 1: cntr_4mf" {  } { { "db/cntr_4mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_4mf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o5h " "Found entity 1: cntr_o5h" {  } { { "db/cntr_o5h.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_o5h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rValid_rtl_0 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rValid_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330078606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rValid_rtl_0 " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rValid_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 65 " "Parameter \"WIDTH\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330078606 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523330078606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c3v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c3v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c3v " "Found entity 1: shift_taps_c3v" {  } { { "db/shift_taps_c3v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_c3v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60a1 " "Found entity 1: altsyncram_60a1" {  } { { "db/altsyncram_60a1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_60a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523330078694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330078694 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523330088667 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 54 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1523330089638 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1523330089638 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523330117060 "|DE4Gen2x8If128|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523330117060 "|DE4Gen2x8If128|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523330117060 "|DE4Gen2x8If128|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523330117060 "|DE4Gen2x8If128|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523330117060 "|DE4Gen2x8If128|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523330117060 "|DE4Gen2x8If128|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523330117060 "|DE4Gen2x8If128|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523330117060 "|DE4Gen2x8If128|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523330117060 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "184 " "184 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523330157401 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 196 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1523330159423 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330159580 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1523330163145 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 36 clocks " "Found 36 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0_clk " "  20.000 alt_cal_edge_detect_ff0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0q_clk " "  20.000 alt_cal_edge_detect_ff0q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1_clk " "  20.000 alt_cal_edge_detect_ff1_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1q_clk " "  20.000 alt_cal_edge_detect_ff1q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       clk125 " "   8.000       clk125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSCILLATOR_CLK " "  20.000 OSCILLATOR_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " "   2.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330163146 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330163146 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330166309 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 374 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 374 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330207475 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330207496 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 213 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 213 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330221486 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330221487 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330235671 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330235691 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330249343 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:30 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:30" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330249392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330255844 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330259288 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330263234 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330264292 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330264307 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330265326 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330265327 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330266378 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330266393 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330267413 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330267441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330268893 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330269347 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330270083 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330270318 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330270320 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330270906 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330270907 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330271147 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330271150 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1523330271741 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330271741 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 1819 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 1819 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1523330279073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "52 0 1 0 0 " "Adding 52 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523330281306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523330281306 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK3 " "No output dependent on input pin \"OSC_50_BANK3\"" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523330285179 "|DE4Gen2x8If128|OSC_50_BANK3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK4 " "No output dependent on input pin \"OSC_50_BANK4\"" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523330285179 "|DE4Gen2x8If128|OSC_50_BANK4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK5 " "No output dependent on input pin \"OSC_50_BANK5\"" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523330285179 "|DE4Gen2x8If128|OSC_50_BANK5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_BANK6 " "No output dependent on input pin \"OSC_50_BANK6\"" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523330285179 "|DE4Gen2x8If128|OSC_50_BANK6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523330285179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26716 " "Implemented 26716 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523330285257 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523330285257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24305 " "Implemented 24305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523330285257 ""} { "Info" "ICUT_CUT_TM_RAMS" "2322 " "Implemented 2322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523330285257 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1523330285257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523330285257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1843 " "Peak virtual memory: 1843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523330285396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 11:18:05 2018 " "Processing ended: Tue Apr 10 11:18:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523330285396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:45 " "Elapsed time: 00:04:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523330285396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:21 " "Total CPU time (on all processors): 00:05:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523330285396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523330285396 ""}
