5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd block1.vcd -o block1.cdd -v block1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" block1.v 1 24 1
2 1 6 90009 2 1 100c 0 0 1 9 a
2 2 6 90009 5 29 100a 1 0 1 26 2
2 3 7 20006 2 3d 5002 0 0 1 26 2 foo
1 a 3 30005 1 0 0 0 1 25 102
1 b 4 830005 1 0 0 0 1 25 102
1 c 4 830008 1 0 0 0 1 25 1002
4 3 6 2 0
4 2 1 3 0
3 1 main.foo "main.foo" block1.v 7 10 1
2 4 8 80008 2 1 100c 0 0 1 9 a
2 5 8 30003 0 1 1410 0 0 1 9 b
2 6 8 30008 2 37 1e 4 5
2 7 9 80008 2 1 100c 0 0 1 9 a
2 8 9 70007 2 1b 100c 7 0 1 26 1102
2 9 9 30003 0 1 1410 0 0 1 9 c
2 10 9 30008 2 37 1e 8 9
4 10 0 0 0
4 6 11 10 10
3 1 main.$u0 "main.$u0" block1.v 0 22 1
