#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Oct 23 21:46:05 2015
# Process ID: 3303
# Log file: /home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.runs/MAT_Stream_1_synth_1/MAT_Stream_1.vds
# Journal file: /home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.runs/MAT_Stream_1_synth_1/vivado.jou
#-----------------------------------------------------------
source MAT_Stream_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/vivado-essentials/vivado-ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/parallels/source_code/ECE_527_MP/mp4/Mat_mult'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'MAT_Stream_1' generated file not found '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/MAT_Stream_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MAT_Stream_1' generated file not found '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/MAT_Stream_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MAT_Stream_1' generated file not found '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/MAT_Stream_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MAT_Stream_1' generated file not found '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/MAT_Stream_1_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MAT_Stream_1' generated file not found '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/MAT_Stream_1_funcsim.vhdl'. Please regenerate to continue.
Command: synth_design -top MAT_Stream_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 959.863 ; gain = 167.684 ; free physical = 5564 ; free virtual = 8060
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MAT_Stream_1' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/synth/MAT_Stream_1.v:56]
INFO: [Synth 8-638] synthesizing module 'MAT_Stream' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/hdl/verilog/MAT_Stream.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/hdl/verilog/MAT_Stream.v:54]
INFO: [Synth 8-638] synthesizing module 'MAT_Stream_fadd_32ns_32ns_32_5_full_dsp' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/hdl/verilog/MAT_Stream_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'MAT_Stream_ap_fadd_3_full_dsp_32' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/hdl/ip/MAT_Stream_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/hdl/ip/MAT_Stream_ap_fadd_3_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:6990]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12210]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:7079]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (1#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (1#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (2#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (2#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (2#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (2#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (2#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (2#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (3#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (4#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (5#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (6#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (6#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (6#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (6#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (6#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (6#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (6#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (6#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (6#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (7#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (8#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (9#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (9#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (9#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (9#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (9#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (9#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (10#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'compare' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized73' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized73' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized74' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized74' (11#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (12#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (13#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (14#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized75' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized75' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized76' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized76' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized77' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized77' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized78' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized78' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized79' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized79' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized80' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized80' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized81' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized81' (15#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv does not have driver. [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv does not have driver. [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv' (16#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0' (17#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'MAT_Stream_ap_fadd_3_full_dsp_32' (18#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/hdl/ip/MAT_Stream_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'MAT_Stream_fadd_32ns_32ns_32_5_full_dsp' (19#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/hdl/verilog/MAT_Stream_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'MAT_Stream' (20#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/hdl/verilog/MAT_Stream.v:12]
INFO: [Synth 8-256] done synthesizing module 'MAT_Stream_1' (21#1) [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/synth/MAT_Stream_1.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1036.152 ; gain = 243.973 ; free physical = 5485 ; free virtual = 7983
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.152 ; gain = 243.973 ; free physical = 5485 ; free virtual = 7982
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/constraints/MAT_Stream_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/constraints/MAT_Stream_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.runs/MAT_Stream_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.runs/MAT_Stream_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1238.824 ; gain = 0.000 ; free physical = 5323 ; free virtual = 7820
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.828 ; gain = 446.648 ; free physical = 5322 ; free virtual = 7819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.828 ; gain = 446.648 ; free physical = 5322 ; free virtual = 7819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.runs/MAT_Stream_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1238.828 ; gain = 446.648 ; free physical = 5322 ; free virtual = 7819
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1246.836 ; gain = 454.656 ; free physical = 5307 ; free virtual = 7804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1246.836 ; gain = 454.656 ; free physical = 5307 ; free virtual = 7804
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1246.836 ; gain = 454.656 ; free physical = 5307 ; free virtual = 7804
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1246.836 ; gain = 454.656 ; free physical = 5307 ; free virtual = 7804

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1262.855 ; gain = 470.676 ; free physical = 5291 ; free virtual = 7788
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1262.855 ; gain = 470.676 ; free physical = 5291 ; free virtual = 7788

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1262.855 ; gain = 470.676 ; free physical = 5291 ; free virtual = 7788
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1313.848 ; gain = 521.668 ; free physical = 5222 ; free virtual = 7719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1314.848 ; gain = 522.668 ; free physical = 5221 ; free virtual = 7718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[31] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[30] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[29] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[28] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[27] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[26] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[25] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[24] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[23] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[22] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[21] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[20] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[19] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[18] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[17] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[16] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[15] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[14] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[13] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[12] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[11] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[10] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[9] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[8] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[7] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[6] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[5] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[4] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[3] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[2] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[1] ) is unused and will be removed from module MAT_Stream.
WARNING: [Synth 8-3332] Sequential element (\MAT_Stream_fadd_32ns_32ns_32_5_full_dsp_U1/din1_buf1_reg[0] ) is unused and will be removed from module MAT_Stream.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1337.879 ; gain = 545.699 ; free physical = 5199 ; free virtual = 7696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1337.879 ; gain = 545.699 ; free physical = 5199 ; free virtual = 7696
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1337.879 ; gain = 545.699 ; free physical = 5199 ; free virtual = 7696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1337.879 ; gain = 545.699 ; free physical = 5199 ; free virtual = 7696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1337.879 ; gain = 545.699 ; free physical = 5199 ; free virtual = 7696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1337.879 ; gain = 545.699 ; free physical = 5199 ; free virtual = 7696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     6|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     3|
|5     |LUT2      |    42|
|6     |LUT3      |    65|
|7     |LUT4      |    72|
|8     |LUT5      |    53|
|9     |LUT6      |    62|
|10    |MUXCY     |    47|
|11    |XORCY     |     8|
|12    |FDE       |     3|
|13    |FDRE      |   213|
|14    |FDSE      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1337.879 ; gain = 545.699 ; free physical = 5199 ; free virtual = 7696
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1337.879 ; gain = 218.246 ; free physical = 5198 ; free virtual = 7696
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1337.879 ; gain = 545.699 ; free physical = 5198 ; free virtual = 7696
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/constraints/MAT_Stream_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/parallels/source_code/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_1/constraints/MAT_Stream_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 12 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
571 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1337.883 ; gain = 437.242 ; free physical = 5184 ; free virtual = 7681
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1369.898 ; gain = 0.000 ; free physical = 5183 ; free virtual = 7680
INFO: [Common 17-206] Exiting Vivado at Fri Oct 23 21:46:40 2015...
