{
  "basics": {
    "name": "Jacob Peterson",
    "label": "Engineer",
    "image": "",
    "email": "jake612@duck.com",
    "phone": "(612) 468-0597",
    "url": "https://fsharp4.github.io",
    "summary": "Graduate Student at USC, studying VLSI (M.S. in Electrical Engineering, Spring 2026)",
    "location": {
      "postalCode": "CA 90089",
      "city": "Los Angeles",
      "countryCode": "US",
      "region": "California"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "Jake Peterson",
        "url": "https://linkedin.com/in/fsharp4"
      },
      {
        "network": "GitHub",
        "username": "FSharp4",
        "url": "https://github.com/FSharp4"
      }
    ]
  },
  "work": [
    {
      "name": "Emerson",
      "position": "Electrical Design Engineer",
      "url": "https://www.emerson.com/en-us",
      "startDate": "2023-04-02",
      "endDate": "2024-08-02",
      "summary": "Analog Electronics Design on Rosemount Pressure & Temperature transmitters. I also developed frameworks for HART and VISA instruments that enabled parallel advanced test automations.",
      "highlights": ["Automation", "Electronics Design", "PCB Layout", "Schematic Capture"]
    },
    {
      "name": "Galois/Adventium Labs",
      "position": "Research Intern",
      "url": "https://galois.com/",
      "startDate": "2020-05-04",
      "endDate": "2022-08-02",
      "summary": "Model-Based Systems Engineering tools & workflow development. Heavy emphasis on Java backend and React/Angular frontend development, with some python in between."
    }
  ],
  "volunteer": [
    {
      "organization": "Student Accessibility and Achievement, McGill University",
      "location": "Montreal, Canada",
      "position": "Volunteer Student Notetaker",
      "url": "https://www.mcgill.ca/access-achieve/exams-accommodations/accommodations/note-sharing",
      "startDate": "2019-09-01",
      "endDate": "2022-04-05",
      "summary": "Volunteer Lecture Notes Writer for various high-level engineering courses",
      "highlights": ["Covered 9 courses over 6 semesters"]
    }
  ],
  "education": [
    {
      "institution": "Viterbi School of Engineering, University of Southern California",
      "location": "Los Angeles, USA",
      "url": "https://usc.edu/",
      "area": "Electrical Engineering (VLSI Design)",
      "studyType": "MS",
      "startDate": "2024-08-26",
      "endDate": "2026-05-15",
      "courses": ["Computer Systems Organization", "MOS VLSI Design"]
    },
    {
      "institution": "Department of Electrical and Computer Engineering, McGill University",
      "location": "Montreal, Canada",
      "url": "https://mcgill.ca/",
      "area": "Electrical Engineering (Honours)",
      "studyType": "BEng",
      "startDate": "2018-08-27",
      "endDate": "2022-12-04",
      "score": "3.69/4.00",
      "courses": ["Machine Learning", "Numerical Methods", "Computer Architecture", "Microprocessors", "Digital Signal Processing"]
    }
  ],
  "awards": [
    {
      "title": "Honour's Program Admission",
      "date": "2020-07-30",
      "awarder": "McGill University",
      "url": "https://www.mcgill.ca/ece/undergrad/information/honours",
      "summary": "The Electrical Engineering Honours program is highly competitive with limited enrolment."
    },
    {
      "title": "Communication in Engineering, Excellence in Written Communication Award Finalist",
      "date": "2018-11-01",
      "awarder": "McGill University",
      "url": "https://blogs.library.mcgill.ca/schulich/tag/ccom-206-award/",
      "summary": ""
    }
  ],
  "certificates": [],
  "publications": [
    {
      "name": "A Triangular Lattice Framework for Massive MIMO Pilot Decontamination Schemes",
      "publisher": "IEEE VTC, Fall 2024",
      "releaseDate": "2024-10-10",
      "url": "https://ieeexplore.ieee.org/document/10757526",
      "summary": "This paper proposes a distributed framework for simplifying smart pilot signal assignment in cellular massive Multiple-Input Multiple-Output (MIMO) networks that aims to reduce the complexity of pilot decontamination that comes with high cell count."
    }
  ],
  "skills": [
    {
      "name": "CMOS Design & Physical Layout",
      "level": "Highly Proficient",
      "icon": "fa-solid fa-atom",
      "keywords": [
        "Cadence Virtuoso",
        "Schematic Capture",
        "Physical Layout",
        "Post-Layout Simulations",
        "Functional Verification",
        "Short-Channel Effects"
      ]
    },
    {
      "name": "RTL Design",
      "level": "Highly Proficient",
      "icon": "fa-solid fa-microchip",
      "keywords": ["Questasim/Modelsim", "Verilog/VHDL", "Pipelining", "CPU Design", "MIPS ISA", "TCL Testbenches"]
    },
    {
      "name": "Programming",
      "level": "Highly Proficient",
      "icon": "fa-solid fa-laptop",
      "keywords": ["Python", "Java", "C/C++", "MATLAB", ".NET/C#", "Object-Oriented Programming"]
    }
  ],
  "languages": [
    {
      "language": "English",
      "fluency": "Native speaker",
      "icon": "fa-solid fa-check-double"
    },
    {
      "language": "French",
      "fluency": "Middleman (ECRL A2)",
      "icon": "fa-solid fa-check"
    },
    {
      "language": "Spanish",
      "fluency": "Middleman (ECRL A2)",
      "icon": "fa-solid fa-check"
    },
    {
      "language": "Mandarin",
      "fluency": "Novice",
      "icon": "fa-solid fa-seedling"
    }
  ],
  "interests": [
    {
      "name": "Telecommunications & Signal Processing",
      "icon": "fa-solid fa-tower-cell",
      "keywords": ["Pilot Decontamination", "5G Networks", "MIMO Networks", "MIMO Symbol Detection"]
    },
    {
      "name": "Electronics Design Automation",
      "icon": "fa-solid fa-robot",
      "keywords": ["Routing", "Algorithms", "Monte-Carlo"]
    }
  ],
  "references": [],
  "projects": [
    {
      "name": "Systolic Array Matrix Multiplication",
      "summary": "Design Project for EE 477 (MOS VLSI Circuit Design). Efficient 4x4 4-bit unsigned integer multiplication using CMOS and TG logic.",
      "highlights": ["CMOS", "Transmission Gates", "Cadence Virtuoso", "Schematic Capture", "Physical Layout", "Timing Optimization"],
      "startDate": "2024-09-01",
      "endDate": "2024-12-31",
      "url": "https://fsharp4.github.io/blog/2024/matmul-systolic-arrays/"
    },
    {
      "name": "Pipelined CPU Development",
      "summary": "RTL Design of a proof-of-concept CPU in Verilog for EE 457 (Computer Systems Organization) at USC. Project executed in increments as in-course lab activities.",
      "highlights": ["Verilog", "Cache Design", "MIPS ISA"],
      "startDate": "2024-09-01",
      "endDate": "2024-12-31",
      "url": ""
    },
    {
      "name": "Biclustering Methodology & Automating Dendrogram Cuts",
      "summary": "Development of novel clustering techniques for classifying data by feature and observation ('biclustering') as well as automatically determining the number of clusters in a dataset (represented visually by constructing a dendrogram graph and finding a threshold to bisect the graph) using various Bayesian information criteria. This was my undergraduate thesis.",
      "highlights": ["Clustering", "Bayesian Statistics", "Undergraduate Research", "Python", "Ward's Method"],
      "startDate": "2022-01-01",
      "endDate": "2022-12-01",
      "url": "https://github.com/FSharp4/ecseclusterpy"
    },
    {
      "name": "Pipelined reduced ISA MIPS CPU development",
      "summary": "VHDL pipelined design of a CPU running a cut-down version of the MIPS instruction set. Project was highly collaborative (6 engineers); I focused on Instruction Decoding and debugging sessions. Course project for ECSE 425 (Computer Architecture) at McGill.",
      "highlights": ["MIPS ISA", "CPU Design", "VHDL", "Modelsim", "Computer Architecture"],
      "startDate": "2022-02-01",
      "endDate": "2022-04-01"
    },
    {
      "name": "Microprocessors Tetrominos",
      "summary": "'Tetris'-style videogame port for the STM32L4 platform. Written using embedded-C with some assembly among 4 engineers. I wrote the RTOS I/O code for UART and sound. Course Project for ECSE 444 (Microprocessors) at McGill.",
      "highlights": ["Microprocessors", "ARM", "Embedded Systems Development", "UART", "C/C++", "RTOS"],
      "startDate": "2022-02-01",
      "endDate": "2022-04-01",
      "url": "https://github.com/Yaters/Microprocessor_Tetrominos"
    },
    {
      "name": "Analysis of Adaptive FIR Filter Performance in Narrow Band Interference Suppression",
      "summary": "Least-Mean Squares (LMS) and Recursive-Least Squares (RLS) filter development & hyperparameter tuning for narrowband noise in wideband communication. Project performed in cooperation with a graduate student; I focused on LMS and optimization. Course Project for ECSE 512 (Digital Signal Processing) at McGill.",
      "startDate": "2021-11-01",
      "endDate": "2021-12-01",
      "url": "https://github.com/FSharp4/adaptive-bandstop"
    },
    {
      "name": "Transistor Amplifier Circuit Design",
      "summary": "Common-Emitter BJT circuit design targeting an amplification of 50 V/V on a 10 kOhm load over a bandwidth of 10 kHz posing less than 1 kOhm input resistance, capable of operating on inputs of 1 VRMS with a voltage supply of 10V. Course Project for ECSE 331 (Electronics) at McGill.",
      "startDate": "2021-11-01",
      "endDate": "2021-12-05"
    }
  ],
  "hobbies": [
    {
      "name": "Machine Learning & Natural Language Processing",
      "keywords": ["Keeping track of progress in LLMS/GPTs, running local inference on personal GPUs."]
    },
    {
      "name": "Parallel Programming (CUDA, non-NVIDIA counterparts)",
      "keywords": ["For Machine Learning, research calculations, and curiosity"]
    },
    {
      "name": "Building Computers"
    },
    {
      "name": "Running",
      "keywords": ["Peachtree Road Race, Berkeley Half Marathon"]
    },
    {
      "name": "Piano",
      "keywords": ["Classical Music (20 years experience) and Jazz. Maurice Ravel enthusiast."]
    },
    {
      "name": "Language Learning",
      "keywords": ["Le chouette vert (The green owl) is watching..."]
    },
    {
      "name": "Minecraft",
      "keywords": ["One more block!"]
    }
  ]
}
