/* Generated by Yosys 0.9+3981 (git sha1 375af199, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* dynports =  1  *)
(* hdlname = "\\xy_router" *)
(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:3.1-152.10" *)
module \$paramod$07d823db135b6aa0ce8db4f737805b4c2a2a05f2\xy_router (x_addr, y_addr, mux_out_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _01_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _02_;
  wire [15:0] _03_;
  wire _04_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _05_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire [1:0] _06_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [1:0] _07_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "1" *)
  wire [1:0] _08_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _09_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:39.34-39.38" *)
  wire [2:0] DOWN;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:36.34-36.38" *)
  wire [2:0] LEFT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:35.34-35.42" *)
  wire [2:0] RESOURCE;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:38.34-38.39" *)
  wire [2:0] RIGHT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:37.34-37.36" *)
  wire [2:0] UP;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:15.31-15.44" *)
  output [2:0] mux_out_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:24.28-24.41" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:13.36-13.42" *)
  input [1:0] x_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:27.34-27.40" *)
  wire [1:0] x_cord;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:14.36-14.42" *)
  input [1:0] y_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:28.34-28.40" *)
  wire [1:0] y_cord;
  assign _07_[1] = ~y_addr[1];
  assign _05_[1] = ~x_addr[1];
  assign _05_[0] = ~x_addr[0];
  assign _08_[0] = ~y_addr[0];
  assign _04_ = _08_[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31" *)  y_addr[1];
  assign _03_[0] = _05_[0] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *)  _05_[1];
  assign mux_out_sel_o[0] = x_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29" *)  x_addr[1];
  assign _02_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|../srcs/switch/simple_mesh_xy/router_xy.v:122.11-128.14" *) _03_[0];
  assign _01_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|../srcs/switch/simple_mesh_xy/router_xy.v:114.16-119.14" *) _06_[1];
  assign _00_[1] = _04_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) _01_[1] : 1'h0;
  assign _00_[2] = _04_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) _06_[1] : 1'h0;
  assign mux_out_sel_o[1] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) _02_[1] : _00_[1];
  assign mux_out_sel_o[2] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) 1'h0 : _00_[2];
  assign _09_ = _07_[1] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  y_addr[0];
  assign _06_[1] = y_addr[1] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.12-240.41" *)  _09_;
  assign _00_[0] = 1'h0;
  assign { _01_[2], _01_[0] } = { _06_[1], 1'h0 };
  assign { _02_[2], _02_[0] } = 2'h1;
  assign _03_[15:1] = 15'h7fff;
  assign _05_[31:2] = 30'h3fffffff;
  assign _06_[0] = y_addr[0];
  assign _07_[0] = y_addr[0];
  assign DOWN = 3'h4;
  assign LEFT = 3'h1;
  assign RESOURCE = 3'h0;
  assign RIGHT = 3'h3;
  assign UP = 3'h2;
  assign mux_out_sel_w = mux_out_sel_o;
  assign x_cord = 2'h0;
  assign y_cord = 2'h1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_router" *)
(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:3.1-152.10" *)
module \$paramod$0b31c23a2a0e38a1e3d2cc502b4e34914b558892\xy_router (x_addr, y_addr, mux_out_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _01_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _02_;
  wire [15:0] _03_;
  wire _04_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire [31:0] _05_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _06_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "1" *)
  wire [31:0] _07_;
  wire _08_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire [1:0] _09_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [1:0] _10_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "1" *)
  wire [1:0] _11_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _12_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:39.34-39.38" *)
  wire [2:0] DOWN;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:36.34-36.38" *)
  wire [2:0] LEFT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:35.34-35.42" *)
  wire [2:0] RESOURCE;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:38.34-38.39" *)
  wire [2:0] RIGHT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:37.34-37.36" *)
  wire [2:0] UP;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:15.31-15.44" *)
  output [2:0] mux_out_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:24.28-24.41" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:13.36-13.42" *)
  input [1:0] x_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:27.34-27.40" *)
  wire [1:0] x_cord;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:14.36-14.42" *)
  input [1:0] y_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:28.34-28.40" *)
  wire [1:0] y_cord;
  assign _10_[1] = ~y_addr[1];
  assign _06_[1] = ~x_addr[1];
  assign _11_[0] = ~y_addr[0];
  assign _07_[0] = ~x_addr[0];
  assign _07_[31] = ~_05_[31];
  assign mux_out_sel_o[0] = _07_[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29" *)  x_addr[1];
  assign _04_ = _11_[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31" *)  y_addr[1];
  assign _03_[0] = x_addr[0] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *)  _06_[1];
  assign _02_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|../srcs/switch/simple_mesh_xy/router_xy.v:122.11-128.14" *) _08_;
  assign _01_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|../srcs/switch/simple_mesh_xy/router_xy.v:114.16-119.14" *) _09_[1];
  assign _00_[1] = _04_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) _01_[1] : 1'h0;
  assign _00_[2] = _04_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) _09_[1] : 1'h0;
  assign mux_out_sel_o[1] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) _02_[1] : _00_[1];
  assign mux_out_sel_o[2] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) 1'h0 : _00_[2];
  assign _05_[31] = x_addr[1] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.12-240.41" *)  _03_[0];
  assign _08_ = _07_[31] | _03_[0];
  assign _12_ = _10_[1] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  y_addr[0];
  assign _09_[1] = y_addr[1] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.12-240.41" *)  _12_;
  assign _00_[0] = 1'h0;
  assign { _01_[2], _01_[0] } = { _09_[1], 1'h0 };
  assign { _02_[2], _02_[0] } = 2'h1;
  assign _03_[15:1] = 15'h7fff;
  assign _05_[30:0] = { _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], x_addr[0] };
  assign { _06_[31:2], _06_[0] } = { 30'h3fffffff, x_addr[0] };
  assign _07_[30:2] = { _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31], _07_[31] };
  assign _09_[0] = y_addr[0];
  assign _10_[0] = y_addr[0];
  assign DOWN = 3'h4;
  assign LEFT = 3'h1;
  assign RESOURCE = 3'h0;
  assign RIGHT = 3'h3;
  assign UP = 3'h2;
  assign mux_out_sel_w = mux_out_sel_o;
  assign x_cord = 2'h1;
  assign y_cord = 2'h1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_switch" *)
(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:38.1-184.10" *)
module \$paramod$0fa65129b238d9eeaacb6d7b5b591aaf707d2a42\xy_switch (clk_i, rst_ni, wr_en_sw_i, pckt_sw_i, in_fifo_full_o, in_fifo_overflow_o, nxt_fifo_full_i, nxt_fifo_overflow_i, wr_en_sw_o, pckt_sw_o);
  wire [1:0] _00_;
  wire _01_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)
  wire _02_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:53.11-53.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:73.37-73.47" *)
  wire [59:0] data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:87.39-87.46" *)
  wire [4:0] empty_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:85.39-85.54" *)
  wire [59:0] fifo_data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[0].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[0].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[1].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[1].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[2].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[2].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[3].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[3].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[4].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[4].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:59.41-59.55" *)
  output [4:0] in_fifo_full_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:60.41-60.59" *)
  output [4:0] in_fifo_overflow_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:71.37-71.49" *)
  wire [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:72.37-72.50" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:63.41-63.56" *)
  input [4:0] nxt_fifo_full_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:64.41-64.60" *)
  input [4:0] nxt_fifo_overflow_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:74.37-74.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [11:0] pckt_in_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:58.41-58.50" *)
  input [59:0] pckt_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:66.41-66.50" *)
  output [59:0] pckt_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:86.39-86.46" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:54.11-54.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:88.39-88.50" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] underflow_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:70.37-70.48" *)
  wire [4:0] vld_input_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:57.41-57.51" *)
  input [4:0] wr_en_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:65.41-65.51" *)
  output [4:0] wr_en_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:77.33-77.41" *)
  wire [1:0] x_addr_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:78.33-78.41" *)
  wire [1:0] y_addr_w;
  assign _00_[0] = vld_input_w[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[1];
  assign _00_[1] = vld_input_w[2] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[3];
  assign _01_ = _00_[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  _00_[1];
  assign _02_ = _01_ |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[4];
  assign pckt_sw_o[0] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[0] : 1'h0;
  assign pckt_sw_o[1] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[1] : 1'h0;
  assign pckt_sw_o[2] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[2] : 1'h0;
  assign pckt_sw_o[3] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[3] : 1'h0;
  assign pckt_sw_o[4] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[4] : 1'h0;
  assign pckt_sw_o[5] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[5] : 1'h0;
  assign pckt_sw_o[6] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[6] : 1'h0;
  assign pckt_sw_o[7] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[7] : 1'h0;
  assign pckt_sw_o[8] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[8] : 1'h0;
  assign pckt_sw_o[9] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[9] : 1'h0;
  assign pckt_sw_o[10] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[10] : 1'h0;
  assign pckt_sw_o[11] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[11] : 1'h0;
  assign pckt_sw_o[12] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[12] : 1'h0;
  assign pckt_sw_o[13] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[13] : 1'h0;
  assign pckt_sw_o[14] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[14] : 1'h0;
  assign pckt_sw_o[15] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[15] : 1'h0;
  assign pckt_sw_o[16] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[16] : 1'h0;
  assign pckt_sw_o[17] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[17] : 1'h0;
  assign pckt_sw_o[18] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[18] : 1'h0;
  assign pckt_sw_o[19] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[19] : 1'h0;
  assign pckt_sw_o[20] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[20] : 1'h0;
  assign pckt_sw_o[21] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[21] : 1'h0;
  assign pckt_sw_o[22] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[22] : 1'h0;
  assign pckt_sw_o[23] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[23] : 1'h0;
  assign pckt_sw_o[24] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[24] : 1'h0;
  assign pckt_sw_o[25] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[25] : 1'h0;
  assign pckt_sw_o[26] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[26] : 1'h0;
  assign pckt_sw_o[27] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[27] : 1'h0;
  assign pckt_sw_o[28] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[28] : 1'h0;
  assign pckt_sw_o[29] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[29] : 1'h0;
  assign pckt_sw_o[30] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[30] : 1'h0;
  assign pckt_sw_o[31] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[31] : 1'h0;
  assign pckt_sw_o[32] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[32] : 1'h0;
  assign pckt_sw_o[33] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[33] : 1'h0;
  assign pckt_sw_o[34] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[34] : 1'h0;
  assign pckt_sw_o[35] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[35] : 1'h0;
  assign pckt_sw_o[36] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[36] : 1'h0;
  assign pckt_sw_o[37] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[37] : 1'h0;
  assign pckt_sw_o[38] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[38] : 1'h0;
  assign pckt_sw_o[39] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[39] : 1'h0;
  assign pckt_sw_o[40] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[40] : 1'h0;
  assign pckt_sw_o[41] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[41] : 1'h0;
  assign pckt_sw_o[42] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[42] : 1'h0;
  assign pckt_sw_o[43] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[43] : 1'h0;
  assign pckt_sw_o[44] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[44] : 1'h0;
  assign pckt_sw_o[45] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[45] : 1'h0;
  assign pckt_sw_o[46] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[46] : 1'h0;
  assign pckt_sw_o[47] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[47] : 1'h0;
  assign pckt_sw_o[48] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[48] : 1'h0;
  assign pckt_sw_o[49] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[49] : 1'h0;
  assign pckt_sw_o[50] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[50] : 1'h0;
  assign pckt_sw_o[51] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[51] : 1'h0;
  assign pckt_sw_o[52] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[52] : 1'h0;
  assign pckt_sw_o[53] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[53] : 1'h0;
  assign pckt_sw_o[54] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[54] : 1'h0;
  assign pckt_sw_o[55] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[55] : 1'h0;
  assign pckt_sw_o[56] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[56] : 1'h0;
  assign pckt_sw_o[57] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[57] : 1'h0;
  assign pckt_sw_o[58] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[58] : 1'h0;
  assign pckt_sw_o[59] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[59] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:124.5-128.10" *)
  \$paramod\arbiter\PORT_N=3'101  arb (
    .mux_in_sel_o(mux_in_sel_w),
    .vld_input_i(vld_input_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:152.5-163.10" *)
  \$paramod\control_unit\PORT_N=3'101  control_u (
    .clk_i(clk_i),
    .empty_i(empty_w),
    .full_i(nxt_fifo_full_i),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .rd_en_o(rd_en_w),
    .rst_ni(rst_ni),
    .vld_input_o(vld_input_w),
    .wr_en_o(wr_en_sw_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:171.5-180.10" *)
  \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101  crossbar (
    .clk_i(clk_i),
    .data_i({ \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  }),
    .data_o(data_out_w),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .pckt_in_chosen_o(pckt_in_chosen_w),
    .rst_ni(rst_ni)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0  \genfifo[0].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[11:0]),
    .data_o(\genfifo[0].x_pckt_out_w ),
    .empty_o(empty_w[0]),
    .full_o(in_fifo_full_o[0]),
    .overflow_o(in_fifo_overflow_o[0]),
    .rd_en_i(rd_en_w[0]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[0]),
    .wr_en_i(wr_en_sw_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1  \genfifo[1].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[23:12]),
    .data_o(\genfifo[1].x_pckt_out_w ),
    .empty_o(empty_w[1]),
    .full_o(in_fifo_full_o[1]),
    .overflow_o(in_fifo_overflow_o[1]),
    .rd_en_i(rd_en_w[1]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[1]),
    .wr_en_i(wr_en_sw_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2  \genfifo[2].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[35:24]),
    .data_o(\genfifo[2].x_pckt_out_w ),
    .empty_o(empty_w[2]),
    .full_o(in_fifo_full_o[2]),
    .overflow_o(in_fifo_overflow_o[2]),
    .rd_en_i(rd_en_w[2]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[2]),
    .wr_en_i(wr_en_sw_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3  \genfifo[3].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[47:36]),
    .data_o(\genfifo[3].x_pckt_out_w ),
    .empty_o(empty_w[3]),
    .full_o(in_fifo_full_o[3]),
    .overflow_o(in_fifo_overflow_o[3]),
    .rd_en_i(rd_en_w[3]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[3]),
    .wr_en_i(wr_en_sw_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4  \genfifo[4].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[59:48]),
    .data_o(\genfifo[4].x_pckt_out_w ),
    .empty_o(empty_w[4]),
    .full_o(in_fifo_full_o[4]),
    .overflow_o(in_fifo_overflow_o[4]),
    .rd_en_i(rd_en_w[4]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[4]),
    .wr_en_i(wr_en_sw_i[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:140.5-145.10" *)
  \$paramod$ab956954f46fdec46dbef84e61adfe267c7312a1\xy_router  router (
    .mux_out_sel_o(mux_out_sel_w),
    .x_addr(pckt_in_chosen_w[11:10]),
    .y_addr(pckt_in_chosen_w[9:8])
  );
  assign fifo_data_out_w = { \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  };
  assign \genfifo[0].x_pckt_in_w  = pckt_sw_i[11:0];
  assign \genfifo[1].x_pckt_in_w  = pckt_sw_i[23:12];
  assign \genfifo[2].x_pckt_in_w  = pckt_sw_i[35:24];
  assign \genfifo[3].x_pckt_in_w  = pckt_sw_i[47:36];
  assign \genfifo[4].x_pckt_in_w  = pckt_sw_i[59:48];
  assign x_addr_w = pckt_in_chosen_w[11:10];
  assign y_addr_w = pckt_in_chosen_w[9:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_router" *)
(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:3.1-152.10" *)
module \$paramod$3c2e7c76ff426a54644ebfa6ec2a22984decb450\xy_router (x_addr, y_addr, mux_out_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _01_;
  wire [15:0] _02_;
  wire _03_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _04_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _05_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:39.34-39.38" *)
  wire [2:0] DOWN;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:36.34-36.38" *)
  wire [2:0] LEFT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:35.34-35.42" *)
  wire [2:0] RESOURCE;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:38.34-38.39" *)
  wire [2:0] RIGHT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:37.34-37.36" *)
  wire [2:0] UP;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:15.31-15.44" *)
  output [2:0] mux_out_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:24.28-24.41" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:13.36-13.42" *)
  input [1:0] x_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:27.34-27.40" *)
  wire [1:0] x_cord;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:14.36-14.42" *)
  input [1:0] y_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:28.34-28.40" *)
  wire [1:0] y_cord;
  assign _05_[1] = ~y_addr[1];
  assign _04_[1] = ~x_addr[1];
  assign _04_[0] = ~x_addr[0];
  assign _03_ = y_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31" *)  _05_[1];
  assign _02_[0] = _04_[0] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *)  _04_[1];
  assign mux_out_sel_o[0] = x_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29" *)  x_addr[1];
  assign _00_[1] = _03_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) _05_[1] : 1'h0;
  assign _00_[2] = _03_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) y_addr[1] : 1'h0;
  assign mux_out_sel_o[1] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) _01_[1] : _00_[1];
  assign mux_out_sel_o[2] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) 1'h0 : _00_[2];
  assign _01_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *) _02_[0];
  assign _00_[0] = 1'h0;
  assign { _01_[2], _01_[0] } = 2'h1;
  assign _02_[15:1] = 15'h7fff;
  assign _04_[31:2] = 30'h3fffffff;
  assign _05_[0] = y_addr[0];
  assign DOWN = 3'h4;
  assign LEFT = 3'h1;
  assign RESOURCE = 3'h0;
  assign RIGHT = 3'h3;
  assign UP = 3'h2;
  assign mux_out_sel_w = mux_out_sel_o;
  assign x_cord = 2'h0;
  assign y_cord = 2'h2;
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_switch" *)
(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:38.1-184.10" *)
module \$paramod$4be064ed7e5777d91e576f34f76565a84fcf8ff0\xy_switch (clk_i, rst_ni, wr_en_sw_i, pckt_sw_i, in_fifo_full_o, in_fifo_overflow_o, nxt_fifo_full_i, nxt_fifo_overflow_i, wr_en_sw_o, pckt_sw_o);
  wire [1:0] _00_;
  wire _01_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)
  wire _02_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:53.11-53.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:73.37-73.47" *)
  wire [59:0] data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:87.39-87.46" *)
  wire [4:0] empty_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:85.39-85.54" *)
  wire [59:0] fifo_data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[0].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[0].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[1].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[1].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[2].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[2].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[3].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[3].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[4].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[4].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:59.41-59.55" *)
  output [4:0] in_fifo_full_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:60.41-60.59" *)
  output [4:0] in_fifo_overflow_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:71.37-71.49" *)
  wire [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:72.37-72.50" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:63.41-63.56" *)
  input [4:0] nxt_fifo_full_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:64.41-64.60" *)
  input [4:0] nxt_fifo_overflow_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:74.37-74.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [11:0] pckt_in_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:58.41-58.50" *)
  input [59:0] pckt_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:66.41-66.50" *)
  output [59:0] pckt_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:86.39-86.46" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:54.11-54.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:88.39-88.50" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] underflow_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:70.37-70.48" *)
  wire [4:0] vld_input_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:57.41-57.51" *)
  input [4:0] wr_en_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:65.41-65.51" *)
  output [4:0] wr_en_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:77.33-77.41" *)
  wire [1:0] x_addr_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:78.33-78.41" *)
  wire [1:0] y_addr_w;
  assign _00_[0] = vld_input_w[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[1];
  assign _00_[1] = vld_input_w[2] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[3];
  assign _01_ = _00_[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  _00_[1];
  assign _02_ = _01_ |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[4];
  assign pckt_sw_o[0] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[0] : 1'h0;
  assign pckt_sw_o[1] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[1] : 1'h0;
  assign pckt_sw_o[2] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[2] : 1'h0;
  assign pckt_sw_o[3] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[3] : 1'h0;
  assign pckt_sw_o[4] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[4] : 1'h0;
  assign pckt_sw_o[5] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[5] : 1'h0;
  assign pckt_sw_o[6] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[6] : 1'h0;
  assign pckt_sw_o[7] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[7] : 1'h0;
  assign pckt_sw_o[8] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[8] : 1'h0;
  assign pckt_sw_o[9] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[9] : 1'h0;
  assign pckt_sw_o[10] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[10] : 1'h0;
  assign pckt_sw_o[11] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[11] : 1'h0;
  assign pckt_sw_o[12] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[12] : 1'h0;
  assign pckt_sw_o[13] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[13] : 1'h0;
  assign pckt_sw_o[14] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[14] : 1'h0;
  assign pckt_sw_o[15] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[15] : 1'h0;
  assign pckt_sw_o[16] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[16] : 1'h0;
  assign pckt_sw_o[17] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[17] : 1'h0;
  assign pckt_sw_o[18] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[18] : 1'h0;
  assign pckt_sw_o[19] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[19] : 1'h0;
  assign pckt_sw_o[20] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[20] : 1'h0;
  assign pckt_sw_o[21] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[21] : 1'h0;
  assign pckt_sw_o[22] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[22] : 1'h0;
  assign pckt_sw_o[23] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[23] : 1'h0;
  assign pckt_sw_o[24] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[24] : 1'h0;
  assign pckt_sw_o[25] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[25] : 1'h0;
  assign pckt_sw_o[26] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[26] : 1'h0;
  assign pckt_sw_o[27] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[27] : 1'h0;
  assign pckt_sw_o[28] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[28] : 1'h0;
  assign pckt_sw_o[29] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[29] : 1'h0;
  assign pckt_sw_o[30] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[30] : 1'h0;
  assign pckt_sw_o[31] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[31] : 1'h0;
  assign pckt_sw_o[32] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[32] : 1'h0;
  assign pckt_sw_o[33] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[33] : 1'h0;
  assign pckt_sw_o[34] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[34] : 1'h0;
  assign pckt_sw_o[35] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[35] : 1'h0;
  assign pckt_sw_o[36] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[36] : 1'h0;
  assign pckt_sw_o[37] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[37] : 1'h0;
  assign pckt_sw_o[38] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[38] : 1'h0;
  assign pckt_sw_o[39] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[39] : 1'h0;
  assign pckt_sw_o[40] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[40] : 1'h0;
  assign pckt_sw_o[41] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[41] : 1'h0;
  assign pckt_sw_o[42] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[42] : 1'h0;
  assign pckt_sw_o[43] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[43] : 1'h0;
  assign pckt_sw_o[44] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[44] : 1'h0;
  assign pckt_sw_o[45] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[45] : 1'h0;
  assign pckt_sw_o[46] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[46] : 1'h0;
  assign pckt_sw_o[47] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[47] : 1'h0;
  assign pckt_sw_o[48] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[48] : 1'h0;
  assign pckt_sw_o[49] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[49] : 1'h0;
  assign pckt_sw_o[50] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[50] : 1'h0;
  assign pckt_sw_o[51] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[51] : 1'h0;
  assign pckt_sw_o[52] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[52] : 1'h0;
  assign pckt_sw_o[53] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[53] : 1'h0;
  assign pckt_sw_o[54] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[54] : 1'h0;
  assign pckt_sw_o[55] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[55] : 1'h0;
  assign pckt_sw_o[56] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[56] : 1'h0;
  assign pckt_sw_o[57] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[57] : 1'h0;
  assign pckt_sw_o[58] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[58] : 1'h0;
  assign pckt_sw_o[59] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[59] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:124.5-128.10" *)
  \$paramod\arbiter\PORT_N=3'101  arb (
    .mux_in_sel_o(mux_in_sel_w),
    .vld_input_i(vld_input_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:152.5-163.10" *)
  \$paramod\control_unit\PORT_N=3'101  control_u (
    .clk_i(clk_i),
    .empty_i(empty_w),
    .full_i(nxt_fifo_full_i),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .rd_en_o(rd_en_w),
    .rst_ni(rst_ni),
    .vld_input_o(vld_input_w),
    .wr_en_o(wr_en_sw_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:171.5-180.10" *)
  \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101  crossbar (
    .clk_i(clk_i),
    .data_i({ \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  }),
    .data_o(data_out_w),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .pckt_in_chosen_o(pckt_in_chosen_w),
    .rst_ni(rst_ni)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0  \genfifo[0].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[11:0]),
    .data_o(\genfifo[0].x_pckt_out_w ),
    .empty_o(empty_w[0]),
    .full_o(in_fifo_full_o[0]),
    .overflow_o(in_fifo_overflow_o[0]),
    .rd_en_i(rd_en_w[0]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[0]),
    .wr_en_i(wr_en_sw_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1  \genfifo[1].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[23:12]),
    .data_o(\genfifo[1].x_pckt_out_w ),
    .empty_o(empty_w[1]),
    .full_o(in_fifo_full_o[1]),
    .overflow_o(in_fifo_overflow_o[1]),
    .rd_en_i(rd_en_w[1]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[1]),
    .wr_en_i(wr_en_sw_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2  \genfifo[2].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[35:24]),
    .data_o(\genfifo[2].x_pckt_out_w ),
    .empty_o(empty_w[2]),
    .full_o(in_fifo_full_o[2]),
    .overflow_o(in_fifo_overflow_o[2]),
    .rd_en_i(rd_en_w[2]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[2]),
    .wr_en_i(wr_en_sw_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3  \genfifo[3].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[47:36]),
    .data_o(\genfifo[3].x_pckt_out_w ),
    .empty_o(empty_w[3]),
    .full_o(in_fifo_full_o[3]),
    .overflow_o(in_fifo_overflow_o[3]),
    .rd_en_i(rd_en_w[3]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[3]),
    .wr_en_i(wr_en_sw_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4  \genfifo[4].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[59:48]),
    .data_o(\genfifo[4].x_pckt_out_w ),
    .empty_o(empty_w[4]),
    .full_o(in_fifo_full_o[4]),
    .overflow_o(in_fifo_overflow_o[4]),
    .rd_en_i(rd_en_w[4]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[4]),
    .wr_en_i(wr_en_sw_i[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:140.5-145.10" *)
  \$paramod$658d45665135e590a85f81384fe03a3d430a29fb\xy_router  router (
    .mux_out_sel_o(mux_out_sel_w),
    .x_addr(pckt_in_chosen_w[11:10]),
    .y_addr(pckt_in_chosen_w[9:8])
  );
  assign fifo_data_out_w = { \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  };
  assign \genfifo[0].x_pckt_in_w  = pckt_sw_i[11:0];
  assign \genfifo[1].x_pckt_in_w  = pckt_sw_i[23:12];
  assign \genfifo[2].x_pckt_in_w  = pckt_sw_i[35:24];
  assign \genfifo[3].x_pckt_in_w  = pckt_sw_i[47:36];
  assign \genfifo[4].x_pckt_in_w  = pckt_sw_i[59:48];
  assign x_addr_w = pckt_in_chosen_w[11:10];
  assign y_addr_w = pckt_in_chosen_w[9:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_switch" *)
(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:38.1-184.10" *)
module \$paramod$5ea6e4328162e9bd2279e8ee9bf8295f07a9e6f8\xy_switch (clk_i, rst_ni, wr_en_sw_i, pckt_sw_i, in_fifo_full_o, in_fifo_overflow_o, nxt_fifo_full_i, nxt_fifo_overflow_i, wr_en_sw_o, pckt_sw_o);
  wire [1:0] _00_;
  wire _01_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)
  wire _02_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:53.11-53.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:73.37-73.47" *)
  wire [59:0] data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:87.39-87.46" *)
  wire [4:0] empty_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:85.39-85.54" *)
  wire [59:0] fifo_data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[0].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[0].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[1].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[1].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[2].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[2].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[3].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[3].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[4].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[4].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:59.41-59.55" *)
  output [4:0] in_fifo_full_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:60.41-60.59" *)
  output [4:0] in_fifo_overflow_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:71.37-71.49" *)
  wire [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:72.37-72.50" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:63.41-63.56" *)
  input [4:0] nxt_fifo_full_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:64.41-64.60" *)
  input [4:0] nxt_fifo_overflow_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:74.37-74.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [11:0] pckt_in_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:58.41-58.50" *)
  input [59:0] pckt_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:66.41-66.50" *)
  output [59:0] pckt_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:86.39-86.46" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:54.11-54.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:88.39-88.50" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] underflow_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:70.37-70.48" *)
  wire [4:0] vld_input_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:57.41-57.51" *)
  input [4:0] wr_en_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:65.41-65.51" *)
  output [4:0] wr_en_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:77.33-77.41" *)
  wire [1:0] x_addr_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:78.33-78.41" *)
  wire [1:0] y_addr_w;
  assign _00_[0] = vld_input_w[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[1];
  assign _00_[1] = vld_input_w[2] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[3];
  assign _01_ = _00_[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  _00_[1];
  assign _02_ = _01_ |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[4];
  assign pckt_sw_o[0] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[0] : 1'h0;
  assign pckt_sw_o[1] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[1] : 1'h0;
  assign pckt_sw_o[2] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[2] : 1'h0;
  assign pckt_sw_o[3] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[3] : 1'h0;
  assign pckt_sw_o[4] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[4] : 1'h0;
  assign pckt_sw_o[5] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[5] : 1'h0;
  assign pckt_sw_o[6] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[6] : 1'h0;
  assign pckt_sw_o[7] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[7] : 1'h0;
  assign pckt_sw_o[8] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[8] : 1'h0;
  assign pckt_sw_o[9] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[9] : 1'h0;
  assign pckt_sw_o[10] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[10] : 1'h0;
  assign pckt_sw_o[11] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[11] : 1'h0;
  assign pckt_sw_o[12] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[12] : 1'h0;
  assign pckt_sw_o[13] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[13] : 1'h0;
  assign pckt_sw_o[14] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[14] : 1'h0;
  assign pckt_sw_o[15] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[15] : 1'h0;
  assign pckt_sw_o[16] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[16] : 1'h0;
  assign pckt_sw_o[17] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[17] : 1'h0;
  assign pckt_sw_o[18] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[18] : 1'h0;
  assign pckt_sw_o[19] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[19] : 1'h0;
  assign pckt_sw_o[20] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[20] : 1'h0;
  assign pckt_sw_o[21] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[21] : 1'h0;
  assign pckt_sw_o[22] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[22] : 1'h0;
  assign pckt_sw_o[23] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[23] : 1'h0;
  assign pckt_sw_o[24] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[24] : 1'h0;
  assign pckt_sw_o[25] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[25] : 1'h0;
  assign pckt_sw_o[26] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[26] : 1'h0;
  assign pckt_sw_o[27] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[27] : 1'h0;
  assign pckt_sw_o[28] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[28] : 1'h0;
  assign pckt_sw_o[29] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[29] : 1'h0;
  assign pckt_sw_o[30] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[30] : 1'h0;
  assign pckt_sw_o[31] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[31] : 1'h0;
  assign pckt_sw_o[32] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[32] : 1'h0;
  assign pckt_sw_o[33] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[33] : 1'h0;
  assign pckt_sw_o[34] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[34] : 1'h0;
  assign pckt_sw_o[35] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[35] : 1'h0;
  assign pckt_sw_o[36] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[36] : 1'h0;
  assign pckt_sw_o[37] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[37] : 1'h0;
  assign pckt_sw_o[38] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[38] : 1'h0;
  assign pckt_sw_o[39] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[39] : 1'h0;
  assign pckt_sw_o[40] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[40] : 1'h0;
  assign pckt_sw_o[41] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[41] : 1'h0;
  assign pckt_sw_o[42] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[42] : 1'h0;
  assign pckt_sw_o[43] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[43] : 1'h0;
  assign pckt_sw_o[44] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[44] : 1'h0;
  assign pckt_sw_o[45] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[45] : 1'h0;
  assign pckt_sw_o[46] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[46] : 1'h0;
  assign pckt_sw_o[47] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[47] : 1'h0;
  assign pckt_sw_o[48] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[48] : 1'h0;
  assign pckt_sw_o[49] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[49] : 1'h0;
  assign pckt_sw_o[50] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[50] : 1'h0;
  assign pckt_sw_o[51] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[51] : 1'h0;
  assign pckt_sw_o[52] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[52] : 1'h0;
  assign pckt_sw_o[53] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[53] : 1'h0;
  assign pckt_sw_o[54] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[54] : 1'h0;
  assign pckt_sw_o[55] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[55] : 1'h0;
  assign pckt_sw_o[56] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[56] : 1'h0;
  assign pckt_sw_o[57] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[57] : 1'h0;
  assign pckt_sw_o[58] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[58] : 1'h0;
  assign pckt_sw_o[59] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[59] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:124.5-128.10" *)
  \$paramod\arbiter\PORT_N=3'101  arb (
    .mux_in_sel_o(mux_in_sel_w),
    .vld_input_i(vld_input_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:152.5-163.10" *)
  \$paramod\control_unit\PORT_N=3'101  control_u (
    .clk_i(clk_i),
    .empty_i(empty_w),
    .full_i(nxt_fifo_full_i),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .rd_en_o(rd_en_w),
    .rst_ni(rst_ni),
    .vld_input_o(vld_input_w),
    .wr_en_o(wr_en_sw_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:171.5-180.10" *)
  \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101  crossbar (
    .clk_i(clk_i),
    .data_i({ \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  }),
    .data_o(data_out_w),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .pckt_in_chosen_o(pckt_in_chosen_w),
    .rst_ni(rst_ni)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0  \genfifo[0].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[11:0]),
    .data_o(\genfifo[0].x_pckt_out_w ),
    .empty_o(empty_w[0]),
    .full_o(in_fifo_full_o[0]),
    .overflow_o(in_fifo_overflow_o[0]),
    .rd_en_i(rd_en_w[0]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[0]),
    .wr_en_i(wr_en_sw_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1  \genfifo[1].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[23:12]),
    .data_o(\genfifo[1].x_pckt_out_w ),
    .empty_o(empty_w[1]),
    .full_o(in_fifo_full_o[1]),
    .overflow_o(in_fifo_overflow_o[1]),
    .rd_en_i(rd_en_w[1]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[1]),
    .wr_en_i(wr_en_sw_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2  \genfifo[2].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[35:24]),
    .data_o(\genfifo[2].x_pckt_out_w ),
    .empty_o(empty_w[2]),
    .full_o(in_fifo_full_o[2]),
    .overflow_o(in_fifo_overflow_o[2]),
    .rd_en_i(rd_en_w[2]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[2]),
    .wr_en_i(wr_en_sw_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3  \genfifo[3].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[47:36]),
    .data_o(\genfifo[3].x_pckt_out_w ),
    .empty_o(empty_w[3]),
    .full_o(in_fifo_full_o[3]),
    .overflow_o(in_fifo_overflow_o[3]),
    .rd_en_i(rd_en_w[3]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[3]),
    .wr_en_i(wr_en_sw_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4  \genfifo[4].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[59:48]),
    .data_o(\genfifo[4].x_pckt_out_w ),
    .empty_o(empty_w[4]),
    .full_o(in_fifo_full_o[4]),
    .overflow_o(in_fifo_overflow_o[4]),
    .rd_en_i(rd_en_w[4]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[4]),
    .wr_en_i(wr_en_sw_i[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:140.5-145.10" *)
  \$paramod$07d823db135b6aa0ce8db4f737805b4c2a2a05f2\xy_router  router (
    .mux_out_sel_o(mux_out_sel_w),
    .x_addr(pckt_in_chosen_w[11:10]),
    .y_addr(pckt_in_chosen_w[9:8])
  );
  assign fifo_data_out_w = { \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  };
  assign \genfifo[0].x_pckt_in_w  = pckt_sw_i[11:0];
  assign \genfifo[1].x_pckt_in_w  = pckt_sw_i[23:12];
  assign \genfifo[2].x_pckt_in_w  = pckt_sw_i[35:24];
  assign \genfifo[3].x_pckt_in_w  = pckt_sw_i[47:36];
  assign \genfifo[4].x_pckt_in_w  = pckt_sw_i[59:48];
  assign x_addr_w = pckt_in_chosen_w[11:10];
  assign y_addr_w = pckt_in_chosen_w[9:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_router" *)
(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:3.1-152.10" *)
module \$paramod$61ade3cff3e969ef23e69f6cbabeaaa9303538c2\xy_router (x_addr, y_addr, mux_out_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _01_;
  wire [15:0] _02_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _03_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:39.34-39.38" *)
  wire [2:0] DOWN;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:36.34-36.38" *)
  wire [2:0] LEFT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:35.34-35.42" *)
  wire [2:0] RESOURCE;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:38.34-38.39" *)
  wire [2:0] RIGHT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:37.34-37.36" *)
  wire [2:0] UP;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:15.31-15.44" *)
  output [2:0] mux_out_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:24.28-24.41" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:13.36-13.42" *)
  input [1:0] x_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:27.34-27.40" *)
  wire [1:0] x_cord;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:14.36-14.42" *)
  input [1:0] y_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:28.34-28.40" *)
  wire [1:0] y_cord;
  assign _03_[1] = ~x_addr[1];
  assign _03_[0] = ~x_addr[0];
  assign _02_[0] = _03_[0] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *)  _03_[1];
  assign mux_out_sel_o[0] = x_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29" *)  x_addr[1];
  assign _00_[2] = y_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31" *)  y_addr[1];
  assign _01_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|../srcs/switch/simple_mesh_xy/router_xy.v:122.11-128.14" *) _02_[0];
  assign mux_out_sel_o[1] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) _01_[1] : 1'h0;
  assign mux_out_sel_o[2] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) 1'h0 : _00_[2];
  assign _00_[1:0] = 2'h0;
  assign { _01_[2], _01_[0] } = 2'h1;
  assign _02_[15:1] = 15'h7fff;
  assign _03_[31:2] = 30'h3fffffff;
  assign DOWN = 3'h4;
  assign LEFT = 3'h1;
  assign RESOURCE = 3'h0;
  assign RIGHT = 3'h3;
  assign UP = 3'h2;
  assign mux_out_sel_w = mux_out_sel_o;
  assign x_cord = 2'h0;
  assign y_cord = 2'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_router" *)
(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:3.1-152.10" *)
module \$paramod$642c303051d9ae1ed2755a7cedc7af08e531d936\xy_router (x_addr, y_addr, mux_out_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _01_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _02_;
  wire [15:0] _03_;
  wire _04_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _05_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [31:0] _06_;
  wire _07_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire [1:0] _08_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [1:0] _09_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "1" *)
  wire [1:0] _10_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _11_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:39.34-39.38" *)
  wire [2:0] DOWN;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:36.34-36.38" *)
  wire [2:0] LEFT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:35.34-35.42" *)
  wire [2:0] RESOURCE;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:38.34-38.39" *)
  wire [2:0] RIGHT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:37.34-37.36" *)
  wire [2:0] UP;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:15.31-15.44" *)
  output [2:0] mux_out_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:24.28-24.41" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:13.36-13.42" *)
  input [1:0] x_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:27.34-27.40" *)
  wire [1:0] x_cord;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:14.36-14.42" *)
  input [1:0] y_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:28.34-28.40" *)
  wire [1:0] y_cord;
  assign _09_[1] = ~y_addr[1];
  assign _05_[0] = ~x_addr[0];
  assign _10_[0] = ~y_addr[0];
  assign _06_[31] = ~x_addr[1];
  assign mux_out_sel_o[0] = x_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29" *)  _06_[31];
  assign _04_ = _10_[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31" *)  y_addr[1];
  assign _03_[0] = _05_[0] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *)  x_addr[1];
  assign _02_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|../srcs/switch/simple_mesh_xy/router_xy.v:122.11-128.14" *) _07_;
  assign _01_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|../srcs/switch/simple_mesh_xy/router_xy.v:114.16-119.14" *) _08_[1];
  assign _00_[1] = _04_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) _01_[1] : 1'h0;
  assign _00_[2] = _04_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) _08_[1] : 1'h0;
  assign mux_out_sel_o[1] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) _02_[1] : _00_[1];
  assign mux_out_sel_o[2] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) 1'h0 : _00_[2];
  assign _07_ = _06_[31] | _03_[0];
  assign _11_ = _09_[1] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  y_addr[0];
  assign _08_[1] = y_addr[1] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.12-240.41" *)  _11_;
  assign _00_[0] = 1'h0;
  assign { _01_[2], _01_[0] } = { _08_[1], 1'h0 };
  assign { _02_[2], _02_[0] } = 2'h1;
  assign _03_[15:1] = 15'h7fff;
  assign _05_[31:1] = { 30'h3fffffff, x_addr[1] };
  assign _06_[30:0] = { _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], x_addr[0] };
  assign _08_[0] = y_addr[0];
  assign _09_[0] = y_addr[0];
  assign DOWN = 3'h4;
  assign LEFT = 3'h1;
  assign RESOURCE = 3'h0;
  assign RIGHT = 3'h3;
  assign UP = 3'h2;
  assign mux_out_sel_w = mux_out_sel_o;
  assign x_cord = 2'h2;
  assign y_cord = 2'h1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_router" *)
(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:3.1-152.10" *)
module \$paramod$658d45665135e590a85f81384fe03a3d430a29fb\xy_router (x_addr, y_addr, mux_out_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _01_;
  wire [15:0] _02_;
  wire _03_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire [31:0] _04_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _05_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "1" *)
  wire [31:0] _06_;
  wire _07_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _08_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:39.34-39.38" *)
  wire [2:0] DOWN;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:36.34-36.38" *)
  wire [2:0] LEFT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:35.34-35.42" *)
  wire [2:0] RESOURCE;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:38.34-38.39" *)
  wire [2:0] RIGHT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:37.34-37.36" *)
  wire [2:0] UP;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:15.31-15.44" *)
  output [2:0] mux_out_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:24.28-24.41" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:13.36-13.42" *)
  input [1:0] x_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:27.34-27.40" *)
  wire [1:0] x_cord;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:14.36-14.42" *)
  input [1:0] y_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:28.34-28.40" *)
  wire [1:0] y_cord;
  assign _05_[1] = ~x_addr[1];
  assign _06_[0] = ~x_addr[0];
  assign _06_[31] = ~_04_[31];
  assign _08_[1] = ~y_addr[1];
  assign mux_out_sel_o[0] = _06_[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29" *)  x_addr[1];
  assign _03_ = y_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31" *)  _08_[1];
  assign _02_[0] = x_addr[0] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *)  _05_[1];
  assign _00_[1] = _03_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) _08_[1] : 1'h0;
  assign _00_[2] = _03_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) y_addr[1] : 1'h0;
  assign mux_out_sel_o[1] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) _01_[1] : _00_[1];
  assign mux_out_sel_o[2] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) 1'h0 : _00_[2];
  assign _01_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *) _07_;
  assign _07_ = _06_[31] | _02_[0];
  assign _04_[31] = x_addr[1] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.12-240.41" *)  _02_[0];
  assign _00_[0] = 1'h0;
  assign { _01_[2], _01_[0] } = 2'h1;
  assign _02_[15:1] = 15'h7fff;
  assign _04_[30:0] = { _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], x_addr[0] };
  assign { _05_[31:2], _05_[0] } = { 30'h3fffffff, x_addr[0] };
  assign _06_[30:2] = { _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31], _06_[31] };
  assign _08_[0] = y_addr[0];
  assign DOWN = 3'h4;
  assign LEFT = 3'h1;
  assign RESOURCE = 3'h0;
  assign RIGHT = 3'h3;
  assign UP = 3'h2;
  assign mux_out_sel_w = mux_out_sel_o;
  assign x_cord = 2'h1;
  assign y_cord = 2'h2;
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_router" *)
(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:3.1-152.10" *)
module \$paramod$86f06f14554300583392bd4b26c6a42cbfd48291\xy_router (x_addr, y_addr, mux_out_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _01_;
  wire [15:0] _02_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire [31:0] _03_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _04_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "1" *)
  wire [31:0] _05_;
  wire _06_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:39.34-39.38" *)
  wire [2:0] DOWN;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:36.34-36.38" *)
  wire [2:0] LEFT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:35.34-35.42" *)
  wire [2:0] RESOURCE;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:38.34-38.39" *)
  wire [2:0] RIGHT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:37.34-37.36" *)
  wire [2:0] UP;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:15.31-15.44" *)
  output [2:0] mux_out_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:24.28-24.41" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:13.36-13.42" *)
  input [1:0] x_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:27.34-27.40" *)
  wire [1:0] x_cord;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:14.36-14.42" *)
  input [1:0] y_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:28.34-28.40" *)
  wire [1:0] y_cord;
  assign _04_[1] = ~x_addr[1];
  assign _05_[0] = ~x_addr[0];
  assign _05_[31] = ~_03_[31];
  assign mux_out_sel_o[0] = _05_[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29" *)  x_addr[1];
  assign _02_[0] = x_addr[0] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *)  _04_[1];
  assign _00_[2] = y_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31" *)  y_addr[1];
  assign _01_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|../srcs/switch/simple_mesh_xy/router_xy.v:122.11-128.14" *) _06_;
  assign mux_out_sel_o[1] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) _01_[1] : 1'h0;
  assign mux_out_sel_o[2] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) 1'h0 : _00_[2];
  assign _06_ = _05_[31] | _02_[0];
  assign _03_[31] = x_addr[1] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.12-240.41" *)  _02_[0];
  assign _00_[1:0] = 2'h0;
  assign { _01_[2], _01_[0] } = 2'h1;
  assign _02_[15:1] = 15'h7fff;
  assign _03_[30:0] = { _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], _03_[31], x_addr[0] };
  assign { _04_[31:2], _04_[0] } = { 30'h3fffffff, x_addr[0] };
  assign _05_[30:2] = { _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31] };
  assign DOWN = 3'h4;
  assign LEFT = 3'h1;
  assign RESOURCE = 3'h0;
  assign RIGHT = 3'h3;
  assign UP = 3'h2;
  assign mux_out_sel_w = mux_out_sel_o;
  assign x_cord = 2'h1;
  assign y_cord = 2'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_switch" *)
(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:38.1-184.10" *)
module \$paramod$8a75fe6cde9c3fd220b0bb5cd170b010190ac3ae\xy_switch (clk_i, rst_ni, wr_en_sw_i, pckt_sw_i, in_fifo_full_o, in_fifo_overflow_o, nxt_fifo_full_i, nxt_fifo_overflow_i, wr_en_sw_o, pckt_sw_o);
  wire [1:0] _00_;
  wire _01_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)
  wire _02_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:53.11-53.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:73.37-73.47" *)
  wire [59:0] data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:87.39-87.46" *)
  wire [4:0] empty_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:85.39-85.54" *)
  wire [59:0] fifo_data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[0].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[0].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[1].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[1].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[2].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[2].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[3].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[3].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[4].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[4].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:59.41-59.55" *)
  output [4:0] in_fifo_full_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:60.41-60.59" *)
  output [4:0] in_fifo_overflow_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:71.37-71.49" *)
  wire [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:72.37-72.50" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:63.41-63.56" *)
  input [4:0] nxt_fifo_full_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:64.41-64.60" *)
  input [4:0] nxt_fifo_overflow_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:74.37-74.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [11:0] pckt_in_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:58.41-58.50" *)
  input [59:0] pckt_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:66.41-66.50" *)
  output [59:0] pckt_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:86.39-86.46" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:54.11-54.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:88.39-88.50" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] underflow_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:70.37-70.48" *)
  wire [4:0] vld_input_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:57.41-57.51" *)
  input [4:0] wr_en_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:65.41-65.51" *)
  output [4:0] wr_en_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:77.33-77.41" *)
  wire [1:0] x_addr_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:78.33-78.41" *)
  wire [1:0] y_addr_w;
  assign _00_[0] = vld_input_w[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[1];
  assign _00_[1] = vld_input_w[2] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[3];
  assign _01_ = _00_[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  _00_[1];
  assign _02_ = _01_ |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[4];
  assign pckt_sw_o[0] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[0] : 1'h0;
  assign pckt_sw_o[1] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[1] : 1'h0;
  assign pckt_sw_o[2] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[2] : 1'h0;
  assign pckt_sw_o[3] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[3] : 1'h0;
  assign pckt_sw_o[4] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[4] : 1'h0;
  assign pckt_sw_o[5] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[5] : 1'h0;
  assign pckt_sw_o[6] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[6] : 1'h0;
  assign pckt_sw_o[7] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[7] : 1'h0;
  assign pckt_sw_o[8] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[8] : 1'h0;
  assign pckt_sw_o[9] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[9] : 1'h0;
  assign pckt_sw_o[10] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[10] : 1'h0;
  assign pckt_sw_o[11] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[11] : 1'h0;
  assign pckt_sw_o[12] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[12] : 1'h0;
  assign pckt_sw_o[13] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[13] : 1'h0;
  assign pckt_sw_o[14] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[14] : 1'h0;
  assign pckt_sw_o[15] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[15] : 1'h0;
  assign pckt_sw_o[16] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[16] : 1'h0;
  assign pckt_sw_o[17] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[17] : 1'h0;
  assign pckt_sw_o[18] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[18] : 1'h0;
  assign pckt_sw_o[19] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[19] : 1'h0;
  assign pckt_sw_o[20] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[20] : 1'h0;
  assign pckt_sw_o[21] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[21] : 1'h0;
  assign pckt_sw_o[22] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[22] : 1'h0;
  assign pckt_sw_o[23] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[23] : 1'h0;
  assign pckt_sw_o[24] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[24] : 1'h0;
  assign pckt_sw_o[25] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[25] : 1'h0;
  assign pckt_sw_o[26] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[26] : 1'h0;
  assign pckt_sw_o[27] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[27] : 1'h0;
  assign pckt_sw_o[28] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[28] : 1'h0;
  assign pckt_sw_o[29] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[29] : 1'h0;
  assign pckt_sw_o[30] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[30] : 1'h0;
  assign pckt_sw_o[31] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[31] : 1'h0;
  assign pckt_sw_o[32] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[32] : 1'h0;
  assign pckt_sw_o[33] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[33] : 1'h0;
  assign pckt_sw_o[34] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[34] : 1'h0;
  assign pckt_sw_o[35] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[35] : 1'h0;
  assign pckt_sw_o[36] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[36] : 1'h0;
  assign pckt_sw_o[37] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[37] : 1'h0;
  assign pckt_sw_o[38] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[38] : 1'h0;
  assign pckt_sw_o[39] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[39] : 1'h0;
  assign pckt_sw_o[40] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[40] : 1'h0;
  assign pckt_sw_o[41] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[41] : 1'h0;
  assign pckt_sw_o[42] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[42] : 1'h0;
  assign pckt_sw_o[43] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[43] : 1'h0;
  assign pckt_sw_o[44] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[44] : 1'h0;
  assign pckt_sw_o[45] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[45] : 1'h0;
  assign pckt_sw_o[46] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[46] : 1'h0;
  assign pckt_sw_o[47] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[47] : 1'h0;
  assign pckt_sw_o[48] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[48] : 1'h0;
  assign pckt_sw_o[49] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[49] : 1'h0;
  assign pckt_sw_o[50] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[50] : 1'h0;
  assign pckt_sw_o[51] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[51] : 1'h0;
  assign pckt_sw_o[52] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[52] : 1'h0;
  assign pckt_sw_o[53] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[53] : 1'h0;
  assign pckt_sw_o[54] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[54] : 1'h0;
  assign pckt_sw_o[55] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[55] : 1'h0;
  assign pckt_sw_o[56] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[56] : 1'h0;
  assign pckt_sw_o[57] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[57] : 1'h0;
  assign pckt_sw_o[58] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[58] : 1'h0;
  assign pckt_sw_o[59] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[59] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:124.5-128.10" *)
  \$paramod\arbiter\PORT_N=3'101  arb (
    .mux_in_sel_o(mux_in_sel_w),
    .vld_input_i(vld_input_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:152.5-163.10" *)
  \$paramod\control_unit\PORT_N=3'101  control_u (
    .clk_i(clk_i),
    .empty_i(empty_w),
    .full_i(nxt_fifo_full_i),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .rd_en_o(rd_en_w),
    .rst_ni(rst_ni),
    .vld_input_o(vld_input_w),
    .wr_en_o(wr_en_sw_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:171.5-180.10" *)
  \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101  crossbar (
    .clk_i(clk_i),
    .data_i({ \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  }),
    .data_o(data_out_w),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .pckt_in_chosen_o(pckt_in_chosen_w),
    .rst_ni(rst_ni)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0  \genfifo[0].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[11:0]),
    .data_o(\genfifo[0].x_pckt_out_w ),
    .empty_o(empty_w[0]),
    .full_o(in_fifo_full_o[0]),
    .overflow_o(in_fifo_overflow_o[0]),
    .rd_en_i(rd_en_w[0]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[0]),
    .wr_en_i(wr_en_sw_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1  \genfifo[1].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[23:12]),
    .data_o(\genfifo[1].x_pckt_out_w ),
    .empty_o(empty_w[1]),
    .full_o(in_fifo_full_o[1]),
    .overflow_o(in_fifo_overflow_o[1]),
    .rd_en_i(rd_en_w[1]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[1]),
    .wr_en_i(wr_en_sw_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2  \genfifo[2].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[35:24]),
    .data_o(\genfifo[2].x_pckt_out_w ),
    .empty_o(empty_w[2]),
    .full_o(in_fifo_full_o[2]),
    .overflow_o(in_fifo_overflow_o[2]),
    .rd_en_i(rd_en_w[2]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[2]),
    .wr_en_i(wr_en_sw_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3  \genfifo[3].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[47:36]),
    .data_o(\genfifo[3].x_pckt_out_w ),
    .empty_o(empty_w[3]),
    .full_o(in_fifo_full_o[3]),
    .overflow_o(in_fifo_overflow_o[3]),
    .rd_en_i(rd_en_w[3]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[3]),
    .wr_en_i(wr_en_sw_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4  \genfifo[4].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[59:48]),
    .data_o(\genfifo[4].x_pckt_out_w ),
    .empty_o(empty_w[4]),
    .full_o(in_fifo_full_o[4]),
    .overflow_o(in_fifo_overflow_o[4]),
    .rd_en_i(rd_en_w[4]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[4]),
    .wr_en_i(wr_en_sw_i[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:140.5-145.10" *)
  \$paramod$0b31c23a2a0e38a1e3d2cc502b4e34914b558892\xy_router  router (
    .mux_out_sel_o(mux_out_sel_w),
    .x_addr(pckt_in_chosen_w[11:10]),
    .y_addr(pckt_in_chosen_w[9:8])
  );
  assign fifo_data_out_w = { \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  };
  assign \genfifo[0].x_pckt_in_w  = pckt_sw_i[11:0];
  assign \genfifo[1].x_pckt_in_w  = pckt_sw_i[23:12];
  assign \genfifo[2].x_pckt_in_w  = pckt_sw_i[35:24];
  assign \genfifo[3].x_pckt_in_w  = pckt_sw_i[47:36];
  assign \genfifo[4].x_pckt_in_w  = pckt_sw_i[59:48];
  assign x_addr_w = pckt_in_chosen_w[11:10];
  assign y_addr_w = pckt_in_chosen_w[9:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_switch" *)
(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:38.1-184.10" *)
module \$paramod$8db862e09c7371cc40e37b359b1706047ae730f0\xy_switch (clk_i, rst_ni, wr_en_sw_i, pckt_sw_i, in_fifo_full_o, in_fifo_overflow_o, nxt_fifo_full_i, nxt_fifo_overflow_i, wr_en_sw_o, pckt_sw_o);
  wire [1:0] _00_;
  wire _01_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)
  wire _02_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:53.11-53.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:73.37-73.47" *)
  wire [59:0] data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:87.39-87.46" *)
  wire [4:0] empty_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:85.39-85.54" *)
  wire [59:0] fifo_data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[0].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[0].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[1].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[1].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[2].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[2].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[3].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[3].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[4].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[4].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:59.41-59.55" *)
  output [4:0] in_fifo_full_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:60.41-60.59" *)
  output [4:0] in_fifo_overflow_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:71.37-71.49" *)
  wire [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:72.37-72.50" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:63.41-63.56" *)
  input [4:0] nxt_fifo_full_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:64.41-64.60" *)
  input [4:0] nxt_fifo_overflow_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:74.37-74.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [11:0] pckt_in_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:58.41-58.50" *)
  input [59:0] pckt_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:66.41-66.50" *)
  output [59:0] pckt_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:86.39-86.46" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:54.11-54.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:88.39-88.50" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] underflow_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:70.37-70.48" *)
  wire [4:0] vld_input_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:57.41-57.51" *)
  input [4:0] wr_en_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:65.41-65.51" *)
  output [4:0] wr_en_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:77.33-77.41" *)
  wire [1:0] x_addr_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:78.33-78.41" *)
  wire [1:0] y_addr_w;
  assign _00_[0] = vld_input_w[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[1];
  assign _00_[1] = vld_input_w[2] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[3];
  assign _01_ = _00_[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  _00_[1];
  assign _02_ = _01_ |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[4];
  assign pckt_sw_o[0] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[0] : 1'h0;
  assign pckt_sw_o[1] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[1] : 1'h0;
  assign pckt_sw_o[2] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[2] : 1'h0;
  assign pckt_sw_o[3] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[3] : 1'h0;
  assign pckt_sw_o[4] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[4] : 1'h0;
  assign pckt_sw_o[5] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[5] : 1'h0;
  assign pckt_sw_o[6] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[6] : 1'h0;
  assign pckt_sw_o[7] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[7] : 1'h0;
  assign pckt_sw_o[8] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[8] : 1'h0;
  assign pckt_sw_o[9] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[9] : 1'h0;
  assign pckt_sw_o[10] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[10] : 1'h0;
  assign pckt_sw_o[11] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[11] : 1'h0;
  assign pckt_sw_o[12] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[12] : 1'h0;
  assign pckt_sw_o[13] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[13] : 1'h0;
  assign pckt_sw_o[14] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[14] : 1'h0;
  assign pckt_sw_o[15] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[15] : 1'h0;
  assign pckt_sw_o[16] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[16] : 1'h0;
  assign pckt_sw_o[17] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[17] : 1'h0;
  assign pckt_sw_o[18] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[18] : 1'h0;
  assign pckt_sw_o[19] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[19] : 1'h0;
  assign pckt_sw_o[20] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[20] : 1'h0;
  assign pckt_sw_o[21] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[21] : 1'h0;
  assign pckt_sw_o[22] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[22] : 1'h0;
  assign pckt_sw_o[23] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[23] : 1'h0;
  assign pckt_sw_o[24] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[24] : 1'h0;
  assign pckt_sw_o[25] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[25] : 1'h0;
  assign pckt_sw_o[26] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[26] : 1'h0;
  assign pckt_sw_o[27] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[27] : 1'h0;
  assign pckt_sw_o[28] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[28] : 1'h0;
  assign pckt_sw_o[29] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[29] : 1'h0;
  assign pckt_sw_o[30] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[30] : 1'h0;
  assign pckt_sw_o[31] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[31] : 1'h0;
  assign pckt_sw_o[32] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[32] : 1'h0;
  assign pckt_sw_o[33] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[33] : 1'h0;
  assign pckt_sw_o[34] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[34] : 1'h0;
  assign pckt_sw_o[35] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[35] : 1'h0;
  assign pckt_sw_o[36] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[36] : 1'h0;
  assign pckt_sw_o[37] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[37] : 1'h0;
  assign pckt_sw_o[38] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[38] : 1'h0;
  assign pckt_sw_o[39] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[39] : 1'h0;
  assign pckt_sw_o[40] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[40] : 1'h0;
  assign pckt_sw_o[41] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[41] : 1'h0;
  assign pckt_sw_o[42] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[42] : 1'h0;
  assign pckt_sw_o[43] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[43] : 1'h0;
  assign pckt_sw_o[44] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[44] : 1'h0;
  assign pckt_sw_o[45] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[45] : 1'h0;
  assign pckt_sw_o[46] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[46] : 1'h0;
  assign pckt_sw_o[47] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[47] : 1'h0;
  assign pckt_sw_o[48] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[48] : 1'h0;
  assign pckt_sw_o[49] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[49] : 1'h0;
  assign pckt_sw_o[50] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[50] : 1'h0;
  assign pckt_sw_o[51] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[51] : 1'h0;
  assign pckt_sw_o[52] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[52] : 1'h0;
  assign pckt_sw_o[53] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[53] : 1'h0;
  assign pckt_sw_o[54] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[54] : 1'h0;
  assign pckt_sw_o[55] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[55] : 1'h0;
  assign pckt_sw_o[56] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[56] : 1'h0;
  assign pckt_sw_o[57] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[57] : 1'h0;
  assign pckt_sw_o[58] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[58] : 1'h0;
  assign pckt_sw_o[59] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[59] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:124.5-128.10" *)
  \$paramod\arbiter\PORT_N=3'101  arb (
    .mux_in_sel_o(mux_in_sel_w),
    .vld_input_i(vld_input_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:152.5-163.10" *)
  \$paramod\control_unit\PORT_N=3'101  control_u (
    .clk_i(clk_i),
    .empty_i(empty_w),
    .full_i(nxt_fifo_full_i),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .rd_en_o(rd_en_w),
    .rst_ni(rst_ni),
    .vld_input_o(vld_input_w),
    .wr_en_o(wr_en_sw_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:171.5-180.10" *)
  \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101  crossbar (
    .clk_i(clk_i),
    .data_i({ \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  }),
    .data_o(data_out_w),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .pckt_in_chosen_o(pckt_in_chosen_w),
    .rst_ni(rst_ni)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0  \genfifo[0].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[11:0]),
    .data_o(\genfifo[0].x_pckt_out_w ),
    .empty_o(empty_w[0]),
    .full_o(in_fifo_full_o[0]),
    .overflow_o(in_fifo_overflow_o[0]),
    .rd_en_i(rd_en_w[0]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[0]),
    .wr_en_i(wr_en_sw_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1  \genfifo[1].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[23:12]),
    .data_o(\genfifo[1].x_pckt_out_w ),
    .empty_o(empty_w[1]),
    .full_o(in_fifo_full_o[1]),
    .overflow_o(in_fifo_overflow_o[1]),
    .rd_en_i(rd_en_w[1]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[1]),
    .wr_en_i(wr_en_sw_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2  \genfifo[2].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[35:24]),
    .data_o(\genfifo[2].x_pckt_out_w ),
    .empty_o(empty_w[2]),
    .full_o(in_fifo_full_o[2]),
    .overflow_o(in_fifo_overflow_o[2]),
    .rd_en_i(rd_en_w[2]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[2]),
    .wr_en_i(wr_en_sw_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3  \genfifo[3].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[47:36]),
    .data_o(\genfifo[3].x_pckt_out_w ),
    .empty_o(empty_w[3]),
    .full_o(in_fifo_full_o[3]),
    .overflow_o(in_fifo_overflow_o[3]),
    .rd_en_i(rd_en_w[3]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[3]),
    .wr_en_i(wr_en_sw_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4  \genfifo[4].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[59:48]),
    .data_o(\genfifo[4].x_pckt_out_w ),
    .empty_o(empty_w[4]),
    .full_o(in_fifo_full_o[4]),
    .overflow_o(in_fifo_overflow_o[4]),
    .rd_en_i(rd_en_w[4]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[4]),
    .wr_en_i(wr_en_sw_i[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:140.5-145.10" *)
  \$paramod$61ade3cff3e969ef23e69f6cbabeaaa9303538c2\xy_router  router (
    .mux_out_sel_o(mux_out_sel_w),
    .x_addr(pckt_in_chosen_w[11:10]),
    .y_addr(pckt_in_chosen_w[9:8])
  );
  assign fifo_data_out_w = { \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  };
  assign \genfifo[0].x_pckt_in_w  = pckt_sw_i[11:0];
  assign \genfifo[1].x_pckt_in_w  = pckt_sw_i[23:12];
  assign \genfifo[2].x_pckt_in_w  = pckt_sw_i[35:24];
  assign \genfifo[3].x_pckt_in_w  = pckt_sw_i[47:36];
  assign \genfifo[4].x_pckt_in_w  = pckt_sw_i[59:48];
  assign x_addr_w = pckt_in_chosen_w[11:10];
  assign y_addr_w = pckt_in_chosen_w[9:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_switch" *)
(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:38.1-184.10" *)
module \$paramod$a23e09ed3d243fb9c7a16af0ab653e04a3e85057\xy_switch (clk_i, rst_ni, wr_en_sw_i, pckt_sw_i, in_fifo_full_o, in_fifo_overflow_o, nxt_fifo_full_i, nxt_fifo_overflow_i, wr_en_sw_o, pckt_sw_o);
  wire [1:0] _00_;
  wire _01_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)
  wire _02_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:53.11-53.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:73.37-73.47" *)
  wire [59:0] data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:87.39-87.46" *)
  wire [4:0] empty_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:85.39-85.54" *)
  wire [59:0] fifo_data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[0].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[0].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[1].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[1].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[2].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[2].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[3].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[3].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[4].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[4].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:59.41-59.55" *)
  output [4:0] in_fifo_full_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:60.41-60.59" *)
  output [4:0] in_fifo_overflow_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:71.37-71.49" *)
  wire [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:72.37-72.50" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:63.41-63.56" *)
  input [4:0] nxt_fifo_full_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:64.41-64.60" *)
  input [4:0] nxt_fifo_overflow_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:74.37-74.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [11:0] pckt_in_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:58.41-58.50" *)
  input [59:0] pckt_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:66.41-66.50" *)
  output [59:0] pckt_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:86.39-86.46" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:54.11-54.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:88.39-88.50" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] underflow_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:70.37-70.48" *)
  wire [4:0] vld_input_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:57.41-57.51" *)
  input [4:0] wr_en_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:65.41-65.51" *)
  output [4:0] wr_en_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:77.33-77.41" *)
  wire [1:0] x_addr_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:78.33-78.41" *)
  wire [1:0] y_addr_w;
  assign _00_[0] = vld_input_w[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[1];
  assign _00_[1] = vld_input_w[2] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[3];
  assign _01_ = _00_[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  _00_[1];
  assign _02_ = _01_ |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[4];
  assign pckt_sw_o[0] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[0] : 1'h0;
  assign pckt_sw_o[1] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[1] : 1'h0;
  assign pckt_sw_o[2] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[2] : 1'h0;
  assign pckt_sw_o[3] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[3] : 1'h0;
  assign pckt_sw_o[4] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[4] : 1'h0;
  assign pckt_sw_o[5] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[5] : 1'h0;
  assign pckt_sw_o[6] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[6] : 1'h0;
  assign pckt_sw_o[7] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[7] : 1'h0;
  assign pckt_sw_o[8] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[8] : 1'h0;
  assign pckt_sw_o[9] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[9] : 1'h0;
  assign pckt_sw_o[10] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[10] : 1'h0;
  assign pckt_sw_o[11] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[11] : 1'h0;
  assign pckt_sw_o[12] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[12] : 1'h0;
  assign pckt_sw_o[13] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[13] : 1'h0;
  assign pckt_sw_o[14] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[14] : 1'h0;
  assign pckt_sw_o[15] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[15] : 1'h0;
  assign pckt_sw_o[16] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[16] : 1'h0;
  assign pckt_sw_o[17] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[17] : 1'h0;
  assign pckt_sw_o[18] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[18] : 1'h0;
  assign pckt_sw_o[19] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[19] : 1'h0;
  assign pckt_sw_o[20] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[20] : 1'h0;
  assign pckt_sw_o[21] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[21] : 1'h0;
  assign pckt_sw_o[22] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[22] : 1'h0;
  assign pckt_sw_o[23] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[23] : 1'h0;
  assign pckt_sw_o[24] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[24] : 1'h0;
  assign pckt_sw_o[25] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[25] : 1'h0;
  assign pckt_sw_o[26] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[26] : 1'h0;
  assign pckt_sw_o[27] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[27] : 1'h0;
  assign pckt_sw_o[28] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[28] : 1'h0;
  assign pckt_sw_o[29] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[29] : 1'h0;
  assign pckt_sw_o[30] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[30] : 1'h0;
  assign pckt_sw_o[31] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[31] : 1'h0;
  assign pckt_sw_o[32] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[32] : 1'h0;
  assign pckt_sw_o[33] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[33] : 1'h0;
  assign pckt_sw_o[34] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[34] : 1'h0;
  assign pckt_sw_o[35] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[35] : 1'h0;
  assign pckt_sw_o[36] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[36] : 1'h0;
  assign pckt_sw_o[37] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[37] : 1'h0;
  assign pckt_sw_o[38] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[38] : 1'h0;
  assign pckt_sw_o[39] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[39] : 1'h0;
  assign pckt_sw_o[40] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[40] : 1'h0;
  assign pckt_sw_o[41] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[41] : 1'h0;
  assign pckt_sw_o[42] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[42] : 1'h0;
  assign pckt_sw_o[43] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[43] : 1'h0;
  assign pckt_sw_o[44] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[44] : 1'h0;
  assign pckt_sw_o[45] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[45] : 1'h0;
  assign pckt_sw_o[46] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[46] : 1'h0;
  assign pckt_sw_o[47] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[47] : 1'h0;
  assign pckt_sw_o[48] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[48] : 1'h0;
  assign pckt_sw_o[49] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[49] : 1'h0;
  assign pckt_sw_o[50] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[50] : 1'h0;
  assign pckt_sw_o[51] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[51] : 1'h0;
  assign pckt_sw_o[52] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[52] : 1'h0;
  assign pckt_sw_o[53] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[53] : 1'h0;
  assign pckt_sw_o[54] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[54] : 1'h0;
  assign pckt_sw_o[55] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[55] : 1'h0;
  assign pckt_sw_o[56] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[56] : 1'h0;
  assign pckt_sw_o[57] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[57] : 1'h0;
  assign pckt_sw_o[58] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[58] : 1'h0;
  assign pckt_sw_o[59] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[59] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:124.5-128.10" *)
  \$paramod\arbiter\PORT_N=3'101  arb (
    .mux_in_sel_o(mux_in_sel_w),
    .vld_input_i(vld_input_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:152.5-163.10" *)
  \$paramod\control_unit\PORT_N=3'101  control_u (
    .clk_i(clk_i),
    .empty_i(empty_w),
    .full_i(nxt_fifo_full_i),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .rd_en_o(rd_en_w),
    .rst_ni(rst_ni),
    .vld_input_o(vld_input_w),
    .wr_en_o(wr_en_sw_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:171.5-180.10" *)
  \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101  crossbar (
    .clk_i(clk_i),
    .data_i({ \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  }),
    .data_o(data_out_w),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .pckt_in_chosen_o(pckt_in_chosen_w),
    .rst_ni(rst_ni)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0  \genfifo[0].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[11:0]),
    .data_o(\genfifo[0].x_pckt_out_w ),
    .empty_o(empty_w[0]),
    .full_o(in_fifo_full_o[0]),
    .overflow_o(in_fifo_overflow_o[0]),
    .rd_en_i(rd_en_w[0]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[0]),
    .wr_en_i(wr_en_sw_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1  \genfifo[1].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[23:12]),
    .data_o(\genfifo[1].x_pckt_out_w ),
    .empty_o(empty_w[1]),
    .full_o(in_fifo_full_o[1]),
    .overflow_o(in_fifo_overflow_o[1]),
    .rd_en_i(rd_en_w[1]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[1]),
    .wr_en_i(wr_en_sw_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2  \genfifo[2].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[35:24]),
    .data_o(\genfifo[2].x_pckt_out_w ),
    .empty_o(empty_w[2]),
    .full_o(in_fifo_full_o[2]),
    .overflow_o(in_fifo_overflow_o[2]),
    .rd_en_i(rd_en_w[2]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[2]),
    .wr_en_i(wr_en_sw_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3  \genfifo[3].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[47:36]),
    .data_o(\genfifo[3].x_pckt_out_w ),
    .empty_o(empty_w[3]),
    .full_o(in_fifo_full_o[3]),
    .overflow_o(in_fifo_overflow_o[3]),
    .rd_en_i(rd_en_w[3]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[3]),
    .wr_en_i(wr_en_sw_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4  \genfifo[4].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[59:48]),
    .data_o(\genfifo[4].x_pckt_out_w ),
    .empty_o(empty_w[4]),
    .full_o(in_fifo_full_o[4]),
    .overflow_o(in_fifo_overflow_o[4]),
    .rd_en_i(rd_en_w[4]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[4]),
    .wr_en_i(wr_en_sw_i[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:140.5-145.10" *)
  \$paramod$642c303051d9ae1ed2755a7cedc7af08e531d936\xy_router  router (
    .mux_out_sel_o(mux_out_sel_w),
    .x_addr(pckt_in_chosen_w[11:10]),
    .y_addr(pckt_in_chosen_w[9:8])
  );
  assign fifo_data_out_w = { \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  };
  assign \genfifo[0].x_pckt_in_w  = pckt_sw_i[11:0];
  assign \genfifo[1].x_pckt_in_w  = pckt_sw_i[23:12];
  assign \genfifo[2].x_pckt_in_w  = pckt_sw_i[35:24];
  assign \genfifo[3].x_pckt_in_w  = pckt_sw_i[47:36];
  assign \genfifo[4].x_pckt_in_w  = pckt_sw_i[59:48];
  assign x_addr_w = pckt_in_chosen_w[11:10];
  assign y_addr_w = pckt_in_chosen_w[9:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_router" *)
(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:3.1-152.10" *)
module \$paramod$ab956954f46fdec46dbef84e61adfe267c7312a1\xy_router (x_addr, y_addr, mux_out_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _01_;
  wire [15:0] _02_;
  wire _03_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _04_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [31:0] _05_;
  wire _06_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:114.20-114.35|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _07_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:39.34-39.38" *)
  wire [2:0] DOWN;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:36.34-36.38" *)
  wire [2:0] LEFT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:35.34-35.42" *)
  wire [2:0] RESOURCE;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:38.34-38.39" *)
  wire [2:0] RIGHT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:37.34-37.36" *)
  wire [2:0] UP;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:15.31-15.44" *)
  output [2:0] mux_out_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:24.28-24.41" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:13.36-13.42" *)
  input [1:0] x_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:27.34-27.40" *)
  wire [1:0] x_cord;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:14.36-14.42" *)
  input [1:0] y_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:28.34-28.40" *)
  wire [1:0] y_cord;
  assign _04_[0] = ~x_addr[0];
  assign _05_[31] = ~x_addr[1];
  assign _07_[1] = ~y_addr[1];
  assign mux_out_sel_o[0] = x_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29" *)  _05_[31];
  assign _03_ = y_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31" *)  _07_[1];
  assign _02_[0] = _04_[0] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *)  x_addr[1];
  assign _01_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|../srcs/switch/simple_mesh_xy/router_xy.v:122.11-128.14" *) _06_;
  assign _00_[1] = _03_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) _07_[1] : 1'h0;
  assign _00_[2] = _03_ ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31|../srcs/switch/simple_mesh_xy/router_xy.v:110.11-119.14" *) y_addr[1] : 1'h0;
  assign mux_out_sel_o[1] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) _01_[1] : _00_[1];
  assign mux_out_sel_o[2] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) 1'h0 : _00_[2];
  assign _06_ = _05_[31] | _02_[0];
  assign _00_[0] = 1'h0;
  assign { _01_[2], _01_[0] } = 2'h1;
  assign _02_[15:1] = 15'h7fff;
  assign _04_[31:1] = { 30'h3fffffff, x_addr[1] };
  assign _05_[30:0] = { _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], _05_[31], x_addr[0] };
  assign _07_[0] = y_addr[0];
  assign DOWN = 3'h4;
  assign LEFT = 3'h1;
  assign RESOURCE = 3'h0;
  assign RIGHT = 3'h3;
  assign UP = 3'h2;
  assign mux_out_sel_w = mux_out_sel_o;
  assign x_cord = 2'h2;
  assign y_cord = 2'h2;
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_switch" *)
(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:38.1-184.10" *)
module \$paramod$b87971bb01ee7b47c3cdd9acd7a17f54fc8a853e\xy_switch (clk_i, rst_ni, wr_en_sw_i, pckt_sw_i, in_fifo_full_o, in_fifo_overflow_o, nxt_fifo_full_i, nxt_fifo_overflow_i, wr_en_sw_o, pckt_sw_o);
  wire [1:0] _00_;
  wire _01_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)
  wire _02_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:53.11-53.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:73.37-73.47" *)
  wire [59:0] data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:87.39-87.46" *)
  wire [4:0] empty_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:85.39-85.54" *)
  wire [59:0] fifo_data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[0].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[0].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[1].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[1].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[2].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[2].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[3].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[3].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[4].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[4].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:59.41-59.55" *)
  output [4:0] in_fifo_full_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:60.41-60.59" *)
  output [4:0] in_fifo_overflow_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:71.37-71.49" *)
  wire [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:72.37-72.50" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:63.41-63.56" *)
  input [4:0] nxt_fifo_full_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:64.41-64.60" *)
  input [4:0] nxt_fifo_overflow_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:74.37-74.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [11:0] pckt_in_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:58.41-58.50" *)
  input [59:0] pckt_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:66.41-66.50" *)
  output [59:0] pckt_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:86.39-86.46" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:54.11-54.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:88.39-88.50" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] underflow_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:70.37-70.48" *)
  wire [4:0] vld_input_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:57.41-57.51" *)
  input [4:0] wr_en_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:65.41-65.51" *)
  output [4:0] wr_en_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:77.33-77.41" *)
  wire [1:0] x_addr_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:78.33-78.41" *)
  wire [1:0] y_addr_w;
  assign _00_[0] = vld_input_w[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[1];
  assign _00_[1] = vld_input_w[2] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[3];
  assign _01_ = _00_[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  _00_[1];
  assign _02_ = _01_ |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[4];
  assign pckt_sw_o[0] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[0] : 1'h0;
  assign pckt_sw_o[1] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[1] : 1'h0;
  assign pckt_sw_o[2] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[2] : 1'h0;
  assign pckt_sw_o[3] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[3] : 1'h0;
  assign pckt_sw_o[4] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[4] : 1'h0;
  assign pckt_sw_o[5] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[5] : 1'h0;
  assign pckt_sw_o[6] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[6] : 1'h0;
  assign pckt_sw_o[7] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[7] : 1'h0;
  assign pckt_sw_o[8] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[8] : 1'h0;
  assign pckt_sw_o[9] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[9] : 1'h0;
  assign pckt_sw_o[10] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[10] : 1'h0;
  assign pckt_sw_o[11] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[11] : 1'h0;
  assign pckt_sw_o[12] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[12] : 1'h0;
  assign pckt_sw_o[13] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[13] : 1'h0;
  assign pckt_sw_o[14] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[14] : 1'h0;
  assign pckt_sw_o[15] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[15] : 1'h0;
  assign pckt_sw_o[16] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[16] : 1'h0;
  assign pckt_sw_o[17] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[17] : 1'h0;
  assign pckt_sw_o[18] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[18] : 1'h0;
  assign pckt_sw_o[19] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[19] : 1'h0;
  assign pckt_sw_o[20] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[20] : 1'h0;
  assign pckt_sw_o[21] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[21] : 1'h0;
  assign pckt_sw_o[22] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[22] : 1'h0;
  assign pckt_sw_o[23] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[23] : 1'h0;
  assign pckt_sw_o[24] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[24] : 1'h0;
  assign pckt_sw_o[25] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[25] : 1'h0;
  assign pckt_sw_o[26] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[26] : 1'h0;
  assign pckt_sw_o[27] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[27] : 1'h0;
  assign pckt_sw_o[28] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[28] : 1'h0;
  assign pckt_sw_o[29] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[29] : 1'h0;
  assign pckt_sw_o[30] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[30] : 1'h0;
  assign pckt_sw_o[31] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[31] : 1'h0;
  assign pckt_sw_o[32] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[32] : 1'h0;
  assign pckt_sw_o[33] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[33] : 1'h0;
  assign pckt_sw_o[34] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[34] : 1'h0;
  assign pckt_sw_o[35] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[35] : 1'h0;
  assign pckt_sw_o[36] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[36] : 1'h0;
  assign pckt_sw_o[37] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[37] : 1'h0;
  assign pckt_sw_o[38] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[38] : 1'h0;
  assign pckt_sw_o[39] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[39] : 1'h0;
  assign pckt_sw_o[40] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[40] : 1'h0;
  assign pckt_sw_o[41] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[41] : 1'h0;
  assign pckt_sw_o[42] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[42] : 1'h0;
  assign pckt_sw_o[43] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[43] : 1'h0;
  assign pckt_sw_o[44] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[44] : 1'h0;
  assign pckt_sw_o[45] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[45] : 1'h0;
  assign pckt_sw_o[46] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[46] : 1'h0;
  assign pckt_sw_o[47] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[47] : 1'h0;
  assign pckt_sw_o[48] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[48] : 1'h0;
  assign pckt_sw_o[49] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[49] : 1'h0;
  assign pckt_sw_o[50] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[50] : 1'h0;
  assign pckt_sw_o[51] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[51] : 1'h0;
  assign pckt_sw_o[52] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[52] : 1'h0;
  assign pckt_sw_o[53] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[53] : 1'h0;
  assign pckt_sw_o[54] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[54] : 1'h0;
  assign pckt_sw_o[55] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[55] : 1'h0;
  assign pckt_sw_o[56] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[56] : 1'h0;
  assign pckt_sw_o[57] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[57] : 1'h0;
  assign pckt_sw_o[58] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[58] : 1'h0;
  assign pckt_sw_o[59] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[59] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:124.5-128.10" *)
  \$paramod\arbiter\PORT_N=3'101  arb (
    .mux_in_sel_o(mux_in_sel_w),
    .vld_input_i(vld_input_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:152.5-163.10" *)
  \$paramod\control_unit\PORT_N=3'101  control_u (
    .clk_i(clk_i),
    .empty_i(empty_w),
    .full_i(nxt_fifo_full_i),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .rd_en_o(rd_en_w),
    .rst_ni(rst_ni),
    .vld_input_o(vld_input_w),
    .wr_en_o(wr_en_sw_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:171.5-180.10" *)
  \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101  crossbar (
    .clk_i(clk_i),
    .data_i({ \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  }),
    .data_o(data_out_w),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .pckt_in_chosen_o(pckt_in_chosen_w),
    .rst_ni(rst_ni)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0  \genfifo[0].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[11:0]),
    .data_o(\genfifo[0].x_pckt_out_w ),
    .empty_o(empty_w[0]),
    .full_o(in_fifo_full_o[0]),
    .overflow_o(in_fifo_overflow_o[0]),
    .rd_en_i(rd_en_w[0]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[0]),
    .wr_en_i(wr_en_sw_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1  \genfifo[1].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[23:12]),
    .data_o(\genfifo[1].x_pckt_out_w ),
    .empty_o(empty_w[1]),
    .full_o(in_fifo_full_o[1]),
    .overflow_o(in_fifo_overflow_o[1]),
    .rd_en_i(rd_en_w[1]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[1]),
    .wr_en_i(wr_en_sw_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2  \genfifo[2].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[35:24]),
    .data_o(\genfifo[2].x_pckt_out_w ),
    .empty_o(empty_w[2]),
    .full_o(in_fifo_full_o[2]),
    .overflow_o(in_fifo_overflow_o[2]),
    .rd_en_i(rd_en_w[2]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[2]),
    .wr_en_i(wr_en_sw_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3  \genfifo[3].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[47:36]),
    .data_o(\genfifo[3].x_pckt_out_w ),
    .empty_o(empty_w[3]),
    .full_o(in_fifo_full_o[3]),
    .overflow_o(in_fifo_overflow_o[3]),
    .rd_en_i(rd_en_w[3]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[3]),
    .wr_en_i(wr_en_sw_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4  \genfifo[4].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[59:48]),
    .data_o(\genfifo[4].x_pckt_out_w ),
    .empty_o(empty_w[4]),
    .full_o(in_fifo_full_o[4]),
    .overflow_o(in_fifo_overflow_o[4]),
    .rd_en_i(rd_en_w[4]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[4]),
    .wr_en_i(wr_en_sw_i[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:140.5-145.10" *)
  \$paramod$3c2e7c76ff426a54644ebfa6ec2a22984decb450\xy_router  router (
    .mux_out_sel_o(mux_out_sel_w),
    .x_addr(pckt_in_chosen_w[11:10]),
    .y_addr(pckt_in_chosen_w[9:8])
  );
  assign fifo_data_out_w = { \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  };
  assign \genfifo[0].x_pckt_in_w  = pckt_sw_i[11:0];
  assign \genfifo[1].x_pckt_in_w  = pckt_sw_i[23:12];
  assign \genfifo[2].x_pckt_in_w  = pckt_sw_i[35:24];
  assign \genfifo[3].x_pckt_in_w  = pckt_sw_i[47:36];
  assign \genfifo[4].x_pckt_in_w  = pckt_sw_i[59:48];
  assign x_addr_w = pckt_in_chosen_w[11:10];
  assign y_addr_w = pckt_in_chosen_w[9:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_switch" *)
(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:38.1-184.10" *)
module \$paramod$cccdc3dfe60d98c11902ed529f41c4670608bef0\xy_switch (clk_i, rst_ni, wr_en_sw_i, pckt_sw_i, in_fifo_full_o, in_fifo_overflow_o, nxt_fifo_full_i, nxt_fifo_overflow_i, wr_en_sw_o, pckt_sw_o);
  wire [1:0] _00_;
  wire _01_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)
  wire _02_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:53.11-53.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:73.37-73.47" *)
  wire [59:0] data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:87.39-87.46" *)
  wire [4:0] empty_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:85.39-85.54" *)
  wire [59:0] fifo_data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[0].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[0].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[1].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[1].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[2].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[2].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[3].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[3].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[4].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[4].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:59.41-59.55" *)
  output [4:0] in_fifo_full_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:60.41-60.59" *)
  output [4:0] in_fifo_overflow_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:71.37-71.49" *)
  wire [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:72.37-72.50" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:63.41-63.56" *)
  input [4:0] nxt_fifo_full_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:64.41-64.60" *)
  input [4:0] nxt_fifo_overflow_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:74.37-74.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [11:0] pckt_in_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:58.41-58.50" *)
  input [59:0] pckt_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:66.41-66.50" *)
  output [59:0] pckt_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:86.39-86.46" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:54.11-54.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:88.39-88.50" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] underflow_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:70.37-70.48" *)
  wire [4:0] vld_input_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:57.41-57.51" *)
  input [4:0] wr_en_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:65.41-65.51" *)
  output [4:0] wr_en_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:77.33-77.41" *)
  wire [1:0] x_addr_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:78.33-78.41" *)
  wire [1:0] y_addr_w;
  assign _00_[0] = vld_input_w[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[1];
  assign _00_[1] = vld_input_w[2] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[3];
  assign _01_ = _00_[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  _00_[1];
  assign _02_ = _01_ |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[4];
  assign pckt_sw_o[0] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[0] : 1'h0;
  assign pckt_sw_o[1] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[1] : 1'h0;
  assign pckt_sw_o[2] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[2] : 1'h0;
  assign pckt_sw_o[3] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[3] : 1'h0;
  assign pckt_sw_o[4] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[4] : 1'h0;
  assign pckt_sw_o[5] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[5] : 1'h0;
  assign pckt_sw_o[6] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[6] : 1'h0;
  assign pckt_sw_o[7] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[7] : 1'h0;
  assign pckt_sw_o[8] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[8] : 1'h0;
  assign pckt_sw_o[9] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[9] : 1'h0;
  assign pckt_sw_o[10] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[10] : 1'h0;
  assign pckt_sw_o[11] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[11] : 1'h0;
  assign pckt_sw_o[12] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[12] : 1'h0;
  assign pckt_sw_o[13] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[13] : 1'h0;
  assign pckt_sw_o[14] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[14] : 1'h0;
  assign pckt_sw_o[15] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[15] : 1'h0;
  assign pckt_sw_o[16] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[16] : 1'h0;
  assign pckt_sw_o[17] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[17] : 1'h0;
  assign pckt_sw_o[18] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[18] : 1'h0;
  assign pckt_sw_o[19] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[19] : 1'h0;
  assign pckt_sw_o[20] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[20] : 1'h0;
  assign pckt_sw_o[21] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[21] : 1'h0;
  assign pckt_sw_o[22] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[22] : 1'h0;
  assign pckt_sw_o[23] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[23] : 1'h0;
  assign pckt_sw_o[24] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[24] : 1'h0;
  assign pckt_sw_o[25] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[25] : 1'h0;
  assign pckt_sw_o[26] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[26] : 1'h0;
  assign pckt_sw_o[27] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[27] : 1'h0;
  assign pckt_sw_o[28] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[28] : 1'h0;
  assign pckt_sw_o[29] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[29] : 1'h0;
  assign pckt_sw_o[30] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[30] : 1'h0;
  assign pckt_sw_o[31] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[31] : 1'h0;
  assign pckt_sw_o[32] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[32] : 1'h0;
  assign pckt_sw_o[33] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[33] : 1'h0;
  assign pckt_sw_o[34] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[34] : 1'h0;
  assign pckt_sw_o[35] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[35] : 1'h0;
  assign pckt_sw_o[36] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[36] : 1'h0;
  assign pckt_sw_o[37] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[37] : 1'h0;
  assign pckt_sw_o[38] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[38] : 1'h0;
  assign pckt_sw_o[39] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[39] : 1'h0;
  assign pckt_sw_o[40] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[40] : 1'h0;
  assign pckt_sw_o[41] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[41] : 1'h0;
  assign pckt_sw_o[42] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[42] : 1'h0;
  assign pckt_sw_o[43] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[43] : 1'h0;
  assign pckt_sw_o[44] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[44] : 1'h0;
  assign pckt_sw_o[45] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[45] : 1'h0;
  assign pckt_sw_o[46] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[46] : 1'h0;
  assign pckt_sw_o[47] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[47] : 1'h0;
  assign pckt_sw_o[48] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[48] : 1'h0;
  assign pckt_sw_o[49] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[49] : 1'h0;
  assign pckt_sw_o[50] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[50] : 1'h0;
  assign pckt_sw_o[51] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[51] : 1'h0;
  assign pckt_sw_o[52] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[52] : 1'h0;
  assign pckt_sw_o[53] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[53] : 1'h0;
  assign pckt_sw_o[54] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[54] : 1'h0;
  assign pckt_sw_o[55] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[55] : 1'h0;
  assign pckt_sw_o[56] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[56] : 1'h0;
  assign pckt_sw_o[57] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[57] : 1'h0;
  assign pckt_sw_o[58] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[58] : 1'h0;
  assign pckt_sw_o[59] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[59] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:124.5-128.10" *)
  \$paramod\arbiter\PORT_N=3'101  arb (
    .mux_in_sel_o(mux_in_sel_w),
    .vld_input_i(vld_input_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:152.5-163.10" *)
  \$paramod\control_unit\PORT_N=3'101  control_u (
    .clk_i(clk_i),
    .empty_i(empty_w),
    .full_i(nxt_fifo_full_i),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .rd_en_o(rd_en_w),
    .rst_ni(rst_ni),
    .vld_input_o(vld_input_w),
    .wr_en_o(wr_en_sw_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:171.5-180.10" *)
  \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101  crossbar (
    .clk_i(clk_i),
    .data_i({ \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  }),
    .data_o(data_out_w),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .pckt_in_chosen_o(pckt_in_chosen_w),
    .rst_ni(rst_ni)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0  \genfifo[0].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[11:0]),
    .data_o(\genfifo[0].x_pckt_out_w ),
    .empty_o(empty_w[0]),
    .full_o(in_fifo_full_o[0]),
    .overflow_o(in_fifo_overflow_o[0]),
    .rd_en_i(rd_en_w[0]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[0]),
    .wr_en_i(wr_en_sw_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1  \genfifo[1].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[23:12]),
    .data_o(\genfifo[1].x_pckt_out_w ),
    .empty_o(empty_w[1]),
    .full_o(in_fifo_full_o[1]),
    .overflow_o(in_fifo_overflow_o[1]),
    .rd_en_i(rd_en_w[1]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[1]),
    .wr_en_i(wr_en_sw_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2  \genfifo[2].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[35:24]),
    .data_o(\genfifo[2].x_pckt_out_w ),
    .empty_o(empty_w[2]),
    .full_o(in_fifo_full_o[2]),
    .overflow_o(in_fifo_overflow_o[2]),
    .rd_en_i(rd_en_w[2]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[2]),
    .wr_en_i(wr_en_sw_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3  \genfifo[3].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[47:36]),
    .data_o(\genfifo[3].x_pckt_out_w ),
    .empty_o(empty_w[3]),
    .full_o(in_fifo_full_o[3]),
    .overflow_o(in_fifo_overflow_o[3]),
    .rd_en_i(rd_en_w[3]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[3]),
    .wr_en_i(wr_en_sw_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4  \genfifo[4].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[59:48]),
    .data_o(\genfifo[4].x_pckt_out_w ),
    .empty_o(empty_w[4]),
    .full_o(in_fifo_full_o[4]),
    .overflow_o(in_fifo_overflow_o[4]),
    .rd_en_i(rd_en_w[4]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[4]),
    .wr_en_i(wr_en_sw_i[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:140.5-145.10" *)
  \$paramod$f5e0389384e6b474f9465fb1983f56e81d3b8e08\xy_router  router (
    .mux_out_sel_o(mux_out_sel_w),
    .x_addr(pckt_in_chosen_w[11:10]),
    .y_addr(pckt_in_chosen_w[9:8])
  );
  assign fifo_data_out_w = { \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  };
  assign \genfifo[0].x_pckt_in_w  = pckt_sw_i[11:0];
  assign \genfifo[1].x_pckt_in_w  = pckt_sw_i[23:12];
  assign \genfifo[2].x_pckt_in_w  = pckt_sw_i[35:24];
  assign \genfifo[3].x_pckt_in_w  = pckt_sw_i[47:36];
  assign \genfifo[4].x_pckt_in_w  = pckt_sw_i[59:48];
  assign x_addr_w = pckt_in_chosen_w[11:10];
  assign y_addr_w = pckt_in_chosen_w[9:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_router" *)
(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:3.1-152.10" *)
module \$paramod$f5e0389384e6b474f9465fb1983f56e81d3b8e08\xy_router (x_addr, y_addr, mux_out_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:106.5-131.8" *)
  wire [2:0] _01_;
  wire [15:0] _02_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _03_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [31:0] _04_;
  wire _05_;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:39.34-39.38" *)
  wire [2:0] DOWN;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:36.34-36.38" *)
  wire [2:0] LEFT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:35.34-35.42" *)
  wire [2:0] RESOURCE;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:38.34-38.39" *)
  wire [2:0] RIGHT;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:37.34-37.36" *)
  wire [2:0] UP;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:15.31-15.44" *)
  output [2:0] mux_out_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:24.28-24.41" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:13.36-13.42" *)
  input [1:0] x_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:27.34-27.40" *)
  wire [1:0] x_cord;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:14.36-14.42" *)
  input [1:0] y_addr;
  (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:28.34-28.40" *)
  wire [1:0] y_cord;
  assign _03_[0] = ~x_addr[0];
  assign _04_[31] = ~x_addr[1];
  assign mux_out_sel_o[0] = x_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29" *)  _04_[31];
  assign _02_[0] = _03_[0] &(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30" *)  x_addr[1];
  assign _00_[2] = y_addr[0] |(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:110.15-110.31" *)  y_addr[1];
  assign _01_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/router_xy.v:122.15-122.30|../srcs/switch/simple_mesh_xy/router_xy.v:122.11-128.14" *) _05_;
  assign mux_out_sel_o[1] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) _01_[1] : 1'h0;
  assign mux_out_sel_o[2] = mux_out_sel_o[0] ? (* src = "../srcs/switch/simple_mesh_xy/router_xy.v:108.13-108.29|../srcs/switch/simple_mesh_xy/router_xy.v:108.9-129.12" *) 1'h0 : _00_[2];
  assign _05_ = _04_[31] | _02_[0];
  assign _00_[1:0] = 2'h0;
  assign { _01_[2], _01_[0] } = 2'h1;
  assign _02_[15:1] = 15'h7fff;
  assign _03_[31:1] = { 30'h3fffffff, x_addr[1] };
  assign _04_[30:0] = { _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], _04_[31], x_addr[0] };
  assign DOWN = 3'h4;
  assign LEFT = 3'h1;
  assign RESOURCE = 3'h0;
  assign RIGHT = 3'h3;
  assign UP = 3'h2;
  assign mux_out_sel_w = mux_out_sel_o;
  assign x_cord = 2'h2;
  assign y_cord = 2'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\xy_switch" *)
(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:38.1-184.10" *)
module \$paramod$fb148b98dc7fa423c11dd32da9c4706e510b2ca9\xy_switch (clk_i, rst_ni, wr_en_sw_i, pckt_sw_i, in_fifo_full_o, in_fifo_overflow_o, nxt_fifo_full_i, nxt_fifo_overflow_i, wr_en_sw_o, pckt_sw_o);
  wire [1:0] _00_;
  wire _01_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)
  wire _02_;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:53.11-53.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:73.37-73.47" *)
  wire [59:0] data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:87.39-87.46" *)
  wire [4:0] empty_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:85.39-85.54" *)
  wire [59:0] fifo_data_out_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[0].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[0].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[1].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[1].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[2].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[2].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[3].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[3].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:92.30-92.41" *)
  wire [11:0] \genfifo[4].x_pckt_in_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:93.30-93.42" *)
  wire [11:0] \genfifo[4].x_pckt_out_w ;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:59.41-59.55" *)
  output [4:0] in_fifo_full_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:60.41-60.59" *)
  output [4:0] in_fifo_overflow_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:71.37-71.49" *)
  wire [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:72.37-72.50" *)
  wire [2:0] mux_out_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:63.41-63.56" *)
  input [4:0] nxt_fifo_full_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:64.41-64.60" *)
  input [4:0] nxt_fifo_overflow_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:74.37-74.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [11:0] pckt_in_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:58.41-58.50" *)
  input [59:0] pckt_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:66.41-66.50" *)
  output [59:0] pckt_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:86.39-86.46" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:54.11-54.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:88.39-88.50" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] underflow_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:70.37-70.48" *)
  wire [4:0] vld_input_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:57.41-57.51" *)
  input [4:0] wr_en_sw_i;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:65.41-65.51" *)
  output [4:0] wr_en_sw_o;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:77.33-77.41" *)
  wire [1:0] x_addr_w;
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:78.33-78.41" *)
  wire [1:0] y_addr_w;
  assign _00_[0] = vld_input_w[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[1];
  assign _00_[1] = vld_input_w[2] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[3];
  assign _01_ = _00_[0] |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  _00_[1];
  assign _02_ = _01_ |(* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.25-182.37" *)  vld_input_w[4];
  assign pckt_sw_o[0] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[0] : 1'h0;
  assign pckt_sw_o[1] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[1] : 1'h0;
  assign pckt_sw_o[2] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[2] : 1'h0;
  assign pckt_sw_o[3] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[3] : 1'h0;
  assign pckt_sw_o[4] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[4] : 1'h0;
  assign pckt_sw_o[5] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[5] : 1'h0;
  assign pckt_sw_o[6] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[6] : 1'h0;
  assign pckt_sw_o[7] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[7] : 1'h0;
  assign pckt_sw_o[8] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[8] : 1'h0;
  assign pckt_sw_o[9] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[9] : 1'h0;
  assign pckt_sw_o[10] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[10] : 1'h0;
  assign pckt_sw_o[11] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[11] : 1'h0;
  assign pckt_sw_o[12] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[12] : 1'h0;
  assign pckt_sw_o[13] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[13] : 1'h0;
  assign pckt_sw_o[14] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[14] : 1'h0;
  assign pckt_sw_o[15] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[15] : 1'h0;
  assign pckt_sw_o[16] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[16] : 1'h0;
  assign pckt_sw_o[17] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[17] : 1'h0;
  assign pckt_sw_o[18] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[18] : 1'h0;
  assign pckt_sw_o[19] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[19] : 1'h0;
  assign pckt_sw_o[20] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[20] : 1'h0;
  assign pckt_sw_o[21] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[21] : 1'h0;
  assign pckt_sw_o[22] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[22] : 1'h0;
  assign pckt_sw_o[23] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[23] : 1'h0;
  assign pckt_sw_o[24] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[24] : 1'h0;
  assign pckt_sw_o[25] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[25] : 1'h0;
  assign pckt_sw_o[26] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[26] : 1'h0;
  assign pckt_sw_o[27] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[27] : 1'h0;
  assign pckt_sw_o[28] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[28] : 1'h0;
  assign pckt_sw_o[29] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[29] : 1'h0;
  assign pckt_sw_o[30] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[30] : 1'h0;
  assign pckt_sw_o[31] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[31] : 1'h0;
  assign pckt_sw_o[32] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[32] : 1'h0;
  assign pckt_sw_o[33] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[33] : 1'h0;
  assign pckt_sw_o[34] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[34] : 1'h0;
  assign pckt_sw_o[35] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[35] : 1'h0;
  assign pckt_sw_o[36] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[36] : 1'h0;
  assign pckt_sw_o[37] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[37] : 1'h0;
  assign pckt_sw_o[38] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[38] : 1'h0;
  assign pckt_sw_o[39] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[39] : 1'h0;
  assign pckt_sw_o[40] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[40] : 1'h0;
  assign pckt_sw_o[41] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[41] : 1'h0;
  assign pckt_sw_o[42] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[42] : 1'h0;
  assign pckt_sw_o[43] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[43] : 1'h0;
  assign pckt_sw_o[44] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[44] : 1'h0;
  assign pckt_sw_o[45] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[45] : 1'h0;
  assign pckt_sw_o[46] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[46] : 1'h0;
  assign pckt_sw_o[47] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[47] : 1'h0;
  assign pckt_sw_o[48] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[48] : 1'h0;
  assign pckt_sw_o[49] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[49] : 1'h0;
  assign pckt_sw_o[50] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[50] : 1'h0;
  assign pckt_sw_o[51] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[51] : 1'h0;
  assign pckt_sw_o[52] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[52] : 1'h0;
  assign pckt_sw_o[53] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[53] : 1'h0;
  assign pckt_sw_o[54] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[54] : 1'h0;
  assign pckt_sw_o[55] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[55] : 1'h0;
  assign pckt_sw_o[56] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[56] : 1'h0;
  assign pckt_sw_o[57] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[57] : 1'h0;
  assign pckt_sw_o[58] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[58] : 1'h0;
  assign pckt_sw_o[59] = _02_ ? (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:182.24-182.55" *) data_out_w[59] : 1'h0;
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:124.5-128.10" *)
  \$paramod\arbiter\PORT_N=3'101  arb (
    .mux_in_sel_o(mux_in_sel_w),
    .vld_input_i(vld_input_w)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:152.5-163.10" *)
  \$paramod\control_unit\PORT_N=3'101  control_u (
    .clk_i(clk_i),
    .empty_i(empty_w),
    .full_i(nxt_fifo_full_i),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .rd_en_o(rd_en_w),
    .rst_ni(rst_ni),
    .vld_input_o(vld_input_w),
    .wr_en_o(wr_en_sw_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:171.5-180.10" *)
  \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101  crossbar (
    .clk_i(clk_i),
    .data_i({ \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  }),
    .data_o(data_out_w),
    .mux_in_sel_i(mux_in_sel_w),
    .mux_out_sel_i(mux_out_sel_w),
    .pckt_in_chosen_o(pckt_in_chosen_w),
    .rst_ni(rst_ni)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0  \genfifo[0].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[11:0]),
    .data_o(\genfifo[0].x_pckt_out_w ),
    .empty_o(empty_w[0]),
    .full_o(in_fifo_full_o[0]),
    .overflow_o(in_fifo_overflow_o[0]),
    .rd_en_i(rd_en_w[0]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[0]),
    .wr_en_i(wr_en_sw_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1  \genfifo[1].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[23:12]),
    .data_o(\genfifo[1].x_pckt_out_w ),
    .empty_o(empty_w[1]),
    .full_o(in_fifo_full_o[1]),
    .overflow_o(in_fifo_overflow_o[1]),
    .rd_en_i(rd_en_w[1]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[1]),
    .wr_en_i(wr_en_sw_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2  \genfifo[2].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[35:24]),
    .data_o(\genfifo[2].x_pckt_out_w ),
    .empty_o(empty_w[2]),
    .full_o(in_fifo_full_o[2]),
    .overflow_o(in_fifo_overflow_o[2]),
    .rd_en_i(rd_en_w[2]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[2]),
    .wr_en_i(wr_en_sw_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3  \genfifo[3].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[47:36]),
    .data_o(\genfifo[3].x_pckt_out_w ),
    .empty_o(empty_w[3]),
    .full_o(in_fifo_full_o[3]),
    .overflow_o(in_fifo_overflow_o[3]),
    .rd_en_i(rd_en_w[3]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[3]),
    .wr_en_i(wr_en_sw_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:101.9-113.14" *)
  \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4  \genfifo[4].x_input_fifo  (
    .clk_i(clk_i),
    .data_i(pckt_sw_i[59:48]),
    .data_o(\genfifo[4].x_pckt_out_w ),
    .empty_o(empty_w[4]),
    .full_o(in_fifo_full_o[4]),
    .overflow_o(in_fifo_overflow_o[4]),
    .rd_en_i(rd_en_w[4]),
    .rst_ni(rst_ni),
    .underflow_o(underflow_w[4]),
    .wr_en_i(wr_en_sw_i[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/xy_switch.v:140.5-145.10" *)
  \$paramod$86f06f14554300583392bd4b26c6a42cbfd48291\xy_router  router (
    .mux_out_sel_o(mux_out_sel_w),
    .x_addr(pckt_in_chosen_w[11:10]),
    .y_addr(pckt_in_chosen_w[9:8])
  );
  assign fifo_data_out_w = { \genfifo[4].x_pckt_out_w , \genfifo[3].x_pckt_out_w , \genfifo[2].x_pckt_out_w , \genfifo[1].x_pckt_out_w , \genfifo[0].x_pckt_out_w  };
  assign \genfifo[0].x_pckt_in_w  = pckt_sw_i[11:0];
  assign \genfifo[1].x_pckt_in_w  = pckt_sw_i[23:12];
  assign \genfifo[2].x_pckt_in_w  = pckt_sw_i[35:24];
  assign \genfifo[3].x_pckt_in_w  = pckt_sw_i[47:36];
  assign \genfifo[4].x_pckt_in_w  = pckt_sw_i[59:48];
  assign x_addr_w = pckt_in_chosen_w[11:10];
  assign y_addr_w = pckt_in_chosen_w[9:8];
endmodule

(* dynports =  1  *)
(* hdlname = "\\arbiter" *)
(* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:1.1-114.10" *)
module \$paramod\arbiter\PORT_N=3'101 (vld_input_i, mux_in_sel_o);
  (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:14.9-47.12" *)
  wire [2:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:14.9-47.12" *)
  wire [2:0] _01_;
  (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:14.9-47.12" *)
  wire [2:0] _02_;
  wire _03_;
  wire [1:0] _04_;
  wire _05_;
  (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:7.36-7.48" *)
  output [2:0] mux_in_sel_o;
  (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:10.33-10.45" *)
  reg [2:0] mux_in_sel_w;
  (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:6.36-6.47" *)
  input [4:0] vld_input_i;
  assign _04_[0] = vld_input_i[0] |(* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:16.15-16.27" *)  vld_input_i[1];
  assign _04_[1] = vld_input_i[2] |(* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:16.15-16.27" *)  vld_input_i[3];
  assign _05_ = _04_[0] |(* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:16.15-16.27" *)  _04_[1];
  assign _03_ = _05_ |(* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:16.15-16.27" *)  vld_input_i[4];
  assign _02_[0] = vld_input_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:28.22-28.36|../srcs/switch/simple_mesh_xy/packet_arbiter.v:28.18-45.16" *) 1'h0 : vld_input_i[1];
  assign _01_[0] = vld_input_i[3] ? (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:23.23-23.37|../srcs/switch/simple_mesh_xy/packet_arbiter.v:23.18-45.16" *) 1'h1 : _02_[0];
  assign _01_[1] = vld_input_i[3] ? (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:23.23-23.37|../srcs/switch/simple_mesh_xy/packet_arbiter.v:23.18-45.16" *) 1'h1 : vld_input_i[2];
  assign _00_[0] = vld_input_i[4] ? (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:18.17-18.31|../srcs/switch/simple_mesh_xy/packet_arbiter.v:18.13-45.16" *) 1'h0 : _01_[0];
  assign _00_[1] = vld_input_i[4] ? (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:18.17-18.31|../srcs/switch/simple_mesh_xy/packet_arbiter.v:18.13-45.16" *) 1'h0 : _01_[1];
  (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:14.9-47.12" *)
  always @*
    if (_03_) mux_in_sel_w[0] = _00_[0];
  (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:14.9-47.12" *)
  always @*
    if (_03_) mux_in_sel_w[1] = _00_[1];
  (* src = "../srcs/switch/simple_mesh_xy/packet_arbiter.v:14.9-47.12" *)
  always @*
    if (_03_) mux_in_sel_w[2] = vld_input_i[4];
  assign _00_[2] = vld_input_i[4];
  assign _01_[2] = 1'h0;
  assign _02_[2:1] = { 1'h0, vld_input_i[2] };
  assign mux_in_sel_o = mux_in_sel_w;
endmodule

(* dynports =  1  *)
(* hdlname = "\\control_unit" *)
(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:6.1-78.10" *)
module \$paramod\control_unit\PORT_N=3'101 (clk_i, rst_ni, empty_i, rd_en_o, vld_input_o, full_i, wr_en_o, mux_in_sel_i, mux_out_sel_i);
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:37.5-52.8" *)
  wire [4:0] _00_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *)
  wire [4:0] _01_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.56-32.88" *)
  (* unused_bits = "5 6 7" *)
  wire [31:0] _02_;
  wire [1:0] _03_;
  wire _04_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *)
  wire [4:0] _05_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.80-32.87" *)
  wire [31:0] _06_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.42-31.63" *)
  wire [4:0] _07_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:46.25-46.46" *)
  wire [4:0] _08_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.40-32.52" *)
  wire _09_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire _10_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:93.23-93.24" *)
  wire [4:0] _11_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:93.23-93.24" *)
  (* unused_bits = "5 6 7" *)
  wire [31:0] _12_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:157.2-184.5" *)
  (* unused_bits = "1 3" *)
  wire [4:0] _13_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:157.2-184.5" *)
  (* unused_bits = "1 2 3" *)
  wire [4:0] _14_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire [4:0] _15_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire [4:0] _16_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire [31:0] _17_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:106.2-119.5" *)
  wire [31:0] _18_;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:11.11-11.16" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:15.29-15.36" *)
  input [4:0] empty_i;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:20.29-20.35" *)
  input [4:0] full_i;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:24.34-24.46" *)
  input [2:0] mux_in_sel_i;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:25.34-25.47" *)
  input [2:0] mux_out_sel_i;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:16.29-16.36" *)
  output [4:0] rd_en_o;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.29-31.36" *)
  wire [4:0] rd_en_w;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:12.11-12.17" *)
  input rst_ni;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:17.29-17.40" *)
  output [4:0] vld_input_o;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:29.29-29.40" *)
  reg [4:0] vld_input_v;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:21.29-21.36" *)
  output [4:0] wr_en_o;
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.29-32.36" *)
  wire [4:0] wr_en_w;
  assign _03_[0] = vld_input_v[0] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.40-32.52" *)  vld_input_v[1];
  assign _03_[1] = vld_input_v[2] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.40-32.52" *)  vld_input_v[3];
  assign _04_ = _03_[0] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.40-32.52" *)  _03_[1];
  assign _09_ = _04_ |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.40-32.52" *)  vld_input_v[4];
  assign wr_en_w[0] = _09_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.39-32.92" *) _02_[0] : 1'h0;
  assign wr_en_w[1] = _09_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.39-32.92" *) _02_[1] : 1'h0;
  assign wr_en_w[2] = _09_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.39-32.92" *) _02_[2] : 1'h0;
  assign wr_en_w[3] = _09_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.39-32.92" *) _02_[3] : 1'h0;
  assign wr_en_w[4] = _09_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.39-32.92" *) _02_[4] : 1'h0;
  assign _00_[0] = _10_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:47.13-47.35|../srcs/switch/simple_mesh_xy/control_unit.v:47.9-50.12" *) _01_[0] : _08_[0];
  assign _00_[1] = _10_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:47.13-47.35|../srcs/switch/simple_mesh_xy/control_unit.v:47.9-50.12" *) _01_[1] : _08_[1];
  assign _00_[2] = _10_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:47.13-47.35|../srcs/switch/simple_mesh_xy/control_unit.v:47.9-50.12" *) _01_[2] : _08_[2];
  assign _00_[3] = _10_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:47.13-47.35|../srcs/switch/simple_mesh_xy/control_unit.v:47.9-50.12" *) _01_[3] : _08_[3];
  assign _00_[4] = _10_ ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:47.13-47.35|../srcs/switch/simple_mesh_xy/control_unit.v:47.9-50.12" *) _01_[4] : _08_[4];
  assign _13_[0] = mux_out_sel_i[0] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:178.4-183.7|/usr/local/bin/../share/yosys/techmap.v:178.8-178.12" *) wr_en_w[1] : wr_en_w[0];
  assign _13_[2] = mux_out_sel_i[0] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:178.4-183.7|/usr/local/bin/../share/yosys/techmap.v:178.8-178.12" *) wr_en_w[3] : wr_en_w[2];
  assign _13_[4] = mux_out_sel_i[0] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:178.4-183.7|/usr/local/bin/../share/yosys/techmap.v:178.8-178.12" *) 1'hx : wr_en_w[4];
  assign _14_[0] = mux_out_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:178.4-183.7|/usr/local/bin/../share/yosys/techmap.v:178.8-178.12" *) _13_[2] : _13_[0];
  assign _14_[4] = mux_out_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:178.4-183.7|/usr/local/bin/../share/yosys/techmap.v:178.8-178.12" *) 1'hx : _13_[4];
  assign _10_ = mux_out_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:178.4-183.7|/usr/local/bin/../share/yosys/techmap.v:178.8-178.12" *) _14_[4] : _14_[0];
  assign rd_en_w[0] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.39-31.65" *) _07_[0];
  assign rd_en_w[1] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.39-31.65" *) _07_[1];
  assign rd_en_w[2] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.39-31.65" *) _07_[2];
  assign rd_en_w[3] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.39-31.65" *) _07_[3];
  assign rd_en_w[4] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.39-31.65" *) _07_[4];
  assign _06_[0] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.80-32.87" *) full_i[0];
  assign _06_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.80-32.87" *) full_i[1];
  assign _06_[2] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.80-32.87" *) full_i[2];
  assign _06_[3] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.80-32.87" *) full_i[3];
  assign _06_[4] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.80-32.87" *) full_i[4];
  assign _05_[0] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *) _11_[0];
  assign _05_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *) _11_[1];
  assign _05_[2] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *) _11_[2];
  assign _05_[3] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *) _11_[3];
  assign _05_[4] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *) _11_[4];
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:37.5-52.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) vld_input_v[0] <= 1'h0;
    else vld_input_v[0] <= _00_[0];
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:37.5-52.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) vld_input_v[1] <= 1'h0;
    else vld_input_v[1] <= _00_[1];
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:37.5-52.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) vld_input_v[2] <= 1'h0;
    else vld_input_v[2] <= _00_[2];
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:37.5-52.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) vld_input_v[3] <= 1'h0;
    else vld_input_v[3] <= _00_[3];
  (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:37.5-52.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) vld_input_v[4] <= 1'h0;
    else vld_input_v[4] <= _00_[4];
  assign _07_[0] = empty_i[0] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.42-31.63" *)  vld_input_v[0];
  assign _07_[1] = empty_i[1] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.42-31.63" *)  vld_input_v[1];
  assign _07_[2] = empty_i[2] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.42-31.63" *)  vld_input_v[2];
  assign _07_[3] = empty_i[3] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.42-31.63" *)  vld_input_v[3];
  assign _07_[4] = empty_i[4] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:31.42-31.63" *)  vld_input_v[4];
  assign _02_[0] = _12_[0] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.56-32.88" *)  _06_[0];
  assign _02_[1] = _12_[1] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.56-32.88" *)  _06_[1];
  assign _02_[2] = _12_[2] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.56-32.88" *)  _06_[2];
  assign _02_[3] = _12_[3] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.56-32.88" *)  _06_[3];
  assign _02_[4] = _12_[4] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.56-32.88" *)  _06_[4];
  assign _08_[0] = rd_en_w[0] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:46.25-46.46" *)  vld_input_v[0];
  assign _08_[1] = rd_en_w[1] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:46.25-46.46" *)  vld_input_v[1];
  assign _08_[2] = rd_en_w[2] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:46.25-46.46" *)  vld_input_v[2];
  assign _08_[3] = rd_en_w[3] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:46.25-46.46" *)  vld_input_v[3];
  assign _08_[4] = rd_en_w[4] |(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:46.25-46.46" *)  vld_input_v[4];
  assign _01_[0] = _08_[0] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *)  _05_[0];
  assign _01_[1] = _08_[1] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *)  _05_[1];
  assign _01_[2] = _08_[2] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *)  _05_[2];
  assign _01_[3] = _08_[3] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *)  _05_[3];
  assign _01_[4] = _08_[4] &(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0" *)  _05_[4];
  assign _11_[0] = mux_in_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _16_[0];
  assign _11_[1] = mux_in_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _16_[1];
  assign _11_[2] = mux_in_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _16_[2];
  assign _11_[3] = mux_in_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _16_[3];
  assign _11_[4] = mux_in_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) _16_[0] : 1'h0;
  assign _16_[0] = mux_in_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _15_[0];
  assign _16_[1] = mux_in_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : mux_in_sel_i[0];
  assign _16_[2] = mux_in_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) _15_[0] : 1'h0;
  assign _16_[3] = mux_in_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) mux_in_sel_i[0] : 1'h0;
  assign _15_[0] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) mux_in_sel_i[0];
  assign _12_[0] = mux_out_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _18_[0];
  assign _12_[1] = mux_out_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _18_[1];
  assign _12_[2] = mux_out_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _18_[2];
  assign _12_[3] = mux_out_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _18_[3];
  assign _12_[4] = mux_out_sel_i[2] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) _18_[0] : 1'h0;
  assign _18_[0] = mux_out_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : _17_[0];
  assign _18_[1] = mux_out_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) 1'h0 : mux_out_sel_i[0];
  assign _18_[2] = mux_out_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) _17_[0] : 1'h0;
  assign _18_[3] = mux_out_sel_i[1] ? (* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) mux_out_sel_i[0] : 1'h0;
  assign _17_[0] = ~(* src = "../srcs/switch/simple_mesh_xy/control_unit.v:32.57-32.75|/usr/local/bin/../share/yosys/techmap.v:111.4-118.7|/usr/local/bin/../share/yosys/techmap.v:111.8-111.12" *) mux_out_sel_i[0];
  assign _02_[31:5] = { 24'h000000, _12_[7:5] };
  assign _06_[31:5] = 27'h7ffffff;
  assign _12_[31:8] = 24'h000000;
  assign _15_[4:1] = { 3'h0, mux_in_sel_i[0] };
  assign _16_[4] = 1'h0;
  assign _17_[31:1] = { 30'h00000000, mux_out_sel_i[0] };
  assign _18_[31:4] = 28'h0000000;
  assign rd_en_o = rd_en_w;
  assign vld_input_o = vld_input_v;
  assign wr_en_o = wr_en_w;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fifo" *)
(* src = "../srcs/components/fifo.v:6.1-128.10" *)
module \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=0 (clk_i, rst_ni, wr_en_i, rd_en_i, data_i, data_o, full_o, empty_o, overflow_o, underflow_o);
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  wire _000_;
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire [3:0] _027_;
  wire [1:0] _028_;
  wire [3:0] _029_;
  wire [1:0] _030_;
  wire [3:0] _031_;
  wire [1:0] _032_;
  wire [3:0] _033_;
  wire [1:0] _034_;
  wire [3:0] _035_;
  wire [1:0] _036_;
  wire [3:0] _037_;
  wire [1:0] _038_;
  wire [3:0] _039_;
  wire [1:0] _040_;
  wire [3:0] _041_;
  wire [1:0] _042_;
  wire [3:0] _043_;
  wire [1:0] _044_;
  wire [3:0] _045_;
  wire [1:0] _046_;
  wire [3:0] _047_;
  wire [1:0] _048_;
  wire [3:0] _049_;
  wire [1:0] _050_;
  wire [3:0] _051_;
  wire [1:0] _052_;
  wire _053_;
  wire _054_;
  wire [2:0] _055_;
  wire [2:0] _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  (* src = "../srcs/components/fifo.v:54.15-54.33" *)
  wire _072_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [95:0] _073_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [7:0] _074_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [11:0] _075_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [11:0] _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _086_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _087_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _088_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _089_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _090_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _091_;
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _092_;
  (* src = "../srcs/components/fifo.v:13.11-13.16" *)
  input clk_i;
  (* src = "../srcs/components/fifo.v:17.30-17.36" *)
  input [11:0] data_i;
  (* src = "../srcs/components/fifo.v:18.31-18.37" *)
  output [11:0] data_o;
  (* src = "../srcs/components/fifo.v:33.28-33.34" *)
  reg [11:0] data_v;
  (* src = "../srcs/components/fifo.v:20.12-20.19" *)
  output empty_o;
  (* src = "../srcs/components/fifo.v:39.18-39.25" *)
  wire empty_w;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[0] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[1] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[2] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[3] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[4] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[5] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[6] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[7] ;
  (* src = "../srcs/components/fifo.v:19.12-19.18" *)
  output full_o;
  (* src = "../srcs/components/fifo.v:39.10-39.16" *)
  wire full_w;
  (* src = "../srcs/components/fifo.v:32.13-32.14" *)
  wire [31:0] i;
  (* src = "../srcs/components/fifo.v:21.12-21.22" *)
  output overflow_o;
  (* src = "../srcs/components/fifo.v:36.9-36.19" *)
  reg overflow_v;
  (* src = "../srcs/components/fifo.v:16.11-16.18" *)
  input rd_en_i;
  (* src = "../srcs/components/fifo.v:35.44-35.52" *)
  reg [2:0] rd_ptr_v;
  (* src = "../srcs/components/fifo.v:14.11-14.17" *)
  input rst_ni;
  (* src = "../srcs/components/fifo.v:22.12-22.23" *)
  output underflow_o;
  (* src = "../srcs/components/fifo.v:36.21-36.32" *)
  reg underflow_v;
  (* src = "../srcs/components/fifo.v:15.11-15.18" *)
  input wr_en_i;
  (* src = "../srcs/components/fifo.v:35.34-35.42" *)
  reg [2:0] wr_ptr_v;
  assign _014_ = ~wr_ptr_v[1];
  assign _016_ = ~rd_ptr_v[1];
  assign _087_[0] = ~wr_ptr_v[0];
  assign _090_[0] = ~rd_ptr_v[0];
  assign _002_ = _009_ & _082_;
  assign _003_ = _009_ & _081_;
  assign _004_ = _009_ & _080_;
  assign _005_ = _009_ & _079_;
  assign _017_ = _055_[0] |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[1];
  assign _057_ = _017_ |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[2];
  assign _018_ = _056_[0] |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[1];
  assign _012_ = _018_ |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[2];
  assign _006_ = _009_ & _078_;
  assign _058_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _059_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _060_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _061_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _019_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _062_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _020_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _063_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _021_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _064_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _065_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _066_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _067_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _068_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _023_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _069_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _024_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _070_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _025_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _071_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _011_ = _009_ & _083_;
  assign _008_ = rd_en_i & _012_;
  assign _007_ = _009_ & _077_;
  assign _009_ = wr_en_i & _072_;
  assign _010_ = _009_ & _084_;
  assign _027_[0] = _073_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[12];
  assign _027_[1] = _073_[24] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[36];
  assign _027_[2] = _073_[48] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[60];
  assign _027_[3] = _073_[72] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[84];
  assign _028_[0] = _027_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _027_[1];
  assign _028_[1] = _027_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _027_[3];
  assign _076_[0] = _028_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _028_[1];
  assign _029_[0] = _073_[1] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[13];
  assign _029_[1] = _073_[25] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[37];
  assign _029_[2] = _073_[49] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[61];
  assign _029_[3] = _073_[73] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[85];
  assign _030_[0] = _029_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[1];
  assign _030_[1] = _029_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[3];
  assign _076_[1] = _030_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _030_[1];
  assign _031_[0] = _073_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[14];
  assign _031_[1] = _073_[26] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[38];
  assign _031_[2] = _073_[50] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[62];
  assign _031_[3] = _073_[74] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[86];
  assign _032_[0] = _031_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[1];
  assign _032_[1] = _031_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[3];
  assign _076_[2] = _032_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _032_[1];
  assign _033_[0] = _073_[3] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[15];
  assign _033_[1] = _073_[27] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[39];
  assign _033_[2] = _073_[51] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[63];
  assign _033_[3] = _073_[75] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[87];
  assign _034_[0] = _033_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[1];
  assign _034_[1] = _033_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[3];
  assign _076_[3] = _034_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _034_[1];
  assign _035_[0] = _073_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[16];
  assign _035_[1] = _073_[28] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[40];
  assign _035_[2] = _073_[52] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[64];
  assign _035_[3] = _073_[76] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[88];
  assign _036_[0] = _035_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[1];
  assign _036_[1] = _035_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[3];
  assign _076_[4] = _036_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _036_[1];
  assign _037_[0] = _073_[5] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[17];
  assign _037_[1] = _073_[29] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[41];
  assign _037_[2] = _073_[53] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[65];
  assign _037_[3] = _073_[77] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[89];
  assign _038_[0] = _037_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[1];
  assign _038_[1] = _037_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[3];
  assign _076_[5] = _038_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _038_[1];
  assign _039_[0] = _073_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[18];
  assign _039_[1] = _073_[30] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[42];
  assign _039_[2] = _073_[54] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[66];
  assign _039_[3] = _073_[78] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[90];
  assign _040_[0] = _039_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[1];
  assign _040_[1] = _039_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[3];
  assign _076_[6] = _040_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _040_[1];
  assign _041_[0] = _073_[7] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[19];
  assign _041_[1] = _073_[31] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[43];
  assign _041_[2] = _073_[55] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[67];
  assign _041_[3] = _073_[79] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[91];
  assign _042_[0] = _041_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[1];
  assign _042_[1] = _041_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[3];
  assign _076_[7] = _042_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _042_[1];
  assign _043_[0] = _073_[8] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[20];
  assign _043_[1] = _073_[32] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[44];
  assign _043_[2] = _073_[56] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[68];
  assign _043_[3] = _073_[80] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[92];
  assign _044_[0] = _043_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[1];
  assign _044_[1] = _043_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[3];
  assign _076_[8] = _044_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _044_[1];
  assign _045_[0] = _073_[9] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[21];
  assign _045_[1] = _073_[33] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[45];
  assign _045_[2] = _073_[57] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[69];
  assign _045_[3] = _073_[81] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[93];
  assign _046_[0] = _045_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[1];
  assign _046_[1] = _045_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[3];
  assign _076_[9] = _046_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _046_[1];
  assign _047_[0] = _073_[10] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[22];
  assign _047_[1] = _073_[34] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[46];
  assign _047_[2] = _073_[58] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[70];
  assign _047_[3] = _073_[82] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[94];
  assign _048_[0] = _047_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[1];
  assign _048_[1] = _047_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[3];
  assign _076_[10] = _048_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _048_[1];
  assign _049_[0] = _073_[11] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[23];
  assign _049_[1] = _073_[35] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[47];
  assign _049_[2] = _073_[59] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[71];
  assign _049_[3] = _073_[83] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[95];
  assign _050_[0] = _049_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[1];
  assign _050_[1] = _049_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[3];
  assign _076_[11] = _050_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[1];
  assign _051_[0] = _074_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[1];
  assign _051_[1] = _074_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[3];
  assign _051_[2] = _074_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[5];
  assign _051_[3] = _074_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[7];
  assign _052_[0] = _051_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[1];
  assign _052_[1] = _051_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[3];
  assign _092_ = _052_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _052_[1];
  assign _022_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _053_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _026_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _054_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign full_o = ~(* src = "../srcs/components/fifo.v:40.24-40.51" *) _057_;
  assign empty_o = ~(* src = "../srcs/components/fifo.v:41.24-41.44" *) _012_;
  assign _074_[0] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _058_;
  assign _074_[1] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _059_;
  assign _074_[2] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _060_;
  assign _074_[3] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _061_;
  assign _074_[4] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _062_;
  assign _074_[5] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _063_;
  assign _074_[6] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _064_;
  assign _074_[7] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _053_;
  assign _077_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _065_;
  assign _078_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _066_;
  assign _079_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _067_;
  assign _080_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _068_;
  assign _081_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _069_;
  assign _082_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _070_;
  assign _083_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _071_;
  assign _084_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _054_;
  assign _072_ = _057_ |(* src = "../srcs/components/fifo.v:54.15-54.33" *)  rd_en_i;
  assign underflow_o = _012_ ? (* src = "../srcs/components/fifo.v:90.15-90.23|../srcs/components/fifo.v:90.11-90.45" *) 1'h0 : underflow_v;
  assign _001_ = rd_en_i ? (* src = "../srcs/components/fifo.v:78.13-78.20|../srcs/components/fifo.v:78.9-91.12" *) empty_o : underflow_o;
  assign overflow_o = _057_ ? (* src = "../srcs/components/fifo.v:65.15-65.22|../srcs/components/fifo.v:65.11-65.43" *) 1'h0 : overflow_v;
  assign _085_ = ~(* src = "../srcs/components/fifo.v:54.15-54.33|../srcs/components/fifo.v:54.11-62.14" *) _072_;
  assign _000_ = wr_en_i ? (* src = "../srcs/components/fifo.v:53.13-53.20|../srcs/components/fifo.v:53.9-66.12" *) _085_ : overflow_o;
  assign _075_[0] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[0] : 1'hx;
  assign _075_[1] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[1] : 1'hx;
  assign _075_[2] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[2] : 1'hx;
  assign _075_[3] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[3] : 1'hx;
  assign _075_[4] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[4] : 1'hx;
  assign _075_[5] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[5] : 1'hx;
  assign _075_[6] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[6] : 1'hx;
  assign _075_[7] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[7] : 1'hx;
  assign _075_[8] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[8] : 1'hx;
  assign _075_[9] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[9] : 1'hx;
  assign _075_[10] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[10] : 1'hx;
  assign _075_[11] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[11] : 1'hx;
  assign _013_ = ~(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) wr_ptr_v[2];
  assign _015_ = ~(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) rd_ptr_v[2];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) underflow_v <= 1'h0;
    else underflow_v <= _001_;
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) overflow_v <= 1'h0;
    else overflow_v <= _000_;
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [0] <= 1'h0;
    else if (_002_) \fifo_v[2] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [1] <= 1'h0;
    else if (_002_) \fifo_v[2] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [2] <= 1'h0;
    else if (_002_) \fifo_v[2] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [3] <= 1'h0;
    else if (_002_) \fifo_v[2] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [4] <= 1'h0;
    else if (_002_) \fifo_v[2] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [5] <= 1'h0;
    else if (_002_) \fifo_v[2] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [6] <= 1'h0;
    else if (_002_) \fifo_v[2] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [7] <= 1'h0;
    else if (_002_) \fifo_v[2] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [8] <= 1'h0;
    else if (_002_) \fifo_v[2] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [9] <= 1'h0;
    else if (_002_) \fifo_v[2] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [10] <= 1'h0;
    else if (_002_) \fifo_v[2] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [11] <= 1'h0;
    else if (_002_) \fifo_v[2] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [0] <= 1'h0;
    else if (_003_) \fifo_v[3] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [1] <= 1'h0;
    else if (_003_) \fifo_v[3] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [2] <= 1'h0;
    else if (_003_) \fifo_v[3] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [3] <= 1'h0;
    else if (_003_) \fifo_v[3] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [4] <= 1'h0;
    else if (_003_) \fifo_v[3] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [5] <= 1'h0;
    else if (_003_) \fifo_v[3] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [6] <= 1'h0;
    else if (_003_) \fifo_v[3] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [7] <= 1'h0;
    else if (_003_) \fifo_v[3] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [8] <= 1'h0;
    else if (_003_) \fifo_v[3] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [9] <= 1'h0;
    else if (_003_) \fifo_v[3] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [10] <= 1'h0;
    else if (_003_) \fifo_v[3] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [11] <= 1'h0;
    else if (_003_) \fifo_v[3] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [0] <= 1'h0;
    else if (_004_) \fifo_v[4] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [1] <= 1'h0;
    else if (_004_) \fifo_v[4] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [2] <= 1'h0;
    else if (_004_) \fifo_v[4] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [3] <= 1'h0;
    else if (_004_) \fifo_v[4] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [4] <= 1'h0;
    else if (_004_) \fifo_v[4] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [5] <= 1'h0;
    else if (_004_) \fifo_v[4] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [6] <= 1'h0;
    else if (_004_) \fifo_v[4] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [7] <= 1'h0;
    else if (_004_) \fifo_v[4] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [8] <= 1'h0;
    else if (_004_) \fifo_v[4] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [9] <= 1'h0;
    else if (_004_) \fifo_v[4] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [10] <= 1'h0;
    else if (_004_) \fifo_v[4] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [11] <= 1'h0;
    else if (_004_) \fifo_v[4] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [0] <= 1'h0;
    else if (_005_) \fifo_v[5] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [1] <= 1'h0;
    else if (_005_) \fifo_v[5] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [2] <= 1'h0;
    else if (_005_) \fifo_v[5] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [3] <= 1'h0;
    else if (_005_) \fifo_v[5] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [4] <= 1'h0;
    else if (_005_) \fifo_v[5] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [5] <= 1'h0;
    else if (_005_) \fifo_v[5] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [6] <= 1'h0;
    else if (_005_) \fifo_v[5] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [7] <= 1'h0;
    else if (_005_) \fifo_v[5] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [8] <= 1'h0;
    else if (_005_) \fifo_v[5] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [9] <= 1'h0;
    else if (_005_) \fifo_v[5] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [10] <= 1'h0;
    else if (_005_) \fifo_v[5] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [11] <= 1'h0;
    else if (_005_) \fifo_v[5] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [0] <= 1'h0;
    else if (_006_) \fifo_v[6] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [1] <= 1'h0;
    else if (_006_) \fifo_v[6] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [2] <= 1'h0;
    else if (_006_) \fifo_v[6] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [3] <= 1'h0;
    else if (_006_) \fifo_v[6] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [4] <= 1'h0;
    else if (_006_) \fifo_v[6] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [5] <= 1'h0;
    else if (_006_) \fifo_v[6] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [6] <= 1'h0;
    else if (_006_) \fifo_v[6] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [7] <= 1'h0;
    else if (_006_) \fifo_v[6] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [8] <= 1'h0;
    else if (_006_) \fifo_v[6] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [9] <= 1'h0;
    else if (_006_) \fifo_v[6] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [10] <= 1'h0;
    else if (_006_) \fifo_v[6] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [11] <= 1'h0;
    else if (_006_) \fifo_v[6] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [0] <= 1'h0;
    else if (_011_) \fifo_v[1] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [1] <= 1'h0;
    else if (_011_) \fifo_v[1] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [2] <= 1'h0;
    else if (_011_) \fifo_v[1] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [3] <= 1'h0;
    else if (_011_) \fifo_v[1] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [4] <= 1'h0;
    else if (_011_) \fifo_v[1] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [5] <= 1'h0;
    else if (_011_) \fifo_v[1] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [6] <= 1'h0;
    else if (_011_) \fifo_v[1] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [7] <= 1'h0;
    else if (_011_) \fifo_v[1] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [8] <= 1'h0;
    else if (_011_) \fifo_v[1] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [9] <= 1'h0;
    else if (_011_) \fifo_v[1] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [10] <= 1'h0;
    else if (_011_) \fifo_v[1] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [11] <= 1'h0;
    else if (_011_) \fifo_v[1] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[0] <= 1'h0;
    else if (_008_) rd_ptr_v[0] <= _090_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[1] <= 1'h0;
    else if (_008_) rd_ptr_v[1] <= _091_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[2] <= 1'h0;
    else if (_008_) rd_ptr_v[2] <= _091_[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [0] <= 1'h0;
    else if (_010_) \fifo_v[0] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [1] <= 1'h0;
    else if (_010_) \fifo_v[0] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [2] <= 1'h0;
    else if (_010_) \fifo_v[0] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [3] <= 1'h0;
    else if (_010_) \fifo_v[0] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [4] <= 1'h0;
    else if (_010_) \fifo_v[0] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [5] <= 1'h0;
    else if (_010_) \fifo_v[0] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [6] <= 1'h0;
    else if (_010_) \fifo_v[0] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [7] <= 1'h0;
    else if (_010_) \fifo_v[0] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [8] <= 1'h0;
    else if (_010_) \fifo_v[0] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [9] <= 1'h0;
    else if (_010_) \fifo_v[0] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [10] <= 1'h0;
    else if (_010_) \fifo_v[0] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [11] <= 1'h0;
    else if (_010_) \fifo_v[0] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[0] <= 1'h0;
    else if (_008_) data_v[0] <= _075_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[1] <= 1'h0;
    else if (_008_) data_v[1] <= _075_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[2] <= 1'h0;
    else if (_008_) data_v[2] <= _075_[2];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[3] <= 1'h0;
    else if (_008_) data_v[3] <= _075_[3];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[4] <= 1'h0;
    else if (_008_) data_v[4] <= _075_[4];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[5] <= 1'h0;
    else if (_008_) data_v[5] <= _075_[5];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[6] <= 1'h0;
    else if (_008_) data_v[6] <= _075_[6];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[7] <= 1'h0;
    else if (_008_) data_v[7] <= _075_[7];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[8] <= 1'h0;
    else if (_008_) data_v[8] <= _075_[8];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[9] <= 1'h0;
    else if (_008_) data_v[9] <= _075_[9];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[10] <= 1'h0;
    else if (_008_) data_v[10] <= _075_[10];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[11] <= 1'h0;
    else if (_008_) data_v[11] <= _075_[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [0] <= 1'h0;
    else if (_007_) \fifo_v[7] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [1] <= 1'h0;
    else if (_007_) \fifo_v[7] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [2] <= 1'h0;
    else if (_007_) \fifo_v[7] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [3] <= 1'h0;
    else if (_007_) \fifo_v[7] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [4] <= 1'h0;
    else if (_007_) \fifo_v[7] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [5] <= 1'h0;
    else if (_007_) \fifo_v[7] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [6] <= 1'h0;
    else if (_007_) \fifo_v[7] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [7] <= 1'h0;
    else if (_007_) \fifo_v[7] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [8] <= 1'h0;
    else if (_007_) \fifo_v[7] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [9] <= 1'h0;
    else if (_007_) \fifo_v[7] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [10] <= 1'h0;
    else if (_007_) \fifo_v[7] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [11] <= 1'h0;
    else if (_007_) \fifo_v[7] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[0] <= 1'h0;
    else if (_009_) wr_ptr_v[0] <= _087_[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[1] <= 1'h0;
    else if (_009_) wr_ptr_v[1] <= _088_[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[2] <= 1'h0;
    else if (_009_) wr_ptr_v[2] <= _088_[2];
  assign _055_[0] = _087_[0] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[0];
  assign _055_[1] = _088_[1] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[1];
  assign _055_[2] = _088_[2] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[2];
  assign _056_[0] = wr_ptr_v[0] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[0];
  assign _056_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[1];
  assign _056_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[2];
  assign _073_[0] = \fifo_v[7] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[1] = \fifo_v[7] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[2] = \fifo_v[7] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[3] = \fifo_v[7] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[4] = \fifo_v[7] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[5] = \fifo_v[7] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[6] = \fifo_v[7] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[7] = \fifo_v[7] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[8] = \fifo_v[7] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[9] = \fifo_v[7] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[10] = \fifo_v[7] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[11] = \fifo_v[7] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[12] = \fifo_v[6] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[13] = \fifo_v[6] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[14] = \fifo_v[6] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[15] = \fifo_v[6] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[16] = \fifo_v[6] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[17] = \fifo_v[6] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[18] = \fifo_v[6] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[19] = \fifo_v[6] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[20] = \fifo_v[6] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[21] = \fifo_v[6] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[22] = \fifo_v[6] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[23] = \fifo_v[6] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[24] = \fifo_v[5] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[25] = \fifo_v[5] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[26] = \fifo_v[5] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[27] = \fifo_v[5] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[28] = \fifo_v[5] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[29] = \fifo_v[5] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[30] = \fifo_v[5] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[31] = \fifo_v[5] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[32] = \fifo_v[5] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[33] = \fifo_v[5] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[34] = \fifo_v[5] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[35] = \fifo_v[5] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[36] = \fifo_v[4] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[37] = \fifo_v[4] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[38] = \fifo_v[4] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[39] = \fifo_v[4] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[40] = \fifo_v[4] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[41] = \fifo_v[4] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[42] = \fifo_v[4] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[43] = \fifo_v[4] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[44] = \fifo_v[4] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[45] = \fifo_v[4] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[46] = \fifo_v[4] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[47] = \fifo_v[4] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[48] = \fifo_v[3] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[49] = \fifo_v[3] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[50] = \fifo_v[3] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[51] = \fifo_v[3] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[52] = \fifo_v[3] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[53] = \fifo_v[3] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[54] = \fifo_v[3] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[55] = \fifo_v[3] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[56] = \fifo_v[3] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[57] = \fifo_v[3] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[58] = \fifo_v[3] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[59] = \fifo_v[3] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[60] = \fifo_v[2] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[61] = \fifo_v[2] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[62] = \fifo_v[2] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[63] = \fifo_v[2] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[64] = \fifo_v[2] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[65] = \fifo_v[2] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[66] = \fifo_v[2] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[67] = \fifo_v[2] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[68] = \fifo_v[2] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[69] = \fifo_v[2] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[70] = \fifo_v[2] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[71] = \fifo_v[2] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[72] = \fifo_v[1] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[73] = \fifo_v[1] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[74] = \fifo_v[1] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[75] = \fifo_v[1] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[76] = \fifo_v[1] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[77] = \fifo_v[1] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[78] = \fifo_v[1] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[79] = \fifo_v[1] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[80] = \fifo_v[1] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[81] = \fifo_v[1] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[82] = \fifo_v[1] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[83] = \fifo_v[1] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[84] = \fifo_v[0] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[85] = \fifo_v[0] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[86] = \fifo_v[0] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[87] = \fifo_v[0] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[88] = \fifo_v[0] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[89] = \fifo_v[0] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[90] = \fifo_v[0] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[91] = \fifo_v[0] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[92] = \fifo_v[0] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[93] = \fifo_v[0] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[94] = \fifo_v[0] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[95] = \fifo_v[0] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _088_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  wr_ptr_v[0];
  assign _088_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _086_[1];
  assign _091_[1] = rd_ptr_v[1] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  rd_ptr_v[0];
  assign _091_[2] = rd_ptr_v[2] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _089_[1];
  assign _086_[1] = wr_ptr_v[1] &(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  wr_ptr_v[0];
  assign _089_[1] = rd_ptr_v[1] &(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  rd_ptr_v[0];
  assign _086_[0] = wr_ptr_v[0];
  assign _087_[2:1] = wr_ptr_v[2:1];
  assign _088_[0] = _087_[0];
  assign _089_[0] = rd_ptr_v[0];
  assign _090_[2:1] = rd_ptr_v[2:1];
  assign _091_[0] = _090_[0];
  assign data_o = data_v;
  assign empty_w = empty_o;
  assign full_w = full_o;
  assign i = 32'd8;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fifo" *)
(* src = "../srcs/components/fifo.v:6.1-128.10" *)
module \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=1 (clk_i, rst_ni, wr_en_i, rd_en_i, data_i, data_o, full_o, empty_o, overflow_o, underflow_o);
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  wire _000_;
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire [3:0] _027_;
  wire [1:0] _028_;
  wire [3:0] _029_;
  wire [1:0] _030_;
  wire [3:0] _031_;
  wire [1:0] _032_;
  wire [3:0] _033_;
  wire [1:0] _034_;
  wire [3:0] _035_;
  wire [1:0] _036_;
  wire [3:0] _037_;
  wire [1:0] _038_;
  wire [3:0] _039_;
  wire [1:0] _040_;
  wire [3:0] _041_;
  wire [1:0] _042_;
  wire [3:0] _043_;
  wire [1:0] _044_;
  wire [3:0] _045_;
  wire [1:0] _046_;
  wire [3:0] _047_;
  wire [1:0] _048_;
  wire [3:0] _049_;
  wire [1:0] _050_;
  wire [3:0] _051_;
  wire [1:0] _052_;
  wire _053_;
  wire _054_;
  wire [2:0] _055_;
  wire [2:0] _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  (* src = "../srcs/components/fifo.v:54.15-54.33" *)
  wire _072_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [95:0] _073_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [7:0] _074_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [11:0] _075_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [11:0] _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _086_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _087_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _088_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _089_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _090_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _091_;
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _092_;
  (* src = "../srcs/components/fifo.v:13.11-13.16" *)
  input clk_i;
  (* src = "../srcs/components/fifo.v:17.30-17.36" *)
  input [11:0] data_i;
  (* src = "../srcs/components/fifo.v:18.31-18.37" *)
  output [11:0] data_o;
  (* src = "../srcs/components/fifo.v:33.28-33.34" *)
  reg [11:0] data_v;
  (* src = "../srcs/components/fifo.v:20.12-20.19" *)
  output empty_o;
  (* src = "../srcs/components/fifo.v:39.18-39.25" *)
  wire empty_w;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[0] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[1] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[2] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[3] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[4] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[5] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[6] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[7] ;
  (* src = "../srcs/components/fifo.v:19.12-19.18" *)
  output full_o;
  (* src = "../srcs/components/fifo.v:39.10-39.16" *)
  wire full_w;
  (* src = "../srcs/components/fifo.v:32.13-32.14" *)
  wire [31:0] i;
  (* src = "../srcs/components/fifo.v:21.12-21.22" *)
  output overflow_o;
  (* src = "../srcs/components/fifo.v:36.9-36.19" *)
  reg overflow_v;
  (* src = "../srcs/components/fifo.v:16.11-16.18" *)
  input rd_en_i;
  (* src = "../srcs/components/fifo.v:35.44-35.52" *)
  reg [2:0] rd_ptr_v;
  (* src = "../srcs/components/fifo.v:14.11-14.17" *)
  input rst_ni;
  (* src = "../srcs/components/fifo.v:22.12-22.23" *)
  output underflow_o;
  (* src = "../srcs/components/fifo.v:36.21-36.32" *)
  reg underflow_v;
  (* src = "../srcs/components/fifo.v:15.11-15.18" *)
  input wr_en_i;
  (* src = "../srcs/components/fifo.v:35.34-35.42" *)
  reg [2:0] wr_ptr_v;
  assign _090_[0] = ~rd_ptr_v[0];
  assign _015_ = ~wr_ptr_v[1];
  assign _087_[0] = ~wr_ptr_v[0];
  assign _017_ = _055_[0] |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[1];
  assign _057_ = _017_ |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[2];
  assign _018_ = _056_[0] |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[1];
  assign _012_ = _018_ |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[2];
  assign _058_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _059_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _060_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _061_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _019_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _062_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _020_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _063_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _021_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _064_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _065_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _066_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _067_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _068_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _023_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _069_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _024_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _070_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _025_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _071_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _011_ = _009_ & _083_;
  assign _008_ = rd_en_i & _012_;
  assign _006_ = _009_ & _078_;
  assign _007_ = _009_ & _077_;
  assign _004_ = _009_ & _080_;
  assign _005_ = _009_ & _079_;
  assign _002_ = _009_ & _082_;
  assign _003_ = _009_ & _081_;
  assign _009_ = wr_en_i & _072_;
  assign _010_ = _009_ & _084_;
  assign _027_[0] = _073_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[12];
  assign _027_[1] = _073_[24] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[36];
  assign _027_[2] = _073_[48] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[60];
  assign _027_[3] = _073_[72] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[84];
  assign _028_[0] = _027_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _027_[1];
  assign _028_[1] = _027_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _027_[3];
  assign _076_[0] = _028_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _028_[1];
  assign _029_[0] = _073_[1] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[13];
  assign _029_[1] = _073_[25] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[37];
  assign _029_[2] = _073_[49] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[61];
  assign _029_[3] = _073_[73] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[85];
  assign _030_[0] = _029_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[1];
  assign _030_[1] = _029_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[3];
  assign _076_[1] = _030_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _030_[1];
  assign _031_[0] = _073_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[14];
  assign _031_[1] = _073_[26] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[38];
  assign _031_[2] = _073_[50] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[62];
  assign _031_[3] = _073_[74] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[86];
  assign _032_[0] = _031_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[1];
  assign _032_[1] = _031_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[3];
  assign _076_[2] = _032_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _032_[1];
  assign _033_[0] = _073_[3] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[15];
  assign _033_[1] = _073_[27] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[39];
  assign _033_[2] = _073_[51] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[63];
  assign _033_[3] = _073_[75] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[87];
  assign _034_[0] = _033_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[1];
  assign _034_[1] = _033_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[3];
  assign _076_[3] = _034_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _034_[1];
  assign _035_[0] = _073_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[16];
  assign _035_[1] = _073_[28] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[40];
  assign _035_[2] = _073_[52] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[64];
  assign _035_[3] = _073_[76] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[88];
  assign _036_[0] = _035_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[1];
  assign _036_[1] = _035_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[3];
  assign _076_[4] = _036_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _036_[1];
  assign _037_[0] = _073_[5] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[17];
  assign _037_[1] = _073_[29] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[41];
  assign _037_[2] = _073_[53] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[65];
  assign _037_[3] = _073_[77] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[89];
  assign _038_[0] = _037_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[1];
  assign _038_[1] = _037_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[3];
  assign _076_[5] = _038_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _038_[1];
  assign _039_[0] = _073_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[18];
  assign _039_[1] = _073_[30] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[42];
  assign _039_[2] = _073_[54] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[66];
  assign _039_[3] = _073_[78] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[90];
  assign _040_[0] = _039_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[1];
  assign _040_[1] = _039_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[3];
  assign _076_[6] = _040_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _040_[1];
  assign _041_[0] = _073_[7] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[19];
  assign _041_[1] = _073_[31] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[43];
  assign _041_[2] = _073_[55] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[67];
  assign _041_[3] = _073_[79] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[91];
  assign _042_[0] = _041_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[1];
  assign _042_[1] = _041_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[3];
  assign _076_[7] = _042_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _042_[1];
  assign _043_[0] = _073_[8] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[20];
  assign _043_[1] = _073_[32] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[44];
  assign _043_[2] = _073_[56] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[68];
  assign _043_[3] = _073_[80] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[92];
  assign _044_[0] = _043_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[1];
  assign _044_[1] = _043_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[3];
  assign _076_[8] = _044_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _044_[1];
  assign _045_[0] = _073_[9] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[21];
  assign _045_[1] = _073_[33] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[45];
  assign _045_[2] = _073_[57] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[69];
  assign _045_[3] = _073_[81] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[93];
  assign _046_[0] = _045_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[1];
  assign _046_[1] = _045_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[3];
  assign _076_[9] = _046_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _046_[1];
  assign _047_[0] = _073_[10] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[22];
  assign _047_[1] = _073_[34] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[46];
  assign _047_[2] = _073_[58] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[70];
  assign _047_[3] = _073_[82] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[94];
  assign _048_[0] = _047_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[1];
  assign _048_[1] = _047_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[3];
  assign _076_[10] = _048_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _048_[1];
  assign _049_[0] = _073_[11] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[23];
  assign _049_[1] = _073_[35] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[47];
  assign _049_[2] = _073_[59] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[71];
  assign _049_[3] = _073_[83] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[95];
  assign _050_[0] = _049_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[1];
  assign _050_[1] = _049_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[3];
  assign _076_[11] = _050_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[1];
  assign _051_[0] = _074_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[1];
  assign _051_[1] = _074_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[3];
  assign _051_[2] = _074_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[5];
  assign _051_[3] = _074_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[7];
  assign _052_[0] = _051_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[1];
  assign _052_[1] = _051_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[3];
  assign _092_ = _052_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _052_[1];
  assign _022_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _053_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _026_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _054_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign full_o = ~(* src = "../srcs/components/fifo.v:40.24-40.51" *) _057_;
  assign empty_o = ~(* src = "../srcs/components/fifo.v:41.24-41.44" *) _012_;
  assign _074_[0] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _058_;
  assign _074_[1] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _059_;
  assign _074_[2] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _060_;
  assign _074_[3] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _061_;
  assign _074_[4] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _062_;
  assign _074_[5] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _063_;
  assign _074_[6] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _064_;
  assign _074_[7] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _053_;
  assign _077_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _065_;
  assign _078_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _066_;
  assign _079_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _067_;
  assign _080_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _068_;
  assign _081_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _069_;
  assign _082_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _070_;
  assign _083_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _071_;
  assign _084_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _054_;
  assign _072_ = _057_ |(* src = "../srcs/components/fifo.v:54.15-54.33" *)  rd_en_i;
  assign underflow_o = _012_ ? (* src = "../srcs/components/fifo.v:90.15-90.23|../srcs/components/fifo.v:90.11-90.45" *) 1'h0 : underflow_v;
  assign _001_ = rd_en_i ? (* src = "../srcs/components/fifo.v:78.13-78.20|../srcs/components/fifo.v:78.9-91.12" *) empty_o : underflow_o;
  assign overflow_o = _057_ ? (* src = "../srcs/components/fifo.v:65.15-65.22|../srcs/components/fifo.v:65.11-65.43" *) 1'h0 : overflow_v;
  assign _085_ = ~(* src = "../srcs/components/fifo.v:54.15-54.33|../srcs/components/fifo.v:54.11-62.14" *) _072_;
  assign _000_ = wr_en_i ? (* src = "../srcs/components/fifo.v:53.13-53.20|../srcs/components/fifo.v:53.9-66.12" *) _085_ : overflow_o;
  assign _075_[0] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[0] : 1'hx;
  assign _075_[1] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[1] : 1'hx;
  assign _075_[2] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[2] : 1'hx;
  assign _075_[3] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[3] : 1'hx;
  assign _075_[4] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[4] : 1'hx;
  assign _075_[5] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[5] : 1'hx;
  assign _075_[6] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[6] : 1'hx;
  assign _075_[7] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[7] : 1'hx;
  assign _075_[8] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[8] : 1'hx;
  assign _075_[9] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[9] : 1'hx;
  assign _075_[10] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[10] : 1'hx;
  assign _075_[11] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[11] : 1'hx;
  assign _016_ = ~(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) wr_ptr_v[2];
  assign _013_ = ~(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) rd_ptr_v[1];
  assign _014_ = ~(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) rd_ptr_v[2];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) underflow_v <= 1'h0;
    else underflow_v <= _001_;
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) overflow_v <= 1'h0;
    else overflow_v <= _000_;
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[0] <= 1'h0;
    else if (_008_) data_v[0] <= _075_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[1] <= 1'h0;
    else if (_008_) data_v[1] <= _075_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[2] <= 1'h0;
    else if (_008_) data_v[2] <= _075_[2];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[3] <= 1'h0;
    else if (_008_) data_v[3] <= _075_[3];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[4] <= 1'h0;
    else if (_008_) data_v[4] <= _075_[4];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[5] <= 1'h0;
    else if (_008_) data_v[5] <= _075_[5];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[6] <= 1'h0;
    else if (_008_) data_v[6] <= _075_[6];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[7] <= 1'h0;
    else if (_008_) data_v[7] <= _075_[7];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[8] <= 1'h0;
    else if (_008_) data_v[8] <= _075_[8];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[9] <= 1'h0;
    else if (_008_) data_v[9] <= _075_[9];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[10] <= 1'h0;
    else if (_008_) data_v[10] <= _075_[10];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[11] <= 1'h0;
    else if (_008_) data_v[11] <= _075_[11];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[0] <= 1'h0;
    else if (_008_) rd_ptr_v[0] <= _090_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[1] <= 1'h0;
    else if (_008_) rd_ptr_v[1] <= _091_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[2] <= 1'h0;
    else if (_008_) rd_ptr_v[2] <= _091_[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [0] <= 1'h0;
    else if (_010_) \fifo_v[0] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [1] <= 1'h0;
    else if (_010_) \fifo_v[0] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [2] <= 1'h0;
    else if (_010_) \fifo_v[0] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [3] <= 1'h0;
    else if (_010_) \fifo_v[0] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [4] <= 1'h0;
    else if (_010_) \fifo_v[0] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [5] <= 1'h0;
    else if (_010_) \fifo_v[0] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [6] <= 1'h0;
    else if (_010_) \fifo_v[0] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [7] <= 1'h0;
    else if (_010_) \fifo_v[0] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [8] <= 1'h0;
    else if (_010_) \fifo_v[0] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [9] <= 1'h0;
    else if (_010_) \fifo_v[0] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [10] <= 1'h0;
    else if (_010_) \fifo_v[0] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [11] <= 1'h0;
    else if (_010_) \fifo_v[0] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [0] <= 1'h0;
    else if (_011_) \fifo_v[1] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [1] <= 1'h0;
    else if (_011_) \fifo_v[1] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [2] <= 1'h0;
    else if (_011_) \fifo_v[1] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [3] <= 1'h0;
    else if (_011_) \fifo_v[1] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [4] <= 1'h0;
    else if (_011_) \fifo_v[1] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [5] <= 1'h0;
    else if (_011_) \fifo_v[1] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [6] <= 1'h0;
    else if (_011_) \fifo_v[1] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [7] <= 1'h0;
    else if (_011_) \fifo_v[1] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [8] <= 1'h0;
    else if (_011_) \fifo_v[1] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [9] <= 1'h0;
    else if (_011_) \fifo_v[1] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [10] <= 1'h0;
    else if (_011_) \fifo_v[1] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [11] <= 1'h0;
    else if (_011_) \fifo_v[1] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [0] <= 1'h0;
    else if (_007_) \fifo_v[7] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [1] <= 1'h0;
    else if (_007_) \fifo_v[7] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [2] <= 1'h0;
    else if (_007_) \fifo_v[7] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [3] <= 1'h0;
    else if (_007_) \fifo_v[7] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [4] <= 1'h0;
    else if (_007_) \fifo_v[7] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [5] <= 1'h0;
    else if (_007_) \fifo_v[7] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [6] <= 1'h0;
    else if (_007_) \fifo_v[7] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [7] <= 1'h0;
    else if (_007_) \fifo_v[7] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [8] <= 1'h0;
    else if (_007_) \fifo_v[7] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [9] <= 1'h0;
    else if (_007_) \fifo_v[7] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [10] <= 1'h0;
    else if (_007_) \fifo_v[7] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [11] <= 1'h0;
    else if (_007_) \fifo_v[7] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [0] <= 1'h0;
    else if (_005_) \fifo_v[5] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [1] <= 1'h0;
    else if (_005_) \fifo_v[5] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [2] <= 1'h0;
    else if (_005_) \fifo_v[5] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [3] <= 1'h0;
    else if (_005_) \fifo_v[5] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [4] <= 1'h0;
    else if (_005_) \fifo_v[5] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [5] <= 1'h0;
    else if (_005_) \fifo_v[5] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [6] <= 1'h0;
    else if (_005_) \fifo_v[5] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [7] <= 1'h0;
    else if (_005_) \fifo_v[5] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [8] <= 1'h0;
    else if (_005_) \fifo_v[5] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [9] <= 1'h0;
    else if (_005_) \fifo_v[5] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [10] <= 1'h0;
    else if (_005_) \fifo_v[5] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [11] <= 1'h0;
    else if (_005_) \fifo_v[5] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [0] <= 1'h0;
    else if (_006_) \fifo_v[6] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [1] <= 1'h0;
    else if (_006_) \fifo_v[6] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [2] <= 1'h0;
    else if (_006_) \fifo_v[6] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [3] <= 1'h0;
    else if (_006_) \fifo_v[6] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [4] <= 1'h0;
    else if (_006_) \fifo_v[6] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [5] <= 1'h0;
    else if (_006_) \fifo_v[6] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [6] <= 1'h0;
    else if (_006_) \fifo_v[6] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [7] <= 1'h0;
    else if (_006_) \fifo_v[6] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [8] <= 1'h0;
    else if (_006_) \fifo_v[6] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [9] <= 1'h0;
    else if (_006_) \fifo_v[6] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [10] <= 1'h0;
    else if (_006_) \fifo_v[6] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [11] <= 1'h0;
    else if (_006_) \fifo_v[6] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [0] <= 1'h0;
    else if (_003_) \fifo_v[3] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [1] <= 1'h0;
    else if (_003_) \fifo_v[3] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [2] <= 1'h0;
    else if (_003_) \fifo_v[3] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [3] <= 1'h0;
    else if (_003_) \fifo_v[3] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [4] <= 1'h0;
    else if (_003_) \fifo_v[3] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [5] <= 1'h0;
    else if (_003_) \fifo_v[3] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [6] <= 1'h0;
    else if (_003_) \fifo_v[3] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [7] <= 1'h0;
    else if (_003_) \fifo_v[3] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [8] <= 1'h0;
    else if (_003_) \fifo_v[3] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [9] <= 1'h0;
    else if (_003_) \fifo_v[3] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [10] <= 1'h0;
    else if (_003_) \fifo_v[3] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [11] <= 1'h0;
    else if (_003_) \fifo_v[3] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [0] <= 1'h0;
    else if (_004_) \fifo_v[4] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [1] <= 1'h0;
    else if (_004_) \fifo_v[4] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [2] <= 1'h0;
    else if (_004_) \fifo_v[4] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [3] <= 1'h0;
    else if (_004_) \fifo_v[4] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [4] <= 1'h0;
    else if (_004_) \fifo_v[4] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [5] <= 1'h0;
    else if (_004_) \fifo_v[4] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [6] <= 1'h0;
    else if (_004_) \fifo_v[4] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [7] <= 1'h0;
    else if (_004_) \fifo_v[4] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [8] <= 1'h0;
    else if (_004_) \fifo_v[4] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [9] <= 1'h0;
    else if (_004_) \fifo_v[4] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [10] <= 1'h0;
    else if (_004_) \fifo_v[4] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [11] <= 1'h0;
    else if (_004_) \fifo_v[4] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [0] <= 1'h0;
    else if (_002_) \fifo_v[2] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [1] <= 1'h0;
    else if (_002_) \fifo_v[2] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [2] <= 1'h0;
    else if (_002_) \fifo_v[2] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [3] <= 1'h0;
    else if (_002_) \fifo_v[2] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [4] <= 1'h0;
    else if (_002_) \fifo_v[2] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [5] <= 1'h0;
    else if (_002_) \fifo_v[2] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [6] <= 1'h0;
    else if (_002_) \fifo_v[2] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [7] <= 1'h0;
    else if (_002_) \fifo_v[2] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [8] <= 1'h0;
    else if (_002_) \fifo_v[2] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [9] <= 1'h0;
    else if (_002_) \fifo_v[2] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [10] <= 1'h0;
    else if (_002_) \fifo_v[2] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [11] <= 1'h0;
    else if (_002_) \fifo_v[2] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[0] <= 1'h0;
    else if (_009_) wr_ptr_v[0] <= _087_[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[1] <= 1'h0;
    else if (_009_) wr_ptr_v[1] <= _088_[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[2] <= 1'h0;
    else if (_009_) wr_ptr_v[2] <= _088_[2];
  assign _055_[0] = _087_[0] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[0];
  assign _055_[1] = _088_[1] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[1];
  assign _055_[2] = _088_[2] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[2];
  assign _056_[0] = wr_ptr_v[0] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[0];
  assign _056_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[1];
  assign _056_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[2];
  assign _073_[0] = \fifo_v[7] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[1] = \fifo_v[7] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[2] = \fifo_v[7] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[3] = \fifo_v[7] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[4] = \fifo_v[7] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[5] = \fifo_v[7] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[6] = \fifo_v[7] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[7] = \fifo_v[7] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[8] = \fifo_v[7] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[9] = \fifo_v[7] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[10] = \fifo_v[7] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[11] = \fifo_v[7] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[12] = \fifo_v[6] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[13] = \fifo_v[6] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[14] = \fifo_v[6] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[15] = \fifo_v[6] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[16] = \fifo_v[6] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[17] = \fifo_v[6] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[18] = \fifo_v[6] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[19] = \fifo_v[6] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[20] = \fifo_v[6] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[21] = \fifo_v[6] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[22] = \fifo_v[6] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[23] = \fifo_v[6] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[24] = \fifo_v[5] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[25] = \fifo_v[5] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[26] = \fifo_v[5] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[27] = \fifo_v[5] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[28] = \fifo_v[5] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[29] = \fifo_v[5] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[30] = \fifo_v[5] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[31] = \fifo_v[5] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[32] = \fifo_v[5] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[33] = \fifo_v[5] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[34] = \fifo_v[5] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[35] = \fifo_v[5] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[36] = \fifo_v[4] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[37] = \fifo_v[4] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[38] = \fifo_v[4] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[39] = \fifo_v[4] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[40] = \fifo_v[4] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[41] = \fifo_v[4] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[42] = \fifo_v[4] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[43] = \fifo_v[4] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[44] = \fifo_v[4] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[45] = \fifo_v[4] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[46] = \fifo_v[4] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[47] = \fifo_v[4] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[48] = \fifo_v[3] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[49] = \fifo_v[3] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[50] = \fifo_v[3] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[51] = \fifo_v[3] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[52] = \fifo_v[3] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[53] = \fifo_v[3] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[54] = \fifo_v[3] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[55] = \fifo_v[3] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[56] = \fifo_v[3] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[57] = \fifo_v[3] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[58] = \fifo_v[3] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[59] = \fifo_v[3] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[60] = \fifo_v[2] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[61] = \fifo_v[2] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[62] = \fifo_v[2] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[63] = \fifo_v[2] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[64] = \fifo_v[2] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[65] = \fifo_v[2] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[66] = \fifo_v[2] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[67] = \fifo_v[2] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[68] = \fifo_v[2] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[69] = \fifo_v[2] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[70] = \fifo_v[2] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[71] = \fifo_v[2] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[72] = \fifo_v[1] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[73] = \fifo_v[1] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[74] = \fifo_v[1] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[75] = \fifo_v[1] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[76] = \fifo_v[1] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[77] = \fifo_v[1] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[78] = \fifo_v[1] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[79] = \fifo_v[1] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[80] = \fifo_v[1] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[81] = \fifo_v[1] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[82] = \fifo_v[1] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[83] = \fifo_v[1] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[84] = \fifo_v[0] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[85] = \fifo_v[0] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[86] = \fifo_v[0] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[87] = \fifo_v[0] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[88] = \fifo_v[0] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[89] = \fifo_v[0] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[90] = \fifo_v[0] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[91] = \fifo_v[0] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[92] = \fifo_v[0] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[93] = \fifo_v[0] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[94] = \fifo_v[0] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[95] = \fifo_v[0] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _088_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  wr_ptr_v[0];
  assign _088_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _086_[1];
  assign _091_[1] = rd_ptr_v[1] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  rd_ptr_v[0];
  assign _091_[2] = rd_ptr_v[2] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _089_[1];
  assign _086_[1] = wr_ptr_v[1] &(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  wr_ptr_v[0];
  assign _089_[1] = rd_ptr_v[1] &(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  rd_ptr_v[0];
  assign _086_[0] = wr_ptr_v[0];
  assign _087_[2:1] = wr_ptr_v[2:1];
  assign _088_[0] = _087_[0];
  assign _089_[0] = rd_ptr_v[0];
  assign _090_[2:1] = rd_ptr_v[2:1];
  assign _091_[0] = _090_[0];
  assign data_o = data_v;
  assign empty_w = empty_o;
  assign full_w = full_o;
  assign i = 32'd8;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fifo" *)
(* src = "../srcs/components/fifo.v:6.1-128.10" *)
module \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=2 (clk_i, rst_ni, wr_en_i, rd_en_i, data_i, data_o, full_o, empty_o, overflow_o, underflow_o);
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  wire _000_;
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire [3:0] _027_;
  wire [1:0] _028_;
  wire [3:0] _029_;
  wire [1:0] _030_;
  wire [3:0] _031_;
  wire [1:0] _032_;
  wire [3:0] _033_;
  wire [1:0] _034_;
  wire [3:0] _035_;
  wire [1:0] _036_;
  wire [3:0] _037_;
  wire [1:0] _038_;
  wire [3:0] _039_;
  wire [1:0] _040_;
  wire [3:0] _041_;
  wire [1:0] _042_;
  wire [3:0] _043_;
  wire [1:0] _044_;
  wire [3:0] _045_;
  wire [1:0] _046_;
  wire [3:0] _047_;
  wire [1:0] _048_;
  wire [3:0] _049_;
  wire [1:0] _050_;
  wire [3:0] _051_;
  wire [1:0] _052_;
  wire _053_;
  wire _054_;
  wire [2:0] _055_;
  wire [2:0] _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  (* src = "../srcs/components/fifo.v:54.15-54.33" *)
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [95:0] _080_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [7:0] _081_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [11:0] _082_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [11:0] _083_;
  wire _084_;
  wire _085_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _086_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _087_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _088_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _089_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _090_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _091_;
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _092_;
  (* src = "../srcs/components/fifo.v:13.11-13.16" *)
  input clk_i;
  (* src = "../srcs/components/fifo.v:17.30-17.36" *)
  input [11:0] data_i;
  (* src = "../srcs/components/fifo.v:18.31-18.37" *)
  output [11:0] data_o;
  (* src = "../srcs/components/fifo.v:33.28-33.34" *)
  reg [11:0] data_v;
  (* src = "../srcs/components/fifo.v:20.12-20.19" *)
  output empty_o;
  (* src = "../srcs/components/fifo.v:39.18-39.25" *)
  wire empty_w;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[0] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[1] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[2] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[3] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[4] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[5] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[6] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[7] ;
  (* src = "../srcs/components/fifo.v:19.12-19.18" *)
  output full_o;
  (* src = "../srcs/components/fifo.v:39.10-39.16" *)
  wire full_w;
  (* src = "../srcs/components/fifo.v:32.13-32.14" *)
  wire [31:0] i;
  (* src = "../srcs/components/fifo.v:21.12-21.22" *)
  output overflow_o;
  (* src = "../srcs/components/fifo.v:36.9-36.19" *)
  reg overflow_v;
  (* src = "../srcs/components/fifo.v:16.11-16.18" *)
  input rd_en_i;
  (* src = "../srcs/components/fifo.v:35.44-35.52" *)
  reg [2:0] rd_ptr_v;
  (* src = "../srcs/components/fifo.v:14.11-14.17" *)
  input rst_ni;
  (* src = "../srcs/components/fifo.v:22.12-22.23" *)
  output underflow_o;
  (* src = "../srcs/components/fifo.v:36.21-36.32" *)
  reg underflow_v;
  (* src = "../srcs/components/fifo.v:15.11-15.18" *)
  input wr_en_i;
  (* src = "../srcs/components/fifo.v:35.34-35.42" *)
  reg [2:0] wr_ptr_v;
  assign _090_[0] = ~rd_ptr_v[0];
  assign _087_[0] = ~wr_ptr_v[0];
  assign _015_ = ~wr_ptr_v[1];
  assign _017_ = _055_[0] |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[1];
  assign _057_ = _017_ |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[2];
  assign _018_ = _056_[0] |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[1];
  assign _012_ = _018_ |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[2];
  assign _058_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _059_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _060_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _061_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _019_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _062_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _020_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _063_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _021_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _064_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _011_ = _009_ & _077_;
  assign _065_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _066_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _067_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _068_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _023_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _069_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _024_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _070_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _025_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _071_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _005_ = _009_ & _073_;
  assign _006_ = _009_ & _085_;
  assign _007_ = _009_ & _084_;
  assign _008_ = rd_en_i & _012_;
  assign _002_ = _009_ & _076_;
  assign _003_ = _009_ & _075_;
  assign _004_ = _009_ & _074_;
  assign _009_ = wr_en_i & _072_;
  assign _010_ = _009_ & _078_;
  assign _027_[0] = _080_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[12];
  assign _027_[1] = _080_[24] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[36];
  assign _027_[2] = _080_[48] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[60];
  assign _027_[3] = _080_[72] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[84];
  assign _028_[0] = _027_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _027_[1];
  assign _028_[1] = _027_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _027_[3];
  assign _083_[0] = _028_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _028_[1];
  assign _029_[0] = _080_[1] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[13];
  assign _029_[1] = _080_[25] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[37];
  assign _029_[2] = _080_[49] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[61];
  assign _029_[3] = _080_[73] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[85];
  assign _030_[0] = _029_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[1];
  assign _030_[1] = _029_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[3];
  assign _083_[1] = _030_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _030_[1];
  assign _031_[0] = _080_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[14];
  assign _031_[1] = _080_[26] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[38];
  assign _031_[2] = _080_[50] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[62];
  assign _031_[3] = _080_[74] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[86];
  assign _032_[0] = _031_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[1];
  assign _032_[1] = _031_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[3];
  assign _083_[2] = _032_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _032_[1];
  assign _033_[0] = _080_[3] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[15];
  assign _033_[1] = _080_[27] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[39];
  assign _033_[2] = _080_[51] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[63];
  assign _033_[3] = _080_[75] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[87];
  assign _034_[0] = _033_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[1];
  assign _034_[1] = _033_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[3];
  assign _083_[3] = _034_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _034_[1];
  assign _035_[0] = _080_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[16];
  assign _035_[1] = _080_[28] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[40];
  assign _035_[2] = _080_[52] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[64];
  assign _035_[3] = _080_[76] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[88];
  assign _036_[0] = _035_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[1];
  assign _036_[1] = _035_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[3];
  assign _083_[4] = _036_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _036_[1];
  assign _037_[0] = _080_[5] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[17];
  assign _037_[1] = _080_[29] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[41];
  assign _037_[2] = _080_[53] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[65];
  assign _037_[3] = _080_[77] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[89];
  assign _038_[0] = _037_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[1];
  assign _038_[1] = _037_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[3];
  assign _083_[5] = _038_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _038_[1];
  assign _039_[0] = _080_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[18];
  assign _039_[1] = _080_[30] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[42];
  assign _039_[2] = _080_[54] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[66];
  assign _039_[3] = _080_[78] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[90];
  assign _040_[0] = _039_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[1];
  assign _040_[1] = _039_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[3];
  assign _083_[6] = _040_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _040_[1];
  assign _041_[0] = _080_[7] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[19];
  assign _041_[1] = _080_[31] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[43];
  assign _041_[2] = _080_[55] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[67];
  assign _041_[3] = _080_[79] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[91];
  assign _042_[0] = _041_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[1];
  assign _042_[1] = _041_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[3];
  assign _083_[7] = _042_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _042_[1];
  assign _043_[0] = _080_[8] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[20];
  assign _043_[1] = _080_[32] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[44];
  assign _043_[2] = _080_[56] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[68];
  assign _043_[3] = _080_[80] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[92];
  assign _044_[0] = _043_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[1];
  assign _044_[1] = _043_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[3];
  assign _083_[8] = _044_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _044_[1];
  assign _045_[0] = _080_[9] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[21];
  assign _045_[1] = _080_[33] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[45];
  assign _045_[2] = _080_[57] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[69];
  assign _045_[3] = _080_[81] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[93];
  assign _046_[0] = _045_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[1];
  assign _046_[1] = _045_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[3];
  assign _083_[9] = _046_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _046_[1];
  assign _047_[0] = _080_[10] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[22];
  assign _047_[1] = _080_[34] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[46];
  assign _047_[2] = _080_[58] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[70];
  assign _047_[3] = _080_[82] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[94];
  assign _048_[0] = _047_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[1];
  assign _048_[1] = _047_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[3];
  assign _083_[10] = _048_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _048_[1];
  assign _049_[0] = _080_[11] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[23];
  assign _049_[1] = _080_[35] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[47];
  assign _049_[2] = _080_[59] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[71];
  assign _049_[3] = _080_[83] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _080_[95];
  assign _050_[0] = _049_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[1];
  assign _050_[1] = _049_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[3];
  assign _083_[11] = _050_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[1];
  assign _051_[0] = _081_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _081_[1];
  assign _051_[1] = _081_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _081_[3];
  assign _051_[2] = _081_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _081_[5];
  assign _051_[3] = _081_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _081_[7];
  assign _052_[0] = _051_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[1];
  assign _052_[1] = _051_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[3];
  assign _092_ = _052_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _052_[1];
  assign _022_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _053_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _026_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _054_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign full_o = ~(* src = "../srcs/components/fifo.v:40.24-40.51" *) _057_;
  assign empty_o = ~(* src = "../srcs/components/fifo.v:41.24-41.44" *) _012_;
  assign _081_[0] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _058_;
  assign _081_[1] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _059_;
  assign _081_[2] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _060_;
  assign _081_[3] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _061_;
  assign _081_[4] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _062_;
  assign _081_[5] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _063_;
  assign _081_[6] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _064_;
  assign _081_[7] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _053_;
  assign _084_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _065_;
  assign _085_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _066_;
  assign _073_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _067_;
  assign _074_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _068_;
  assign _075_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _069_;
  assign _076_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _070_;
  assign _077_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _071_;
  assign _078_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _054_;
  assign _072_ = _057_ |(* src = "../srcs/components/fifo.v:54.15-54.33" *)  rd_en_i;
  assign underflow_o = _012_ ? (* src = "../srcs/components/fifo.v:90.15-90.23|../srcs/components/fifo.v:90.11-90.45" *) 1'h0 : underflow_v;
  assign _001_ = rd_en_i ? (* src = "../srcs/components/fifo.v:78.13-78.20|../srcs/components/fifo.v:78.9-91.12" *) empty_o : underflow_o;
  assign overflow_o = _057_ ? (* src = "../srcs/components/fifo.v:65.15-65.22|../srcs/components/fifo.v:65.11-65.43" *) 1'h0 : overflow_v;
  assign _079_ = ~(* src = "../srcs/components/fifo.v:54.15-54.33|../srcs/components/fifo.v:54.11-62.14" *) _072_;
  assign _000_ = wr_en_i ? (* src = "../srcs/components/fifo.v:53.13-53.20|../srcs/components/fifo.v:53.9-66.12" *) _079_ : overflow_o;
  assign _082_[0] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[0] : 1'hx;
  assign _082_[1] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[1] : 1'hx;
  assign _082_[2] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[2] : 1'hx;
  assign _082_[3] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[3] : 1'hx;
  assign _082_[4] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[4] : 1'hx;
  assign _082_[5] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[5] : 1'hx;
  assign _082_[6] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[6] : 1'hx;
  assign _082_[7] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[7] : 1'hx;
  assign _082_[8] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[8] : 1'hx;
  assign _082_[9] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[9] : 1'hx;
  assign _082_[10] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[10] : 1'hx;
  assign _082_[11] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _083_[11] : 1'hx;
  assign _016_ = ~(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) wr_ptr_v[2];
  assign _013_ = ~(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) rd_ptr_v[1];
  assign _014_ = ~(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) rd_ptr_v[2];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) underflow_v <= 1'h0;
    else underflow_v <= _001_;
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) overflow_v <= 1'h0;
    else overflow_v <= _000_;
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [0] <= 1'h0;
    else if (_010_) \fifo_v[0] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [1] <= 1'h0;
    else if (_010_) \fifo_v[0] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [2] <= 1'h0;
    else if (_010_) \fifo_v[0] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [3] <= 1'h0;
    else if (_010_) \fifo_v[0] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [4] <= 1'h0;
    else if (_010_) \fifo_v[0] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [5] <= 1'h0;
    else if (_010_) \fifo_v[0] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [6] <= 1'h0;
    else if (_010_) \fifo_v[0] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [7] <= 1'h0;
    else if (_010_) \fifo_v[0] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [8] <= 1'h0;
    else if (_010_) \fifo_v[0] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [9] <= 1'h0;
    else if (_010_) \fifo_v[0] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [10] <= 1'h0;
    else if (_010_) \fifo_v[0] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [11] <= 1'h0;
    else if (_010_) \fifo_v[0] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [0] <= 1'h0;
    else if (_011_) \fifo_v[1] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [1] <= 1'h0;
    else if (_011_) \fifo_v[1] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [2] <= 1'h0;
    else if (_011_) \fifo_v[1] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [3] <= 1'h0;
    else if (_011_) \fifo_v[1] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [4] <= 1'h0;
    else if (_011_) \fifo_v[1] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [5] <= 1'h0;
    else if (_011_) \fifo_v[1] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [6] <= 1'h0;
    else if (_011_) \fifo_v[1] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [7] <= 1'h0;
    else if (_011_) \fifo_v[1] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [8] <= 1'h0;
    else if (_011_) \fifo_v[1] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [9] <= 1'h0;
    else if (_011_) \fifo_v[1] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [10] <= 1'h0;
    else if (_011_) \fifo_v[1] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [11] <= 1'h0;
    else if (_011_) \fifo_v[1] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [0] <= 1'h0;
    else if (_005_) \fifo_v[5] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [1] <= 1'h0;
    else if (_005_) \fifo_v[5] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [2] <= 1'h0;
    else if (_005_) \fifo_v[5] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [3] <= 1'h0;
    else if (_005_) \fifo_v[5] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [4] <= 1'h0;
    else if (_005_) \fifo_v[5] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [5] <= 1'h0;
    else if (_005_) \fifo_v[5] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [6] <= 1'h0;
    else if (_005_) \fifo_v[5] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [7] <= 1'h0;
    else if (_005_) \fifo_v[5] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [8] <= 1'h0;
    else if (_005_) \fifo_v[5] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [9] <= 1'h0;
    else if (_005_) \fifo_v[5] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [10] <= 1'h0;
    else if (_005_) \fifo_v[5] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [11] <= 1'h0;
    else if (_005_) \fifo_v[5] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [0] <= 1'h0;
    else if (_006_) \fifo_v[6] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [1] <= 1'h0;
    else if (_006_) \fifo_v[6] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [2] <= 1'h0;
    else if (_006_) \fifo_v[6] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [3] <= 1'h0;
    else if (_006_) \fifo_v[6] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [4] <= 1'h0;
    else if (_006_) \fifo_v[6] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [5] <= 1'h0;
    else if (_006_) \fifo_v[6] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [6] <= 1'h0;
    else if (_006_) \fifo_v[6] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [7] <= 1'h0;
    else if (_006_) \fifo_v[6] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [8] <= 1'h0;
    else if (_006_) \fifo_v[6] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [9] <= 1'h0;
    else if (_006_) \fifo_v[6] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [10] <= 1'h0;
    else if (_006_) \fifo_v[6] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [11] <= 1'h0;
    else if (_006_) \fifo_v[6] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [0] <= 1'h0;
    else if (_007_) \fifo_v[7] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [1] <= 1'h0;
    else if (_007_) \fifo_v[7] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [2] <= 1'h0;
    else if (_007_) \fifo_v[7] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [3] <= 1'h0;
    else if (_007_) \fifo_v[7] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [4] <= 1'h0;
    else if (_007_) \fifo_v[7] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [5] <= 1'h0;
    else if (_007_) \fifo_v[7] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [6] <= 1'h0;
    else if (_007_) \fifo_v[7] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [7] <= 1'h0;
    else if (_007_) \fifo_v[7] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [8] <= 1'h0;
    else if (_007_) \fifo_v[7] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [9] <= 1'h0;
    else if (_007_) \fifo_v[7] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [10] <= 1'h0;
    else if (_007_) \fifo_v[7] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [11] <= 1'h0;
    else if (_007_) \fifo_v[7] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[0] <= 1'h0;
    else if (_008_) data_v[0] <= _082_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[1] <= 1'h0;
    else if (_008_) data_v[1] <= _082_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[2] <= 1'h0;
    else if (_008_) data_v[2] <= _082_[2];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[3] <= 1'h0;
    else if (_008_) data_v[3] <= _082_[3];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[4] <= 1'h0;
    else if (_008_) data_v[4] <= _082_[4];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[5] <= 1'h0;
    else if (_008_) data_v[5] <= _082_[5];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[6] <= 1'h0;
    else if (_008_) data_v[6] <= _082_[6];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[7] <= 1'h0;
    else if (_008_) data_v[7] <= _082_[7];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[8] <= 1'h0;
    else if (_008_) data_v[8] <= _082_[8];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[9] <= 1'h0;
    else if (_008_) data_v[9] <= _082_[9];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[10] <= 1'h0;
    else if (_008_) data_v[10] <= _082_[10];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[11] <= 1'h0;
    else if (_008_) data_v[11] <= _082_[11];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[0] <= 1'h0;
    else if (_008_) rd_ptr_v[0] <= _090_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[1] <= 1'h0;
    else if (_008_) rd_ptr_v[1] <= _091_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[2] <= 1'h0;
    else if (_008_) rd_ptr_v[2] <= _091_[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [0] <= 1'h0;
    else if (_002_) \fifo_v[2] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [1] <= 1'h0;
    else if (_002_) \fifo_v[2] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [2] <= 1'h0;
    else if (_002_) \fifo_v[2] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [3] <= 1'h0;
    else if (_002_) \fifo_v[2] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [4] <= 1'h0;
    else if (_002_) \fifo_v[2] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [5] <= 1'h0;
    else if (_002_) \fifo_v[2] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [6] <= 1'h0;
    else if (_002_) \fifo_v[2] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [7] <= 1'h0;
    else if (_002_) \fifo_v[2] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [8] <= 1'h0;
    else if (_002_) \fifo_v[2] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [9] <= 1'h0;
    else if (_002_) \fifo_v[2] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [10] <= 1'h0;
    else if (_002_) \fifo_v[2] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [11] <= 1'h0;
    else if (_002_) \fifo_v[2] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [0] <= 1'h0;
    else if (_003_) \fifo_v[3] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [1] <= 1'h0;
    else if (_003_) \fifo_v[3] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [2] <= 1'h0;
    else if (_003_) \fifo_v[3] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [3] <= 1'h0;
    else if (_003_) \fifo_v[3] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [4] <= 1'h0;
    else if (_003_) \fifo_v[3] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [5] <= 1'h0;
    else if (_003_) \fifo_v[3] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [6] <= 1'h0;
    else if (_003_) \fifo_v[3] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [7] <= 1'h0;
    else if (_003_) \fifo_v[3] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [8] <= 1'h0;
    else if (_003_) \fifo_v[3] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [9] <= 1'h0;
    else if (_003_) \fifo_v[3] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [10] <= 1'h0;
    else if (_003_) \fifo_v[3] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [11] <= 1'h0;
    else if (_003_) \fifo_v[3] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [0] <= 1'h0;
    else if (_004_) \fifo_v[4] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [1] <= 1'h0;
    else if (_004_) \fifo_v[4] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [2] <= 1'h0;
    else if (_004_) \fifo_v[4] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [3] <= 1'h0;
    else if (_004_) \fifo_v[4] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [4] <= 1'h0;
    else if (_004_) \fifo_v[4] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [5] <= 1'h0;
    else if (_004_) \fifo_v[4] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [6] <= 1'h0;
    else if (_004_) \fifo_v[4] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [7] <= 1'h0;
    else if (_004_) \fifo_v[4] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [8] <= 1'h0;
    else if (_004_) \fifo_v[4] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [9] <= 1'h0;
    else if (_004_) \fifo_v[4] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [10] <= 1'h0;
    else if (_004_) \fifo_v[4] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [11] <= 1'h0;
    else if (_004_) \fifo_v[4] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[0] <= 1'h0;
    else if (_009_) wr_ptr_v[0] <= _087_[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[1] <= 1'h0;
    else if (_009_) wr_ptr_v[1] <= _088_[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[2] <= 1'h0;
    else if (_009_) wr_ptr_v[2] <= _088_[2];
  assign _055_[0] = _087_[0] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[0];
  assign _055_[1] = _088_[1] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[1];
  assign _055_[2] = _088_[2] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[2];
  assign _056_[0] = wr_ptr_v[0] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[0];
  assign _056_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[1];
  assign _056_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[2];
  assign _080_[0] = \fifo_v[7] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[1] = \fifo_v[7] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[2] = \fifo_v[7] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[3] = \fifo_v[7] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[4] = \fifo_v[7] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[5] = \fifo_v[7] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[6] = \fifo_v[7] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[7] = \fifo_v[7] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[8] = \fifo_v[7] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[9] = \fifo_v[7] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[10] = \fifo_v[7] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[11] = \fifo_v[7] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[0];
  assign _080_[12] = \fifo_v[6] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[13] = \fifo_v[6] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[14] = \fifo_v[6] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[15] = \fifo_v[6] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[16] = \fifo_v[6] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[17] = \fifo_v[6] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[18] = \fifo_v[6] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[19] = \fifo_v[6] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[20] = \fifo_v[6] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[21] = \fifo_v[6] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[22] = \fifo_v[6] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[23] = \fifo_v[6] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[1];
  assign _080_[24] = \fifo_v[5] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[25] = \fifo_v[5] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[26] = \fifo_v[5] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[27] = \fifo_v[5] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[28] = \fifo_v[5] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[29] = \fifo_v[5] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[30] = \fifo_v[5] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[31] = \fifo_v[5] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[32] = \fifo_v[5] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[33] = \fifo_v[5] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[34] = \fifo_v[5] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[35] = \fifo_v[5] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[2];
  assign _080_[36] = \fifo_v[4] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[37] = \fifo_v[4] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[38] = \fifo_v[4] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[39] = \fifo_v[4] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[40] = \fifo_v[4] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[41] = \fifo_v[4] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[42] = \fifo_v[4] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[43] = \fifo_v[4] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[44] = \fifo_v[4] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[45] = \fifo_v[4] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[46] = \fifo_v[4] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[47] = \fifo_v[4] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[3];
  assign _080_[48] = \fifo_v[3] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[49] = \fifo_v[3] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[50] = \fifo_v[3] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[51] = \fifo_v[3] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[52] = \fifo_v[3] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[53] = \fifo_v[3] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[54] = \fifo_v[3] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[55] = \fifo_v[3] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[56] = \fifo_v[3] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[57] = \fifo_v[3] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[58] = \fifo_v[3] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[59] = \fifo_v[3] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[4];
  assign _080_[60] = \fifo_v[2] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[61] = \fifo_v[2] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[62] = \fifo_v[2] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[63] = \fifo_v[2] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[64] = \fifo_v[2] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[65] = \fifo_v[2] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[66] = \fifo_v[2] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[67] = \fifo_v[2] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[68] = \fifo_v[2] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[69] = \fifo_v[2] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[70] = \fifo_v[2] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[71] = \fifo_v[2] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[5];
  assign _080_[72] = \fifo_v[1] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[73] = \fifo_v[1] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[74] = \fifo_v[1] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[75] = \fifo_v[1] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[76] = \fifo_v[1] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[77] = \fifo_v[1] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[78] = \fifo_v[1] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[79] = \fifo_v[1] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[80] = \fifo_v[1] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[81] = \fifo_v[1] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[82] = \fifo_v[1] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[83] = \fifo_v[1] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[6];
  assign _080_[84] = \fifo_v[0] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[85] = \fifo_v[0] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[86] = \fifo_v[0] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[87] = \fifo_v[0] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[88] = \fifo_v[0] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[89] = \fifo_v[0] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[90] = \fifo_v[0] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[91] = \fifo_v[0] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[92] = \fifo_v[0] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[93] = \fifo_v[0] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[94] = \fifo_v[0] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _080_[95] = \fifo_v[0] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _081_[7];
  assign _088_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  wr_ptr_v[0];
  assign _088_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _086_[1];
  assign _091_[1] = rd_ptr_v[1] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  rd_ptr_v[0];
  assign _091_[2] = rd_ptr_v[2] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _089_[1];
  assign _086_[1] = wr_ptr_v[1] &(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  wr_ptr_v[0];
  assign _089_[1] = rd_ptr_v[1] &(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  rd_ptr_v[0];
  assign _086_[0] = wr_ptr_v[0];
  assign _087_[2:1] = wr_ptr_v[2:1];
  assign _088_[0] = _087_[0];
  assign _089_[0] = rd_ptr_v[0];
  assign _090_[2:1] = rd_ptr_v[2:1];
  assign _091_[0] = _090_[0];
  assign data_o = data_v;
  assign empty_w = empty_o;
  assign full_w = full_o;
  assign i = 32'd8;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fifo" *)
(* src = "../srcs/components/fifo.v:6.1-128.10" *)
module \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=3 (clk_i, rst_ni, wr_en_i, rd_en_i, data_i, data_o, full_o, empty_o, overflow_o, underflow_o);
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  wire _000_;
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire [3:0] _027_;
  wire [1:0] _028_;
  wire [3:0] _029_;
  wire [1:0] _030_;
  wire [3:0] _031_;
  wire [1:0] _032_;
  wire [3:0] _033_;
  wire [1:0] _034_;
  wire [3:0] _035_;
  wire [1:0] _036_;
  wire [3:0] _037_;
  wire [1:0] _038_;
  wire [3:0] _039_;
  wire [1:0] _040_;
  wire [3:0] _041_;
  wire [1:0] _042_;
  wire [3:0] _043_;
  wire [1:0] _044_;
  wire [3:0] _045_;
  wire [1:0] _046_;
  wire [3:0] _047_;
  wire [1:0] _048_;
  wire [3:0] _049_;
  wire [1:0] _050_;
  wire [3:0] _051_;
  wire [1:0] _052_;
  wire _053_;
  wire _054_;
  wire [2:0] _055_;
  wire [2:0] _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  (* src = "../srcs/components/fifo.v:54.15-54.33" *)
  wire _072_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [95:0] _073_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [7:0] _074_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [11:0] _075_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [11:0] _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _086_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _087_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _088_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _089_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _090_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _091_;
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _092_;
  (* src = "../srcs/components/fifo.v:13.11-13.16" *)
  input clk_i;
  (* src = "../srcs/components/fifo.v:17.30-17.36" *)
  input [11:0] data_i;
  (* src = "../srcs/components/fifo.v:18.31-18.37" *)
  output [11:0] data_o;
  (* src = "../srcs/components/fifo.v:33.28-33.34" *)
  reg [11:0] data_v;
  (* src = "../srcs/components/fifo.v:20.12-20.19" *)
  output empty_o;
  (* src = "../srcs/components/fifo.v:39.18-39.25" *)
  wire empty_w;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[0] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[1] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[2] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[3] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[4] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[5] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[6] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[7] ;
  (* src = "../srcs/components/fifo.v:19.12-19.18" *)
  output full_o;
  (* src = "../srcs/components/fifo.v:39.10-39.16" *)
  wire full_w;
  (* src = "../srcs/components/fifo.v:32.13-32.14" *)
  wire [31:0] i;
  (* src = "../srcs/components/fifo.v:21.12-21.22" *)
  output overflow_o;
  (* src = "../srcs/components/fifo.v:36.9-36.19" *)
  reg overflow_v;
  (* src = "../srcs/components/fifo.v:16.11-16.18" *)
  input rd_en_i;
  (* src = "../srcs/components/fifo.v:35.44-35.52" *)
  reg [2:0] rd_ptr_v;
  (* src = "../srcs/components/fifo.v:14.11-14.17" *)
  input rst_ni;
  (* src = "../srcs/components/fifo.v:22.12-22.23" *)
  output underflow_o;
  (* src = "../srcs/components/fifo.v:36.21-36.32" *)
  reg underflow_v;
  (* src = "../srcs/components/fifo.v:15.11-15.18" *)
  input wr_en_i;
  (* src = "../srcs/components/fifo.v:35.34-35.42" *)
  reg [2:0] wr_ptr_v;
  assign _087_[0] = ~wr_ptr_v[0];
  assign _015_ = ~wr_ptr_v[1];
  assign _090_[0] = ~rd_ptr_v[0];
  assign _017_ = _055_[0] |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[1];
  assign _057_ = _017_ |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[2];
  assign _018_ = _056_[0] |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[1];
  assign _012_ = _018_ |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[2];
  assign _008_ = rd_en_i & _012_;
  assign _011_ = _009_ & _083_;
  assign _002_ = _009_ & _082_;
  assign _003_ = _009_ & _081_;
  assign _004_ = _009_ & _080_;
  assign _005_ = _009_ & _079_;
  assign _006_ = _009_ & _078_;
  assign _007_ = _009_ & _077_;
  assign _058_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _059_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _060_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _061_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _019_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _062_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _020_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _063_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _021_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _064_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _065_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _066_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _067_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _068_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _023_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _069_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _024_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _070_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _025_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _071_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _009_ = wr_en_i & _072_;
  assign _010_ = _009_ & _084_;
  assign _027_[0] = _073_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[12];
  assign _027_[1] = _073_[24] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[36];
  assign _027_[2] = _073_[48] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[60];
  assign _027_[3] = _073_[72] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[84];
  assign _028_[0] = _027_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _027_[1];
  assign _028_[1] = _027_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _027_[3];
  assign _076_[0] = _028_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _028_[1];
  assign _029_[0] = _073_[1] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[13];
  assign _029_[1] = _073_[25] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[37];
  assign _029_[2] = _073_[49] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[61];
  assign _029_[3] = _073_[73] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[85];
  assign _030_[0] = _029_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[1];
  assign _030_[1] = _029_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[3];
  assign _076_[1] = _030_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _030_[1];
  assign _031_[0] = _073_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[14];
  assign _031_[1] = _073_[26] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[38];
  assign _031_[2] = _073_[50] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[62];
  assign _031_[3] = _073_[74] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[86];
  assign _032_[0] = _031_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[1];
  assign _032_[1] = _031_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[3];
  assign _076_[2] = _032_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _032_[1];
  assign _033_[0] = _073_[3] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[15];
  assign _033_[1] = _073_[27] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[39];
  assign _033_[2] = _073_[51] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[63];
  assign _033_[3] = _073_[75] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[87];
  assign _034_[0] = _033_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[1];
  assign _034_[1] = _033_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[3];
  assign _076_[3] = _034_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _034_[1];
  assign _035_[0] = _073_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[16];
  assign _035_[1] = _073_[28] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[40];
  assign _035_[2] = _073_[52] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[64];
  assign _035_[3] = _073_[76] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[88];
  assign _036_[0] = _035_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[1];
  assign _036_[1] = _035_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[3];
  assign _076_[4] = _036_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _036_[1];
  assign _037_[0] = _073_[5] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[17];
  assign _037_[1] = _073_[29] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[41];
  assign _037_[2] = _073_[53] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[65];
  assign _037_[3] = _073_[77] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[89];
  assign _038_[0] = _037_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[1];
  assign _038_[1] = _037_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[3];
  assign _076_[5] = _038_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _038_[1];
  assign _039_[0] = _073_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[18];
  assign _039_[1] = _073_[30] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[42];
  assign _039_[2] = _073_[54] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[66];
  assign _039_[3] = _073_[78] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[90];
  assign _040_[0] = _039_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[1];
  assign _040_[1] = _039_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[3];
  assign _076_[6] = _040_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _040_[1];
  assign _041_[0] = _073_[7] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[19];
  assign _041_[1] = _073_[31] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[43];
  assign _041_[2] = _073_[55] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[67];
  assign _041_[3] = _073_[79] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[91];
  assign _042_[0] = _041_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[1];
  assign _042_[1] = _041_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[3];
  assign _076_[7] = _042_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _042_[1];
  assign _043_[0] = _073_[8] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[20];
  assign _043_[1] = _073_[32] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[44];
  assign _043_[2] = _073_[56] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[68];
  assign _043_[3] = _073_[80] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[92];
  assign _044_[0] = _043_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[1];
  assign _044_[1] = _043_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[3];
  assign _076_[8] = _044_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _044_[1];
  assign _045_[0] = _073_[9] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[21];
  assign _045_[1] = _073_[33] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[45];
  assign _045_[2] = _073_[57] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[69];
  assign _045_[3] = _073_[81] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[93];
  assign _046_[0] = _045_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[1];
  assign _046_[1] = _045_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[3];
  assign _076_[9] = _046_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _046_[1];
  assign _047_[0] = _073_[10] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[22];
  assign _047_[1] = _073_[34] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[46];
  assign _047_[2] = _073_[58] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[70];
  assign _047_[3] = _073_[82] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[94];
  assign _048_[0] = _047_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[1];
  assign _048_[1] = _047_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[3];
  assign _076_[10] = _048_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _048_[1];
  assign _049_[0] = _073_[11] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[23];
  assign _049_[1] = _073_[35] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[47];
  assign _049_[2] = _073_[59] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[71];
  assign _049_[3] = _073_[83] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[95];
  assign _050_[0] = _049_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[1];
  assign _050_[1] = _049_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[3];
  assign _076_[11] = _050_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[1];
  assign _051_[0] = _074_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[1];
  assign _051_[1] = _074_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[3];
  assign _051_[2] = _074_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[5];
  assign _051_[3] = _074_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[7];
  assign _052_[0] = _051_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[1];
  assign _052_[1] = _051_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[3];
  assign _092_ = _052_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _052_[1];
  assign _022_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _053_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _026_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _054_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign full_o = ~(* src = "../srcs/components/fifo.v:40.24-40.51" *) _057_;
  assign empty_o = ~(* src = "../srcs/components/fifo.v:41.24-41.44" *) _012_;
  assign _074_[0] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _058_;
  assign _074_[1] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _059_;
  assign _074_[2] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _060_;
  assign _074_[3] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _061_;
  assign _074_[4] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _062_;
  assign _074_[5] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _063_;
  assign _074_[6] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _064_;
  assign _074_[7] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _053_;
  assign _077_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _065_;
  assign _078_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _066_;
  assign _079_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _067_;
  assign _080_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _068_;
  assign _081_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _069_;
  assign _082_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _070_;
  assign _083_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _071_;
  assign _084_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _054_;
  assign _072_ = _057_ |(* src = "../srcs/components/fifo.v:54.15-54.33" *)  rd_en_i;
  assign underflow_o = _012_ ? (* src = "../srcs/components/fifo.v:90.15-90.23|../srcs/components/fifo.v:90.11-90.45" *) 1'h0 : underflow_v;
  assign _001_ = rd_en_i ? (* src = "../srcs/components/fifo.v:78.13-78.20|../srcs/components/fifo.v:78.9-91.12" *) empty_o : underflow_o;
  assign overflow_o = _057_ ? (* src = "../srcs/components/fifo.v:65.15-65.22|../srcs/components/fifo.v:65.11-65.43" *) 1'h0 : overflow_v;
  assign _085_ = ~(* src = "../srcs/components/fifo.v:54.15-54.33|../srcs/components/fifo.v:54.11-62.14" *) _072_;
  assign _000_ = wr_en_i ? (* src = "../srcs/components/fifo.v:53.13-53.20|../srcs/components/fifo.v:53.9-66.12" *) _085_ : overflow_o;
  assign _075_[0] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[0] : 1'hx;
  assign _075_[1] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[1] : 1'hx;
  assign _075_[2] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[2] : 1'hx;
  assign _075_[3] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[3] : 1'hx;
  assign _075_[4] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[4] : 1'hx;
  assign _075_[5] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[5] : 1'hx;
  assign _075_[6] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[6] : 1'hx;
  assign _075_[7] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[7] : 1'hx;
  assign _075_[8] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[8] : 1'hx;
  assign _075_[9] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[9] : 1'hx;
  assign _075_[10] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[10] : 1'hx;
  assign _075_[11] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[11] : 1'hx;
  assign _016_ = ~(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) wr_ptr_v[2];
  assign _014_ = ~(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) rd_ptr_v[1];
  assign _013_ = ~(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) rd_ptr_v[2];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) underflow_v <= 1'h0;
    else underflow_v <= _001_;
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) overflow_v <= 1'h0;
    else overflow_v <= _000_;
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [0] <= 1'h0;
    else if (_007_) \fifo_v[7] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [1] <= 1'h0;
    else if (_007_) \fifo_v[7] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [2] <= 1'h0;
    else if (_007_) \fifo_v[7] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [3] <= 1'h0;
    else if (_007_) \fifo_v[7] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [4] <= 1'h0;
    else if (_007_) \fifo_v[7] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [5] <= 1'h0;
    else if (_007_) \fifo_v[7] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [6] <= 1'h0;
    else if (_007_) \fifo_v[7] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [7] <= 1'h0;
    else if (_007_) \fifo_v[7] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [8] <= 1'h0;
    else if (_007_) \fifo_v[7] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [9] <= 1'h0;
    else if (_007_) \fifo_v[7] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [10] <= 1'h0;
    else if (_007_) \fifo_v[7] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [11] <= 1'h0;
    else if (_007_) \fifo_v[7] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[0] <= 1'h0;
    else if (_008_) data_v[0] <= _075_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[1] <= 1'h0;
    else if (_008_) data_v[1] <= _075_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[2] <= 1'h0;
    else if (_008_) data_v[2] <= _075_[2];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[3] <= 1'h0;
    else if (_008_) data_v[3] <= _075_[3];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[4] <= 1'h0;
    else if (_008_) data_v[4] <= _075_[4];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[5] <= 1'h0;
    else if (_008_) data_v[5] <= _075_[5];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[6] <= 1'h0;
    else if (_008_) data_v[6] <= _075_[6];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[7] <= 1'h0;
    else if (_008_) data_v[7] <= _075_[7];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[8] <= 1'h0;
    else if (_008_) data_v[8] <= _075_[8];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[9] <= 1'h0;
    else if (_008_) data_v[9] <= _075_[9];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[10] <= 1'h0;
    else if (_008_) data_v[10] <= _075_[10];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[11] <= 1'h0;
    else if (_008_) data_v[11] <= _075_[11];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[0] <= 1'h0;
    else if (_008_) rd_ptr_v[0] <= _090_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[1] <= 1'h0;
    else if (_008_) rd_ptr_v[1] <= _091_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[2] <= 1'h0;
    else if (_008_) rd_ptr_v[2] <= _091_[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [0] <= 1'h0;
    else if (_010_) \fifo_v[0] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [1] <= 1'h0;
    else if (_010_) \fifo_v[0] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [2] <= 1'h0;
    else if (_010_) \fifo_v[0] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [3] <= 1'h0;
    else if (_010_) \fifo_v[0] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [4] <= 1'h0;
    else if (_010_) \fifo_v[0] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [5] <= 1'h0;
    else if (_010_) \fifo_v[0] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [6] <= 1'h0;
    else if (_010_) \fifo_v[0] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [7] <= 1'h0;
    else if (_010_) \fifo_v[0] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [8] <= 1'h0;
    else if (_010_) \fifo_v[0] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [9] <= 1'h0;
    else if (_010_) \fifo_v[0] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [10] <= 1'h0;
    else if (_010_) \fifo_v[0] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [11] <= 1'h0;
    else if (_010_) \fifo_v[0] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [0] <= 1'h0;
    else if (_011_) \fifo_v[1] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [1] <= 1'h0;
    else if (_011_) \fifo_v[1] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [2] <= 1'h0;
    else if (_011_) \fifo_v[1] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [3] <= 1'h0;
    else if (_011_) \fifo_v[1] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [4] <= 1'h0;
    else if (_011_) \fifo_v[1] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [5] <= 1'h0;
    else if (_011_) \fifo_v[1] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [6] <= 1'h0;
    else if (_011_) \fifo_v[1] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [7] <= 1'h0;
    else if (_011_) \fifo_v[1] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [8] <= 1'h0;
    else if (_011_) \fifo_v[1] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [9] <= 1'h0;
    else if (_011_) \fifo_v[1] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [10] <= 1'h0;
    else if (_011_) \fifo_v[1] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [11] <= 1'h0;
    else if (_011_) \fifo_v[1] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [0] <= 1'h0;
    else if (_002_) \fifo_v[2] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [1] <= 1'h0;
    else if (_002_) \fifo_v[2] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [2] <= 1'h0;
    else if (_002_) \fifo_v[2] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [3] <= 1'h0;
    else if (_002_) \fifo_v[2] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [4] <= 1'h0;
    else if (_002_) \fifo_v[2] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [5] <= 1'h0;
    else if (_002_) \fifo_v[2] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [6] <= 1'h0;
    else if (_002_) \fifo_v[2] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [7] <= 1'h0;
    else if (_002_) \fifo_v[2] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [8] <= 1'h0;
    else if (_002_) \fifo_v[2] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [9] <= 1'h0;
    else if (_002_) \fifo_v[2] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [10] <= 1'h0;
    else if (_002_) \fifo_v[2] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [11] <= 1'h0;
    else if (_002_) \fifo_v[2] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [0] <= 1'h0;
    else if (_003_) \fifo_v[3] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [1] <= 1'h0;
    else if (_003_) \fifo_v[3] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [2] <= 1'h0;
    else if (_003_) \fifo_v[3] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [3] <= 1'h0;
    else if (_003_) \fifo_v[3] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [4] <= 1'h0;
    else if (_003_) \fifo_v[3] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [5] <= 1'h0;
    else if (_003_) \fifo_v[3] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [6] <= 1'h0;
    else if (_003_) \fifo_v[3] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [7] <= 1'h0;
    else if (_003_) \fifo_v[3] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [8] <= 1'h0;
    else if (_003_) \fifo_v[3] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [9] <= 1'h0;
    else if (_003_) \fifo_v[3] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [10] <= 1'h0;
    else if (_003_) \fifo_v[3] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [11] <= 1'h0;
    else if (_003_) \fifo_v[3] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [0] <= 1'h0;
    else if (_004_) \fifo_v[4] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [1] <= 1'h0;
    else if (_004_) \fifo_v[4] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [2] <= 1'h0;
    else if (_004_) \fifo_v[4] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [3] <= 1'h0;
    else if (_004_) \fifo_v[4] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [4] <= 1'h0;
    else if (_004_) \fifo_v[4] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [5] <= 1'h0;
    else if (_004_) \fifo_v[4] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [6] <= 1'h0;
    else if (_004_) \fifo_v[4] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [7] <= 1'h0;
    else if (_004_) \fifo_v[4] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [8] <= 1'h0;
    else if (_004_) \fifo_v[4] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [9] <= 1'h0;
    else if (_004_) \fifo_v[4] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [10] <= 1'h0;
    else if (_004_) \fifo_v[4] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [11] <= 1'h0;
    else if (_004_) \fifo_v[4] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [0] <= 1'h0;
    else if (_005_) \fifo_v[5] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [1] <= 1'h0;
    else if (_005_) \fifo_v[5] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [2] <= 1'h0;
    else if (_005_) \fifo_v[5] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [3] <= 1'h0;
    else if (_005_) \fifo_v[5] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [4] <= 1'h0;
    else if (_005_) \fifo_v[5] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [5] <= 1'h0;
    else if (_005_) \fifo_v[5] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [6] <= 1'h0;
    else if (_005_) \fifo_v[5] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [7] <= 1'h0;
    else if (_005_) \fifo_v[5] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [8] <= 1'h0;
    else if (_005_) \fifo_v[5] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [9] <= 1'h0;
    else if (_005_) \fifo_v[5] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [10] <= 1'h0;
    else if (_005_) \fifo_v[5] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [11] <= 1'h0;
    else if (_005_) \fifo_v[5] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [0] <= 1'h0;
    else if (_006_) \fifo_v[6] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [1] <= 1'h0;
    else if (_006_) \fifo_v[6] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [2] <= 1'h0;
    else if (_006_) \fifo_v[6] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [3] <= 1'h0;
    else if (_006_) \fifo_v[6] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [4] <= 1'h0;
    else if (_006_) \fifo_v[6] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [5] <= 1'h0;
    else if (_006_) \fifo_v[6] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [6] <= 1'h0;
    else if (_006_) \fifo_v[6] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [7] <= 1'h0;
    else if (_006_) \fifo_v[6] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [8] <= 1'h0;
    else if (_006_) \fifo_v[6] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [9] <= 1'h0;
    else if (_006_) \fifo_v[6] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [10] <= 1'h0;
    else if (_006_) \fifo_v[6] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [11] <= 1'h0;
    else if (_006_) \fifo_v[6] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[0] <= 1'h0;
    else if (_009_) wr_ptr_v[0] <= _087_[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[1] <= 1'h0;
    else if (_009_) wr_ptr_v[1] <= _088_[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[2] <= 1'h0;
    else if (_009_) wr_ptr_v[2] <= _088_[2];
  assign _055_[0] = _087_[0] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[0];
  assign _055_[1] = _088_[1] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[1];
  assign _055_[2] = _088_[2] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[2];
  assign _056_[0] = wr_ptr_v[0] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[0];
  assign _056_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[1];
  assign _056_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[2];
  assign _073_[0] = \fifo_v[7] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[1] = \fifo_v[7] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[2] = \fifo_v[7] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[3] = \fifo_v[7] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[4] = \fifo_v[7] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[5] = \fifo_v[7] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[6] = \fifo_v[7] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[7] = \fifo_v[7] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[8] = \fifo_v[7] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[9] = \fifo_v[7] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[10] = \fifo_v[7] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[11] = \fifo_v[7] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[12] = \fifo_v[6] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[13] = \fifo_v[6] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[14] = \fifo_v[6] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[15] = \fifo_v[6] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[16] = \fifo_v[6] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[17] = \fifo_v[6] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[18] = \fifo_v[6] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[19] = \fifo_v[6] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[20] = \fifo_v[6] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[21] = \fifo_v[6] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[22] = \fifo_v[6] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[23] = \fifo_v[6] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[24] = \fifo_v[5] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[25] = \fifo_v[5] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[26] = \fifo_v[5] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[27] = \fifo_v[5] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[28] = \fifo_v[5] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[29] = \fifo_v[5] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[30] = \fifo_v[5] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[31] = \fifo_v[5] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[32] = \fifo_v[5] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[33] = \fifo_v[5] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[34] = \fifo_v[5] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[35] = \fifo_v[5] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[36] = \fifo_v[4] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[37] = \fifo_v[4] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[38] = \fifo_v[4] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[39] = \fifo_v[4] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[40] = \fifo_v[4] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[41] = \fifo_v[4] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[42] = \fifo_v[4] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[43] = \fifo_v[4] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[44] = \fifo_v[4] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[45] = \fifo_v[4] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[46] = \fifo_v[4] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[47] = \fifo_v[4] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[48] = \fifo_v[3] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[49] = \fifo_v[3] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[50] = \fifo_v[3] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[51] = \fifo_v[3] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[52] = \fifo_v[3] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[53] = \fifo_v[3] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[54] = \fifo_v[3] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[55] = \fifo_v[3] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[56] = \fifo_v[3] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[57] = \fifo_v[3] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[58] = \fifo_v[3] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[59] = \fifo_v[3] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[60] = \fifo_v[2] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[61] = \fifo_v[2] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[62] = \fifo_v[2] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[63] = \fifo_v[2] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[64] = \fifo_v[2] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[65] = \fifo_v[2] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[66] = \fifo_v[2] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[67] = \fifo_v[2] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[68] = \fifo_v[2] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[69] = \fifo_v[2] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[70] = \fifo_v[2] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[71] = \fifo_v[2] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[72] = \fifo_v[1] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[73] = \fifo_v[1] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[74] = \fifo_v[1] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[75] = \fifo_v[1] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[76] = \fifo_v[1] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[77] = \fifo_v[1] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[78] = \fifo_v[1] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[79] = \fifo_v[1] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[80] = \fifo_v[1] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[81] = \fifo_v[1] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[82] = \fifo_v[1] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[83] = \fifo_v[1] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[84] = \fifo_v[0] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[85] = \fifo_v[0] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[86] = \fifo_v[0] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[87] = \fifo_v[0] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[88] = \fifo_v[0] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[89] = \fifo_v[0] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[90] = \fifo_v[0] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[91] = \fifo_v[0] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[92] = \fifo_v[0] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[93] = \fifo_v[0] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[94] = \fifo_v[0] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[95] = \fifo_v[0] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _088_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  wr_ptr_v[0];
  assign _088_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _086_[1];
  assign _091_[1] = rd_ptr_v[1] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  rd_ptr_v[0];
  assign _091_[2] = rd_ptr_v[2] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _089_[1];
  assign _086_[1] = wr_ptr_v[1] &(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  wr_ptr_v[0];
  assign _089_[1] = rd_ptr_v[1] &(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  rd_ptr_v[0];
  assign _086_[0] = wr_ptr_v[0];
  assign _087_[2:1] = wr_ptr_v[2:1];
  assign _088_[0] = _087_[0];
  assign _089_[0] = rd_ptr_v[0];
  assign _090_[2:1] = rd_ptr_v[2:1];
  assign _091_[0] = _090_[0];
  assign data_o = data_v;
  assign empty_w = empty_o;
  assign full_w = full_o;
  assign i = 32'd8;
endmodule

(* dynports =  1  *)
(* hdlname = "\\fifo" *)
(* src = "../srcs/components/fifo.v:6.1-128.10" *)
module \$paramod\fifo\DATA_WIDTH=12\FIFO_DEPTH_WIDTH=3\ID=4 (clk_i, rst_ni, wr_en_i, rd_en_i, data_i, data_o, full_o, empty_o, overflow_o, underflow_o);
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  wire _000_;
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire [3:0] _027_;
  wire [1:0] _028_;
  wire [3:0] _029_;
  wire [1:0] _030_;
  wire [3:0] _031_;
  wire [1:0] _032_;
  wire [3:0] _033_;
  wire [1:0] _034_;
  wire [3:0] _035_;
  wire [1:0] _036_;
  wire [3:0] _037_;
  wire [1:0] _038_;
  wire [3:0] _039_;
  wire [1:0] _040_;
  wire [3:0] _041_;
  wire [1:0] _042_;
  wire [3:0] _043_;
  wire [1:0] _044_;
  wire [3:0] _045_;
  wire [1:0] _046_;
  wire [3:0] _047_;
  wire [1:0] _048_;
  wire [3:0] _049_;
  wire [1:0] _050_;
  wire [3:0] _051_;
  wire [1:0] _052_;
  wire _053_;
  wire _054_;
  wire [2:0] _055_;
  wire [2:0] _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  (* src = "../srcs/components/fifo.v:54.15-54.33" *)
  wire _072_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [95:0] _073_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [7:0] _074_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [11:0] _075_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [11:0] _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _086_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _087_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _088_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2" *)
  wire [2:0] _089_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [2:0] _090_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [2:0] _091_;
  (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _092_;
  (* src = "../srcs/components/fifo.v:13.11-13.16" *)
  input clk_i;
  (* src = "../srcs/components/fifo.v:17.30-17.36" *)
  input [11:0] data_i;
  (* src = "../srcs/components/fifo.v:18.31-18.37" *)
  output [11:0] data_o;
  (* src = "../srcs/components/fifo.v:33.28-33.34" *)
  reg [11:0] data_v;
  (* src = "../srcs/components/fifo.v:20.12-20.19" *)
  output empty_o;
  (* src = "../srcs/components/fifo.v:39.18-39.25" *)
  wire empty_w;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[0] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[1] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[2] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[3] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[4] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[5] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[6] ;
  (* src = "../srcs/components/fifo.v:34.28-34.34" *)
  reg [11:0] \fifo_v[7] ;
  (* src = "../srcs/components/fifo.v:19.12-19.18" *)
  output full_o;
  (* src = "../srcs/components/fifo.v:39.10-39.16" *)
  wire full_w;
  (* src = "../srcs/components/fifo.v:32.13-32.14" *)
  wire [31:0] i;
  (* src = "../srcs/components/fifo.v:21.12-21.22" *)
  output overflow_o;
  (* src = "../srcs/components/fifo.v:36.9-36.19" *)
  reg overflow_v;
  (* src = "../srcs/components/fifo.v:16.11-16.18" *)
  input rd_en_i;
  (* src = "../srcs/components/fifo.v:35.44-35.52" *)
  reg [2:0] rd_ptr_v;
  (* src = "../srcs/components/fifo.v:14.11-14.17" *)
  input rst_ni;
  (* src = "../srcs/components/fifo.v:22.12-22.23" *)
  output underflow_o;
  (* src = "../srcs/components/fifo.v:36.21-36.32" *)
  reg underflow_v;
  (* src = "../srcs/components/fifo.v:15.11-15.18" *)
  input wr_en_i;
  (* src = "../srcs/components/fifo.v:35.34-35.42" *)
  reg [2:0] wr_ptr_v;
  assign _015_ = ~wr_ptr_v[1];
  assign _090_[0] = ~rd_ptr_v[0];
  assign _014_ = ~rd_ptr_v[2];
  assign _087_[0] = ~wr_ptr_v[0];
  assign _016_ = ~wr_ptr_v[2];
  assign _017_ = _055_[0] |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[1];
  assign _057_ = _017_ |(* src = "../srcs/components/fifo.v:40.24-40.51" *)  _055_[2];
  assign _018_ = _056_[0] |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[1];
  assign _012_ = _018_ |(* src = "../srcs/components/fifo.v:41.24-41.44" *)  _056_[2];
  assign _011_ = _009_ & _083_;
  assign _003_ = _009_ & _081_;
  assign _004_ = _009_ & _080_;
  assign _005_ = _009_ & _079_;
  assign _006_ = _009_ & _078_;
  assign _007_ = _009_ & _077_;
  assign _008_ = rd_en_i & _012_;
  assign _002_ = _009_ & _082_;
  assign _058_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _059_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _060_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _061_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _014_;
  assign _019_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _062_ = _019_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _020_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _013_;
  assign _063_ = _020_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _021_ = _090_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _064_ = _021_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _065_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _066_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _067_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _068_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _016_;
  assign _023_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _069_ = _023_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _024_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  _015_;
  assign _070_ = _024_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _025_ = _087_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _071_ = _025_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign _009_ = wr_en_i & _072_;
  assign _010_ = _009_ & _084_;
  assign _027_[0] = _074_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[1];
  assign _027_[1] = _074_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[3];
  assign _027_[2] = _074_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[5];
  assign _027_[3] = _074_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _074_[7];
  assign _028_[0] = _027_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _027_[1];
  assign _028_[1] = _027_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _027_[3];
  assign _092_ = _028_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _028_[1];
  assign _029_[0] = _073_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[12];
  assign _029_[1] = _073_[24] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[36];
  assign _029_[2] = _073_[48] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[60];
  assign _029_[3] = _073_[72] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[84];
  assign _030_[0] = _029_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[1];
  assign _030_[1] = _029_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _029_[3];
  assign _076_[0] = _030_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _030_[1];
  assign _031_[0] = _073_[1] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[13];
  assign _031_[1] = _073_[25] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[37];
  assign _031_[2] = _073_[49] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[61];
  assign _031_[3] = _073_[73] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[85];
  assign _032_[0] = _031_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[1];
  assign _032_[1] = _031_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _031_[3];
  assign _076_[1] = _032_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _032_[1];
  assign _033_[0] = _073_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[14];
  assign _033_[1] = _073_[26] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[38];
  assign _033_[2] = _073_[50] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[62];
  assign _033_[3] = _073_[74] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[86];
  assign _034_[0] = _033_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[1];
  assign _034_[1] = _033_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _033_[3];
  assign _076_[2] = _034_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _034_[1];
  assign _035_[0] = _073_[3] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[15];
  assign _035_[1] = _073_[27] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[39];
  assign _035_[2] = _073_[51] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[63];
  assign _035_[3] = _073_[75] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[87];
  assign _036_[0] = _035_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[1];
  assign _036_[1] = _035_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _035_[3];
  assign _076_[3] = _036_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _036_[1];
  assign _037_[0] = _073_[4] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[16];
  assign _037_[1] = _073_[28] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[40];
  assign _037_[2] = _073_[52] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[64];
  assign _037_[3] = _073_[76] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[88];
  assign _038_[0] = _037_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[1];
  assign _038_[1] = _037_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _037_[3];
  assign _076_[4] = _038_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _038_[1];
  assign _039_[0] = _073_[5] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[17];
  assign _039_[1] = _073_[29] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[41];
  assign _039_[2] = _073_[53] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[65];
  assign _039_[3] = _073_[77] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[89];
  assign _040_[0] = _039_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[1];
  assign _040_[1] = _039_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _039_[3];
  assign _076_[5] = _040_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _040_[1];
  assign _041_[0] = _073_[6] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[18];
  assign _041_[1] = _073_[30] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[42];
  assign _041_[2] = _073_[54] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[66];
  assign _041_[3] = _073_[78] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[90];
  assign _042_[0] = _041_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[1];
  assign _042_[1] = _041_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _041_[3];
  assign _076_[6] = _042_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _042_[1];
  assign _043_[0] = _073_[7] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[19];
  assign _043_[1] = _073_[31] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[43];
  assign _043_[2] = _073_[55] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[67];
  assign _043_[3] = _073_[79] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[91];
  assign _044_[0] = _043_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[1];
  assign _044_[1] = _043_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _043_[3];
  assign _076_[7] = _044_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _044_[1];
  assign _045_[0] = _073_[8] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[20];
  assign _045_[1] = _073_[32] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[44];
  assign _045_[2] = _073_[56] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[68];
  assign _045_[3] = _073_[80] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[92];
  assign _046_[0] = _045_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[1];
  assign _046_[1] = _045_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _045_[3];
  assign _076_[8] = _046_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _046_[1];
  assign _047_[0] = _073_[9] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[21];
  assign _047_[1] = _073_[33] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[45];
  assign _047_[2] = _073_[57] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[69];
  assign _047_[3] = _073_[81] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[93];
  assign _048_[0] = _047_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[1];
  assign _048_[1] = _047_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _047_[3];
  assign _076_[9] = _048_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _048_[1];
  assign _049_[0] = _073_[10] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[22];
  assign _049_[1] = _073_[34] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[46];
  assign _049_[2] = _073_[58] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[70];
  assign _049_[3] = _073_[82] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[94];
  assign _050_[0] = _049_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[1];
  assign _050_[1] = _049_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _049_[3];
  assign _076_[10] = _050_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[1];
  assign _051_[0] = _073_[11] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[23];
  assign _051_[1] = _073_[35] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[47];
  assign _051_[2] = _073_[59] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[71];
  assign _051_[3] = _073_[83] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _073_[95];
  assign _052_[0] = _051_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _051_[1];
  assign _052_[1] = _051_[2] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _051_[3];
  assign _076_[11] = _052_[0] |(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _052_[1];
  assign _022_ = rd_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[1];
  assign _053_ = _022_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  rd_ptr_v[2];
  assign _026_ = wr_ptr_v[0] |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[1];
  assign _054_ = _026_ |(* src = "../srcs/components/fifo.v:0.0-0.0" *)  wr_ptr_v[2];
  assign full_o = ~(* src = "../srcs/components/fifo.v:40.24-40.51" *) _057_;
  assign empty_o = ~(* src = "../srcs/components/fifo.v:41.24-41.44" *) _012_;
  assign _074_[0] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _058_;
  assign _074_[1] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _059_;
  assign _074_[2] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _060_;
  assign _074_[3] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _061_;
  assign _074_[4] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _062_;
  assign _074_[5] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _063_;
  assign _074_[6] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _064_;
  assign _074_[7] = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _053_;
  assign _077_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _065_;
  assign _078_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _066_;
  assign _079_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _067_;
  assign _080_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _068_;
  assign _081_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _069_;
  assign _082_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _070_;
  assign _083_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _071_;
  assign _084_ = ~(* src = "../srcs/components/fifo.v:0.0-0.0" *) _054_;
  assign _072_ = _057_ |(* src = "../srcs/components/fifo.v:54.15-54.33" *)  rd_en_i;
  assign underflow_o = _012_ ? (* src = "../srcs/components/fifo.v:90.15-90.23|../srcs/components/fifo.v:90.11-90.45" *) 1'h0 : underflow_v;
  assign _001_ = rd_en_i ? (* src = "../srcs/components/fifo.v:78.13-78.20|../srcs/components/fifo.v:78.9-91.12" *) empty_o : underflow_o;
  assign overflow_o = _057_ ? (* src = "../srcs/components/fifo.v:65.15-65.22|../srcs/components/fifo.v:65.11-65.43" *) 1'h0 : overflow_v;
  assign _085_ = ~(* src = "../srcs/components/fifo.v:54.15-54.33|../srcs/components/fifo.v:54.11-62.14" *) _072_;
  assign _000_ = wr_en_i ? (* src = "../srcs/components/fifo.v:53.13-53.20|../srcs/components/fifo.v:53.9-66.12" *) _085_ : overflow_o;
  assign _075_[0] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[0] : 1'hx;
  assign _075_[1] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[1] : 1'hx;
  assign _075_[2] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[2] : 1'hx;
  assign _075_[3] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[3] : 1'hx;
  assign _075_[4] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[4] : 1'hx;
  assign _075_[5] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[5] : 1'hx;
  assign _075_[6] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[6] : 1'hx;
  assign _075_[7] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[7] : 1'hx;
  assign _075_[8] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[8] : 1'hx;
  assign _075_[9] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[9] : 1'hx;
  assign _075_[10] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[10] : 1'hx;
  assign _075_[11] = _092_ ? (* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _076_[11] : 1'hx;
  assign _013_ = ~(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:279.31-279.37" *) rd_ptr_v[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) underflow_v <= 1'h0;
    else underflow_v <= _001_;
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) overflow_v <= 1'h0;
    else overflow_v <= _000_;
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [0] <= 1'h0;
    else if (_011_) \fifo_v[1] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [1] <= 1'h0;
    else if (_011_) \fifo_v[1] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [2] <= 1'h0;
    else if (_011_) \fifo_v[1] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [3] <= 1'h0;
    else if (_011_) \fifo_v[1] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [4] <= 1'h0;
    else if (_011_) \fifo_v[1] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [5] <= 1'h0;
    else if (_011_) \fifo_v[1] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [6] <= 1'h0;
    else if (_011_) \fifo_v[1] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [7] <= 1'h0;
    else if (_011_) \fifo_v[1] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [8] <= 1'h0;
    else if (_011_) \fifo_v[1] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [9] <= 1'h0;
    else if (_011_) \fifo_v[1] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [10] <= 1'h0;
    else if (_011_) \fifo_v[1] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[1] [11] <= 1'h0;
    else if (_011_) \fifo_v[1] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[0] <= 1'h0;
    else if (_008_) rd_ptr_v[0] <= _090_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[1] <= 1'h0;
    else if (_008_) rd_ptr_v[1] <= _091_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rd_ptr_v[2] <= 1'h0;
    else if (_008_) rd_ptr_v[2] <= _091_[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [0] <= 1'h0;
    else if (_010_) \fifo_v[0] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [1] <= 1'h0;
    else if (_010_) \fifo_v[0] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [2] <= 1'h0;
    else if (_010_) \fifo_v[0] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [3] <= 1'h0;
    else if (_010_) \fifo_v[0] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [4] <= 1'h0;
    else if (_010_) \fifo_v[0] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [5] <= 1'h0;
    else if (_010_) \fifo_v[0] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [6] <= 1'h0;
    else if (_010_) \fifo_v[0] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [7] <= 1'h0;
    else if (_010_) \fifo_v[0] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [8] <= 1'h0;
    else if (_010_) \fifo_v[0] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [9] <= 1'h0;
    else if (_010_) \fifo_v[0] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [10] <= 1'h0;
    else if (_010_) \fifo_v[0] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[0] [11] <= 1'h0;
    else if (_010_) \fifo_v[0] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [0] <= 1'h0;
    else if (_003_) \fifo_v[3] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [1] <= 1'h0;
    else if (_003_) \fifo_v[3] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [2] <= 1'h0;
    else if (_003_) \fifo_v[3] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [3] <= 1'h0;
    else if (_003_) \fifo_v[3] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [4] <= 1'h0;
    else if (_003_) \fifo_v[3] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [5] <= 1'h0;
    else if (_003_) \fifo_v[3] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [6] <= 1'h0;
    else if (_003_) \fifo_v[3] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [7] <= 1'h0;
    else if (_003_) \fifo_v[3] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [8] <= 1'h0;
    else if (_003_) \fifo_v[3] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [9] <= 1'h0;
    else if (_003_) \fifo_v[3] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [10] <= 1'h0;
    else if (_003_) \fifo_v[3] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[3] [11] <= 1'h0;
    else if (_003_) \fifo_v[3] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [0] <= 1'h0;
    else if (_004_) \fifo_v[4] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [1] <= 1'h0;
    else if (_004_) \fifo_v[4] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [2] <= 1'h0;
    else if (_004_) \fifo_v[4] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [3] <= 1'h0;
    else if (_004_) \fifo_v[4] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [4] <= 1'h0;
    else if (_004_) \fifo_v[4] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [5] <= 1'h0;
    else if (_004_) \fifo_v[4] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [6] <= 1'h0;
    else if (_004_) \fifo_v[4] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [7] <= 1'h0;
    else if (_004_) \fifo_v[4] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [8] <= 1'h0;
    else if (_004_) \fifo_v[4] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [9] <= 1'h0;
    else if (_004_) \fifo_v[4] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [10] <= 1'h0;
    else if (_004_) \fifo_v[4] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[4] [11] <= 1'h0;
    else if (_004_) \fifo_v[4] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [0] <= 1'h0;
    else if (_005_) \fifo_v[5] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [1] <= 1'h0;
    else if (_005_) \fifo_v[5] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [2] <= 1'h0;
    else if (_005_) \fifo_v[5] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [3] <= 1'h0;
    else if (_005_) \fifo_v[5] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [4] <= 1'h0;
    else if (_005_) \fifo_v[5] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [5] <= 1'h0;
    else if (_005_) \fifo_v[5] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [6] <= 1'h0;
    else if (_005_) \fifo_v[5] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [7] <= 1'h0;
    else if (_005_) \fifo_v[5] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [8] <= 1'h0;
    else if (_005_) \fifo_v[5] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [9] <= 1'h0;
    else if (_005_) \fifo_v[5] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [10] <= 1'h0;
    else if (_005_) \fifo_v[5] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[5] [11] <= 1'h0;
    else if (_005_) \fifo_v[5] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [0] <= 1'h0;
    else if (_006_) \fifo_v[6] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [1] <= 1'h0;
    else if (_006_) \fifo_v[6] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [2] <= 1'h0;
    else if (_006_) \fifo_v[6] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [3] <= 1'h0;
    else if (_006_) \fifo_v[6] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [4] <= 1'h0;
    else if (_006_) \fifo_v[6] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [5] <= 1'h0;
    else if (_006_) \fifo_v[6] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [6] <= 1'h0;
    else if (_006_) \fifo_v[6] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [7] <= 1'h0;
    else if (_006_) \fifo_v[6] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [8] <= 1'h0;
    else if (_006_) \fifo_v[6] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [9] <= 1'h0;
    else if (_006_) \fifo_v[6] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [10] <= 1'h0;
    else if (_006_) \fifo_v[6] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[6] [11] <= 1'h0;
    else if (_006_) \fifo_v[6] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [0] <= 1'h0;
    else if (_007_) \fifo_v[7] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [1] <= 1'h0;
    else if (_007_) \fifo_v[7] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [2] <= 1'h0;
    else if (_007_) \fifo_v[7] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [3] <= 1'h0;
    else if (_007_) \fifo_v[7] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [4] <= 1'h0;
    else if (_007_) \fifo_v[7] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [5] <= 1'h0;
    else if (_007_) \fifo_v[7] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [6] <= 1'h0;
    else if (_007_) \fifo_v[7] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [7] <= 1'h0;
    else if (_007_) \fifo_v[7] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [8] <= 1'h0;
    else if (_007_) \fifo_v[7] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [9] <= 1'h0;
    else if (_007_) \fifo_v[7] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [10] <= 1'h0;
    else if (_007_) \fifo_v[7] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[7] [11] <= 1'h0;
    else if (_007_) \fifo_v[7] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[0] <= 1'h0;
    else if (_008_) data_v[0] <= _075_[0];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[1] <= 1'h0;
    else if (_008_) data_v[1] <= _075_[1];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[2] <= 1'h0;
    else if (_008_) data_v[2] <= _075_[2];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[3] <= 1'h0;
    else if (_008_) data_v[3] <= _075_[3];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[4] <= 1'h0;
    else if (_008_) data_v[4] <= _075_[4];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[5] <= 1'h0;
    else if (_008_) data_v[5] <= _075_[5];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[6] <= 1'h0;
    else if (_008_) data_v[6] <= _075_[6];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[7] <= 1'h0;
    else if (_008_) data_v[7] <= _075_[7];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[8] <= 1'h0;
    else if (_008_) data_v[8] <= _075_[8];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[9] <= 1'h0;
    else if (_008_) data_v[9] <= _075_[9];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[10] <= 1'h0;
    else if (_008_) data_v[10] <= _075_[10];
  (* src = "../srcs/components/fifo.v:71.5-93.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_v[11] <= 1'h0;
    else if (_008_) data_v[11] <= _075_[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [0] <= 1'h0;
    else if (_002_) \fifo_v[2] [0] <= data_i[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [1] <= 1'h0;
    else if (_002_) \fifo_v[2] [1] <= data_i[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [2] <= 1'h0;
    else if (_002_) \fifo_v[2] [2] <= data_i[2];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [3] <= 1'h0;
    else if (_002_) \fifo_v[2] [3] <= data_i[3];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [4] <= 1'h0;
    else if (_002_) \fifo_v[2] [4] <= data_i[4];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [5] <= 1'h0;
    else if (_002_) \fifo_v[2] [5] <= data_i[5];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [6] <= 1'h0;
    else if (_002_) \fifo_v[2] [6] <= data_i[6];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [7] <= 1'h0;
    else if (_002_) \fifo_v[2] [7] <= data_i[7];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [8] <= 1'h0;
    else if (_002_) \fifo_v[2] [8] <= data_i[8];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [9] <= 1'h0;
    else if (_002_) \fifo_v[2] [9] <= data_i[9];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [10] <= 1'h0;
    else if (_002_) \fifo_v[2] [10] <= data_i[10];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \fifo_v[2] [11] <= 1'h0;
    else if (_002_) \fifo_v[2] [11] <= data_i[11];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[0] <= 1'h0;
    else if (_009_) wr_ptr_v[0] <= _087_[0];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[1] <= 1'h0;
    else if (_009_) wr_ptr_v[1] <= _088_[1];
  (* src = "../srcs/components/fifo.v:44.5-68.8" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) wr_ptr_v[2] <= 1'h0;
    else if (_009_) wr_ptr_v[2] <= _088_[2];
  assign _055_[0] = _087_[0] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[0];
  assign _055_[1] = _088_[1] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[1];
  assign _055_[2] = _088_[2] ^(* src = "../srcs/components/fifo.v:40.24-40.51" *)  rd_ptr_v[2];
  assign _056_[0] = wr_ptr_v[0] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[0];
  assign _056_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[1];
  assign _056_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:41.24-41.44" *)  rd_ptr_v[2];
  assign _073_[0] = \fifo_v[7] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[1] = \fifo_v[7] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[2] = \fifo_v[7] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[3] = \fifo_v[7] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[4] = \fifo_v[7] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[5] = \fifo_v[7] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[6] = \fifo_v[7] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[7] = \fifo_v[7] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[8] = \fifo_v[7] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[9] = \fifo_v[7] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[10] = \fifo_v[7] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[11] = \fifo_v[7] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[0];
  assign _073_[12] = \fifo_v[6] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[13] = \fifo_v[6] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[14] = \fifo_v[6] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[15] = \fifo_v[6] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[16] = \fifo_v[6] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[17] = \fifo_v[6] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[18] = \fifo_v[6] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[19] = \fifo_v[6] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[20] = \fifo_v[6] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[21] = \fifo_v[6] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[22] = \fifo_v[6] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[23] = \fifo_v[6] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[1];
  assign _073_[24] = \fifo_v[5] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[25] = \fifo_v[5] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[26] = \fifo_v[5] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[27] = \fifo_v[5] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[28] = \fifo_v[5] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[29] = \fifo_v[5] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[30] = \fifo_v[5] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[31] = \fifo_v[5] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[32] = \fifo_v[5] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[33] = \fifo_v[5] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[34] = \fifo_v[5] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[35] = \fifo_v[5] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[2];
  assign _073_[36] = \fifo_v[4] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[37] = \fifo_v[4] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[38] = \fifo_v[4] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[39] = \fifo_v[4] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[40] = \fifo_v[4] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[41] = \fifo_v[4] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[42] = \fifo_v[4] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[43] = \fifo_v[4] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[44] = \fifo_v[4] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[45] = \fifo_v[4] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[46] = \fifo_v[4] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[47] = \fifo_v[4] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[3];
  assign _073_[48] = \fifo_v[3] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[49] = \fifo_v[3] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[50] = \fifo_v[3] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[51] = \fifo_v[3] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[52] = \fifo_v[3] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[53] = \fifo_v[3] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[54] = \fifo_v[3] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[55] = \fifo_v[3] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[56] = \fifo_v[3] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[57] = \fifo_v[3] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[58] = \fifo_v[3] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[59] = \fifo_v[3] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[4];
  assign _073_[60] = \fifo_v[2] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[61] = \fifo_v[2] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[62] = \fifo_v[2] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[63] = \fifo_v[2] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[64] = \fifo_v[2] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[65] = \fifo_v[2] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[66] = \fifo_v[2] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[67] = \fifo_v[2] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[68] = \fifo_v[2] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[69] = \fifo_v[2] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[70] = \fifo_v[2] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[71] = \fifo_v[2] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[5];
  assign _073_[72] = \fifo_v[1] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[73] = \fifo_v[1] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[74] = \fifo_v[1] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[75] = \fifo_v[1] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[76] = \fifo_v[1] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[77] = \fifo_v[1] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[78] = \fifo_v[1] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[79] = \fifo_v[1] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[80] = \fifo_v[1] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[81] = \fifo_v[1] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[82] = \fifo_v[1] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[83] = \fifo_v[1] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[6];
  assign _073_[84] = \fifo_v[0] [0] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[85] = \fifo_v[0] [1] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[86] = \fifo_v[0] [2] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[87] = \fifo_v[0] [3] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[88] = \fifo_v[0] [4] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[89] = \fifo_v[0] [5] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[90] = \fifo_v[0] [6] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[91] = \fifo_v[0] [7] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[92] = \fifo_v[0] [8] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[93] = \fifo_v[0] [9] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[94] = \fifo_v[0] [10] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _073_[95] = \fifo_v[0] [11] &(* src = "../srcs/components/fifo.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _074_[7];
  assign _088_[1] = wr_ptr_v[1] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  wr_ptr_v[0];
  assign _088_[2] = wr_ptr_v[2] ^(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _086_[1];
  assign _091_[1] = rd_ptr_v[1] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  rd_ptr_v[0];
  assign _091_[2] = rd_ptr_v[2] ^(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:289.13-289.25" *)  _089_[1];
  assign _086_[1] = wr_ptr_v[1] &(* src = "../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  wr_ptr_v[0];
  assign _089_[1] = rd_ptr_v[1] &(* src = "../srcs/components/fifo.v:81.28-81.43|../srcs/components/fifo.v:56.34-56.49|/usr/local/bin/../share/yosys/techmap.v:286.27-286.69|/usr/local/bin/../share/yosys/techmap.v:240.19-240.41" *)  rd_ptr_v[0];
  assign _086_[0] = wr_ptr_v[0];
  assign _087_[2:1] = wr_ptr_v[2:1];
  assign _088_[0] = _087_[0];
  assign _089_[0] = rd_ptr_v[0];
  assign _090_[2:1] = rd_ptr_v[2:1];
  assign _091_[0] = _090_[0];
  assign data_o = data_v;
  assign empty_w = empty_o;
  assign full_w = full_o;
  assign i = 32'd8;
endmodule

(* dynports =  1  *)
(* hdlname = "\\n_to_n_crossbar" *)
(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:15.1-69.10" *)
module \$paramod\n_to_n_crossbar\DATA_WIDTH=12\PORT_N=3'101 (clk_i, rst_ni, data_i, mux_in_sel_i, mux_out_sel_i, pckt_in_chosen_o, data_o);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire [1:0] _014_;
  wire _015_;
  wire [1:0] _016_;
  wire _017_;
  wire [1:0] _018_;
  wire _019_;
  wire [1:0] _020_;
  wire _021_;
  wire [1:0] _022_;
  wire _023_;
  wire [1:0] _024_;
  wire _025_;
  wire [1:0] _026_;
  wire _027_;
  wire [1:0] _028_;
  wire _029_;
  wire [1:0] _030_;
  wire _031_;
  wire [1:0] _032_;
  wire _033_;
  wire [1:0] _034_;
  wire _035_;
  wire [1:0] _036_;
  wire _037_;
  wire [1:0] _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [59:0] _050_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [4:0] _051_;
  (* force_downto = 32'd1 *)
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [11:0] _052_;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _053_;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:21.13-21.18" *)
  input clk_i;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:24.45-24.51" *)
  input [59:0] data_i;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:29.45-29.51" *)
  output [59:0] data_o;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:48.13-48.14" *)
  wire [31:0] i;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:37.33-37.39" *)
  wire [11:0] \mux_in[0] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:37.33-37.39" *)
  wire [11:0] \mux_in[1] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:37.33-37.39" *)
  wire [11:0] \mux_in[2] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:37.33-37.39" *)
  wire [11:0] \mux_in[3] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:37.33-37.39" *)
  wire [11:0] \mux_in[4] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:44.33-44.53" *)
  wire [11:0] mux_in_data_chosen_w;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:25.45-25.57" *)
  input [2:0] mux_in_sel_i;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:32.30-32.44" *)
  wire [11:0] \mux_out_data_v[0] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:32.30-32.44" *)
  wire [11:0] \mux_out_data_v[1] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:32.30-32.44" *)
  wire [11:0] \mux_out_data_v[2] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:32.30-32.44" *)
  wire [11:0] \mux_out_data_v[3] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:32.30-32.44" *)
  wire [11:0] \mux_out_data_v[4] ;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:26.45-26.58" *)
  input [2:0] mux_out_sel_i;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:28.45-28.61" *)
  output [11:0] pckt_in_chosen_o;
  (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:22.13-22.19" *)
  input rst_ni;
  assign _000_ = ~mux_in_sel_i[2];
  assign _002_ = ~mux_in_sel_i[0];
  assign _001_ = ~mux_in_sel_i[1];
  assign _003_ = ~mux_out_sel_i[0];
  assign _004_ = ~mux_out_sel_i[1];
  assign _005_ = ~mux_out_sel_i[2];
  assign _042_ = _006_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  _000_;
  assign _007_ = _002_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  _001_;
  assign _043_ = _007_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_in_sel_i[2];
  assign _008_ = mux_in_sel_i[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  _001_;
  assign _044_ = _008_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_in_sel_i[2];
  assign _009_ = _002_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_in_sel_i[1];
  assign _045_ = _009_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_in_sel_i[2];
  assign _010_ = mux_out_sel_i[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_out_sel_i[1];
  assign _046_ = _010_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  _005_;
  assign _011_ = _003_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  _004_;
  assign _047_ = _011_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_out_sel_i[2];
  assign _012_ = mux_out_sel_i[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  _004_;
  assign _048_ = _012_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_out_sel_i[2];
  assign _013_ = _003_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_out_sel_i[1];
  assign _049_ = _013_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_out_sel_i[2];
  assign _014_[0] = _050_[10] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[22];
  assign _014_[1] = _050_[34] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[46];
  assign _015_ = _014_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _014_[1];
  assign _052_[10] = _015_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[58];
  assign _016_[0] = _050_[11] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[23];
  assign _016_[1] = _050_[35] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[47];
  assign _017_ = _016_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _016_[1];
  assign _052_[11] = _017_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[59];
  assign _018_[0] = _050_[8] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[20];
  assign _018_[1] = _050_[32] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[44];
  assign _019_ = _018_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _018_[1];
  assign _052_[8] = _019_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[56];
  assign _020_[0] = _050_[9] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[21];
  assign _020_[1] = _050_[33] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[45];
  assign _021_ = _020_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _020_[1];
  assign _052_[9] = _021_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[57];
  assign _022_[0] = _050_[6] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[18];
  assign _022_[1] = _050_[30] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[42];
  assign _023_ = _022_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _022_[1];
  assign _052_[6] = _023_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[54];
  assign _024_[0] = _050_[7] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[19];
  assign _024_[1] = _050_[31] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[43];
  assign _025_ = _024_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _024_[1];
  assign _052_[7] = _025_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[55];
  assign _026_[0] = _051_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[1];
  assign _026_[1] = _051_[2] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[3];
  assign _027_ = _026_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _026_[1];
  assign _053_ = _027_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.15" *)  _051_[4];
  assign _028_[0] = _050_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[12];
  assign _028_[1] = _050_[24] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[36];
  assign _029_ = _028_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _028_[1];
  assign _052_[0] = _029_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[48];
  assign _030_[0] = _050_[1] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[13];
  assign _030_[1] = _050_[25] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[37];
  assign _031_ = _030_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _030_[1];
  assign _052_[1] = _031_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[49];
  assign _032_[0] = _050_[2] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[14];
  assign _032_[1] = _050_[26] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[38];
  assign _033_ = _032_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _032_[1];
  assign _052_[2] = _033_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[50];
  assign _034_[0] = _050_[3] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[15];
  assign _034_[1] = _050_[27] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[39];
  assign _035_ = _034_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _034_[1];
  assign _052_[3] = _035_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[51];
  assign _036_[0] = _050_[4] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[16];
  assign _036_[1] = _050_[28] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[40];
  assign _037_ = _036_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _036_[1];
  assign _052_[4] = _037_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[52];
  assign _038_[0] = _050_[5] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[17];
  assign _038_[1] = _050_[29] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[41];
  assign _039_ = _038_[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _038_[1];
  assign _052_[5] = _039_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:593.20-593.31" *)  _050_[53];
  assign _006_ = mux_in_sel_i[0] |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_in_sel_i[1];
  assign _040_ = _006_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_in_sel_i[2];
  assign _041_ = _010_ |(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *)  mux_out_sel_i[2];
  assign _051_[0] = ~(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) _042_;
  assign _051_[1] = ~(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) _043_;
  assign _051_[2] = ~(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) _044_;
  assign _051_[3] = ~(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) _045_;
  assign _051_[4] = ~(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) _040_;
  assign \mux_out_data_v[0] [0] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[0];
  assign \mux_out_data_v[0] [1] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[1];
  assign \mux_out_data_v[0] [2] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[2];
  assign \mux_out_data_v[0] [3] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[3];
  assign \mux_out_data_v[0] [4] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[4];
  assign \mux_out_data_v[0] [5] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[5];
  assign \mux_out_data_v[0] [6] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[6];
  assign \mux_out_data_v[0] [7] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[7];
  assign \mux_out_data_v[0] [8] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[8];
  assign \mux_out_data_v[0] [9] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[9];
  assign \mux_out_data_v[0] [10] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[10];
  assign \mux_out_data_v[0] [11] = _041_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[11];
  assign \mux_out_data_v[4] [0] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[0];
  assign \mux_out_data_v[4] [1] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[1];
  assign \mux_out_data_v[4] [2] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[2];
  assign \mux_out_data_v[4] [3] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[3];
  assign \mux_out_data_v[4] [4] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[4];
  assign \mux_out_data_v[4] [5] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[5];
  assign \mux_out_data_v[4] [6] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[6];
  assign \mux_out_data_v[4] [7] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[7];
  assign \mux_out_data_v[4] [8] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[8];
  assign \mux_out_data_v[4] [9] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[9];
  assign \mux_out_data_v[4] [10] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[10];
  assign \mux_out_data_v[4] [11] = _046_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[11];
  assign \mux_out_data_v[3] [0] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[0];
  assign \mux_out_data_v[3] [1] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[1];
  assign \mux_out_data_v[3] [2] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[2];
  assign \mux_out_data_v[3] [3] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[3];
  assign \mux_out_data_v[3] [4] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[4];
  assign \mux_out_data_v[3] [5] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[5];
  assign \mux_out_data_v[3] [6] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[6];
  assign \mux_out_data_v[3] [7] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[7];
  assign \mux_out_data_v[3] [8] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[8];
  assign \mux_out_data_v[3] [9] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[9];
  assign \mux_out_data_v[3] [10] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[10];
  assign \mux_out_data_v[3] [11] = _047_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[11];
  assign \mux_out_data_v[2] [0] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[0];
  assign \mux_out_data_v[2] [1] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[1];
  assign \mux_out_data_v[2] [2] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[2];
  assign \mux_out_data_v[2] [3] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[3];
  assign \mux_out_data_v[2] [4] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[4];
  assign \mux_out_data_v[2] [5] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[5];
  assign \mux_out_data_v[2] [6] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[6];
  assign \mux_out_data_v[2] [7] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[7];
  assign \mux_out_data_v[2] [8] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[8];
  assign \mux_out_data_v[2] [9] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[9];
  assign \mux_out_data_v[2] [10] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[10];
  assign \mux_out_data_v[2] [11] = _048_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[11];
  assign \mux_out_data_v[1] [0] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[0];
  assign \mux_out_data_v[1] [1] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[1];
  assign \mux_out_data_v[1] [2] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[2];
  assign \mux_out_data_v[1] [3] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[3];
  assign \mux_out_data_v[1] [4] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[4];
  assign \mux_out_data_v[1] [5] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[5];
  assign \mux_out_data_v[1] [6] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[6];
  assign \mux_out_data_v[1] [7] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[7];
  assign \mux_out_data_v[1] [8] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[8];
  assign \mux_out_data_v[1] [9] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[9];
  assign \mux_out_data_v[1] [10] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[10];
  assign \mux_out_data_v[1] [11] = _049_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0" *) 1'h0 : pckt_in_chosen_o[11];
  assign pckt_in_chosen_o[0] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[0] : 1'hx;
  assign pckt_in_chosen_o[1] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[1] : 1'hx;
  assign pckt_in_chosen_o[2] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[2] : 1'hx;
  assign pckt_in_chosen_o[3] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[3] : 1'hx;
  assign pckt_in_chosen_o[4] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[4] : 1'hx;
  assign pckt_in_chosen_o[5] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[5] : 1'hx;
  assign pckt_in_chosen_o[6] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[6] : 1'hx;
  assign pckt_in_chosen_o[7] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[7] : 1'hx;
  assign pckt_in_chosen_o[8] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[8] : 1'hx;
  assign pckt_in_chosen_o[9] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[9] : 1'hx;
  assign pckt_in_chosen_o[10] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[10] : 1'hx;
  assign pckt_in_chosen_o[11] = _053_ ? (* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:597.13-597.25" *) _052_[11] : 1'hx;
  assign _050_[0] = data_i[48] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[1] = data_i[49] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[2] = data_i[50] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[3] = data_i[51] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[4] = data_i[52] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[5] = data_i[53] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[6] = data_i[54] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[7] = data_i[55] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[8] = data_i[56] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[9] = data_i[57] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[10] = data_i[58] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[11] = data_i[59] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[0];
  assign _050_[12] = data_i[36] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[13] = data_i[37] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[14] = data_i[38] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[15] = data_i[39] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[16] = data_i[40] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[17] = data_i[41] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[18] = data_i[42] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[19] = data_i[43] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[20] = data_i[44] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[21] = data_i[45] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[22] = data_i[46] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[23] = data_i[47] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[1];
  assign _050_[24] = data_i[24] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[25] = data_i[25] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[26] = data_i[26] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[27] = data_i[27] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[28] = data_i[28] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[29] = data_i[29] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[30] = data_i[30] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[31] = data_i[31] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[32] = data_i[32] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[33] = data_i[33] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[34] = data_i[34] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[35] = data_i[35] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[2];
  assign _050_[36] = data_i[12] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[37] = data_i[13] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[38] = data_i[14] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[39] = data_i[15] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[40] = data_i[16] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[41] = data_i[17] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[42] = data_i[18] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[43] = data_i[19] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[44] = data_i[20] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[45] = data_i[21] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[46] = data_i[22] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[47] = data_i[23] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[3];
  assign _050_[48] = data_i[0] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[49] = data_i[1] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[50] = data_i[2] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[51] = data_i[3] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[52] = data_i[4] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[53] = data_i[5] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[54] = data_i[6] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[55] = data_i[7] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[56] = data_i[8] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[57] = data_i[9] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[58] = data_i[10] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign _050_[59] = data_i[11] &(* src = "../srcs/switch/simple_mesh_xy/crossbar.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:585.44-585.84" *)  _051_[4];
  assign data_o = { \mux_out_data_v[4] , \mux_out_data_v[3] , \mux_out_data_v[2] , \mux_out_data_v[1] , \mux_out_data_v[0]  };
  assign i = 32'd5;
  assign \mux_in[0]  = data_i[11:0];
  assign \mux_in[1]  = data_i[23:12];
  assign \mux_in[2]  = data_i[35:24];
  assign \mux_in[3]  = data_i[47:36];
  assign \mux_in[4]  = data_i[59:48];
  assign mux_in_data_chosen_w = pckt_in_chosen_o;
endmodule

(* hdlname = "\\mesh_xy_noc" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "../srcs/noc/mesh_xy_noc.v:24.1-171.10" *)
module mesh_xy_noc(clk_i, rst_ni, rsc_pckt_i, rsc_wren_i, rsc_full_o, rsc_ovrflw_o, rsc_pckt_o, rsc_wren_o, rsc_full_i, rsc_ovrflw_i);
  (* src = "../srcs/noc/mesh_xy_noc.v:31.13-31.18" *)
  input clk_i;
  (* src = "../srcs/noc/mesh_xy_noc.v:98.47-98.58" *)
  (* unused_bits = "3 4" *)
  wire [4:0] \genrow[0].gencol[0].x_sw_full_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:99.47-99.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[0].gencol[0].x_sw_full_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:100.47-100.60" *)
  (* unused_bits = "3 4" *)
  wire [4:0] \genrow[0].gencol[0].x_sw_ovrflw_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:101.47-101.60" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[0].gencol[0].x_sw_ovrflw_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:94.83-94.94" *)
  (* unused_bits = "36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[0].gencol[0].x_sw_pckt_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:95.83-95.94" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[0].gencol[0].x_sw_pckt_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:96.47-96.58" *)
  (* unused_bits = "3 4" *)
  wire [4:0] \genrow[0].gencol[0].x_sw_wren_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:97.47-97.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[0].gencol[0].x_sw_wren_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:98.47-98.58" *)
  (* unused_bits = "1 3 4" *)
  wire [4:0] \genrow[0].gencol[1].x_sw_full_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:99.47-99.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[0].gencol[1].x_sw_full_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:100.47-100.60" *)
  (* unused_bits = "1 3 4" *)
  wire [4:0] \genrow[0].gencol[1].x_sw_ovrflw_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:101.47-101.60" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[0].gencol[1].x_sw_ovrflw_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:94.83-94.94" *)
  (* unused_bits = "12 13 14 15 16 17 18 19 20 21 22 23 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[0].gencol[1].x_sw_pckt_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:95.83-95.94" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[0].gencol[1].x_sw_pckt_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:96.47-96.58" *)
  (* unused_bits = "1 3 4" *)
  wire [4:0] \genrow[0].gencol[1].x_sw_wren_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:97.47-97.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[0].gencol[1].x_sw_wren_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:98.47-98.58" *)
  (* unused_bits = "1 4" *)
  wire [4:0] \genrow[0].gencol[2].x_sw_full_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:99.47-99.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[0].gencol[2].x_sw_full_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:100.47-100.60" *)
  (* unused_bits = "1 4" *)
  wire [4:0] \genrow[0].gencol[2].x_sw_ovrflw_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:101.47-101.60" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[0].gencol[2].x_sw_ovrflw_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:94.83-94.94" *)
  (* unused_bits = "12 13 14 15 16 17 18 19 20 21 22 23 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[0].gencol[2].x_sw_pckt_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:95.83-95.94" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[0].gencol[2].x_sw_pckt_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:96.47-96.58" *)
  (* unused_bits = "1 4" *)
  wire [4:0] \genrow[0].gencol[2].x_sw_wren_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:97.47-97.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[0].gencol[2].x_sw_wren_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:98.47-98.58" *)
  (* unused_bits = "2 3 4" *)
  wire [4:0] \genrow[1].gencol[0].x_sw_full_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:99.47-99.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[0].x_sw_full_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:100.47-100.60" *)
  (* unused_bits = "2 3 4" *)
  wire [4:0] \genrow[1].gencol[0].x_sw_ovrflw_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:101.47-101.60" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[0].x_sw_ovrflw_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:94.83-94.94" *)
  (* unused_bits = "24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[1].gencol[0].x_sw_pckt_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:95.83-95.94" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[1].gencol[0].x_sw_pckt_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:96.47-96.58" *)
  (* unused_bits = "2 3 4" *)
  wire [4:0] \genrow[1].gencol[0].x_sw_wren_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:97.47-97.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[0].x_sw_wren_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:98.47-98.58" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[1].x_sw_full_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:99.47-99.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[1].x_sw_full_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:100.47-100.60" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[1].x_sw_ovrflw_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:101.47-101.60" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[1].x_sw_ovrflw_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:94.83-94.94" *)
  (* unused_bits = "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[1].gencol[1].x_sw_pckt_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:95.83-95.94" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[1].gencol[1].x_sw_pckt_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:96.47-96.58" *)
  (* unused_bits = "1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[1].x_sw_wren_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:97.47-97.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[1].x_sw_wren_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:98.47-98.58" *)
  (* unused_bits = "1 2 4" *)
  wire [4:0] \genrow[1].gencol[2].x_sw_full_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:99.47-99.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[2].x_sw_full_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:100.47-100.60" *)
  (* unused_bits = "1 2 4" *)
  wire [4:0] \genrow[1].gencol[2].x_sw_ovrflw_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:101.47-101.60" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[2].x_sw_ovrflw_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:94.83-94.94" *)
  (* unused_bits = "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[1].gencol[2].x_sw_pckt_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:95.83-95.94" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[1].gencol[2].x_sw_pckt_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:96.47-96.58" *)
  (* unused_bits = "1 2 4" *)
  wire [4:0] \genrow[1].gencol[2].x_sw_wren_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:97.47-97.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[1].gencol[2].x_sw_wren_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:98.47-98.58" *)
  (* unused_bits = "2 3" *)
  wire [4:0] \genrow[2].gencol[0].x_sw_full_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:99.47-99.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[2].gencol[0].x_sw_full_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:100.47-100.60" *)
  (* unused_bits = "2 3" *)
  wire [4:0] \genrow[2].gencol[0].x_sw_ovrflw_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:101.47-101.60" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[2].gencol[0].x_sw_ovrflw_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:94.83-94.94" *)
  (* unused_bits = "24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [59:0] \genrow[2].gencol[0].x_sw_pckt_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:95.83-95.94" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[2].gencol[0].x_sw_pckt_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:96.47-96.58" *)
  (* unused_bits = "2 3" *)
  wire [4:0] \genrow[2].gencol[0].x_sw_wren_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:97.47-97.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[2].gencol[0].x_sw_wren_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:98.47-98.58" *)
  (* unused_bits = "1 2 3" *)
  wire [4:0] \genrow[2].gencol[1].x_sw_full_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:99.47-99.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[2].gencol[1].x_sw_full_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:100.47-100.60" *)
  (* unused_bits = "1 2 3" *)
  wire [4:0] \genrow[2].gencol[1].x_sw_ovrflw_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:101.47-101.60" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[2].gencol[1].x_sw_ovrflw_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:94.83-94.94" *)
  (* unused_bits = "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [59:0] \genrow[2].gencol[1].x_sw_pckt_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:95.83-95.94" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[2].gencol[1].x_sw_pckt_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:96.47-96.58" *)
  (* unused_bits = "1 2 3" *)
  wire [4:0] \genrow[2].gencol[1].x_sw_wren_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:97.47-97.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[2].gencol[1].x_sw_wren_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:98.47-98.58" *)
  (* unused_bits = "1 2" *)
  wire [4:0] \genrow[2].gencol[2].x_sw_full_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:99.47-99.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[2].gencol[2].x_sw_full_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:100.47-100.60" *)
  (* unused_bits = "1 2" *)
  wire [4:0] \genrow[2].gencol[2].x_sw_ovrflw_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:101.47-101.60" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[2].gencol[2].x_sw_ovrflw_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:94.83-94.94" *)
  (* unused_bits = "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [59:0] \genrow[2].gencol[2].x_sw_pckt_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:95.83-95.94" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59" *)
  wire [59:0] \genrow[2].gencol[2].x_sw_pckt_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:96.47-96.58" *)
  (* unused_bits = "1 2" *)
  wire [4:0] \genrow[2].gencol[2].x_sw_wren_i ;
  (* src = "../srcs/noc/mesh_xy_noc.v:97.47-97.58" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \genrow[2].gencol[2].x_sw_wren_o ;
  (* src = "../srcs/noc/mesh_xy_noc.v:43.41-43.51" *)
  input [8:0] rsc_full_i;
  (* src = "../srcs/noc/mesh_xy_noc.v:37.41-37.51" *)
  output [8:0] rsc_full_o;
  (* src = "../srcs/noc/mesh_xy_noc.v:44.41-44.53" *)
  input [8:0] rsc_ovrflw_i;
  (* src = "../srcs/noc/mesh_xy_noc.v:38.41-38.53" *)
  output [8:0] rsc_ovrflw_o;
  (* src = "../srcs/noc/mesh_xy_noc.v:35.97-35.107" *)
  input [107:0] rsc_pckt_i;
  (* src = "../srcs/noc/mesh_xy_noc.v:41.97-41.107" *)
  output [107:0] rsc_pckt_o;
  (* src = "../srcs/noc/mesh_xy_noc.v:36.41-36.51" *)
  input [8:0] rsc_wren_i;
  (* src = "../srcs/noc/mesh_xy_noc.v:42.41-42.51" *)
  output [8:0] rsc_wren_o;
  (* src = "../srcs/noc/mesh_xy_noc.v:32.13-32.19" *)
  input rst_ni;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[0] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[10] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[11] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[12] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[13] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[14] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[15] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[16] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[17] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[18] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[19] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[1] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[20] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[21] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[22] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[23] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[24] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[25] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[26] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[27] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[28] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[29] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[2] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[30] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[31] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[32] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[33] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[34] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[35] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[3] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[4] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[5] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[6] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[7] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[8] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:83.31-83.40" *)
  (* unused_bits = "0" *)
  wire \sw_full_w[9] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[0] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[10] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[11] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[12] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[13] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[14] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[15] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[16] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[17] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[18] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[19] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[1] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[20] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[21] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[22] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[23] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[24] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[25] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[26] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[27] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[28] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[29] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[2] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[30] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[31] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[32] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[33] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[34] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[35] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[3] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[4] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[5] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[6] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[7] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[8] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:84.31-84.42" *)
  (* unused_bits = "0" *)
  wire \sw_ovrflw_w[9] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[0] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[10] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[11] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[12] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[13] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[14] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[15] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[16] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[17] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[18] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[19] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[1] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[20] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[21] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[22] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[23] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[24] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[25] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[26] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[27] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[28] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[29] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[2] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[30] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[31] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[32] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[33] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[34] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[35] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[3] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[4] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[5] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[6] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[7] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[8] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:81.67-81.76" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [11:0] \sw_pckt_w[9] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[0] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[10] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[11] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[12] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[13] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[14] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[15] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[16] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[17] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[18] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[19] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[1] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[20] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[21] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[22] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[23] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[24] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[25] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[26] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[27] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[28] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[29] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[2] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[30] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[31] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[32] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[33] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[34] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[35] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[3] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[4] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[5] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[6] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[7] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[8] ;
  (* src = "../srcs/noc/mesh_xy_noc.v:82.31-82.40" *)
  (* unused_bits = "0" *)
  wire \sw_wren_w[9] ;
  assign \genrow[0].gencol[0].x_sw_full_i [2:0] = { 2'h0, rsc_full_o[0] };
  assign \genrow[0].gencol[0].x_sw_full_o [0] = rsc_full_i[0];
  assign \genrow[0].gencol[0].x_sw_ovrflw_i [2:0] = { 2'h0, rsc_ovrflw_o[0] };
  assign \genrow[0].gencol[0].x_sw_ovrflw_o [0] = rsc_ovrflw_i[0];
  assign \genrow[0].gencol[0].x_sw_pckt_i [35:0] = { 24'h000000, rsc_pckt_o[11:0] };
  assign \genrow[0].gencol[0].x_sw_pckt_o [11:0] = rsc_pckt_i[11:0];
  assign \genrow[0].gencol[0].x_sw_wren_i [2:0] = { 2'h0, rsc_wren_o[0] };
  assign \genrow[0].gencol[0].x_sw_wren_o [0] = rsc_wren_i[0];
  assign \genrow[0].gencol[1].x_sw_full_i [2:0] = { 1'h0, \genrow[0].gencol[0].x_sw_full_o [3], rsc_full_o[1] };
  assign \genrow[0].gencol[1].x_sw_full_o [1:0] = { \genrow[0].gencol[0].x_sw_full_i [3], rsc_full_i[1] };
  assign \genrow[0].gencol[1].x_sw_ovrflw_i [2:0] = { 1'h0, \genrow[0].gencol[0].x_sw_ovrflw_o [3], rsc_ovrflw_o[1] };
  assign \genrow[0].gencol[1].x_sw_ovrflw_o [1:0] = { \genrow[0].gencol[0].x_sw_ovrflw_i [3], rsc_ovrflw_i[1] };
  assign \genrow[0].gencol[1].x_sw_pckt_i [35:0] = { 12'h000, \genrow[0].gencol[0].x_sw_pckt_o [47:36], rsc_pckt_o[23:12] };
  assign \genrow[0].gencol[1].x_sw_pckt_o [23:0] = { \genrow[0].gencol[0].x_sw_pckt_i [47:36], rsc_pckt_i[23:12] };
  assign \genrow[0].gencol[1].x_sw_wren_i [2:0] = { 1'h0, \genrow[0].gencol[0].x_sw_wren_o [3], rsc_wren_o[1] };
  assign \genrow[0].gencol[1].x_sw_wren_o [1:0] = { \genrow[0].gencol[0].x_sw_wren_i [3], rsc_wren_i[1] };
  assign \genrow[0].gencol[2].x_sw_full_i [3:0] = { 2'h0, \genrow[0].gencol[1].x_sw_full_o [3], rsc_full_o[2] };
  assign \genrow[0].gencol[2].x_sw_full_o [1:0] = { \genrow[0].gencol[1].x_sw_full_i [3], rsc_full_i[2] };
  assign \genrow[0].gencol[2].x_sw_ovrflw_i [3:0] = { 2'h0, \genrow[0].gencol[1].x_sw_ovrflw_o [3], rsc_ovrflw_o[2] };
  assign \genrow[0].gencol[2].x_sw_ovrflw_o [1:0] = { \genrow[0].gencol[1].x_sw_ovrflw_i [3], rsc_ovrflw_i[2] };
  assign \genrow[0].gencol[2].x_sw_pckt_i [47:0] = { 24'h000000, \genrow[0].gencol[1].x_sw_pckt_o [47:36], rsc_pckt_o[35:24] };
  assign \genrow[0].gencol[2].x_sw_pckt_o [23:0] = { \genrow[0].gencol[1].x_sw_pckt_i [47:36], rsc_pckt_i[35:24] };
  assign \genrow[0].gencol[2].x_sw_wren_i [3:0] = { 2'h0, \genrow[0].gencol[1].x_sw_wren_o [3], rsc_wren_o[2] };
  assign \genrow[0].gencol[2].x_sw_wren_o [1:0] = { \genrow[0].gencol[1].x_sw_wren_i [3], rsc_wren_i[2] };
  assign \genrow[1].gencol[0].x_sw_full_i [2:0] = { \genrow[0].gencol[0].x_sw_full_o [4], 1'h0, rsc_full_o[3] };
  assign { \genrow[1].gencol[0].x_sw_full_o [2], \genrow[1].gencol[0].x_sw_full_o [0] } = { \genrow[0].gencol[0].x_sw_full_i [4], rsc_full_i[3] };
  assign \genrow[1].gencol[0].x_sw_ovrflw_i [2:0] = { \genrow[0].gencol[0].x_sw_ovrflw_o [4], 1'h0, rsc_ovrflw_o[3] };
  assign { \genrow[1].gencol[0].x_sw_ovrflw_o [2], \genrow[1].gencol[0].x_sw_ovrflw_o [0] } = { \genrow[0].gencol[0].x_sw_ovrflw_i [4], rsc_ovrflw_i[3] };
  assign \genrow[1].gencol[0].x_sw_pckt_i [35:0] = { \genrow[0].gencol[0].x_sw_pckt_o [59:48], 12'h000, rsc_pckt_o[47:36] };
  assign { \genrow[1].gencol[0].x_sw_pckt_o [35:24], \genrow[1].gencol[0].x_sw_pckt_o [11:0] } = { \genrow[0].gencol[0].x_sw_pckt_i [59:48], rsc_pckt_i[47:36] };
  assign \genrow[1].gencol[0].x_sw_wren_i [2:0] = { \genrow[0].gencol[0].x_sw_wren_o [4], 1'h0, rsc_wren_o[3] };
  assign { \genrow[1].gencol[0].x_sw_wren_o [2], \genrow[1].gencol[0].x_sw_wren_o [0] } = { \genrow[0].gencol[0].x_sw_wren_i [4], rsc_wren_i[3] };
  assign \genrow[1].gencol[1].x_sw_full_i [2:0] = { \genrow[0].gencol[1].x_sw_full_o [4], \genrow[1].gencol[0].x_sw_full_o [3], rsc_full_o[4] };
  assign \genrow[1].gencol[1].x_sw_full_o [2:0] = { \genrow[0].gencol[1].x_sw_full_i [4], \genrow[1].gencol[0].x_sw_full_i [3], rsc_full_i[4] };
  assign \genrow[1].gencol[1].x_sw_ovrflw_i [2:0] = { \genrow[0].gencol[1].x_sw_ovrflw_o [4], \genrow[1].gencol[0].x_sw_ovrflw_o [3], rsc_ovrflw_o[4] };
  assign \genrow[1].gencol[1].x_sw_ovrflw_o [2:0] = { \genrow[0].gencol[1].x_sw_ovrflw_i [4], \genrow[1].gencol[0].x_sw_ovrflw_i [3], rsc_ovrflw_i[4] };
  assign \genrow[1].gencol[1].x_sw_pckt_i [35:0] = { \genrow[0].gencol[1].x_sw_pckt_o [59:48], \genrow[1].gencol[0].x_sw_pckt_o [47:36], rsc_pckt_o[59:48] };
  assign \genrow[1].gencol[1].x_sw_pckt_o [35:0] = { \genrow[0].gencol[1].x_sw_pckt_i [59:48], \genrow[1].gencol[0].x_sw_pckt_i [47:36], rsc_pckt_i[59:48] };
  assign \genrow[1].gencol[1].x_sw_wren_i [2:0] = { \genrow[0].gencol[1].x_sw_wren_o [4], \genrow[1].gencol[0].x_sw_wren_o [3], rsc_wren_o[4] };
  assign \genrow[1].gencol[1].x_sw_wren_o [2:0] = { \genrow[0].gencol[1].x_sw_wren_i [4], \genrow[1].gencol[0].x_sw_wren_i [3], rsc_wren_i[4] };
  assign \genrow[1].gencol[2].x_sw_full_i [3:0] = { 1'h0, \genrow[0].gencol[2].x_sw_full_o [4], \genrow[1].gencol[1].x_sw_full_o [3], rsc_full_o[5] };
  assign \genrow[1].gencol[2].x_sw_full_o [2:0] = { \genrow[0].gencol[2].x_sw_full_i [4], \genrow[1].gencol[1].x_sw_full_i [3], rsc_full_i[5] };
  assign \genrow[1].gencol[2].x_sw_ovrflw_i [3:0] = { 1'h0, \genrow[0].gencol[2].x_sw_ovrflw_o [4], \genrow[1].gencol[1].x_sw_ovrflw_o [3], rsc_ovrflw_o[5] };
  assign \genrow[1].gencol[2].x_sw_ovrflw_o [2:0] = { \genrow[0].gencol[2].x_sw_ovrflw_i [4], \genrow[1].gencol[1].x_sw_ovrflw_i [3], rsc_ovrflw_i[5] };
  assign \genrow[1].gencol[2].x_sw_pckt_i [47:0] = { 12'h000, \genrow[0].gencol[2].x_sw_pckt_o [59:48], \genrow[1].gencol[1].x_sw_pckt_o [47:36], rsc_pckt_o[71:60] };
  assign \genrow[1].gencol[2].x_sw_pckt_o [35:0] = { \genrow[0].gencol[2].x_sw_pckt_i [59:48], \genrow[1].gencol[1].x_sw_pckt_i [47:36], rsc_pckt_i[71:60] };
  assign \genrow[1].gencol[2].x_sw_wren_i [3:0] = { 1'h0, \genrow[0].gencol[2].x_sw_wren_o [4], \genrow[1].gencol[1].x_sw_wren_o [3], rsc_wren_o[5] };
  assign \genrow[1].gencol[2].x_sw_wren_o [2:0] = { \genrow[0].gencol[2].x_sw_wren_i [4], \genrow[1].gencol[1].x_sw_wren_i [3], rsc_wren_i[5] };
  assign { \genrow[2].gencol[0].x_sw_full_i [4], \genrow[2].gencol[0].x_sw_full_i [2:0] } = { 1'h0, \genrow[1].gencol[0].x_sw_full_o [4], 1'h0, rsc_full_o[6] };
  assign { \genrow[2].gencol[0].x_sw_full_o [2], \genrow[2].gencol[0].x_sw_full_o [0] } = { \genrow[1].gencol[0].x_sw_full_i [4], rsc_full_i[6] };
  assign { \genrow[2].gencol[0].x_sw_ovrflw_i [4], \genrow[2].gencol[0].x_sw_ovrflw_i [2:0] } = { 1'h0, \genrow[1].gencol[0].x_sw_ovrflw_o [4], 1'h0, rsc_ovrflw_o[6] };
  assign { \genrow[2].gencol[0].x_sw_ovrflw_o [2], \genrow[2].gencol[0].x_sw_ovrflw_o [0] } = { \genrow[1].gencol[0].x_sw_ovrflw_i [4], rsc_ovrflw_i[6] };
  assign { \genrow[2].gencol[0].x_sw_pckt_i [59:48], \genrow[2].gencol[0].x_sw_pckt_i [35:0] } = { 12'h000, \genrow[1].gencol[0].x_sw_pckt_o [59:48], 12'h000, rsc_pckt_o[83:72] };
  assign { \genrow[2].gencol[0].x_sw_pckt_o [35:24], \genrow[2].gencol[0].x_sw_pckt_o [11:0] } = { \genrow[1].gencol[0].x_sw_pckt_i [59:48], rsc_pckt_i[83:72] };
  assign { \genrow[2].gencol[0].x_sw_wren_i [4], \genrow[2].gencol[0].x_sw_wren_i [2:0] } = { 1'h0, \genrow[1].gencol[0].x_sw_wren_o [4], 1'h0, rsc_wren_o[6] };
  assign { \genrow[2].gencol[0].x_sw_wren_o [2], \genrow[2].gencol[0].x_sw_wren_o [0] } = { \genrow[1].gencol[0].x_sw_wren_i [4], rsc_wren_i[6] };
  assign { \genrow[2].gencol[1].x_sw_full_i [4], \genrow[2].gencol[1].x_sw_full_i [2:0] } = { 1'h0, \genrow[1].gencol[1].x_sw_full_o [4], \genrow[2].gencol[0].x_sw_full_o [3], rsc_full_o[7] };
  assign \genrow[2].gencol[1].x_sw_full_o [2:0] = { \genrow[1].gencol[1].x_sw_full_i [4], \genrow[2].gencol[0].x_sw_full_i [3], rsc_full_i[7] };
  assign { \genrow[2].gencol[1].x_sw_ovrflw_i [4], \genrow[2].gencol[1].x_sw_ovrflw_i [2:0] } = { 1'h0, \genrow[1].gencol[1].x_sw_ovrflw_o [4], \genrow[2].gencol[0].x_sw_ovrflw_o [3], rsc_ovrflw_o[7] };
  assign \genrow[2].gencol[1].x_sw_ovrflw_o [2:0] = { \genrow[1].gencol[1].x_sw_ovrflw_i [4], \genrow[2].gencol[0].x_sw_ovrflw_i [3], rsc_ovrflw_i[7] };
  assign { \genrow[2].gencol[1].x_sw_pckt_i [59:48], \genrow[2].gencol[1].x_sw_pckt_i [35:0] } = { 12'h000, \genrow[1].gencol[1].x_sw_pckt_o [59:48], \genrow[2].gencol[0].x_sw_pckt_o [47:36], rsc_pckt_o[95:84] };
  assign \genrow[2].gencol[1].x_sw_pckt_o [35:0] = { \genrow[1].gencol[1].x_sw_pckt_i [59:48], \genrow[2].gencol[0].x_sw_pckt_i [47:36], rsc_pckt_i[95:84] };
  assign { \genrow[2].gencol[1].x_sw_wren_i [4], \genrow[2].gencol[1].x_sw_wren_i [2:0] } = { 1'h0, \genrow[1].gencol[1].x_sw_wren_o [4], \genrow[2].gencol[0].x_sw_wren_o [3], rsc_wren_o[7] };
  assign \genrow[2].gencol[1].x_sw_wren_o [2:0] = { \genrow[1].gencol[1].x_sw_wren_i [4], \genrow[2].gencol[0].x_sw_wren_i [3], rsc_wren_i[7] };
  assign \genrow[2].gencol[2].x_sw_full_i  = { 2'h0, \genrow[1].gencol[2].x_sw_full_o [4], \genrow[2].gencol[1].x_sw_full_o [3], rsc_full_o[8] };
  assign \genrow[2].gencol[2].x_sw_full_o [2:0] = { \genrow[1].gencol[2].x_sw_full_i [4], \genrow[2].gencol[1].x_sw_full_i [3], rsc_full_i[8] };
  assign \genrow[2].gencol[2].x_sw_ovrflw_i  = { 2'h0, \genrow[1].gencol[2].x_sw_ovrflw_o [4], \genrow[2].gencol[1].x_sw_ovrflw_o [3], rsc_ovrflw_o[8] };
  assign \genrow[2].gencol[2].x_sw_ovrflw_o [2:0] = { \genrow[1].gencol[2].x_sw_ovrflw_i [4], \genrow[2].gencol[1].x_sw_ovrflw_i [3], rsc_ovrflw_i[8] };
  assign \genrow[2].gencol[2].x_sw_pckt_i  = { 24'h000000, \genrow[1].gencol[2].x_sw_pckt_o [59:48], \genrow[2].gencol[1].x_sw_pckt_o [47:36], rsc_pckt_o[107:96] };
  assign \genrow[2].gencol[2].x_sw_pckt_o [35:0] = { \genrow[1].gencol[2].x_sw_pckt_i [59:48], \genrow[2].gencol[1].x_sw_pckt_i [47:36], rsc_pckt_i[107:96] };
  assign \genrow[2].gencol[2].x_sw_wren_i  = { 2'h0, \genrow[1].gencol[2].x_sw_wren_o [4], \genrow[2].gencol[1].x_sw_wren_o [3], rsc_wren_o[8] };
  assign \genrow[2].gencol[2].x_sw_wren_o [2:0] = { \genrow[1].gencol[2].x_sw_wren_i [4], \genrow[2].gencol[1].x_sw_wren_i [3], rsc_wren_i[8] };
  assign \sw_full_w[0]  = \genrow[0].gencol[0].x_sw_full_o [1];
  assign \sw_full_w[10]  = \genrow[0].gencol[2].x_sw_full_o [3];
  assign \sw_full_w[11]  = \genrow[0].gencol[2].x_sw_full_o [4];
  assign \sw_full_w[12]  = \genrow[1].gencol[0].x_sw_full_o [1];
  assign \sw_full_w[13]  = \genrow[0].gencol[0].x_sw_full_i [4];
  assign \sw_full_w[14]  = \genrow[1].gencol[0].x_sw_full_o [3];
  assign \sw_full_w[15]  = \genrow[1].gencol[0].x_sw_full_o [4];
  assign \sw_full_w[16]  = \genrow[1].gencol[0].x_sw_full_i [3];
  assign \sw_full_w[17]  = \genrow[0].gencol[1].x_sw_full_i [4];
  assign \sw_full_w[18]  = \genrow[1].gencol[1].x_sw_full_o [3];
  assign \sw_full_w[19]  = \genrow[1].gencol[1].x_sw_full_o [4];
  assign \sw_full_w[1]  = \genrow[0].gencol[0].x_sw_full_o [2];
  assign \sw_full_w[20]  = \genrow[1].gencol[1].x_sw_full_i [3];
  assign \sw_full_w[21]  = \genrow[0].gencol[2].x_sw_full_i [4];
  assign \sw_full_w[22]  = \genrow[1].gencol[2].x_sw_full_o [3];
  assign \sw_full_w[23]  = \genrow[1].gencol[2].x_sw_full_o [4];
  assign \sw_full_w[24]  = \genrow[2].gencol[0].x_sw_full_o [1];
  assign \sw_full_w[25]  = \genrow[1].gencol[0].x_sw_full_i [4];
  assign \sw_full_w[26]  = \genrow[2].gencol[0].x_sw_full_o [3];
  assign \sw_full_w[27]  = \genrow[2].gencol[0].x_sw_full_o [4];
  assign \sw_full_w[28]  = \genrow[2].gencol[0].x_sw_full_i [3];
  assign \sw_full_w[29]  = \genrow[1].gencol[1].x_sw_full_i [4];
  assign \sw_full_w[2]  = \genrow[0].gencol[0].x_sw_full_o [3];
  assign \sw_full_w[30]  = \genrow[2].gencol[1].x_sw_full_o [3];
  assign \sw_full_w[31]  = \genrow[2].gencol[1].x_sw_full_o [4];
  assign \sw_full_w[32]  = \genrow[2].gencol[1].x_sw_full_i [3];
  assign \sw_full_w[33]  = \genrow[1].gencol[2].x_sw_full_i [4];
  assign \sw_full_w[34]  = \genrow[2].gencol[2].x_sw_full_o [3];
  assign \sw_full_w[35]  = \genrow[2].gencol[2].x_sw_full_o [4];
  assign \sw_full_w[3]  = \genrow[0].gencol[0].x_sw_full_o [4];
  assign \sw_full_w[4]  = \genrow[0].gencol[0].x_sw_full_i [3];
  assign \sw_full_w[5]  = \genrow[0].gencol[1].x_sw_full_o [2];
  assign \sw_full_w[6]  = \genrow[0].gencol[1].x_sw_full_o [3];
  assign \sw_full_w[7]  = \genrow[0].gencol[1].x_sw_full_o [4];
  assign \sw_full_w[8]  = \genrow[0].gencol[1].x_sw_full_i [3];
  assign \sw_full_w[9]  = \genrow[0].gencol[2].x_sw_full_o [2];
  assign \sw_ovrflw_w[0]  = \genrow[0].gencol[0].x_sw_ovrflw_o [1];
  assign \sw_ovrflw_w[10]  = \genrow[0].gencol[2].x_sw_ovrflw_o [3];
  assign \sw_ovrflw_w[11]  = \genrow[0].gencol[2].x_sw_ovrflw_o [4];
  assign \sw_ovrflw_w[12]  = \genrow[1].gencol[0].x_sw_ovrflw_o [1];
  assign \sw_ovrflw_w[13]  = \genrow[0].gencol[0].x_sw_ovrflw_i [4];
  assign \sw_ovrflw_w[14]  = \genrow[1].gencol[0].x_sw_ovrflw_o [3];
  assign \sw_ovrflw_w[15]  = \genrow[1].gencol[0].x_sw_ovrflw_o [4];
  assign \sw_ovrflw_w[16]  = \genrow[1].gencol[0].x_sw_ovrflw_i [3];
  assign \sw_ovrflw_w[17]  = \genrow[0].gencol[1].x_sw_ovrflw_i [4];
  assign \sw_ovrflw_w[18]  = \genrow[1].gencol[1].x_sw_ovrflw_o [3];
  assign \sw_ovrflw_w[19]  = \genrow[1].gencol[1].x_sw_ovrflw_o [4];
  assign \sw_ovrflw_w[1]  = \genrow[0].gencol[0].x_sw_ovrflw_o [2];
  assign \sw_ovrflw_w[20]  = \genrow[1].gencol[1].x_sw_ovrflw_i [3];
  assign \sw_ovrflw_w[21]  = \genrow[0].gencol[2].x_sw_ovrflw_i [4];
  assign \sw_ovrflw_w[22]  = \genrow[1].gencol[2].x_sw_ovrflw_o [3];
  assign \sw_ovrflw_w[23]  = \genrow[1].gencol[2].x_sw_ovrflw_o [4];
  assign \sw_ovrflw_w[24]  = \genrow[2].gencol[0].x_sw_ovrflw_o [1];
  assign \sw_ovrflw_w[25]  = \genrow[1].gencol[0].x_sw_ovrflw_i [4];
  assign \sw_ovrflw_w[26]  = \genrow[2].gencol[0].x_sw_ovrflw_o [3];
  assign \sw_ovrflw_w[27]  = \genrow[2].gencol[0].x_sw_ovrflw_o [4];
  assign \sw_ovrflw_w[28]  = \genrow[2].gencol[0].x_sw_ovrflw_i [3];
  assign \sw_ovrflw_w[29]  = \genrow[1].gencol[1].x_sw_ovrflw_i [4];
  assign \sw_ovrflw_w[2]  = \genrow[0].gencol[0].x_sw_ovrflw_o [3];
  assign \sw_ovrflw_w[30]  = \genrow[2].gencol[1].x_sw_ovrflw_o [3];
  assign \sw_ovrflw_w[31]  = \genrow[2].gencol[1].x_sw_ovrflw_o [4];
  assign \sw_ovrflw_w[32]  = \genrow[2].gencol[1].x_sw_ovrflw_i [3];
  assign \sw_ovrflw_w[33]  = \genrow[1].gencol[2].x_sw_ovrflw_i [4];
  assign \sw_ovrflw_w[34]  = \genrow[2].gencol[2].x_sw_ovrflw_o [3];
  assign \sw_ovrflw_w[35]  = \genrow[2].gencol[2].x_sw_ovrflw_o [4];
  assign \sw_ovrflw_w[3]  = \genrow[0].gencol[0].x_sw_ovrflw_o [4];
  assign \sw_ovrflw_w[4]  = \genrow[0].gencol[0].x_sw_ovrflw_i [3];
  assign \sw_ovrflw_w[5]  = \genrow[0].gencol[1].x_sw_ovrflw_o [2];
  assign \sw_ovrflw_w[6]  = \genrow[0].gencol[1].x_sw_ovrflw_o [3];
  assign \sw_ovrflw_w[7]  = \genrow[0].gencol[1].x_sw_ovrflw_o [4];
  assign \sw_ovrflw_w[8]  = \genrow[0].gencol[1].x_sw_ovrflw_i [3];
  assign \sw_ovrflw_w[9]  = \genrow[0].gencol[2].x_sw_ovrflw_o [2];
  assign \sw_pckt_w[0]  = \genrow[0].gencol[0].x_sw_pckt_o [23:12];
  assign \sw_pckt_w[10]  = \genrow[0].gencol[2].x_sw_pckt_o [47:36];
  assign \sw_pckt_w[11]  = \genrow[0].gencol[2].x_sw_pckt_o [59:48];
  assign \sw_pckt_w[12]  = \genrow[1].gencol[0].x_sw_pckt_o [23:12];
  assign \sw_pckt_w[13]  = \genrow[0].gencol[0].x_sw_pckt_i [59:48];
  assign \sw_pckt_w[14]  = \genrow[1].gencol[0].x_sw_pckt_o [47:36];
  assign \sw_pckt_w[15]  = \genrow[1].gencol[0].x_sw_pckt_o [59:48];
  assign \sw_pckt_w[16]  = \genrow[1].gencol[0].x_sw_pckt_i [47:36];
  assign \sw_pckt_w[17]  = \genrow[0].gencol[1].x_sw_pckt_i [59:48];
  assign \sw_pckt_w[18]  = \genrow[1].gencol[1].x_sw_pckt_o [47:36];
  assign \sw_pckt_w[19]  = \genrow[1].gencol[1].x_sw_pckt_o [59:48];
  assign \sw_pckt_w[1]  = \genrow[0].gencol[0].x_sw_pckt_o [35:24];
  assign \sw_pckt_w[20]  = \genrow[1].gencol[1].x_sw_pckt_i [47:36];
  assign \sw_pckt_w[21]  = \genrow[0].gencol[2].x_sw_pckt_i [59:48];
  assign \sw_pckt_w[22]  = \genrow[1].gencol[2].x_sw_pckt_o [47:36];
  assign \sw_pckt_w[23]  = \genrow[1].gencol[2].x_sw_pckt_o [59:48];
  assign \sw_pckt_w[24]  = \genrow[2].gencol[0].x_sw_pckt_o [23:12];
  assign \sw_pckt_w[25]  = \genrow[1].gencol[0].x_sw_pckt_i [59:48];
  assign \sw_pckt_w[26]  = \genrow[2].gencol[0].x_sw_pckt_o [47:36];
  assign \sw_pckt_w[27]  = \genrow[2].gencol[0].x_sw_pckt_o [59:48];
  assign \sw_pckt_w[28]  = \genrow[2].gencol[0].x_sw_pckt_i [47:36];
  assign \sw_pckt_w[29]  = \genrow[1].gencol[1].x_sw_pckt_i [59:48];
  assign \sw_pckt_w[2]  = \genrow[0].gencol[0].x_sw_pckt_o [47:36];
  assign \sw_pckt_w[30]  = \genrow[2].gencol[1].x_sw_pckt_o [47:36];
  assign \sw_pckt_w[31]  = \genrow[2].gencol[1].x_sw_pckt_o [59:48];
  assign \sw_pckt_w[32]  = \genrow[2].gencol[1].x_sw_pckt_i [47:36];
  assign \sw_pckt_w[33]  = \genrow[1].gencol[2].x_sw_pckt_i [59:48];
  assign \sw_pckt_w[34]  = \genrow[2].gencol[2].x_sw_pckt_o [47:36];
  assign \sw_pckt_w[35]  = \genrow[2].gencol[2].x_sw_pckt_o [59:48];
  assign \sw_pckt_w[3]  = \genrow[0].gencol[0].x_sw_pckt_o [59:48];
  assign \sw_pckt_w[4]  = \genrow[0].gencol[0].x_sw_pckt_i [47:36];
  assign \sw_pckt_w[5]  = \genrow[0].gencol[1].x_sw_pckt_o [35:24];
  assign \sw_pckt_w[6]  = \genrow[0].gencol[1].x_sw_pckt_o [47:36];
  assign \sw_pckt_w[7]  = \genrow[0].gencol[1].x_sw_pckt_o [59:48];
  assign \sw_pckt_w[8]  = \genrow[0].gencol[1].x_sw_pckt_i [47:36];
  assign \sw_pckt_w[9]  = \genrow[0].gencol[2].x_sw_pckt_o [35:24];
  assign \sw_wren_w[0]  = \genrow[0].gencol[0].x_sw_wren_o [1];
  assign \sw_wren_w[10]  = \genrow[0].gencol[2].x_sw_wren_o [3];
  assign \sw_wren_w[11]  = \genrow[0].gencol[2].x_sw_wren_o [4];
  assign \sw_wren_w[12]  = \genrow[1].gencol[0].x_sw_wren_o [1];
  assign \sw_wren_w[13]  = \genrow[0].gencol[0].x_sw_wren_i [4];
  assign \sw_wren_w[14]  = \genrow[1].gencol[0].x_sw_wren_o [3];
  assign \sw_wren_w[15]  = \genrow[1].gencol[0].x_sw_wren_o [4];
  assign \sw_wren_w[16]  = \genrow[1].gencol[0].x_sw_wren_i [3];
  assign \sw_wren_w[17]  = \genrow[0].gencol[1].x_sw_wren_i [4];
  assign \sw_wren_w[18]  = \genrow[1].gencol[1].x_sw_wren_o [3];
  assign \sw_wren_w[19]  = \genrow[1].gencol[1].x_sw_wren_o [4];
  assign \sw_wren_w[1]  = \genrow[0].gencol[0].x_sw_wren_o [2];
  assign \sw_wren_w[20]  = \genrow[1].gencol[1].x_sw_wren_i [3];
  assign \sw_wren_w[21]  = \genrow[0].gencol[2].x_sw_wren_i [4];
  assign \sw_wren_w[22]  = \genrow[1].gencol[2].x_sw_wren_o [3];
  assign \sw_wren_w[23]  = \genrow[1].gencol[2].x_sw_wren_o [4];
  assign \sw_wren_w[24]  = \genrow[2].gencol[0].x_sw_wren_o [1];
  assign \sw_wren_w[25]  = \genrow[1].gencol[0].x_sw_wren_i [4];
  assign \sw_wren_w[26]  = \genrow[2].gencol[0].x_sw_wren_o [3];
  assign \sw_wren_w[27]  = \genrow[2].gencol[0].x_sw_wren_o [4];
  assign \sw_wren_w[28]  = \genrow[2].gencol[0].x_sw_wren_i [3];
  assign \sw_wren_w[29]  = \genrow[1].gencol[1].x_sw_wren_i [4];
  assign \sw_wren_w[2]  = \genrow[0].gencol[0].x_sw_wren_o [3];
  assign \sw_wren_w[30]  = \genrow[2].gencol[1].x_sw_wren_o [3];
  assign \sw_wren_w[31]  = \genrow[2].gencol[1].x_sw_wren_o [4];
  assign \sw_wren_w[32]  = \genrow[2].gencol[1].x_sw_wren_i [3];
  assign \sw_wren_w[33]  = \genrow[1].gencol[2].x_sw_wren_i [4];
  assign \sw_wren_w[34]  = \genrow[2].gencol[2].x_sw_wren_o [3];
  assign \sw_wren_w[35]  = \genrow[2].gencol[2].x_sw_wren_o [4];
  assign \sw_wren_w[3]  = \genrow[0].gencol[0].x_sw_wren_o [4];
  assign \sw_wren_w[4]  = \genrow[0].gencol[0].x_sw_wren_i [3];
  assign \sw_wren_w[5]  = \genrow[0].gencol[1].x_sw_wren_o [2];
  assign \sw_wren_w[6]  = \genrow[0].gencol[1].x_sw_wren_o [3];
  assign \sw_wren_w[7]  = \genrow[0].gencol[1].x_sw_wren_o [4];
  assign \sw_wren_w[8]  = \genrow[0].gencol[1].x_sw_wren_i [3];
  assign \sw_wren_w[9]  = \genrow[0].gencol[2].x_sw_wren_o [2];
endmodule
