Classic Timing Analyzer report for Lab4
Thu Oct 22 23:51:31 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                   ; To                                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 0.779 ns                         ; CLK                                                                                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                              ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.300 ns                        ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                              ; 010[3]                                                                                                       ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.707 ns                        ; CLK                                                                                    ; data[1]                                                                                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.889 ns                         ; CLK                                                                                    ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 172.62 MHz ( period = 5.793 ns ) ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; CLK        ; CLK      ; 1833         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                        ;                                                                                                              ;            ;          ; 1833         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 172.62 MHz ( period = 5.793 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.276 ns                ;
; N/A                                     ; 174.86 MHz ( period = 5.719 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 1.203 ns                ;
; N/A                                     ; 174.98 MHz ( period = 5.715 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.198 ns                ;
; N/A                                     ; 176.74 MHz ( period = 5.658 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; 178.86 MHz ( period = 5.591 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 1.075 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 1.072 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 1.065 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.023 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 0.999 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 0.953 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.929 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 0.901 ns                ;
; N/A                                     ; 186.39 MHz ( period = 5.365 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.621 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 0.798 ns                ;
; N/A                                     ; 188.29 MHz ( period = 5.311 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 0.793 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; 188.50 MHz ( period = 5.305 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 0.787 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.474 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.332 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.887 ns                ;
; N/A                                     ; 240.15 MHz ( period = 4.164 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 240.96 MHz ( period = 4.150 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.583 ns                ;
; N/A                                     ; 241.43 MHz ( period = 4.142 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A                                     ; 242.72 MHz ( period = 4.120 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; 249.13 MHz ( period = 4.014 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.490 ns                ;
; N/A                                     ; 252.78 MHz ( period = 3.956 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; 253.04 MHz ( period = 3.952 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 254.07 MHz ( period = 3.936 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 254.97 MHz ( period = 3.922 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 1.469 ns                ;
; N/A                                     ; 259.88 MHz ( period = 3.848 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 1.432 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.504 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.383 ns                ;
; N/A                                     ; 266.81 MHz ( period = 3.748 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 1.382 ns                ;
; N/A                                     ; 268.10 MHz ( period = 3.730 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 1.373 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 1.365 ns                ;
; N/A                                     ; 269.98 MHz ( period = 3.704 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.012 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[7]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.604 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.601 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.996 ns                ;
; N/A                                     ; 272.33 MHz ( period = 3.672 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.344 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 1.331 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.317 ns                ;
; N/A                                     ; 276.55 MHz ( period = 3.616 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.316 ns                ;
; N/A                                     ; 276.55 MHz ( period = 3.616 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.314 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 277.32 MHz ( period = 3.606 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[4]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 1.560 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; 281.53 MHz ( period = 3.552 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.347 ns                ;
; N/A                                     ; 282.81 MHz ( period = 3.536 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[3]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 1.525 ns                ;
; N/A                                     ; 283.45 MHz ( period = 3.528 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.521 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.251 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.246 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 1.237 ns                ;
; N/A                                     ; 289.69 MHz ( period = 3.452 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[6]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; 290.19 MHz ( period = 3.446 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 1.231 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.712 ns                ;
; N/A                                     ; 294.81 MHz ( period = 3.392 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.202 ns                ;
; N/A                                     ; 294.81 MHz ( period = 3.392 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.202 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.202 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.194 ns                ;
; N/A                                     ; 297.27 MHz ( period = 3.364 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.367 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; 302.94 MHz ( period = 3.301 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.051 ns                ;
; N/A                                     ; 304.60 MHz ( period = 3.283 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[7]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.368 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 312.30 MHz ( period = 3.202 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.109 ns                ;
; N/A                                     ; 312.50 MHz ( period = 3.200 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.106 ns                ;
; N/A                                     ; 313.09 MHz ( period = 3.194 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.103 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.098 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.098 ns                ;
; N/A                                     ; 314.86 MHz ( period = 3.176 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.094 ns                ;
; N/A                                     ; 315.36 MHz ( period = 3.171 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.332 ns                ;
; N/A                                     ; 317.46 MHz ( period = 3.150 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.081 ns                ;
; N/A                                     ; 317.46 MHz ( period = 3.150 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.081 ns                ;
; N/A                                     ; 318.27 MHz ( period = 3.142 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 319.49 MHz ( period = 3.130 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.136 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.873 ns                ;
; N/A                                     ; 321.13 MHz ( period = 3.114 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 321.65 MHz ( period = 3.109 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.401 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 325.31 MHz ( period = 3.074 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; 326.16 MHz ( period = 3.066 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.039 ns                ;
; N/A                                     ; 326.37 MHz ( period = 3.064 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 326.37 MHz ( period = 3.064 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.303 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 327.44 MHz ( period = 3.054 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[5]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 1.284 ns                ;
; N/A                                     ; 327.87 MHz ( period = 3.050 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.280 ns                ;
; N/A                                     ; 327.87 MHz ( period = 3.050 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.793 ns                ;
; N/A                                     ; 328.73 MHz ( period = 3.042 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[4]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.276 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.086 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.777 ns                ;
; N/A                                     ; 331.35 MHz ( period = 3.018 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 331.56 MHz ( period = 3.016 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.263 ns                ;
; N/A                                     ; 332.45 MHz ( period = 3.008 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.010 ns                ;
; N/A                                     ; 332.67 MHz ( period = 3.006 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[3]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.258 ns                ;
; N/A                                     ; 333.22 MHz ( period = 3.001 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.751 ns                ;
; N/A                                     ; 337.27 MHz ( period = 2.965 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A                                     ; 338.98 MHz ( period = 2.950 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 0.981 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 342.11 MHz ( period = 2.923 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 344.35 MHz ( period = 2.904 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 0.958 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[6]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.204 ns                ;
; N/A                                     ; 345.54 MHz ( period = 2.894 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 0.953 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 0.952 ns                ;
; N/A                                     ; 346.50 MHz ( period = 2.886 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 0.949 ns                ;
; N/A                                     ; 347.71 MHz ( period = 2.876 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 0.944 ns                ;
; N/A                                     ; 349.04 MHz ( period = 2.865 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 351.62 MHz ( period = 2.844 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.866 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 351.86 MHz ( period = 2.842 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 0.925 ns                ;
; N/A                                     ; 356.89 MHz ( period = 2.802 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 361.93 MHz ( period = 2.763 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 363.24 MHz ( period = 2.753 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 367.11 MHz ( period = 2.724 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 0.868 ns                ;
; N/A                                     ; 368.19 MHz ( period = 2.716 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 373.41 MHz ( period = 2.678 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 376.79 MHz ( period = 2.654 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.656 ns                ;
; N/A                                     ; 380.81 MHz ( period = 2.626 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.997 ns                ;
; N/A                                     ; 383.14 MHz ( period = 2.610 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 388.20 MHz ( period = 2.576 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[5]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.034 ns                ;
; N/A                                     ; 401.28 MHz ( period = 2.492 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 402.58 MHz ( period = 2.484 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; 406.83 MHz ( period = 2.458 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.934 ns                ;
; N/A                                     ; 408.00 MHz ( period = 2.451 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 409.84 MHz ( period = 2.440 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; 413.05 MHz ( period = 2.421 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.669 ns                ;
; N/A                                     ; 413.74 MHz ( period = 2.417 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 419.82 MHz ( period = 2.382 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 419.82 MHz ( period = 2.382 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 419.82 MHz ( period = 2.382 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 419.82 MHz ( period = 2.382 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 419.82 MHz ( period = 2.382 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 419.82 MHz ( period = 2.382 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 419.82 MHz ( period = 2.382 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 419.82 MHz ( period = 2.382 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 420.70 MHz ( period = 2.377 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 422.83 MHz ( period = 2.365 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.374 ns                ;
; N/A                                     ; 425.17 MHz ( period = 2.352 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; 438.02 MHz ( period = 2.283 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.654 ns                ;
; N/A                                     ; 438.60 MHz ( period = 2.280 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 439.17 MHz ( period = 2.277 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[4]                            ; CLK        ; CLK      ; None                        ; None                      ; 1.844 ns                ;
; N/A                                     ; 439.17 MHz ( period = 2.277 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[5]                            ; CLK        ; CLK      ; None                        ; None                      ; 1.844 ns                ;
; N/A                                     ; 439.17 MHz ( period = 2.277 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[6]                            ; CLK        ; CLK      ; None                        ; None                      ; 1.844 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                              ; To                                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 2.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK        ; CLK      ; None                       ; None                       ; 2.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 2.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 2.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]           ; CLK        ; CLK      ; None                       ; None                       ; 2.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK        ; CLK      ; None                       ; None                       ; 2.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK        ; CLK      ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 2.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 2.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 2.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]           ; CLK        ; CLK      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]           ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 2.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.248 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                               ;                                                           ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                             ;
+-------+--------------+------------+------+-----------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                        ; To Clock ;
+-------+--------------+------------+------+-----------------------------------------------------------+----------+
; N/A   ; None         ; 0.779 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A   ; None         ; 0.491 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A   ; None         ; 0.485 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A   ; None         ; 0.017 ns   ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A   ; None         ; -0.334 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A   ; None         ; -0.493 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A   ; None         ; -0.517 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A   ; None         ; -0.551 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A   ; None         ; -0.585 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A   ; None         ; -0.659 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A   ; None         ; -0.910 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; -0.935 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A   ; None         ; -0.938 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A   ; None         ; -0.943 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; -0.956 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; -1.098 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A   ; None         ; -1.103 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; -1.104 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A   ; None         ; -1.126 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A   ; None         ; -1.152 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A   ; None         ; -1.175 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; -1.191 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A   ; None         ; -1.224 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A   ; None         ; -1.234 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A   ; None         ; -1.303 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; -1.345 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; -1.476 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; -1.477 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A   ; None         ; -1.537 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; -1.541 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; -1.558 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; -1.596 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; -1.613 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; -1.642 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; -1.652 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; -1.655 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; -1.663 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; -1.680 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; -1.696 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; -1.700 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A   ; None         ; -1.726 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; -1.740 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; -1.752 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; -1.770 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; -1.777 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; -1.799 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; -1.804 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; -1.818 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; -1.937 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; -1.971 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; -1.974 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; -1.997 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; -2.002 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; -2.019 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; -2.037 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; -2.053 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; -2.067 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; -2.069 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; -2.107 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; -2.143 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; -2.148 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; -2.172 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; -2.173 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; -2.182 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; -2.194 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; -2.209 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; -2.227 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; -2.239 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; -2.294 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; -2.294 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; -2.306 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; -2.308 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; -2.315 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; -2.318 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; -2.334 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; -2.393 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; -2.447 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; -2.469 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; -2.489 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; -2.505 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; -2.544 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; -2.604 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; -2.675 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; -2.684 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; -2.698 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; -2.702 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A   ; None         ; -2.729 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A   ; None         ; -2.734 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; -2.740 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A   ; None         ; -2.797 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A   ; None         ; -2.831 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; -2.908 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A   ; None         ; -2.966 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; -2.970 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; -3.006 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; -3.020 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; -3.032 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A   ; None         ; -3.120 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; -3.264 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
+-------+--------------+------------+------+-----------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                              ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 13.300 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 010[3]     ; CLK        ;
; N/A                                     ; None                                                ; 13.239 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 010[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.801 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; reg1[6]    ; CLK        ;
; N/A                                     ; None                                                ; 12.759 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 010[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.747 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 12.726 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 101[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.575 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 010[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.520 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 010[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.516 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 110[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.506 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                         ; 101[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.470 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 12.450 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 001[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.383 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 12.374 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 010[6]     ; CLK        ;
; N/A                                     ; None                                                ; 12.370 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; reg1[3]    ; CLK        ;
; N/A                                     ; None                                                ; 12.336 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 001[6]     ; CLK        ;
; N/A                                     ; None                                                ; 12.278 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 111[3]     ; CLK        ;
; N/A                                     ; None                                                ; 12.255 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 001[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.214 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 001[4]     ; CLK        ;
; N/A                                     ; None                                                ; 12.208 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; reg1[8]    ; CLK        ;
; N/A                                     ; None                                                ; 12.199 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                         ; 000[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.185 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 12.172 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 101[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.162 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.158 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 12.146 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 101[6]     ; CLK        ;
; N/A                                     ; None                                                ; 12.144 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 12.092 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 111[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.073 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 110[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.064 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; reg1[7]    ; CLK        ;
; N/A                                     ; None                                                ; 12.053 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 100[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.049 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 000[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.040 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; reg1[5]    ; CLK        ;
; N/A                                     ; None                                                ; 12.034 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 101[0]     ; CLK        ;
; N/A                                     ; None                                                ; 12.028 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 101[3]     ; CLK        ;
; N/A                                     ; None                                                ; 12.017 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 001[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.013 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 101[4]     ; CLK        ;
; N/A                                     ; None                                                ; 12.012 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 101[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.997 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 011[6]     ; CLK        ;
; N/A                                     ; None                                                ; 11.992 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 111[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.948 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; reg1[4]    ; CLK        ;
; N/A                                     ; None                                                ; 11.932 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 011[3]     ; CLK        ;
; N/A                                     ; None                                                ; 11.928 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 011[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.882 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                         ; 010[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.861 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 010[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.816 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; data[8]    ; CLK        ;
; N/A                                     ; None                                                ; 11.811 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 000[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.808 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; address[5] ; CLK        ;
; N/A                                     ; None                                                ; 11.796 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 001[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.793 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 011[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.785 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 000[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.782 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 000[3]     ; CLK        ;
; N/A                                     ; None                                                ; 11.777 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                         ; 011[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.768 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 011[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.760 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.758 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.754 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 110[3]     ; CLK        ;
; N/A                                     ; None                                                ; 11.753 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 000[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.752 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                         ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.746 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 111[6]     ; CLK        ;
; N/A                                     ; None                                                ; 11.729 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; data[6]    ; CLK        ;
; N/A                                     ; None                                                ; 11.727 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 011[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.726 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 100[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.686 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 000[6]     ; CLK        ;
; N/A                                     ; None                                                ; 11.676 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 011[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.671 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; reg3[8]    ; CLK        ;
; N/A                                     ; None                                                ; 11.657 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; data[7]    ; CLK        ;
; N/A                                     ; None                                                ; 11.654 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 100[3]     ; CLK        ;
; N/A                                     ; None                                                ; 11.651 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 111[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.625 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 111[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.583 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; data[4]    ; CLK        ;
; N/A                                     ; None                                                ; 11.575 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 111[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.549 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 001[3]     ; CLK        ;
; N/A                                     ; None                                                ; 11.545 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 011[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.534 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                                         ; 110[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.476 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 001[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.474 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 110[6]     ; CLK        ;
; N/A                                     ; None                                                ; 11.459 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.425 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 000[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.391 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 000[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.362 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8]                                                         ; 111[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.332 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                         ; 001[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.319 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 100[6]     ; CLK        ;
; N/A                                     ; None                                                ; 11.305 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.257 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; address[3] ; CLK        ;
; N/A                                     ; None                                                ; 11.229 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; address[7] ; CLK        ;
; N/A                                     ; None                                                ; 11.176 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 110[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.126 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 100[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.110 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 100[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.103 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 110[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.079 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; address[4] ; CLK        ;
; N/A                                     ; None                                                ; 11.060 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 110[7]     ; CLK        ;
; N/A                                     ; None                                                ; 10.997 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; reg2[6]    ; CLK        ;
; N/A                                     ; None                                                ; 10.974 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; reg2[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.931 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; address[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.873 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; reg3[6]    ; CLK        ;
; N/A                                     ; None                                                ; 10.859 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; address[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.852 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; reg2[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.844 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; reg3[5]    ; CLK        ;
; N/A                                     ; None                                                ; 10.813 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; reg2[7]    ; CLK        ;
; N/A                                     ; None                                                ; 10.779 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.778 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; address[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.675 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; reg3[3]    ; CLK        ;
; N/A                                     ; None                                                ; 10.674 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; reg3[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.656 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; address[0] ; CLK        ;
; N/A                                     ; None                                                ; 10.538 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; reg3[7]    ; CLK        ;
; N/A                                     ; None                                                ; 10.537 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; address[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.511 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; reg2[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.488 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; reg3[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.427 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; reg2[4]    ; CLK        ;
; N/A                                     ; None                                                ; 10.390 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; reg3[4]    ; CLK        ;
; N/A                                     ; None                                                ; 10.389 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.361 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; address[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.263 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; reg3[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.208 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; reg2[3]    ; CLK        ;
; N/A                                     ; None                                                ; 10.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.203 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 10.188 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 10.183 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; reg2[8]    ; CLK        ;
; N/A                                     ; None                                                ; 10.162 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.162 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.162 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.162 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.162 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.162 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.162 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.162 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.128 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.088 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.088 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.088 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.088 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.088 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.088 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.088 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.088 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.007 ns  ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.007 ns  ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.007 ns  ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.007 ns  ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.007 ns  ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.007 ns  ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.007 ns  ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 10.007 ns  ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 9.988 ns   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; address[7] ; CLK        ;
; N/A                                     ; None                                                ; 9.984 ns   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; reg2[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.911 ns   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; address[5] ; CLK        ;
; N/A                                     ; None                                                ; 9.903 ns   ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; address[2] ; CLK        ;
; N/A                                     ; None                                                ; 9.832 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.832 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.832 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.832 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.832 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.832 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.832 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.832 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.812 ns   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; address[3] ; CLK        ;
; N/A                                     ; None                                                ; 9.798 ns   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.776 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 9.776 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 9.776 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 9.776 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 9.776 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 9.776 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 9.776 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 9.776 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 9.748 ns   ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; eq[5]      ; CLK        ;
; N/A                                     ; None                                                ; 9.738 ns   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 9.736 ns   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.675 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.675 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.675 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.675 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.675 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.675 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.675 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.675 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 9.646 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.646 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.646 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.646 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.646 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.646 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.646 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.646 ns   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.614 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.614 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.614 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.614 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.614 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.614 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.614 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.614 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 9.529 ns   ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; eq[2]      ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                   ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 10.707 ns       ; CLK  ; data[1] ;
; N/A   ; None              ; 10.116 ns       ; CLK  ; data[5] ;
; N/A   ; None              ; 10.056 ns       ; CLK  ; data[2] ;
; N/A   ; None              ; 9.664 ns        ; CLK  ; data[3] ;
; N/A   ; None              ; 9.445 ns        ; CLK  ; data[0] ;
; N/A   ; None              ; 9.398 ns        ; CLK  ; data[8] ;
; N/A   ; None              ; 8.777 ns        ; CLK  ; data[6] ;
; N/A   ; None              ; 8.767 ns        ; CLK  ; data[7] ;
; N/A   ; None              ; 8.752 ns        ; CLK  ; data[4] ;
+-------+-------------------+-----------------+------+---------+


+-----------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                    ;
+---------------+-------------+-----------+------+-----------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                        ; To Clock ;
+---------------+-------------+-----------+------+-----------------------------------------------------------+----------+
; N/A           ; None        ; 4.889 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.701 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A           ; None        ; 4.605 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.604 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 4.532 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.521 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A           ; None        ; 4.491 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 4.420 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 4.404 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.400 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.353 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A           ; None        ; 4.308 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.289 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.262 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A           ; None        ; 4.226 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A           ; None        ; 4.209 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 4.200 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.177 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.163 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 4.159 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 4.152 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 4.142 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A           ; None        ; 4.100 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 4.057 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 4.038 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 3.956 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 3.947 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 3.940 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.934 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.925 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 3.884 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 3.879 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 3.856 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 3.826 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 3.814 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 3.794 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.772 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 3.765 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 3.759 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 3.743 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.735 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 3.728 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 3.714 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 3.681 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 3.674 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.659 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 3.641 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 3.640 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 3.599 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.545 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 3.528 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 3.521 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 3.517 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 3.487 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 3.484 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 3.481 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 3.453 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 3.419 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 3.418 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 3.356 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 3.340 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 3.313 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.302 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 3.269 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 3.269 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 3.263 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 3.255 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 3.168 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 3.160 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 3.131 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 3.130 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 3.048 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 3.010 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A           ; None        ; 2.990 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 2.899 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 2.880 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 2.787 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A           ; None        ; 2.772 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 2.739 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A           ; None        ; 2.705 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A           ; None        ; 2.687 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A           ; None        ; 2.687 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A           ; None        ; 2.648 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A           ; None        ; 2.648 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A           ; None        ; 2.569 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A           ; None        ; 2.543 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A           ; None        ; 2.530 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 2.523 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 2.465 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A           ; None        ; 2.385 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A           ; None        ; 2.269 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A           ; None        ; 2.227 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A           ; None        ; 2.135 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A           ; None        ; 2.042 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A           ; None        ; 1.931 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A           ; None        ; 1.569 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A           ; None        ; 0.851 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A           ; None        ; 0.845 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A           ; None        ; 0.697 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
+---------------+-------------+-----------+------+-----------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 22 23:51:31 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only
Info: Timing Analysis is analyzing one or more registers as latches
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[8] is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]" as buffer
    Info: Detected gated clock "inst29" as buffer
    Info: Detected ripple clock "lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "inst27" as buffer
    Info: Detected gated clock "inst33" as buffer
    Info: Detected ripple clock "lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" as buffer
Info: Clock "CLK" has Internal fmax of 172.62 MHz between source register "lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]" and destination memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1" (period= 5.793 ns)
    Info: + Longest register to memory delay is 1.276 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 2; REG Node = 'lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 2: + IC(0.510 ns) + CELL(0.053 ns) = 0.563 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 3; COMB Node = 'inst50[1]~8'
        Info: 3: + IC(0.610 ns) + CELL(0.103 ns) = 1.276 ns; Loc. = M4K_X20_Y12; Fanout = 9; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 0.156 ns ( 12.23 % )
        Info: Total interconnect delay = 1.120 ns ( 87.77 % )
    Info: - Smallest clock skew is -4.401 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.340 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.662 ns) + CELL(0.481 ns) = 2.340 ns; Loc. = M4K_X20_Y12; Fanout = 9; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1'
            Info: Total cell delay = 1.335 ns ( 57.05 % )
            Info: Total interconnect delay = 1.005 ns ( 42.95 % )
        Info: - Longest clock path from clock "CLK" to source register is 6.741 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
            Info: 2: + IC(1.244 ns) + CELL(0.712 ns) = 2.810 ns; Loc. = LCFF_X21_Y11_N5; Fanout = 29; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]'
            Info: 3: + IC(0.596 ns) + CELL(0.228 ns) = 3.634 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 1; COMB Node = 'inst29'
            Info: 4: + IC(1.527 ns) + CELL(0.000 ns) = 5.161 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'inst29~clkctrl'
            Info: 5: + IC(0.913 ns) + CELL(0.667 ns) = 6.741 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 2; REG Node = 'lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 2.461 ns ( 36.51 % )
            Info: Total interconnect delay = 4.280 ns ( 63.49 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination pin or register "regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]" for clock "CLK" (Hold time is 4.008 ns)
    Info: + Largest clock skew is 6.454 ns
        Info: + Longest clock path from clock "CLK" to destination register is 9.170 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
            Info: 2: + IC(1.244 ns) + CELL(0.712 ns) = 2.810 ns; Loc. = LCFF_X21_Y11_N3; Fanout = 30; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.635 ns) + CELL(0.228 ns) = 3.673 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 4; COMB Node = 'inst27'
            Info: 4: + IC(0.223 ns) + CELL(0.761 ns) = 4.657 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]'
            Info: 5: + IC(0.803 ns) + CELL(0.053 ns) = 5.513 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 2; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]'
            Info: 6: + IC(2.104 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl'
            Info: 7: + IC(0.886 ns) + CELL(0.667 ns) = 9.170 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 3.275 ns ( 35.71 % )
            Info: Total interconnect delay = 5.895 ns ( 64.29 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.716 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
            Info: 2: + IC(1.244 ns) + CELL(0.618 ns) = 2.716 ns; Loc. = LCFF_X21_Y11_N1; Fanout = 30; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 54.20 % )
            Info: Total interconnect delay = 1.244 ns ( 45.80 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N1; Fanout = 30; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.601 ns) + CELL(0.053 ns) = 0.654 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 10; COMB Node = 'inst33'
        Info: 3: + IC(0.230 ns) + CELL(0.154 ns) = 1.038 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 22; COMB Node = 'inst53[1]~16'
        Info: 4: + IC(0.917 ns) + CELL(0.546 ns) = 2.501 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 0.753 ns ( 30.11 % )
        Info: Total interconnect delay = 1.748 ns ( 69.89 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "CLK", clock pin = "CLK") is 0.779 ns
    Info: + Longest pin to register delay is 4.160 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(1.383 ns) + CELL(0.346 ns) = 2.583 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 9; COMB Node = 'inst14'
        Info: 3: + IC(0.257 ns) + CELL(0.272 ns) = 3.112 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 22; COMB Node = 'inst53[1]~16'
        Info: 4: + IC(0.502 ns) + CELL(0.546 ns) = 4.160 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 2.018 ns ( 48.51 % )
        Info: Total interconnect delay = 2.142 ns ( 51.49 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(1.381 ns) + CELL(0.346 ns) = 2.581 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 4; COMB Node = 'inst27'
        Info: 3: + IC(0.223 ns) + CELL(0.667 ns) = 3.471 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.867 ns ( 53.79 % )
        Info: Total interconnect delay = 1.604 ns ( 46.21 % )
Info: tco from clock "CLK" to destination pin "010[3]" through register "regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]" is 13.300 ns
    Info: + Longest clock path from clock "CLK" to source register is 9.181 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(1.244 ns) + CELL(0.712 ns) = 2.810 ns; Loc. = LCFF_X21_Y11_N3; Fanout = 30; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.635 ns) + CELL(0.228 ns) = 3.673 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 4; COMB Node = 'inst27'
        Info: 4: + IC(0.223 ns) + CELL(0.761 ns) = 4.657 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 5: + IC(0.803 ns) + CELL(0.053 ns) = 5.513 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 2; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]'
        Info: 6: + IC(2.104 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl'
        Info: 7: + IC(0.897 ns) + CELL(0.667 ns) = 9.181 ns; Loc. = LCFF_X22_Y17_N17; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 3.275 ns ( 35.67 % )
        Info: Total interconnect delay = 5.906 ns ( 64.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.025 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N17; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]'
        Info: 2: + IC(1.979 ns) + CELL(2.046 ns) = 4.025 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = '010[3]'
        Info: Total cell delay = 2.046 ns ( 50.83 % )
        Info: Total interconnect delay = 1.979 ns ( 49.17 % )
Info: Longest tpd from source pin "CLK" to destination pin "data[1]" is 10.707 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
    Info: 2: + IC(4.117 ns) + CELL(0.228 ns) = 5.199 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 9; COMB Node = 'inst53[8]~18'
    Info: 3: + IC(3.398 ns) + CELL(2.110 ns) = 10.707 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'data[1]'
    Info: Total cell delay = 3.192 ns ( 29.81 % )
    Info: Total interconnect delay = 7.515 ns ( 70.19 % )
Info: th for register "regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "CLK", clock pin = "CLK") is 4.889 ns
    Info: + Longest clock path from clock "CLK" to destination register is 9.170 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(1.244 ns) + CELL(0.712 ns) = 2.810 ns; Loc. = LCFF_X21_Y11_N3; Fanout = 30; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.635 ns) + CELL(0.228 ns) = 3.673 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 4; COMB Node = 'inst27'
        Info: 4: + IC(0.223 ns) + CELL(0.761 ns) = 4.657 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 11; REG Node = 'lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 5: + IC(0.803 ns) + CELL(0.053 ns) = 5.513 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 2; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]'
        Info: 6: + IC(2.104 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]~clkctrl'
        Info: 7: + IC(0.886 ns) + CELL(0.667 ns) = 9.170 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 3.275 ns ( 35.71 % )
        Info: Total interconnect delay = 5.895 ns ( 64.29 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.430 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(1.383 ns) + CELL(0.346 ns) = 2.583 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 10; COMB Node = 'inst33'
        Info: 3: + IC(0.230 ns) + CELL(0.154 ns) = 2.967 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 22; COMB Node = 'inst53[1]~16'
        Info: 4: + IC(0.917 ns) + CELL(0.546 ns) = 4.430 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.900 ns ( 42.89 % )
        Info: Total interconnect delay = 2.530 ns ( 57.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Thu Oct 22 23:51:31 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


