<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L265'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//=== lib/CodeGen/GlobalISel/AArch64PreLegalizerCombiner.cpp --------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass does combining of machine instructions at the generic MI level,</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// before the legalizer.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GlobalISelUtils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/CSEInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/Combiner.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/CombinerHelper.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/CombinerInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GIMatchTableExecutorImpl.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GISelKnownBits.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MIPatternMatch.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/Utils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineDominators.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetPassConfig.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Instructions.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_DEPS</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenPreLegalizeGICombiner.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_DEPS</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;aarch64-prelegalizer-combiner&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace MIPatternMatch;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_TYPES</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenPreLegalizeGICombiner.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_TYPES</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if a G_FCONSTANT instruction is known to be better-represented</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// as a G_CONSTANT.</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>526</pre></td><td class='code'><pre>bool matchFConstantToConstant(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>526</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_FCONSTANT);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>526</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>526</pre></td><td class='code'><pre>  const unsigned DstSize = MRI.getType(DstReg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>526</pre></td><td class='code'><pre>  if (DstSize != 32 &amp;&amp; <div class='tooltip'>DstSize != 64<span class='tooltip-content'>238</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>238</span>, <span class='None'>False</span>: <span class='covered-line'>288</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>141</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L54'><span>54:7</span></a></span>) to (<span class='line-number'><a href='#L54'><span>54:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (54:7)
     Condition C2 --> (54:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // When we&apos;re storing a value, it doesn&apos;t matter what register bank it&apos;s on.</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Since not all floating point constants can be materialized using a fmov,</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it makes more sense to just use a GPR.</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  return all_of(MRI.use_nodbg_instructions(DstReg),</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>                [](const MachineInstr &amp;Use) { return Use.mayStore(); });</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>526</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Change a G_FCONSTANT into a G_CONSTANT.</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>void applyFConstantToConstant(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_FCONSTANT);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  MachineIRBuilder MIB(MI);</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  const APFloat &amp;ImmValAPF = MI.getOperand(1).getFPImm()-&gt;getValueAPF();</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  MIB.buildConstant(MI.getOperand(0).getReg(), ImmValAPF.bitcastToAPInt());</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Try to match a G_ICMP of a G_TRUNC with zero, in which the truncated bits</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// are sign bits. In this case, we can transform the G_ICMP to directly compare</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the wide value with a zero.</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchICmpRedundantTrunc(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>                             GISelKnownBits *KB, Register &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_ICMP &amp;&amp; KB);</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  auto Pred = (CmpInst::Predicate)MI.getOperand(1).getPredicate();</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  if (!ICmpInst::isEquality(Pred))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>610</span>, <span class='None'>False</span>: <span class='covered-line'>861</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>610</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>861</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>861</pre></td><td class='code'><pre>  LLT LHSTy = MRI.getType(LHS);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>861</pre></td><td class='code'><pre>  if (!LHSTy.isScalar())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>733</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>733</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>733</pre></td><td class='code'><pre>  Register WideReg;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>733</pre></td><td class='code'><pre>  if (!mi_match(LHS, MRI, m_GTrunc(m_Reg(WideReg))) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>722</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>656</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>733</pre></td><td class='code'><pre>      <div class='tooltip'>!mi_match(RHS, MRI, m_SpecificICst(0))<span class='tooltip-content'>77</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L92'><span>92:7</span></a></span>) to (<span class='line-number'><a href='#L92'><span>93:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (92:7)
     Condition C2 --> (93:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>722</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  LLT WideTy = MRI.getType(WideReg);</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  if (KB-&gt;computeNumSignBits(WideReg) &lt;=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      WideTy.getSizeInBits() - LHSTy.getSizeInBits())</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MatchInfo = WideReg;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyICmpRedundantTrunc(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineIRBuilder &amp;Builder,</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                             GISelChangeObserver &amp;Observer, Register &amp;WideReg) {</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_ICMP);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  LLT WideTy = MRI.getType(WideReg);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We&apos;re going to directly use the wide register as the LHS, and then use an</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // equivalent size zero for RHS.</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Builder.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  auto WideZero = Builder.buildConstant(WideTy, 0);</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MI.getOperand(2).setReg(WideReg);</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MI.getOperand(3).setReg(WideZero.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if it is possible to fold a constant into a G_GLOBAL_VALUE.</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// e.g.</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %g = G_GLOBAL_VALUE @x -&gt; %g = G_GLOBAL_VALUE @x + cst</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchFoldGlobalOffset(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>                           std::pair&lt;uint64_t, uint64_t&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_GLOBAL_VALUE);</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MI.getMF();</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  auto &amp;GlobalOp = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  auto *GV = GlobalOp.getGlobal();</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  if (GV-&gt;isThreadLocal())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>313</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t allow anything that could represent offsets etc.</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>  if (MF.getSubtarget&lt;AArch64Subtarget&gt;().ClassifyGlobalReference(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>210</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>          GV, MF.getTarget()) != AArch64II::MO_NO_FLAG)</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for a G_GLOBAL_VALUE only used by G_PTR_ADDs against constants:</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %g = G_GLOBAL_VALUE @x</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptr1 = G_PTR_ADD %g, cst1</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptr2 = G_PTR_ADD %g, cst2</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  ...</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptrN = G_PTR_ADD %g, cstN</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Identify the *smallest* constant. We want to be able to form this:</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %offset_g = G_GLOBAL_VALUE @x + min_cst</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %g = G_PTR_ADD %offset_g, -min_cst</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptr1 = G_PTR_ADD %g, cst1</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  ...</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>  uint64_t MinOffset = -1ull;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  for (auto &amp;UseInstr : MRI.use_nodbg_instructions(Dst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>214</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>    if (UseInstr.getOpcode() != TargetOpcode::G_PTR_ADD)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    auto Cst = getIConstantVRegValWithLookThrough(</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>        UseInstr.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (!Cst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    MinOffset = std::min(MinOffset, Cst-&gt;Value.getZExtValue());</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Require that the new offset is larger than the existing one to avoid</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // infinite loops.</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  uint64_t CurrOffset = GlobalOp.getOffset();</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  uint64_t NewOffset = MinOffset + CurrOffset;</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  if (NewOffset &lt;= CurrOffset)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check whether folding this offset is legal. It must not go out of bounds of</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the referenced object to avoid violating the code model, and must be</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // smaller than 2^20 because this is the largest offset expressible in all</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // object formats. (The IMAGE_REL_ARM64_PAGEBASE_REL21 relocation in COFF</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // stores an immediate signed 21 bit offset.)</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This check also prevents us from folding negative offsets, which will end</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // up being treated in the same way as large positive ones. They could also</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // cause code model violations, and aren&apos;t really common enough to matter.</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (NewOffset &gt;= (1 &lt;&lt; 20))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L182' href='#L182'><span>182:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  Type *T = GV-&gt;getValueType();</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  if (!T-&gt;isSized() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L186' href='#L186'><span>186:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
  Branch (<span class='line-number'><a name='L186' href='#L186'><span>186:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      <div class='tooltip'>NewOffset &gt; GV-&gt;getParent()-&gt;getDataLayout().getTypeAllocSize(T)<span class='tooltip-content'>28</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L186'><span>186:7</span></a></span>) to (<span class='line-number'><a href='#L186'><span>187:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (186:7)
     Condition C2 --> (187:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  MatchInfo = std::make_pair(NewOffset, MinOffset);</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyFoldGlobalOffset(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer,</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                           std::pair&lt;uint64_t, uint64_t&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Change:</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %g = G_GLOBAL_VALUE @x</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptr1 = G_PTR_ADD %g, cst1</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptr2 = G_PTR_ADD %g, cst2</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  ...</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptrN = G_PTR_ADD %g, cstN</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To:</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %offset_g = G_GLOBAL_VALUE @x + min_cst</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %g = G_PTR_ADD %offset_g, -min_cst</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptr1 = G_PTR_ADD %g, cst1</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  ...</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptrN = G_PTR_ADD %g, cstN</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Then, the original G_PTR_ADDs should be folded later on so that they look</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // like this:</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %ptrN = G_PTR_ADD %offset_g, cstN - min_cst</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  uint64_t Offset, MinOffset;</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  std::tie(Offset, MinOffset) = MatchInfo;</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  B.setInstrAndDebugLoc(*std::next(MI.getIterator()));</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto &amp;GlobalOp = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto *GV = GlobalOp.getGlobal();</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  GlobalOp.ChangeToGA(GV, Offset, GlobalOp.getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register NewGVDst = MRI.cloneVirtualRegister(Dst);</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  MI.getOperand(0).setReg(NewGVDst);</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  B.buildPtrAdd(</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      Dst, NewGVDst,</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      B.buildConstant(LLT::scalar(64), -static_cast&lt;int64_t&gt;(MinOffset)));</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Combines vecreduce_add(mul(ext(x), ext(y))) -&gt; vecreduce_add(udot(x, y))</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Or vecreduce_add(ext(x)) -&gt; vecreduce_add(udot(x, 1))</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Similar to performVecReduceAddCombine in SelectionDAG</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchExtAddvToUdotAddv(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const AArch64Subtarget &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>                            std::tuple&lt;Register, Register, bool&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_VECREDUCE_ADD &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>         &quot;Expected a G_VECREDUCE_ADD instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  assert(STI.hasDotProd() &amp;&amp; &quot;Target should have Dot Product feature&quot;);</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  MachineInstr *I1 = getDefIgnoringCopies(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  Register MidReg = I1-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  LLT MidTy = MRI.getType(MidReg);</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  if (DstTy.getScalarSizeInBits() != 32 || <div class='tooltip'>MidTy.getScalarSizeInBits() != 32<span class='tooltip-content'>146</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:44</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L247'><span>247:7</span></a></span>) to (<span class='line-number'><a href='#L247'><span>247:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (247:7)
     Condition C2 --> (247:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  LLT SrcTy;</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  auto I1Opc = I1-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  if (I1Opc == TargetOpcode::G_MUL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If result of this has more than 1 use, then there is no point in creating</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // udot instruction</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (!MRI.hasOneNonDBGUse(MidReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MachineInstr *ExtMI1 =</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        getDefIgnoringCopies(I1-&gt;getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MachineInstr *ExtMI2 =</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        getDefIgnoringCopies(I1-&gt;getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    LLT Ext1DstTy = MRI.getType(ExtMI1-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    LLT Ext2DstTy = MRI.getType(ExtMI2-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    if (ExtMI1-&gt;getOpcode() != ExtMI2-&gt;getOpcode() || Ext1DstTy != Ext2DstTy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:55</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L265'><span>265:9</span></a></span>) to (<span class='line-number'><a href='#L265'><span>265:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (265:9)
     Condition C2 --> (265:55)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    I1Opc = ExtMI1-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    SrcTy = MRI.getType(ExtMI1-&gt;getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    std::get&lt;0&gt;(MatchInfo) = ExtMI1-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    std::get&lt;1&gt;(MatchInfo) = ExtMI2-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>    SrcTy = MRI.getType(I1-&gt;getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>    std::get&lt;0&gt;(MatchInfo) = I1-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>    std::get&lt;1&gt;(MatchInfo) = 0;</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>  if (I1Opc == TargetOpcode::G_ZEXT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>117</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    std::get&lt;2&gt;(MatchInfo) = 0;</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  else if (I1Opc == TargetOpcode::G_SEXT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    std::get&lt;2&gt;(MatchInfo) = 1;</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  if (SrcTy.getScalarSizeInBits() != 8 || <div class='tooltip'>SrcTy.getNumElements() % 8 != 0<span class='tooltip-content'>40</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L284'><span>284:7</span></a></span>) to (<span class='line-number'><a href='#L284'><span>284:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (284:7)
     Condition C2 --> (284:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyExtAddvToUdotAddv(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            MachineIRBuilder &amp;Builder,</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            GISelChangeObserver &amp;Observer,</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const AArch64Subtarget &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                            std::tuple&lt;Register, Register, bool&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_VECREDUCE_ADD &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>         &quot;Expected a G_VECREDUCE_ADD instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  assert(STI.hasDotProd() &amp;&amp; &quot;Target should have Dot Product feature&quot;);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Initialise the variables</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  unsigned DotOpcode =</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      std::get&lt;2&gt;(MatchInfo) ? <div class='tooltip'>AArch64::G_SDOT<span class='tooltip-content'>16</span></div> : <div class='tooltip'>AArch64::G_UDOT<span class='tooltip-content'>16</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  Register Ext1SrcReg = std::get&lt;0&gt;(MatchInfo);</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there is one source register, create a vector of 0s as the second</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // source register</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  Register Ext2SrcReg;</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (std::get&lt;1&gt;(MatchInfo) == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Ext2SrcReg = Builder.buildConstant(MRI.getType(Ext1SrcReg), 1)</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                     -&gt;getOperand(0)</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                     .getReg();</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Ext2SrcReg = std::get&lt;1&gt;(MatchInfo);</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find out how many DOT instructions are needed</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  LLT SrcTy = MRI.getType(Ext1SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  LLT MidTy;</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  unsigned NumOfDotMI;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (SrcTy.getNumElements() % 16 == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    NumOfDotMI = SrcTy.getNumElements() / 16;</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    MidTy = LLT::fixed_vector(4, 32);</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  } else if (SrcTy.getNumElements() % 8 == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L321' href='#L321'><span>321:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    NumOfDotMI = SrcTy.getNumElements() / 8;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    MidTy = LLT::fixed_vector(2, 32);</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Source type number of elements is not multiple of 8&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle case where one DOT instruction is needed</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (NumOfDotMI == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    auto Zeroes = Builder.buildConstant(MidTy, 0)-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    auto Dot = Builder.buildInstr(DotOpcode, {MidTy},</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                                  {Zeroes, Ext1SrcReg, Ext2SrcReg});</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Builder.buildVecReduceAdd(MI.getOperand(0), Dot-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If not pad the last v8 element with 0s to a v16</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    SmallVector&lt;Register, 4&gt; Ext1UnmergeReg;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    SmallVector&lt;Register, 4&gt; Ext2UnmergeReg;</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    if (SrcTy.getNumElements() % 16 != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L338' href='#L338'><span>338:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SmallVector&lt;Register&gt; Leftover1;</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      SmallVector&lt;Register&gt; Leftover2;</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Split the elements into v16i8 and v8i8</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      LLT MainTy = LLT::fixed_vector(16, 8);</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      LLT LeftoverTy1, LeftoverTy2;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if ((!extractParts(Ext1SrcReg, MRI.getType(Ext1SrcReg), MainTy,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L345' href='#L345'><span>345:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                         LeftoverTy1, Ext1UnmergeReg, Leftover1, Builder,</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                         MRI)) ||</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          (!extractParts(Ext2SrcReg, MRI.getType(Ext2SrcReg), MainTy,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                         LeftoverTy2, Ext2UnmergeReg, Leftover2, Builder,</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                         MRI))) <span class='red'>{</span></pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L345'><span>345:11</span></a></span>) to (<span class='line-number'><a href='#L345'><span>350:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (345:11)
     Condition C2 --> (348:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unable to split this vector properly&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Pad the leftover v8i8 vector with register of 0s of type v8i8</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Register v8Zeroes = Builder.buildConstant(LLT::fixed_vector(8, 8), 0)</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                              -&gt;getOperand(0)</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                              .getReg();</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Ext1UnmergeReg.push_back(</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          Builder</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>              .buildMergeLikeInstr(LLT::fixed_vector(16, 8),</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                   {Leftover1[0], v8Zeroes})</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>              .getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Ext2UnmergeReg.push_back(</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          Builder</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>              .buildMergeLikeInstr(LLT::fixed_vector(16, 8),</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                   {Leftover2[0], v8Zeroes})</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>              .getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Unmerge the source vectors to v16i8</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      unsigned SrcNumElts = SrcTy.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      extractParts(Ext1SrcReg, LLT::fixed_vector(16, 8), SrcNumElts / 16,</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                   Ext1UnmergeReg, Builder, MRI);</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      extractParts(Ext2SrcReg, LLT::fixed_vector(16, 8), SrcNumElts / 16,</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                   Ext2UnmergeReg, Builder, MRI);</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Build the UDOT instructions</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; DotReg;</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    unsigned NumElements = 0;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    for (unsigned i = 0; i &lt; Ext1UnmergeReg.size(); <div class='tooltip'>i++<span class='tooltip-content'>18</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      LLT ZeroesLLT;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if it is 16 or 8 elements. Set Zeroes to the according size</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      if (MRI.getType(Ext1UnmergeReg[i]).getNumElements() == 16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        ZeroesLLT = LLT::fixed_vector(4, 32);</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        NumElements += 4;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ZeroesLLT = LLT::fixed_vector(2, 32);</span></pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        NumElements += 2;</span></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      auto Zeroes = Builder.buildConstant(ZeroesLLT, 0)-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      DotReg.push_back(</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>          Builder</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>              .buildInstr(DotOpcode, {MRI.getType(Zeroes)},</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                          {Zeroes, Ext1UnmergeReg[i], Ext2UnmergeReg[i]})</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>              .getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Merge the output</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    auto ConcatMI =</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Builder.buildConcatVectors(LLT::fixed_vector(NumElements, 32), DotReg);</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Put it through a vector reduction</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Builder.buildVecReduceAdd(MI.getOperand(0).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                              ConcatMI-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Erase the dead instructions</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Matches {U/S}ADDV(ext(x)) =&gt; {U/S}ADDLV(x)</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Ensure that the type coming from the extend instruction is the right size</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchExtUaddvToUaddlv(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>                           std::pair&lt;Register, bool&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_VECREDUCE_ADD &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>         &quot;Expected G_VECREDUCE_ADD Opcode&quot;);</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the last instruction is an extend</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  MachineInstr *ExtMI = getDefIgnoringCopies(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  auto ExtOpc = ExtMI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  if (ExtOpc == TargetOpcode::G_ZEXT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>332</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    std::get&lt;1&gt;(MatchInfo) = 0;</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>  else if (ExtOpc == TargetOpcode::G_SEXT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L426' href='#L426'><span>426:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    std::get&lt;1&gt;(MatchInfo) = 1;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the source register is a valid type</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>  Register ExtSrcReg = ExtMI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>  LLT ExtSrcTy = MRI.getType(ExtSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>  if ((DstTy.getScalarSizeInBits() == 16 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>       <div class='tooltip'>ExtSrcTy.getNumElements() % 8 == 0<span class='tooltip-content'>40</span></div> &amp;&amp; <div class='tooltip'>ExtSrcTy.getNumElements() &lt; 256<span class='tooltip-content'>40</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>216</span></div><div class='tooltip'>DstTy.getScalarSizeInBits() == 32<span class='tooltip-content'>216</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>       <div class='tooltip'>ExtSrcTy.getNumElements() % 4 == 0<span class='tooltip-content'>72</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>144</span></div><div class='tooltip'>DstTy.getScalarSizeInBits() == 64<span class='tooltip-content'>144</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L439' href='#L439'><span>439:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>       <div class='tooltip'>ExtSrcTy.getNumElements() % 4 == 0<span class='tooltip-content'>144</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>    std::get&lt;0&gt;(MatchInfo) = ExtSrcReg;</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyExtUaddvToUaddlv(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer,</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>                           std::pair&lt;Register, bool&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_VECREDUCE_ADD &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>         &quot;Expected G_VECREDUCE_ADD Opcode&quot;);</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  unsigned Opc = std::get&lt;1&gt;(MatchInfo) ? <div class='tooltip'>AArch64::G_SADDLV<span class='tooltip-content'>104</span></div> : <div class='tooltip'>AArch64::G_UADDLV<span class='tooltip-content'>104</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  Register SrcReg = std::get&lt;0&gt;(MatchInfo);</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  LLT SrcTy = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If SrcTy has more elements than expected, split them into multiple</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // insructions and sum the results</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  LLT MainTy;</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  SmallVector&lt;Register, 1&gt; WorkingRegisters;</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  unsigned SrcScalSize = SrcTy.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  unsigned SrcNumElem = SrcTy.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if ((SrcScalSize == 8 &amp;&amp; <div class='tooltip'>SrcNumElem &gt; 16<span class='tooltip-content'>128</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>196</span></div><div class='tooltip'>SrcScalSize == 16<span class='tooltip-content'>196</span></div> &amp;&amp; <div class='tooltip'>SrcNumElem &gt; 8<span class='tooltip-content'>64</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>132</span>]
  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>196</span></div><div class='tooltip'>SrcScalSize == 32<span class='tooltip-content'>196</span></div> &amp;&amp; <div class='tooltip'>SrcNumElem &gt; 4<span class='tooltip-content'>16</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L467' href='#L467'><span>467:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
  Branch (<span class='line-number'><a name='L467' href='#L467'><span>467:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L465'><span>465:7</span></a></span>) to (<span class='line-number'><a href='#L465'><span>467:44</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (465:8)
     Condition C2 --> (465:28)
     Condition C3 --> (466:8)
     Condition C4 --> (466:29)
     Condition C5 --> (467:8)
     Condition C6 --> (467:29)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { T,  F,  F,  -,  F,  -  = F      }
  2 { F,  -,  F,  -,  T,  F  = F      }
  3 { F,  -,  T,  F,  F,  -  = F      }
  4 { T,  T,  -,  -,  -,  -  = T      }

  C1-Pair: covered: (2,4)
  C2-Pair: covered: (1,4)
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    LLT LeftoverTy;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    SmallVector&lt;Register, 4&gt; LeftoverRegs;</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (SrcScalSize == 8)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      MainTy = LLT::fixed_vector(16, 8);</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else <span class='red'>if (</span><span class='red'>SrcScalSize == 16</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>MainTy = LLT::fixed_vector(8, 16)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else </span><span class='red'>if (</span><span class='red'>SrcScalSize == 32</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>MainTy = LLT::fixed_vector(4, 32)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else</span></pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;Source&apos;s Scalar Size not supported&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Extract the parts and put each extracted sources through U/SADDLV and put</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the values inside a small vec</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    extractParts(SrcReg, SrcTy, MainTy, LeftoverTy, WorkingRegisters,</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                 LeftoverRegs, B, MRI);</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; LeftoverRegs.size(); <div class='tooltip'>I++<span class='tooltip-content'>6</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      WorkingRegisters.push_back(LeftoverRegs[I]);</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    WorkingRegisters.push_back(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    MainTy = SrcTy;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  unsigned MidScalarSize = MainTy.getScalarSizeInBits() * 2;</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  LLT MidScalarLLT = LLT::scalar(MidScalarSize);</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  Register zeroReg = B.buildConstant(LLT::scalar(64), 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; WorkingRegisters.size(); <div class='tooltip'>I++<span class='tooltip-content'>220</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the number of elements is too small to build an instruction, extend</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // its size before applying addlv</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    LLT WorkingRegTy = MRI.getType(WorkingRegisters[I]);</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    if ((WorkingRegTy.getScalarSizeInBits() == 8) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>        <div class='tooltip'>(WorkingRegTy.getNumElements() == 4)<span class='tooltip-content'>140</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L499'><span>499:9</span></a></span>) to (<span class='line-number'><a href='#L499'><span>500:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (499:9)
     Condition C2 --> (500:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      WorkingRegisters[I] =</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          B.buildInstr(std::get&lt;1&gt;(MatchInfo) ? <div class='tooltip'>TargetOpcode::G_SEXT<span class='tooltip-content'>16</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                                              : <div class='tooltip'>TargetOpcode::G_ZEXT<span class='tooltip-content'>16</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                       {LLT::fixed_vector(4, 16)}, {WorkingRegisters[I]})</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>              .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Generate the {U/S}ADDLV instruction, whose output is always double of the</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Src&apos;s Scalar size</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    LLT addlvTy = MidScalarSize &lt;= 32 ? <div class='tooltip'>LLT::fixed_vector(4, 32)<span class='tooltip-content'>204</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>                                      : <div class='tooltip'>LLT::fixed_vector(2, 64)<span class='tooltip-content'>16</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    Register addlvReg =</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>        B.buildInstr(Opc, {addlvTy}, {WorkingRegisters[I]}).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The output from {U/S}ADDLV gets placed in the lowest lane of a v4i32 or</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // v2i64 register.</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //     i16, i32 results uses v4i32 registers</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //     i64      results uses v2i64 registers</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Therefore we have to extract/truncate the the value to the right type</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    if (MidScalarSize == 32 || <div class='tooltip'>MidScalarSize == 64<span class='tooltip-content'>156</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L520'><span>520:9</span></a></span>) to (<span class='line-number'><a href='#L520'><span>520:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (520:9)
     Condition C2 --> (520:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>      WorkingRegisters[I] = B.buildInstr(AArch64::G_EXTRACT_VECTOR_ELT,</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>                                         {MidScalarLLT}, {addlvReg, zeroReg})</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>                                .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>      Register extractReg = B.buildInstr(AArch64::G_EXTRACT_VECTOR_ELT,</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>                                         {LLT::scalar(32)}, {addlvReg, zeroReg})</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>                                .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>      WorkingRegisters[I] =</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>          B.buildTrunc({MidScalarLLT}, {extractReg}).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  Register outReg;</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if (WorkingRegisters.size() &gt; 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    outReg = B.buildAdd(MidScalarLLT, WorkingRegisters[0], WorkingRegisters[1])</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                 .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    for (unsigned I = 2; I &lt; WorkingRegisters.size(); <div class='tooltip'><span class='red'>I++</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      outReg = B.buildAdd(MidScalarLLT, outReg, WorkingRegisters[I]).getReg(0);</span></pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    outReg = WorkingRegisters[0];</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  if (DstTy.getScalarSizeInBits() &gt; MidScalarSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Handle the scalar value if the DstTy&apos;s Scalar Size is more than double</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Src&apos;s ScalarType</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    B.buildInstr(std::get&lt;1&gt;(MatchInfo) ? <div class='tooltip'>TargetOpcode::G_SEXT<span class='tooltip-content'>60</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>                                        : <div class='tooltip'>TargetOpcode::G_ZEXT<span class='tooltip-content'>60</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>                 {DstReg}, {outReg});</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    B.buildCopy(DstReg, outReg);</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool tryToSimplifyUADDO(MachineInstr &amp;MI, MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>                        CombinerHelper &amp;Helper, GISelChangeObserver &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try simplify G_UADDO with 8 or 16 bit operands to wide G_ADD and TBNZ if</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // result is only used in the no-overflow case. It is restricted to cases</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // where we know that the high-bits of the operands are 0. If there&apos;s an</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // overflow, then the 9th or 17th bit must be set, which can be checked</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // using TBNZ.</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Change (for UADDOs on 8 and 16 bits):</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %z0 = G_ASSERT_ZEXT _</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %op0 = G_TRUNC %z0</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %z1 = G_ASSERT_ZEXT _</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %op1 = G_TRUNC %z1</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %val, %cond = G_UADDO %op0, %op1</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   G_BRCOND %cond, %error.bb</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // error.bb:</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   (no successors and no uses of %val)</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To:</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %z0 = G_ASSERT_ZEXT _</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %z1 = G_ASSERT_ZEXT _</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %add = G_ADD %z0, %z1</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %val = G_TRUNC %add</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %bit = G_AND %add, 1 &lt;&lt; scalar-size-in-bits(%op1)</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   %cond = G_ICMP NE, %bit, 0</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   G_BRCOND %cond, %error.bb</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  auto &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  MachineOperand *DefOp0 = MRI.getOneDef(MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  MachineOperand *DefOp1 = MRI.getOneDef(MI.getOperand(3).getReg());</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  Register Op0Wide;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  Register Op1Wide;</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  if (!mi_match(DefOp0-&gt;getParent(), MRI, m_GTrunc(m_Reg(Op0Wide))) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      <div class='tooltip'>!mi_match(DefOp1-&gt;getParent(), MRI, m_GTrunc(m_Reg(Op1Wide)))<span class='tooltip-content'>24</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L593'><span>593:7</span></a></span>) to (<span class='line-number'><a href='#L593'><span>594:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (593:7)
     Condition C2 --> (594:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  LLT WideTy0 = MRI.getType(Op0Wide);</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  LLT WideTy1 = MRI.getType(Op1Wide);</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Register ResVal = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  LLT OpTy = MRI.getType(ResVal);</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineInstr *Op0WideDef = MRI.getVRegDef(Op0Wide);</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineInstr *Op1WideDef = MRI.getVRegDef(Op1Wide);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  unsigned OpTySize = OpTy.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First check that the G_TRUNC feeding the G_UADDO are no-ops, because the</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // inputs have been zero-extended.</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (Op0WideDef-&gt;getOpcode() != TargetOpcode::G_ASSERT_ZEXT ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L606' href='#L606'><span>606:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      <div class='tooltip'>Op1WideDef-&gt;getOpcode() != TargetOpcode::G_ASSERT_ZEXT<span class='tooltip-content'>16</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      <div class='tooltip'>OpTySize != Op0WideDef-&gt;getOperand(2).getImm()<span class='tooltip-content'>14</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L608' href='#L608'><span>608:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      <div class='tooltip'>OpTySize != Op1WideDef-&gt;getOperand(2).getImm()<span class='tooltip-content'>14</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L606'><span>606:7</span></a></span>) to (<span class='line-number'><a href='#L606'><span>609:53</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (606:7)
     Condition C2 --> (607:7)
     Condition C3 --> (608:7)
     Condition C4 --> (609:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only scalar UADDO with either 8 or 16 bit operands are handled.</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  if (!WideTy0.isScalar() || !WideTy1.isScalar() || WideTy0 != WideTy1 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:53</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      OpTySize &gt;= WideTy0.getScalarSizeInBits() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      (OpTySize != 8 &amp;&amp; <div class='tooltip'>OpTySize != 16<span class='tooltip-content'>13</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L613'><span>613:7</span></a></span>) to (<span class='line-number'><a href='#L613'><span>615:40</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (613:7)
     Condition C2 --> (613:30)
     Condition C3 --> (613:53)
     Condition C4 --> (614:7)
     Condition C5 --> (615:8)
     Condition C6 --> (615:25)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  -  = F      }
  2 { F,  F,  F,  F,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The overflow-status result must be used by a branch only.</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  Register ResStatus = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  if (!MRI.hasOneNonDBGUse(ResStatus))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L620' href='#L620'><span>620:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  MachineInstr *CondUser = &amp;*MRI.use_instr_nodbg_begin(ResStatus);</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  if (CondUser-&gt;getOpcode() != TargetOpcode::G_BRCOND)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure the computed result is only used in the no-overflow blocks.</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  MachineBasicBlock *CurrentMBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  MachineBasicBlock *FailMBB = CondUser-&gt;getOperand(1).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  if (!FailMBB-&gt;succ_empty() || <div class='tooltip'>CondUser-&gt;getParent() != CurrentMBB<span class='tooltip-content'>9</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L629'><span>629:7</span></a></span>) to (<span class='line-number'><a href='#L629'><span>629:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (629:7)
     Condition C2 --> (629:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  if (any_of(MRI.use_nodbg_instructions(ResVal),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>             [&amp;MI, FailMBB, CurrentMBB](MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>               return &amp;MI != &amp;I &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                      (I.getParent() == FailMBB || <div class='tooltip'>I.getParent() == CurrentMBB<span class='tooltip-content'>7</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L633'><span>633:23</span></a></span>) to (<span class='line-number'><a href='#L633'><span>634:80</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (633:23)
     Condition C2 --> (634:24)
     Condition C3 --> (634:52)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  F  = F      }
  2 { T,  T,  -  = T      }
  3 { T,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>             }))</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove G_ADDO.</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  B.setInstrAndDebugLoc(*MI.getNextNode());</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Emit wide add.</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  Register AddDst = MRI.cloneVirtualRegister(Op0Wide);</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  B.buildInstr(TargetOpcode::G_ADD, {AddDst}, {Op0Wide, Op1Wide});</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Emit check of the 9th or 17th bit and update users (the branch). This will</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // later be folded to TBNZ.</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  Register CondBit = MRI.cloneVirtualRegister(Op0Wide);</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  B.buildAnd(</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      CondBit, AddDst,</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      B.buildConstant(LLT::scalar(32), OpTySize == 8 ? <div class='tooltip'>1 &lt;&lt; 8<span class='tooltip-content'>1</span></div> : <div class='tooltip'>1 &lt;&lt; 16<span class='tooltip-content'>5</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  B.buildICmp(CmpInst::ICMP_NE, ResStatus, CondBit,</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>              B.buildConstant(LLT::scalar(32), 0));</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update ZEXts users of the result value. Because all uses are in the</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // no-overflow case, we know that the top bits are 0 and we can ignore ZExts.</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  B.buildZExtOrTrunc(ResVal, AddDst);</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  for (MachineOperand &amp;U : make_early_inc_range(MRI.use_operands(ResVal))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Register WideReg;</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    if (mi_match(U.getParent(), MRI, m_GZExt(m_Reg(WideReg)))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      auto OldR = U.getParent()-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Observer.erasingInstr(*U.getParent());</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      U.getParent()-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Helper.replaceRegWith(MRI, OldR, AddDst);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class AArch64PreLegalizerCombinerImpl : public Combiner {</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Make CombinerHelper methods const.</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  mutable CombinerHelper Helper;</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const AArch64PreLegalizerCombinerImplRuleConfig &amp;RuleConfig;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const AArch64Subtarget &amp;STI;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AArch64PreLegalizerCombinerImpl(</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineFunction &amp;MF, CombinerInfo &amp;CInfo, const TargetPassConfig *TPC,</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      GISelKnownBits &amp;KB, GISelCSEInfo *CSEInfo,</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const AArch64PreLegalizerCombinerImplRuleConfig &amp;RuleConfig,</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const AArch64Subtarget &amp;STI, MachineDominatorTree *MDT,</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const LegalizerInfo *LI);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>4.05k</pre></td><td class='code'><pre>  static const char *getName() { return &quot;AArch6400PreLegalizerCombiner&quot;; }</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineAll(MachineInstr &amp;I) const override;</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineAllImpl(MachineInstr &amp;I) const;</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_CLASS_MEMBERS</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenPreLegalizeGICombiner.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_CLASS_MEMBERS</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_IMPL</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenPreLegalizeGICombiner.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_IMPL</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AArch64PreLegalizerCombinerImpl::AArch64PreLegalizerCombinerImpl(</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, CombinerInfo &amp;CInfo, const TargetPassConfig *TPC,</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    GISelKnownBits &amp;KB, GISelCSEInfo *CSEInfo,</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const AArch64PreLegalizerCombinerImplRuleConfig &amp;RuleConfig,</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const AArch64Subtarget &amp;STI, MachineDominatorTree *MDT,</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const LegalizerInfo *LI)</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>    : Combiner(MF, CInfo, TPC, &amp;KB, CSEInfo),</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>      Helper(Observer, B, /*IsPreLegalize*/ true, &amp;KB, MDT, LI),</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>      RuleConfig(RuleConfig), STI(STI),</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_CONSTRUCTOR_INITS</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>#include <span class='cyan'>&quot;AArch64GenPreLegalizeGICombiner.inc&quot;</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L5756' href='#L5756'><pre>5756</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>AvailableModuleFeatures(computeAvailableModuleFeatures(&amp;STI)),</pre></td></tr><tr><td class='line-number'><a name='L5757' href='#L5757'><pre>5757</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>AvailableFunctionFeatures()</pre></td></tr><tr><td class='line-number'><a name='L5758' href='#L5758'><pre>5758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // ifdef GET_GICOMBINER_CONSTRUCTOR_INITS</pre></td></tr><tr><td class='line-number'><a name='L5759' href='#L5759'><pre>5759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_GICOMBINER_CONSTRUCTOR_INITS</pre></td></tr><tr><td class='line-number'><a name='L5760' href='#L5760'><pre>5760</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>, State(0),</pre></td></tr><tr><td class='line-number'><a name='L5761' href='#L5761'><pre>5761</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>ExecInfo(TypeObjects, NumTypeObjects, FeatureBitsets, ComplexPredicateFns, CustomRenderers)</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_CONSTRUCTOR_INITS</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>bool AArch64PreLegalizerCombinerImpl::tryCombineAll(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  if (tryCombineAllImpl(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L718' href='#L718'><span>718:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.95k</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  switch (Opc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L722' href='#L722'><span>722:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>597</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>412</pre></td><td class='code'><pre>  case TargetOpcode::G_SHUFFLE_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L723' href='#L723'><span>723:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>412</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>412</pre></td><td class='code'><pre>    return Helper.tryCombineShuffleVector(MI);</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  case TargetOpcode::G_UADDO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L725' href='#L725'><span>725:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    return tryToSimplifyUADDO(MI, B, Helper, Observer);</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  case TargetOpcode::G_MEMCPY_INLINE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    return Helper.tryEmitMemcpyInline(MI);</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  case TargetOpcode::G_MEMCPY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  case TargetOpcode::G_MEMMOVE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L730' href='#L730'><span>730:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  case TargetOpcode::G_MEMSET: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we&apos;re at -O0 set a maxlen of 32 to inline, otherwise let the other</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // heuristics decide.</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    unsigned MaxLen = CInfo.EnableOpt ? <div class='tooltip'>0<span class='tooltip-content'>119</span></div> : <div class='tooltip'>32<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>119</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to inline memcpy type calls if optimizations are enabled.</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    if (Helper.tryCombineMemCpyFamily(MI, MaxLen))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L736' href='#L736'><span>736:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    if (Opc == TargetOpcode::G_MEMSET)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>      return llvm::AArch64GISelUtils::tryEmitBZero(MI, B, CInfo.EnableMinSize);</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Pass boilerplate</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ================</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class AArch64PreLegalizerCombiner : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AArch64PreLegalizerCombiner();</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>448</pre></td><td class='code'><pre>  StringRef getPassName() const override {</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>448</pre></td><td class='code'><pre>    return &quot;AArch64PreLegalizerCombiner&quot;;</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>448</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override;</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AArch64PreLegalizerCombinerImplRuleConfig RuleConfig;</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>void AArch64PreLegalizerCombiner::getAnalysisUsage(AnalysisUsage &amp;AU) const {</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  AU.addRequired&lt;TargetPassConfig&gt;();</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  getSelectionDAGFallbackAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  AU.addRequired&lt;GISelKnownBitsAnalysis&gt;();</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  AU.addPreserved&lt;GISelKnownBitsAnalysis&gt;();</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  AU.addRequired&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  AU.addPreserved&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  AU.addRequired&lt;GISelCSEAnalysisWrapperPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  AU.addPreserved&lt;GISelCSEAnalysisWrapperPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>  MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>445</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AArch64PreLegalizerCombiner::AArch64PreLegalizerCombiner()</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>487</pre></td><td class='code'><pre>    : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>487</pre></td><td class='code'><pre>  initializeAArch64PreLegalizerCombinerPass(*PassRegistry::getPassRegistry());</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>487</pre></td><td class='code'><pre>  if (!RuleConfig.parseCommandLineOption())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>487</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;Invalid rule identifier&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>487</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>9.18k</pre></td><td class='code'><pre>bool AArch64PreLegalizerCombiner::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>9.18k</pre></td><td class='code'><pre>  if (MF.getProperties().hasProperty(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>533</span>, <span class='None'>False</span>: <span class='covered-line'>8.65k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>9.18k</pre></td><td class='code'><pre>          MachineFunctionProperties::Property::FailedISel))</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>533</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  auto &amp;TPC = getAnalysis&lt;TargetPassConfig&gt;();</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Enable CSE.</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  GISelCSEAnalysisWrapper &amp;Wrapper =</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>      getAnalysis&lt;GISelCSEAnalysisWrapperPass&gt;().getCSEWrapper();</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  auto *CSEInfo = &amp;Wrapper.get(TPC.getCSEConfig());</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  const AArch64Subtarget &amp;ST = MF.getSubtarget&lt;AArch64Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  const auto *LI = ST.getLegalizerInfo();</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  bool EnableOpt =</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>      MF.getTarget().getOptLevel() != CodeGenOptLevel::None &amp;&amp; <div class='tooltip'>!skipFunction(F)<span class='tooltip-content'>8.55k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L806' href='#L806'><span>806:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.55k</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
  Branch (<span class='line-number'><a name='L806' href='#L806'><span>806:64</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.54k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L806'><span>806:7</span></a></span>) to (<span class='line-number'><a href='#L806'><span>806:80</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (806:7)
     Condition C2 --> (806:64)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  GISelKnownBits *KB = &amp;getAnalysis&lt;GISelKnownBitsAnalysis&gt;().get(MF);</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  MachineDominatorTree *MDT = &amp;getAnalysis&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  CombinerInfo CInfo(/*AllowIllegalOps*/ true, /*ShouldLegalizeIllegal*/ false,</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>                     /*LegalizerInfo*/ nullptr, EnableOpt, F.hasOptSize(),</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>                     F.hasMinSize());</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  AArch64PreLegalizerCombinerImpl Impl(MF, CInfo, &amp;TPC, *KB, CSEInfo,</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>                                       RuleConfig, ST, MDT, LI);</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>8.65k</pre></td><td class='code'><pre>  return Impl.combineMachineInstrs();</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>9.18k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char AArch64PreLegalizerCombiner::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(AArch64PreLegalizerCombiner, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>                      &quot;Combine AArch64 machine instrs before legalization&quot;,</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>                      false, false)</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(TargetPassConfig)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(GISelKnownBitsAnalysis)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(GISelCSEAnalysisWrapperPass)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(AArch64PreLegalizerCombiner, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    &quot;Combine AArch64 machine instrs before legalization&quot;, false,</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    false)</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>FunctionPass *createAArch64PreLegalizerCombiner() {</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>  return new AArch64PreLegalizerCombiner();</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr></table></div></body></html>