module fulladd(input a,b,c,output s,co);
assign s=a^b^c;
assign co=(a&b)|(b&c)|(c&a);
endmodule

module fulltb();
reg a,b,c;
wire s,co;

fulladd uut(.a(a),.b(b),.c(c),.s(s),.co(co));
initial begin
#10 a=0;b=0;c=0;
#10 a=0;b=0;c=1;
#10 a=0;b=1;c=0;
#10 a=0;b=1;c=1;
#10 a=1;b=0;c=0;
#10 a=1;b=0;c=1;
#10 a=1;b=1;c=0;
#10 a=1;b=1;c=1;
#10 a=0;b=0;c=0;
end 
endmodule



