v1
GXB_MERGING,PLL Output Counter,204942,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER,
GXB_MERGING,PLL Output Counter,204943,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER,
GXB_MERGING,HSSI AVMM Interface,203954,system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst,system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,203939,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf,
