{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606261355533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 17:42:35 2020 " "Processing started: Tue Nov 24 17:42:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606261355536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261355536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261355542 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/cpre381/proj_C/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/cpre381/proj_C/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1606261355773 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261355827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606261356151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606261356154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoto1mux-structure " "Found design unit 1: twoto1mux-structure" {  } { { "../ModelSimWork/src/2to1mux.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/2to1mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367159 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoto1mux " "Found entity 1: twoto1mux" {  } { { "../ModelSimWork/src/2to1mux.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/2to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261367159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/2to1muxflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/2to1muxflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoto1muxflow-dataflow " "Found design unit 1: twoto1muxflow-dataflow" {  } { { "../ModelSimWork/src/2to1muxflow.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/2to1muxflow.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367234 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoto1muxflow " "Found entity 1: twoto1muxflow" {  } { { "../ModelSimWork/src/2to1muxflow.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/2to1muxflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261367234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/ex_memreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/ex_memreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_Memreg-structure " "Found design unit 1: EX_Memreg-structure" {  } { { "../ModelSimWork/src/EX_MEMreg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/EX_MEMreg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367330 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_Memreg " "Found entity 1: EX_Memreg" {  } { { "../ModelSimWork/src/EX_MEMreg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/EX_MEMreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261367330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/id_exreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/id_exreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EXreg-structure " "Found design unit 1: ID_EXreg-structure" {  } { { "../ModelSimWork/src/ID_EXreg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/ID_EXreg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367417 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EXreg " "Found entity 1: ID_EXreg" {  } { { "../ModelSimWork/src/ID_EXreg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/ID_EXreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261367417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/if_idreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/if_idreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_IDreg-structure " "Found design unit 1: IF_IDreg-structure" {  } { { "../ModelSimWork/src/IF_IDreg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/IF_IDreg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367486 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_IDreg " "Found entity 1: IF_IDreg" {  } { { "../ModelSimWork/src/IF_IDreg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/IF_IDreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261367486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mem_wbreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mem_wbreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WBreg-structure " "Found design unit 1: MEM_WBreg-structure" {  } { { "../ModelSimWork/src/MEM_WBreg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MEM_WBreg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367582 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WBreg " "Found entity 1: MEM_WBreg" {  } { { "../ModelSimWork/src/MEM_WBreg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MEM_WBreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261367582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367804 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261367804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-structure " "Found design unit 1: alu32-structure" {  } { { "../ModelSimWork/src/alu32.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/alu32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367882 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "../ModelSimWork/src/alu32.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/alu32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261367882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367957 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261367957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261367957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/avector_type.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/avector_type.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_type " "Found design unit 1: vector_type" {  } { { "../ModelSimWork/src/avector_type.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/avector_type.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelshifter-structure " "Found design unit 1: barrelshifter-structure" {  } { { "../ModelSimWork/src/barrelshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/barrelshifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368122 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelshifter " "Found entity 1: barrelshifter" {  } { { "../ModelSimWork/src/barrelshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/barrelshifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_Unit-control_logic " "Found design unit 1: control_Unit-control_logic" {  } { { "../ModelSimWork/src/control_Unit.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/control_Unit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368221 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_Unit " "Found entity 1: control_Unit" {  } { { "../ModelSimWork/src/control_Unit.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/control_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/decoder_5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/decoder_5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5to32-dataflow " "Found design unit 1: decoder_5to32-dataflow" {  } { { "../ModelSimWork/src/decoder_5to32.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/decoder_5to32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368281 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "../ModelSimWork/src/decoder_5to32.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/decoder_5to32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368281 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 21 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1606261368350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff-mixed " "Found design unit 1: dff-mixed" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/eightbitshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/eightbitshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitshifter-structure " "Found design unit 1: eightbitshifter-structure" {  } { { "../ModelSimWork/src/eightbitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/eightbitshifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368416 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightbitshifter " "Found entity 1: eightbitshifter" {  } { { "../ModelSimWork/src/eightbitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/eightbitshifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/fourbitshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/fourbitshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitshifter-structure " "Found design unit 1: fourbitshifter-structure" {  } { { "../ModelSimWork/src/fourbitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/fourbitshifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368527 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitshifter " "Found entity 1: fourbitshifter" {  } { { "../ModelSimWork/src/fourbitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/fourbitshifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structure " "Found design unit 1: fullAdder-structure" {  } { { "../ModelSimWork/src/fulladder.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368635 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../ModelSimWork/src/fulladder.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/gen_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/gen_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_mux-structure " "Found design unit 1: gen_mux-structure" {  } { { "../ModelSimWork/src/gen_mux.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/gen_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368728 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_mux " "Found entity 1: gen_mux" {  } { { "../ModelSimWork/src/gen_mux.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/gen_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/generic_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_reg-structure " "Found design unit 1: generic_reg-structure" {  } { { "../ModelSimWork/src/generic_register.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/generic_register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368821 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_reg " "Found entity 1: generic_reg" {  } { { "../ModelSimWork/src/generic_register.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/generic_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368917 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261368917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261368917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/lui_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/lui_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lui_Unit-dataflow " "Found design unit 1: lui_Unit-dataflow" {  } { { "../ModelSimWork/src/lui_Unit.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/lui_Unit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369028 ""} { "Info" "ISGN_ENTITY_NAME" "1 lui_Unit " "Found entity 1: lui_Unit" {  } { { "../ModelSimWork/src/lui_Unit.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/lui_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369085 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-dataflow " "Found design unit 1: mux4-dataflow" {  } { { "../ModelSimWork/src/mux4.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/mux4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369187 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../ModelSimWork/src/mux4.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mux_32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/mux_32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to1-dataflow " "Found design unit 1: mux_32to1-dataflow" {  } { { "../ModelSimWork/src/mux_32to1.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/mux_32to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369244 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "../ModelSimWork/src/mux_32to1.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/mux_32to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/nmuxstructural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/nmuxstructural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nMuxStructural-structure " "Found design unit 1: nMuxStructural-structure" {  } { { "../ModelSimWork/src/nMuxStructural.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/nMuxStructural.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369319 ""} { "Info" "ISGN_ENTITY_NAME" "1 nMuxStructural " "Found entity 1: nMuxStructural" {  } { { "../ModelSimWork/src/nMuxStructural.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/nMuxStructural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/notorg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/notorg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notOrg32-dataflow " "Found design unit 1: notOrg32-dataflow" {  } { { "../ModelSimWork/src/notOrg32.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/notOrg32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369406 ""} { "Info" "ISGN_ENTITY_NAME" "1 notOrg32 " "Found entity 1: notOrg32" {  } { { "../ModelSimWork/src/notOrg32.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/notOrg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/onebitshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/onebitshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitshifter-structure " "Found design unit 1: onebitshifter-structure" {  } { { "../ModelSimWork/src/onebitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/onebitshifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369487 ""} { "Info" "ISGN_ENTITY_NAME" "1 onebitshifter " "Found entity 1: onebitshifter" {  } { { "../ModelSimWork/src/onebitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/onebitshifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/onescomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/onescomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescomp-structure " "Found design unit 1: onescomp-structure" {  } { { "../ModelSimWork/src/onescomp.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/onescomp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369577 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescomp " "Found entity 1: onescomp" {  } { { "../ModelSimWork/src/onescomp.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/onescomp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/onescompflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/onescompflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescompflow-dataflow " "Found design unit 1: onescompflow-dataflow" {  } { { "../ModelSimWork/src/onescompflow.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/onescompflow.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369682 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescompflow " "Found entity 1: onescompflow" {  } { { "../ModelSimWork/src/onescompflow.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/onescompflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369805 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/proja_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/proja_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projA_alu-structure " "Found design unit 1: projA_alu-structure" {  } { { "../ModelSimWork/src/projA_alu.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/projA_alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369898 ""} { "Info" "ISGN_ENTITY_NAME" "1 projA_alu " "Found entity 1: projA_alu" {  } { { "../ModelSimWork/src/projA_alu.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/projA_alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/proja_proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/proja_proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projA_proc-structure " "Found design unit 1: projA_proc-structure" {  } { { "../ModelSimWork/src/projA_proc.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/projA_proc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369982 ""} { "Info" "ISGN_ENTITY_NAME" "1 projA_proc " "Found entity 1: projA_proc" {  } { { "../ModelSimWork/src/projA_proc.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/projA_proc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261369982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261369982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structure " "Found design unit 1: reg_file-structure" {  } { { "../ModelSimWork/src/reg_file.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/reg_file.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370045 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../ModelSimWork/src/reg_file.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-dataflow " "Found design unit 1: sign_extender-dataflow" {  } { { "../ModelSimWork/src/sign_extender.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370129 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "../ModelSimWork/src/sign_extender.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/singlealu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/singlealu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleALU-structure " "Found design unit 1: singleALU-structure" {  } { { "../ModelSimWork/src/singleALU.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/singleALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370210 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleALU " "Found entity 1: singleALU" {  } { { "../ModelSimWork/src/singleALU.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/singleALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/single_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/single_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_reg-structure " "Found design unit 1: single_reg-structure" {  } { { "../ModelSimWork/src/single_reg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/single_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370270 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_reg " "Found entity 1: single_reg" {  } { { "../ModelSimWork/src/single_reg.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/single_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/sixteenbitshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/sixteenbitshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteenbitshifter-structure " "Found design unit 1: sixteenbitshifter-structure" {  } { { "../ModelSimWork/src/sixteenbitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/sixteenbitshifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370366 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteenbitshifter " "Found entity 1: sixteenbitshifter" {  } { { "../ModelSimWork/src/sixteenbitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/sixteenbitshifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/specialalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/specialalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 specialALU-structure " "Found design unit 1: specialALU-structure" {  } { { "../ModelSimWork/src/specialALU.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/specialALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370450 ""} { "Info" "ISGN_ENTITY_NAME" "1 specialALU " "Found entity 1: specialALU" {  } { { "../ModelSimWork/src/specialALU.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/specialALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/tb_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/tb_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_controlunit-structure " "Found design unit 1: tb_controlunit-structure" {  } { { "../ModelSimWork/src/tb_Control_Unit.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/tb_Control_Unit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370510 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_controlunit " "Found entity 1: tb_controlunit" {  } { { "../ModelSimWork/src/tb_Control_Unit.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/tb_Control_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/tb_pipeline_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/tb_pipeline_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pipeline_regs-behavior " "Found design unit 1: tb_pipeline_regs-behavior" {  } { { "../ModelSimWork/src/tb_pipeline_regs.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/tb_pipeline_regs.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pipeline_regs " "Found entity 1: tb_pipeline_regs" {  } { { "../ModelSimWork/src/tb_pipeline_regs.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/tb_pipeline_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/twobitshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/twobitshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twobitshifter-structure " "Found design unit 1: twobitshifter-structure" {  } { { "../ModelSimWork/src/twobitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/twobitshifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370780 ""} { "Info" "ISGN_ENTITY_NAME" "1 twobitshifter " "Found entity 1: twobitshifter" {  } { { "../ModelSimWork/src/twobitshifter.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/twobitshifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/proj_c/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370870 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606261370870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261370870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606261370990 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_DMemWr MIPS_Processor.vhd(35) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(35): used implicit default value for signal \"s_DMemWr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606261370993 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DMemOut MIPS_Processor.vhd(38) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(38): object \"s_DMemOut\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606261370996 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(52) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object \"s_Halt\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606261370999 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Carry MIPS_Processor.vhd(68) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(68): object \"Carry\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606261371002 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummyCarry MIPS_Processor.vhd(68) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(68): object \"dummyCarry\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606261371008 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Overflow MIPS_Processor.vhd(68) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(68): object \"Overflow\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606261371011 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummyOF MIPS_Processor.vhd(68) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(68): object \"dummyOF\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606261371014 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummyZero MIPS_Processor.vhd(68) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(68): object \"dummyZero\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606261371017 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_o_DMemWr_EXMEM MIPS_Processor.vhd(75) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(75): object \"s_o_DMemWr_EXMEM\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606261371023 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_o_rtorrd_MEMWB MIPS_Processor.vhd(77) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(77): object \"s_o_rtorrd_MEMWB\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606261371026 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_i_DMemOut_MEMWB MIPS_Processor.vhd(80) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(80): used implicit default value for signal \"s_i_DMemOut_MEMWB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606261371026 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero MIPS_Processor.vhd(577) " "VHDL Process Statement warning at MIPS_Processor.vhd(577): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 577 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606261371089 "|MIPS_Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero MIPS_Processor.vhd(577) " "Inferred latch for \"Zero\" at MIPS_Processor.vhd(577)" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 577 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261371161 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IMem" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606261371323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_Unit control_Unit:ControlLogic " "Elaborating entity \"control_Unit\" for hierarchy \"control_Unit:ControlLogic\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ControlLogic" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606261371413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_reg single_reg:ProgramCounter " "Elaborating entity \"single_reg\" for hierarchy \"single_reg:ProgramCounter\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ProgramCounter" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606261371494 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "i_CLK dff \\G1:0:reg_i " "Port \"i_CLK\" does not exist in primitive \"dff\" of instance \"\\G1:0:reg_i\"" {  } { { "../ModelSimWork/src/single_reg.vhd" "\\G1:0:reg_i" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/single_reg.vhd" 25 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606261371506 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "i_RST dff \\G1:0:reg_i " "Port \"i_RST\" does not exist in primitive \"dff\" of instance \"\\G1:0:reg_i\"" {  } { { "../ModelSimWork/src/single_reg.vhd" "\\G1:0:reg_i" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/single_reg.vhd" 25 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606261371506 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "i_WE dff \\G1:0:reg_i " "Port \"i_WE\" does not exist in primitive \"dff\" of instance \"\\G1:0:reg_i\"" {  } { { "../ModelSimWork/src/single_reg.vhd" "\\G1:0:reg_i" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/single_reg.vhd" 25 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606261371512 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "i_D dff \\G1:0:reg_i " "Port \"i_D\" does not exist in primitive \"dff\" of instance \"\\G1:0:reg_i\"" {  } { { "../ModelSimWork/src/single_reg.vhd" "\\G1:0:reg_i" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/single_reg.vhd" 25 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606261371521 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "o_Q dff \\G1:0:reg_i " "Port \"o_Q\" does not exist in primitive \"dff\" of instance \"\\G1:0:reg_i\"" {  } { { "../ModelSimWork/src/single_reg.vhd" "\\G1:0:reg_i" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/single_reg.vhd" 25 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606261371521 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "single_reg:ProgramCounter " "Can't elaborate user hierarchy \"single_reg:ProgramCounter\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ProgramCounter" { Text "U:/cpre381/proj_C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 333 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606261371527 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606261371926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 24 17:42:51 2020 " "Processing ended: Tue Nov 24 17:42:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606261371926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606261371926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606261371926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606261371926 ""}
