
---------- Begin Simulation Statistics ----------
final_tick                                26390786250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    356                       # Simulator instruction rate (inst/s)
host_mem_usage                                8689484                       # Number of bytes of host memory used
host_op_rate                                      366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20978.82                       # Real time elapsed on the host
host_tick_rate                                1071921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7466405                       # Number of instructions simulated
sim_ops                                       7668985                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022488                       # Number of seconds simulated
sim_ticks                                 22487641875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.442044                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  251590                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               263605                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                465                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5547                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            268217                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4441                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5327                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              886                       # Number of indirect misses.
system.cpu.branchPred.lookups                  305274                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13830                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          783                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1854185                       # Number of instructions committed
system.cpu.committedOps                       1890979                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.077737                       # CPI: cycles per instruction
system.cpu.discardedOps                         14101                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1071115                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             92950                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           465892                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1866738                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.324914                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      354                       # number of quiesce instructions executed
system.cpu.numCycles                          5706693                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       354                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1313405     69.46%     69.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1306      0.07%     69.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                  94625      5.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                481643     25.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1890979                       # Class of committed instruction
system.cpu.quiesceCycles                     30273534                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3839955                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          641                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        426569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              147137                       # Transaction distribution
system.membus.trans_dist::ReadResp             151157                       # Transaction distribution
system.membus.trans_dist::WriteReq              66138                       # Transaction distribution
system.membus.trans_dist::WriteResp             66138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          242                       # Transaction distribution
system.membus.trans_dist::WriteClean               13                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3746                       # Transaction distribution
system.membus.trans_dist::ReadExReq               156                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           281                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       209199                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        209199                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       419647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       427869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       418398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       418398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 857302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       239296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       239296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13683827                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            635952                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001032                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032101                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  635296     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     656      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              635952                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1028958903                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8285000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10681140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1585000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6961905                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          873446080                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           19170500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2914312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       728578                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3642890                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       728578                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2914312                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3642890                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3642890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3642890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7285779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335139                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335139                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       802818                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       843778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       996934                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8891                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12845060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13500420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15854627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1643035875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1366012335                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    826659000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2914312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4371468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5828624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13114403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5828624                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4371468                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10200091                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2914312                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10200091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10200091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23314494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2185734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10200091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2185734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14571559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4371468                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1503048                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5874515                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2185734                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14571559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3688782                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20446074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       146735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       146735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       380930                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       418398                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       253660                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       253660    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       253660                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    556249125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    796115000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962776188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17485871                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29143118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2009405177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43714677                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43775688                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87490365                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2006490865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61261559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29143118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2096895542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3407872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20316164                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       106496                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4233217                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17485871                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731492439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    151544213                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2914312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    903436835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    408003652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    419661077                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    827664728                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17485871                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1139496090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    571205290                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2914312                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1731101563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       239360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       241216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       239360                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       239360                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3740                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3769                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10644068                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82534                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10726603                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10644068                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10644068                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10644068                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82534                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10726603                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       525660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9416552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3407872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4014016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         8220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          255                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        53248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62719                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23375506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    390517959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2185734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1503048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1161171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             418743417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         725732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17485871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    151544213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5828624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       728578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2185734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178498752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         725732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40861376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    542062172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8014357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       728578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3688782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1161171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            597242169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    190266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006469914250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          221                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          221                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              271100                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66477                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62719                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62719                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4720705715                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8577381965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32130.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58380.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        96                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62719                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    200                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.154776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.845479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.800943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          450      3.13%      3.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          416      2.89%      6.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          220      1.53%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          194      1.35%      8.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          203      1.41%     10.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          223      1.55%     11.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          264      1.83%     13.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          211      1.47%     15.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12214     84.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14395                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     664.814480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1379.848601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           163     73.76%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.45%     74.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      8.14%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.90%     83.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.45%     83.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.90%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      3.62%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.62%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      4.07%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.45%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.45%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.45%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           221                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     283.800905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     90.898897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    406.358067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            103     46.61%     46.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      8.60%     55.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      8.14%     63.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      4.98%     68.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.90%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.90%     70.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.36%     71.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      3.62%     75.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.90%     76.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.90%     76.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.45%     77.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.45%     77.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.36%     79.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     20.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           221                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9402944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4014080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9416552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4014016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       418.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    418.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22487691875                       # Total gap between requests
system.mem_ctrls.avgGap                     107154.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       525588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8769092                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3406848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23372303.904586263001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 389951603.140247046947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2134505.710594877601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1503047.771210559644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1152633.083721233997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 774114.071042408934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17485870.781193237752                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 151498677.315182030201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5828623.593731079251                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 728577.949216384906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2185733.847649154719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         8220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          255                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        53248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    468336815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8012387570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43413050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34460470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18784060                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  40104798625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31077119375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 306974235125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3623348125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23782489500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1348020750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56975.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58392.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56527.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65019.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46039.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 157273720.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5058124.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5764990.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1769212.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  92900349.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1755235.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18593445260                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1216530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2679172990                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 708                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53449450.918079                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    249315547.736336                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          354    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       166000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545304875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7469680625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18921105625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       862822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           862822                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       862822                       # number of overall hits
system.cpu.icache.overall_hits::total          862822                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3740                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3740                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3740                       # number of overall misses
system.cpu.icache.overall_misses::total          3740                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162993125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162993125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162993125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162993125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       866562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       866562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       866562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       866562                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004316                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004316                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004316                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004316                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43581.049465                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43581.049465                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43581.049465                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43581.049465                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3740                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3740                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3740                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3740                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157205375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157205375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157205375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157205375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004316                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004316                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004316                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004316                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42033.522727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42033.522727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42033.522727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42033.522727                       # average overall mshr miss latency
system.cpu.icache.replacements                   3556                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       862822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          862822                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3740                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3740                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162993125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162993125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       866562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       866562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004316                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004316                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43581.049465                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43581.049465                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3740                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3740                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157205375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157205375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004316                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004316                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42033.522727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42033.522727                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.602375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              994942                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            279.792463                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.602375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.854692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1736863                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1736863                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       154917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       154917                       # number of overall hits
system.cpu.dcache.overall_hits::total          154917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          576                       # number of overall misses
system.cpu.dcache.overall_misses::total           576                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     45219125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45219125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     45219125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45219125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       155493                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       155493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       155493                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       155493                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003704                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78505.425347                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78505.425347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78505.425347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78505.425347                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          242                       # number of writebacks
system.cpu.dcache.writebacks::total               242                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33352625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33352625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33352625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33352625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8730750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8730750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002810                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002810                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002810                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002810                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76321.796339                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76321.796339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76321.796339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76321.796339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2141.989696                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2141.989696                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    432                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        95838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           95838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22693500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22693500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        96138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        96138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        75645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        75645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20988375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20988375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8730750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8730750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74691.725979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74691.725979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.283582                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.283582                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22525625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22525625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81614.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81614.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3674                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3674                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12364250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12364250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79258.012821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79258.012821                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       209199                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       209199                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2181870000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2181870000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10429.638765                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10429.638765                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        46778                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        46778                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       162421                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       162421                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2113290153                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2113290153                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13011.187919                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13011.187919                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.467563                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8133                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               445                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.276404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.467563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2296001                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2296001                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26390786250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26391061250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    356                       # Simulator instruction rate (inst/s)
host_mem_usage                                8689484                       # Number of bytes of host memory used
host_op_rate                                      366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20978.91                       # Real time elapsed on the host
host_tick_rate                                1071930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7466414                       # Number of instructions simulated
sim_ops                                       7669000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022488                       # Number of seconds simulated
sim_ticks                                 22487916875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.440992                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  251592                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               263610                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                466                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5549                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            268218                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4441                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5328                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              887                       # Number of indirect misses.
system.cpu.branchPred.lookups                  305282                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13833                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          783                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1854194                       # Number of instructions committed
system.cpu.committedOps                       1890994                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.077959                       # CPI: cycles per instruction
system.cpu.discardedOps                         14108                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1071135                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             92951                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           465894                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1867112                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.324891                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      354                       # number of quiesce instructions executed
system.cpu.numCycles                          5707133                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       354                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1313413     69.46%     69.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1306      0.07%     69.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                  94631      5.00%     74.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                481643     25.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1890994                       # Class of committed instruction
system.cpu.quiesceCycles                     30273534                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3840021                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          641                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        426578                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              147137                       # Transaction distribution
system.membus.trans_dist::ReadResp             151162                       # Transaction distribution
system.membus.trans_dist::WriteReq              66138                       # Transaction distribution
system.membus.trans_dist::WriteResp             66138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          244                       # Transaction distribution
system.membus.trans_dist::WriteClean               13                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3749                       # Transaction distribution
system.membus.trans_dist::ReadExReq               156                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           283                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       209199                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        209199                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       419653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       427875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       418398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       418398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 857316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       239488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       239488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13684275                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            635956                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001032                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032101                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  635300     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     656      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              635956                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1028972528                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8285000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10688890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1585000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6973405                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          873446080                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           19185500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2914276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       728569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3642845                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       728569                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2914276                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3642845                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3642845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3642845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7285690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335139                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335139                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       802818                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       843778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       996934                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8891                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12845060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13500420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15854627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1643035875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1366012335                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    826659000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2914276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4371414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5828552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13114243                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5828552                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4371414                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10199967                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2914276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10199967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10199967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23314209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2185707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10199967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2185707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14571381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4371414                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1503029                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5874444                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2185707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14571381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3688737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20445824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       146735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       146735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       380930                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       418398                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       253660                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       253660    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       253660                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    556249125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    796115000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962752186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17485657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29142762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2009380604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43714142                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43775153                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87489295                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2006466328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61260810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29142762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2096869900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3407872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20316164                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       106496                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4233217                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17485657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731483494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    151542360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2914276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    903425787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    407998662                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    419655945                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    827654607                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17485657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1139482156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    571198305                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2914276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1731080394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       239488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       241344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       239488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       239488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3742                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3771                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10649630                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82533                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10732163                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10649630                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10649630                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10649630                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82533                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10732163                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       525660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9416680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3407872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4014144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         8220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        53248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23375220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    390513183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2185707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1503029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1166849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             418743988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         731415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17485657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    151542360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5828552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       728569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2185707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178502261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         731415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40860877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    542055543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8014259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       728569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3688737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1166849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            597246249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    190266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006469914250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          221                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          221                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              271106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66477                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62721                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4720705715                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8577434465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32130.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58380.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        96                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136963                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147142                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    200                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.154776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.845479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.800943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          450      3.13%      3.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          416      2.89%      6.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          220      1.53%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          194      1.35%      8.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          203      1.41%     10.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          223      1.55%     11.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          264      1.83%     13.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          211      1.47%     15.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12214     84.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14395                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     664.814480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1379.848601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           163     73.76%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.45%     74.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      8.14%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.90%     83.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.45%     83.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.90%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      3.62%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.62%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      4.07%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.45%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.45%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.45%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           221                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     283.800905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     90.898897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    406.358067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            103     46.61%     46.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      8.60%     55.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      8.14%     63.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      4.98%     68.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.90%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.90%     70.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.36%     71.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      3.62%     75.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.90%     76.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.90%     76.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.45%     77.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.45%     77.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.36%     79.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     20.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           221                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9403072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4014080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9416680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4014144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       418.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    418.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22488055625                       # Total gap between requests
system.mem_ctrls.avgGap                     107154.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       525588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8769092                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3406848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23372018.089603509754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 389946834.504207491875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2134479.608174023218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1503029.390755874570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1158310.934035769897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 774104.604564445675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17485656.950161594898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 151496824.669759452343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5828552.316720532253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 728569.039590066532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2185707.118770199362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         8220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          257                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        53248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    468336815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8012387570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43413050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34460470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18836560                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  40104798625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31077119375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 306974235125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3623348125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23782489500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1348020750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56975.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58392.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56527.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65019.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45942.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 156049800.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5058124.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5764990.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1769212.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  92900349.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1755235.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18593445260                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1216530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2679447990                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 708                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53449450.918079                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    249315547.736336                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          354    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       166000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545304875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7469955625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18921105625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       862835                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           862835                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       862835                       # number of overall hits
system.cpu.icache.overall_hits::total          862835                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3742                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3742                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3742                       # number of overall misses
system.cpu.icache.overall_misses::total          3742                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163123125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163123125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163123125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163123125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       866577                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       866577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       866577                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       866577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004318                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004318                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004318                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004318                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43592.497328                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43592.497328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43592.497328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43592.497328                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3742                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3742                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3742                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3742                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157330625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157330625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157330625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157330625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004318                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004318                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004318                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004318                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42044.528327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42044.528327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42044.528327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42044.528327                       # average overall mshr miss latency
system.cpu.icache.replacements                   3559                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       862835                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          862835                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3742                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3742                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163123125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163123125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       866577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       866577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43592.497328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43592.497328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157330625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157330625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42044.528327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42044.528327                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.602392                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2612186                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3998                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            653.373187                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.602392                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.854692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1736896                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1736896                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       154921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       154921                       # number of overall hits
system.cpu.dcache.overall_hits::total          154921                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          578                       # number of overall misses
system.cpu.dcache.overall_misses::total           578                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     45339750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45339750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     45339750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45339750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       155499                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       155499                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       155499                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       155499                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003717                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003717                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003717                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003717                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78442.474048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78442.474048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78442.474048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78442.474048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.dcache.writebacks::total               244                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33470000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33470000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8730750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8730750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002823                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002823                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002823                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002823                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76241.457859                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76241.457859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76241.457859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76241.457859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2141.989696                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2141.989696                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    434                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        95842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           95842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22814125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22814125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        96144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        96144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75543.460265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75543.460265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21105750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21105750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8730750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8730750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74578.621908                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74578.621908                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.283582                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.283582                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22525625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22525625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81614.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81614.583333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3674                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3674                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12364250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12364250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79258.012821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79258.012821                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       209199                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       209199                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2181870000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2181870000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10429.638765                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10429.638765                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        46778                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        46778                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       162421                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       162421                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2113290153                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2113290153                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13011.187919                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13011.187919                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.467569                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              159351                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               951                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.561514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.467569                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2296027                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2296027                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26391061250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
