{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685273637348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685273637348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 12:33:57 2023 " "Processing started: Sun May 28 12:33:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685273637348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273637348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273637348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685273638256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685273638256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/breadmakertop_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/breadmakertop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadMakerTop_TB-Stimulus " "Found design unit 1: BreadMakerTop_TB-Stimulus" {  } { { "Logic_Blocks/BreadMakerTop_TB.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BreadMakerTop_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654866 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadMakerTop_TB " "Found entity 1: BreadMakerTop_TB" {  } { { "Logic_Blocks/BreadMakerTop_TB.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BreadMakerTop_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Debouncer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-Behavioral " "Found design unit 1: FlipFlopD-Behavioral" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/FlipFlopD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654882 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/FlipFlopD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/controlsystemunit_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/controlsystemunit_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlSystemUnit_v2-BEHAVIOR " "Found design unit 1: ControlSystemUnit_v2-BEHAVIOR" {  } { { "Logic_Blocks/ControlSystemUnit_v2.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/ControlSystemUnit_v2.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654882 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlSystemUnit_v2 " "Found entity 1: ControlSystemUnit_v2" {  } { { "Logic_Blocks/ControlSystemUnit_v2.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/ControlSystemUnit_v2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/pulsegenn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/pulsegenn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenN-Behavioral " "Found design unit 1: PulseGenN-Behavioral" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/PulseGenN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654882 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenN " "Found entity 1: PulseGenN" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/PulseGenN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/TimerN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654882 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/TimerN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timeextra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timeextra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeExtra-Structural " "Found design unit 1: TimeExtra-Structural" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/TimeExtra.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654897 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeExtra " "Found entity 1: TimeExtra" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/TimeExtra.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654897 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_1-Behavioral " "Found design unit 1: Mux3_1-Behavioral" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Mux3_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654897 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-BehavAssign " "Found design unit 1: Mux2_1-BehavAssign" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Mux2_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654897 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/breadbakerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/breadbakerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadBakerFSM-Behavioral " "Found design unit 1: BreadBakerFSM-Behavioral" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654913 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadBakerFSM " "Found entity 1: BreadBakerFSM" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BreadBakerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654913 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/TimerAuxFSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V1-Behaviour " "Found design unit 1: ROM_KxN_1P_V1-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V1 " "Found entity 1: ROM_KxN_1P_V1" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V2-Behaviour " "Found design unit 1: ROM_KxN_1P_V2-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V2 " "Found entity 1: ROM_KxN_1P_V2" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/ROM_KxN_1P_V2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/de2_lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/de2_lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_LCD_DISPLAY-DE2_LCD_DISPLAY_arch " "Found design unit 1: DE2_LCD_DISPLAY-DE2_LCD_DISPLAY_arch" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654929 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_LCD_DISPLAY " "Found entity 1: DE2_LCD_DISPLAY" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behavioral " "Found design unit 1: BinToBCD-Behavioral" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BinToBCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654929 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BinToBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Bin7SegDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654929 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/Bin7SegDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breadmaker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file breadmaker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BreadMaker " "Found entity 1: BreadMaker" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/breadmakertop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/breadmakertop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadMakerTOP-Shell " "Found design unit 1: BreadMakerTOP-Shell" {  } { { "Logic_Blocks/BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BreadMakerTop.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654944 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadMakerTop " "Found entity 1: BreadMakerTop" {  } { { "Logic_Blocks/BreadMakerTop.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BreadMakerTop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/breadbakerfsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/breadbakerfsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadBakerFSM_TB-Stimulus " "Found design unit 1: BreadBakerFSM_TB-Stimulus" {  } { { "Logic_Blocks/BreadBakerFSM_TB.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BreadBakerFSM_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654944 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadBakerFSM_TB " "Found entity 1: BreadBakerFSM_TB" {  } { { "Logic_Blocks/BreadBakerFSM_TB.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/BreadBakerFSM_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685273654944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273654944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BreadMaker " "Elaborating entity \"BreadMaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685273655038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_LCD_DISPLAY DE2_LCD_DISPLAY:inst29 " "Elaborating entity \"DE2_LCD_DISPLAY\" for hierarchy \"DE2_LCD_DISPLAY:inst29\"" {  } { { "BreadMaker.bdf" "inst29" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 728 1272 1536 1000 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSystemUnit_v2 ControlSystemUnit_v2:inst25 " "Elaborating entity \"ControlSystemUnit_v2\" for hierarchy \"ControlSystemUnit_v2:inst25\"" {  } { { "BreadMaker.bdf" "inst25" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 320 200 384 496 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst1 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst1\"" {  } { { "BreadMaker.bdf" "inst1" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 320 -24 144 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerN TimerN:inst5 " "Elaborating entity \"TimerN\" for hierarchy \"TimerN:inst5\"" {  } { { "BreadMaker.bdf" "inst5" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 424 504 664 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenN PulseGenN:inst11 " "Elaborating entity \"PulseGenN\" for hierarchy \"PulseGenN:inst11\"" {  } { { "BreadMaker.bdf" "inst11" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 416 1368 1448 560 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BreadBakerFSM BreadBakerFSM:iaaanst1 " "Elaborating entity \"BreadBakerFSM\" for hierarchy \"BreadBakerFSM:iaaanst1\"" {  } { { "BreadMaker.bdf" "iaaanst1" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 256 1032 1240 496 "iaaanst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD FlipFlopD:inst " "Elaborating entity \"FlipFlopD\" for hierarchy \"FlipFlopD:inst\"" {  } { { "BreadMaker.bdf" "inst" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 264 696 856 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerAuxFSM TimerAuxFSM:inst9 " "Elaborating entity \"TimerAuxFSM\" for hierarchy \"TimerAuxFSM:inst9\"" {  } { { "BreadMaker.bdf" "inst9" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 232 1576 1776 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_KxN_1P_V1 ROM_KxN_1P_V1:inst27 " "Elaborating entity \"ROM_KxN_1P_V1\" for hierarchy \"ROM_KxN_1P_V1:inst27\"" {  } { { "BreadMaker.bdf" "inst27" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 160 1032 1248 240 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeExtra TimeExtra:inst4 " "Elaborating entity \"TimeExtra\" for hierarchy \"TimeExtra:inst4\"" {  } { { "BreadMaker.bdf" "inst4" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 152 456 616 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter TimeExtra:inst4\|Counter:Counter A:behavioral " "Elaborating entity \"Counter\" using architecture \"A:behavioral\" for hierarchy \"TimeExtra:inst4\|Counter:Counter\"" {  } { { "Logic_Blocks/TimeExtra.vhd" "Counter" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/TimeExtra.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst30 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst30\"" {  } { { "BreadMaker.bdf" "inst30" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 424 1624 1832 504 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_KxN_1P_V2 ROM_KxN_1P_V2:inst28 " "Elaborating entity \"ROM_KxN_1P_V2\" for hierarchy \"ROM_KxN_1P_V2:inst28\"" {  } { { "BreadMaker.bdf" "inst28" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 616 1224 1440 696 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_1 Mux3_1:inst19 " "Elaborating entity \"Mux3_1\" for hierarchy \"Mux3_1:inst19\"" {  } { { "BreadMaker.bdf" "inst19" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 536 744 944 648 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD BinToBCD:inst23 " "Elaborating entity \"BinToBCD\" for hierarchy \"BinToBCD:inst23\"" {  } { { "BreadMaker.bdf" "inst23" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 432 744 944 512 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux2_1:inst18 " "Elaborating entity \"Mux2_1\" for hierarchy \"Mux2_1:inst18\"" {  } { { "BreadMaker.bdf" "inst18" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 688 736 944 800 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273655101 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_LCD_DISPLAY:inst29\|data_bus\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DE2_LCD_DISPLAY:inst29\|data_bus\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685273657416 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_LCD_DISPLAY:inst29\|data_bus\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DE2_LCD_DISPLAY:inst29\|data_bus\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685273657416 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_LCD_DISPLAY:inst29\|data_bus\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DE2_LCD_DISPLAY:inst29\|data_bus\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685273657416 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_LCD_DISPLAY:inst29\|data_bus\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DE2_LCD_DISPLAY:inst29\|data_bus\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685273657416 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_LCD_DISPLAY:inst29\|data_bus\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DE2_LCD_DISPLAY:inst29\|data_bus\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685273657416 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_LCD_DISPLAY:inst29\|data_bus\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DE2_LCD_DISPLAY:inst29\|data_bus\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685273657416 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_LCD_DISPLAY:inst29\|data_bus\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DE2_LCD_DISPLAY:inst29\|data_bus\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685273657416 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DE2_LCD_DISPLAY:inst29\|data_bus\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DE2_LCD_DISPLAY:inst29\|data_bus\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 71 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685273657416 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1685273657416 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 26 -1 0 } } { "Logic_Blocks/DE2_LCD_DISPLAY.vhd" "" { Text "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/Logic_Blocks/DE2_LCD_DISPLAY.vhd" 367 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685273657431 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685273657431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 784 1536 1712 800 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 800 1536 1712 816 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 816 1536 1712 832 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 464 1840 2016 480 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 464 1840 2016 480 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 464 1840 2016 480 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 528 1840 2016 544 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 528 1840 2016 544 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 528 1840 2016 544 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 528 1840 2016 544 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 528 1840 2016 544 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 528 1840 2016 544 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 528 1840 2016 544 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 624 1840 2016 640 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 624 1840 2016 640 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 624 1840 2016 640 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 688 1840 2016 704 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "BreadMaker.bdf" "" { Schematic "C:/Users/Olga/Documents/LSD/Projeto/Fase 2_v9/BreadMaker.bdf" { { 688 1840 2016 704 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685273658557 "|BreadMaker|HEX3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685273658557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685273658745 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685273662484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685273662841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685273662841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "981 " "Implemented 981 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685273663012 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685273663012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "902 " "Implemented 902 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685273663012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685273663012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685273663059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 12:34:23 2023 " "Processing ended: Sun May 28 12:34:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685273663059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685273663059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685273663059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685273663059 ""}
