// Seed: 2969784932
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input uwire id_2,
    input wand  id_3
);
  wire id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wand id_2,
    output uwire id_3,
    input wand id_4,
    input tri id_5,
    input logic id_6,
    output tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri id_10
    , id_12
);
  wire id_13;
  always @(posedge 1) begin : LABEL_0
    id_12 <= 1 ? id_6 : 1;
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_14;
endmodule
