{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663748698785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663748698785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 02:24:58 2022 " "Processing started: Wed Sep 21 02:24:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663748698785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1663748698785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU2 -c ALU2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU2 -c ALU2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1663748698786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1663748699753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1663748699754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_hex " "Found entity 1: display_hex" {  } { { "display_hex.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/display_hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_FPGA " "Found entity 1: ALU_FPGA" {  } { { "ALU_FPGA.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU_FPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_tb " "Found entity 1: shift_right_tb" {  } { { "shift_right_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/shift_right_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/shift_right.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_tb " "Found entity 1: shift_left_tb" {  } { { "shift_left_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/shift_left_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/shift_left.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_sum_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_sum_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_sum_tb " "Found entity 1: op_sum_tb" {  } { { "op_sum_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_sum_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_sum " "Found entity 1: op_sum" {  } { { "op_sum.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_sub_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_sub_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_sub_tb " "Found entity 1: op_sub_tb" {  } { { "op_sub_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_sub_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_sub " "Found entity 1: op_sub" {  } { { "op_sub.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_mod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_mod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_mod_tb " "Found entity 1: op_mod_tb" {  } { { "op_mod_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_mod_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_mod " "Found entity 1: op_mod" {  } { { "op_mod.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_div_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_div_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_div_tb " "Found entity 1: op_div_tb" {  } { { "op_div_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_div_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_div " "Found entity 1: op_div" {  } { { "op_div.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/multiplier.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_tb " "Found entity 1: multiplier_tb" {  } { { "multiplier_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/multiplier_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_and " "Found entity 1: op_and" {  } { { "op_and.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_and.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_and_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_and_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_and_tb " "Found entity 1: op_and_tb" {  } { { "op_and_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_and_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_or " "Found entity 1: op_or" {  } { { "op_or.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_or.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_or_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_or_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_or_tb " "Found entity 1: op_or_tb" {  } { { "op_or_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_or_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_xor " "Found entity 1: op_xor" {  } { { "op_xor.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_xor.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_xor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file op_xor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_xor_tb " "Found entity 1: op_xor_tb" {  } { { "op_xor_tb.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/op_xor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663748713169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663748713169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1663748713228 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP ALU.sv(78) " "Verilog HDL Always Construct warning at ALU.sv(78): variable \"OP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713230 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_res ALU.sv(79) " "Verilog HDL Always Construct warning at ALU.sv(79): variable \"add_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713230 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_res ALU.sv(81) " "Verilog HDL Always Construct warning at ALU.sv(81): variable \"sub_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713230 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_right_res ALU.sv(83) " "Verilog HDL Always Construct warning at ALU.sv(83): variable \"shift_right_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713231 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_left_res ALU.sv(85) " "Verilog HDL Always Construct warning at ALU.sv(85): variable \"shift_left_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713231 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_res ALU.sv(87) " "Verilog HDL Always Construct warning at ALU.sv(87): variable \"and_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713231 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_res ALU.sv(89) " "Verilog HDL Always Construct warning at ALU.sv(89): variable \"or_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713231 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_res ALU.sv(91) " "Verilog HDL Always Construct warning at ALU.sv(91): variable \"xor_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713231 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_res ALU.sv(93) " "Verilog HDL Always Construct warning at ALU.sv(93): variable \"mul_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713231 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_res ALU.sv(95) " "Verilog HDL Always Construct warning at ALU.sv(95): variable \"div_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713231 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mod_res ALU.sv(97) " "Verilog HDL Always Construct warning at ALU.sv(97): variable \"mod_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1663748713231 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_sum op_sum:suma " "Elaborating entity \"op_sum\" for hierarchy \"op_sum:suma\"" {  } { { "ALU.sv" "suma" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_sub op_sub:resta " "Elaborating entity \"op_sub\" for hierarchy \"op_sub:resta\"" {  } { { "ALU.sv" "resta" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right shift_right:derecha " "Elaborating entity \"shift_right\" for hierarchy \"shift_right:derecha\"" {  } { { "ALU.sv" "derecha" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left shift_left:isquierda " "Elaborating entity \"shift_left\" for hierarchy \"shift_left:isquierda\"" {  } { { "ALU.sv" "isquierda" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_and op_and:andM " "Elaborating entity \"op_and\" for hierarchy \"op_and:andM\"" {  } { { "ALU.sv" "andM" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_or op_or:orM " "Elaborating entity \"op_or\" for hierarchy \"op_or:orM\"" {  } { { "ALU.sv" "orM" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_xor op_xor:xorM " "Elaborating entity \"op_xor\" for hierarchy \"op_xor:xorM\"" {  } { { "ALU.sv" "xorM" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:multi " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:multi\"" {  } { { "ALU.sv" "multi" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_div op_div:divi " "Elaborating entity \"op_div\" for hierarchy \"op_div:divi\"" {  } { { "ALU.sv" "divi" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_mod op_mod:modul " "Elaborating entity \"op_mod\" for hierarchy \"op_mod:modul\"" {  } { { "ALU.sv" "modul" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1663748713275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1663748713356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663748713427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 02:25:13 2022 " "Processing ended: Wed Sep 21 02:25:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663748713427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663748713427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663748713427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1663748713427 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 13 s " "Quartus Prime Flow was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1663748714068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663748715088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663748715098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 02:25:14 2022 " "Processing started: Wed Sep 21 02:25:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663748715098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1663748715098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU2 ALU2 " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU2 ALU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1663748715098 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ALU2 ALU2 " "Quartus(args): --rtl_sim ALU2 ALU2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1663748715098 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1663748715427 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1663748715612 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1663748715614 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/kevin Avevedo/Desktop/ALU/simulation/modelsim/ALU2_run_msim_rtl_verilog.do" {  } { { "C:/Users/kevin Avevedo/Desktop/ALU/simulation/modelsim/ALU2_run_msim_rtl_verilog.do" "0" { Text "C:/Users/kevin Avevedo/Desktop/ALU/simulation/modelsim/ALU2_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/kevin Avevedo/Desktop/ALU/simulation/modelsim/ALU2_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1663748715814 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1663748715814 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1663748715817 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1663748715818 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/kevin Avevedo/Desktop/ALU/ALU2_nativelink_simulation.rpt" {  } { { "C:/Users/kevin Avevedo/Desktop/ALU/ALU2_nativelink_simulation.rpt" "0" { Text "C:/Users/kevin Avevedo/Desktop/ALU/ALU2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/kevin Avevedo/Desktop/ALU/ALU2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1663748715818 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1663748715819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663748715820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 02:25:15 2022 " "Processing ended: Wed Sep 21 02:25:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663748715820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663748715820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663748715820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1663748715820 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 13 s " "Quartus Prime Flow was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1663748763793 ""}
