// Seed: 771132001
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always id_1 = id_2;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    output uwire id_3,
    input wor id_4,
    output wire id_5,
    input uwire id_6,
    output supply0 id_7,
    input supply1 id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri id_11,
    output supply1 id_12,
    input tri id_13,
    output supply1 id_14
    , id_17,
    input uwire id_15
);
  module_0(
      id_17, id_17
  );
endmodule
