/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009-2016 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8373
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8373_REG_DEFINITION_H__
#define __RTL8373_REG_DEFINITION_H__

/*
 * Feature: Chip Information
 */
#define RTL8373_MODEL_NAME_INFO_ADDR                                                                          (0x4)
  #define RTL8373_MODEL_NAME_INFO_RTL_ID_OFFSET                                                               (16)
  #define RTL8373_MODEL_NAME_INFO_RTL_ID_MASK                                                                 (0xFFFF << RTL8373_MODEL_NAME_INFO_RTL_ID_OFFSET)
  #define RTL8373_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET                                                       (11)
  #define RTL8373_MODEL_NAME_INFO_MODEL_CHAR_1ST_MASK                                                         (0x1F << RTL8373_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET)
  #define RTL8373_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET                                                       (6)
  #define RTL8373_MODEL_NAME_INFO_MODEL_CHAR_2ND_MASK                                                         (0x1F << RTL8373_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET)
  #define RTL8373_MODEL_NAME_INFO_TEST_CUT_OFFSET                                                             (4)
  #define RTL8373_MODEL_NAME_INFO_TEST_CUT_MASK                                                               (0x3 << RTL8373_MODEL_NAME_INFO_TEST_CUT_OFFSET)
  #define RTL8373_MODEL_NAME_INFO_RTL_VID_OFFSET                                                              (0)
  #define RTL8373_MODEL_NAME_INFO_RTL_VID_MASK                                                                (0xF << RTL8373_MODEL_NAME_INFO_RTL_VID_OFFSET)

#define RTL8373_CHIP_MODE_INFO_ADDR                                                                           (0x8)
  #define RTL8373_CHIP_MODE_INFO_DEV_PRESENT_OFFSET                                                           (14)
  #define RTL8373_CHIP_MODE_INFO_DEV_PRESENT_MASK                                                             (0x3 << RTL8373_CHIP_MODE_INFO_DEV_PRESENT_OFFSET)

#define RTL8373_CHIP_INFO_ADDR                                                                                (0xC)
  #define RTL8373_CHIP_INFO_RL_VID_OFFSET                                                                     (28)
  #define RTL8373_CHIP_INFO_RL_VID_MASK                                                                       (0xF << RTL8373_CHIP_INFO_RL_VID_OFFSET)
  #define RTL8373_CHIP_INFO_MCID_OFFSET                                                                       (24)
  #define RTL8373_CHIP_INFO_MCID_MASK                                                                         (0xF << RTL8373_CHIP_INFO_MCID_OFFSET)
  #define RTL8373_CHIP_INFO_BO_CHIP_MODE_RO_OFFSET                                                            (20)
  #define RTL8373_CHIP_INFO_BO_CHIP_MODE_RO_MASK                                                              (0xF << RTL8373_CHIP_INFO_BO_CHIP_MODE_RO_OFFSET)
  #define RTL8373_CHIP_INFO_CHIP_INFO_EN_OFFSET                                                               (16)
  #define RTL8373_CHIP_INFO_CHIP_INFO_EN_MASK                                                                 (0xF << RTL8373_CHIP_INFO_CHIP_INFO_EN_OFFSET)
  #define RTL8373_CHIP_INFO_RL_ID_OFFSET                                                                      (0)
  #define RTL8373_CHIP_INFO_RL_ID_MASK                                                                        (0xFFFF << RTL8373_CHIP_INFO_RL_ID_OFFSET)

#define RTL8373_CHIP_UUID_REG_ADDR                                                                            (0x10)
  #define RTL8373_CHIP_UUID_REG_CHIP_UUID_OFFSET                                                              (0)
  #define RTL8373_CHIP_UUID_REG_CHIP_UUID_MASK                                                                (0xFFFFFFFF << RTL8373_CHIP_UUID_REG_CHIP_UUID_OFFSET)

#define RTL8373_CHIP_LOT_NO_REG0_ADDR                                                                         (0x14)
  #define RTL8373_CHIP_LOT_NO_REG0_CHIP_LOT_NO_REG0_OFFSET                                                    (0)
  #define RTL8373_CHIP_LOT_NO_REG0_CHIP_LOT_NO_REG0_MASK                                                      (0xFFFFFFFF << RTL8373_CHIP_LOT_NO_REG0_CHIP_LOT_NO_REG0_OFFSET)

#define RTL8373_CHIP_LOT_NO_REG1_ADDR                                                                         (0x18)
  #define RTL8373_CHIP_LOT_NO_REG1_CHIP_LOT_NO_CRC_OFFSET                                                     (8)
  #define RTL8373_CHIP_LOT_NO_REG1_CHIP_LOT_NO_CRC_MASK                                                       (0xFF << RTL8373_CHIP_LOT_NO_REG1_CHIP_LOT_NO_CRC_OFFSET)
  #define RTL8373_CHIP_LOT_NO_REG1_CHIP_LOT_NO_REG1_OFFSET                                                    (0)
  #define RTL8373_CHIP_LOT_NO_REG1_CHIP_LOT_NO_REG1_MASK                                                      (0xFF << RTL8373_CHIP_LOT_NO_REG1_CHIP_LOT_NO_REG1_OFFSET)

#define RTL8373_SMI_MMD_SP_ADDR                                                                               (0x1C)
  #define RTL8373_SMI_MMD_SP_SMI_MMD_SP_OFFSET                                                                (0)
  #define RTL8373_SMI_MMD_SP_SMI_MMD_SP_MASK                                                                  (0xFFFFFFFF << RTL8373_SMI_MMD_SP_SMI_MMD_SP_OFFSET)

#define RTL8373_CFG_DMY_CHIP_INFO_1_ADDR                                                                      (0x20)
  #define RTL8373_CFG_DMY_CHIP_INFO_1_CFG_DMY_1_OFFSET                                                        (0)
  #define RTL8373_CFG_DMY_CHIP_INFO_1_CFG_DMY_1_MASK                                                          (0xFFFFFFFF << RTL8373_CFG_DMY_CHIP_INFO_1_CFG_DMY_1_OFFSET)

/*
 * Feature: Reset
 */
#define RTL8373_RST_GLB_CTRL_0_ADDR                                                                           (0x24)
  #define RTL8373_RST_GLB_CTRL_0_CFG_EN_8051_OFFSET                                                           (11)
  #define RTL8373_RST_GLB_CTRL_0_CFG_EN_8051_MASK                                                             (0x1 << RTL8373_RST_GLB_CTRL_0_CFG_EN_8051_OFFSET)
  #define RTL8373_RST_GLB_CTRL_0_GPHY_EN_OFFSET                                                               (7)
  #define RTL8373_RST_GLB_CTRL_0_GPHY_EN_MASK                                                                 (0xF << RTL8373_RST_GLB_CTRL_0_GPHY_EN_OFFSET)
  #define RTL8373_RST_GLB_CTRL_0_SDS_REG_RST_OFFSET                                                           (6)
  #define RTL8373_RST_GLB_CTRL_0_SDS_REG_RST_MASK                                                             (0x1 << RTL8373_RST_GLB_CTRL_0_SDS_REG_RST_OFFSET)
  #define RTL8373_RST_GLB_CTRL_0_SW_RST_OFFSET                                                                (5)
  #define RTL8373_RST_GLB_CTRL_0_SW_RST_MASK                                                                  (0x1 << RTL8373_RST_GLB_CTRL_0_SW_RST_OFFSET)
  #define RTL8373_RST_GLB_CTRL_0_DW8051_RST_OFFSET                                                            (4)
  #define RTL8373_RST_GLB_CTRL_0_DW8051_RST_MASK                                                              (0x1 << RTL8373_RST_GLB_CTRL_0_DW8051_RST_OFFSET)
  #define RTL8373_RST_GLB_CTRL_0_SW_SERDES_RST_OFFSET                                                         (3)
  #define RTL8373_RST_GLB_CTRL_0_SW_SERDES_RST_MASK                                                           (0x1 << RTL8373_RST_GLB_CTRL_0_SW_SERDES_RST_OFFSET)
  #define RTL8373_RST_GLB_CTRL_0_SW_NIC_RST_OFFSET                                                            (2)
  #define RTL8373_RST_GLB_CTRL_0_SW_NIC_RST_MASK                                                              (0x1 << RTL8373_RST_GLB_CTRL_0_SW_NIC_RST_OFFSET)
  #define RTL8373_RST_GLB_CTRL_0_SW_Q_RST_OFFSET                                                              (1)
  #define RTL8373_RST_GLB_CTRL_0_SW_Q_RST_MASK                                                                (0x1 << RTL8373_RST_GLB_CTRL_0_SW_Q_RST_OFFSET)
  #define RTL8373_RST_GLB_CTRL_0_SW_CHIP_RST_OFFSET                                                           (0)
  #define RTL8373_RST_GLB_CTRL_0_SW_CHIP_RST_MASK                                                             (0x1 << RTL8373_RST_GLB_CTRL_0_SW_CHIP_RST_OFFSET)

#define RTL8373_RST_GLB_DBG_0_ADDR                                                                            (0x28)
  #define RTL8373_RST_GLB_DBG_0_DBGO_RST_0_OFFSET                                                             (0)
  #define RTL8373_RST_GLB_DBG_0_DBGO_RST_0_MASK                                                               (0xFFFFFFFF << RTL8373_RST_GLB_DBG_0_DBGO_RST_0_OFFSET)

#define RTL8373_RST_GLB_DBG_1_ADDR                                                                            (0x2C)
  #define RTL8373_RST_GLB_DBG_1_DBGO_RST_1_OFFSET                                                             (0)
  #define RTL8373_RST_GLB_DBG_1_DBGO_RST_1_MASK                                                               (0xFFFFFFFF << RTL8373_RST_GLB_DBG_1_DBGO_RST_1_OFFSET)

/*
 * Feature: BIST & BISR
 */
#define RTL8373_MAC_BIST_MODE_ADDR                                                                            (0xF90)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG03_OFFSET                                                  (7)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG03_MASK                                                    (0x1 << RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG03_OFFSET                                                  (6)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG03_MASK                                                    (0x1 << RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG02_OFFSET                                                  (5)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG02_MASK                                                    (0x1 << RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG02_OFFSET                                                  (4)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG02_MASK                                                    (0x1 << RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG01_OFFSET                                                  (3)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG01_MASK                                                    (0x1 << RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG01_OFFSET                                                  (2)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG01_MASK                                                    (0x1 << RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG00_OFFSET                                                  (1)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG00_MASK                                                    (0x1 << RTL8373_MAC_BIST_MODE_BIST_MODE_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG00_OFFSET                                                  (0)
  #define RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG00_MASK                                                    (0x1 << RTL8373_MAC_BIST_MODE_BIST_MODE_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_DRF_BIST_MODE_ADDR                                                                        (0xF94)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG03_OFFSET                                          (7)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG03_MASK                                            (0x1 << RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG03_OFFSET                                          (6)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG03_MASK                                            (0x1 << RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG02_OFFSET                                          (5)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG02_MASK                                            (0x1 << RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG02_OFFSET                                          (4)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG02_MASK                                            (0x1 << RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG01_OFFSET                                          (3)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG01_MASK                                            (0x1 << RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG01_OFFSET                                          (2)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG01_MASK                                            (0x1 << RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG00_OFFSET                                          (1)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG00_MASK                                            (0x1 << RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG00_OFFSET                                          (0)
  #define RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG00_MASK                                            (0x1 << RTL8373_MAC_DRF_BIST_MODE_DRF_BIST_MODE_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_BIST_RSTN_ADDR                                                                            (0xF98)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG03_OFFSET                                                  (7)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG03_MASK                                                    (0x1 << RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG03_OFFSET                                                  (6)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG03_MASK                                                    (0x1 << RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG02_OFFSET                                                  (5)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG02_MASK                                                    (0x1 << RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG02_OFFSET                                                  (4)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG02_MASK                                                    (0x1 << RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG01_OFFSET                                                  (3)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG01_MASK                                                    (0x1 << RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG01_OFFSET                                                  (2)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG01_MASK                                                    (0x1 << RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG00_OFFSET                                                  (1)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG00_MASK                                                    (0x1 << RTL8373_MAC_BIST_RSTN_BIST_RSTN_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG00_OFFSET                                                  (0)
  #define RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG00_MASK                                                    (0x1 << RTL8373_MAC_BIST_RSTN_BIST_RSTN_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_BIST_LOOP_MODE_ADDR                                                                       (0xF9C)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG03_OFFSET                                        (7)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG03_MASK                                          (0x1 << RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG03_OFFSET                                        (6)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG03_MASK                                          (0x1 << RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG02_OFFSET                                        (5)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG02_MASK                                          (0x1 << RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG02_OFFSET                                        (4)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG02_MASK                                          (0x1 << RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG01_OFFSET                                        (3)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG01_MASK                                          (0x1 << RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG01_OFFSET                                        (2)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG01_MASK                                          (0x1 << RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG00_OFFSET                                        (1)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG00_MASK                                          (0x1 << RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG00_OFFSET                                        (0)
  #define RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG00_MASK                                          (0x1 << RTL8373_MAC_BIST_LOOP_MODE_BIST_LOOP_MODE_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_BIST_DYN_READ_EN_ADDR                                                                     (0xFA0)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG03_OFFSET                                    (7)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG03_MASK                                      (0x1 << RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG03_OFFSET                                    (6)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG03_MASK                                      (0x1 << RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG02_OFFSET                                    (5)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG02_MASK                                      (0x1 << RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG02_OFFSET                                    (4)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG02_MASK                                      (0x1 << RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG01_OFFSET                                    (3)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG01_MASK                                      (0x1 << RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG01_OFFSET                                    (2)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG01_MASK                                      (0x1 << RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG00_OFFSET                                    (1)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG00_MASK                                      (0x1 << RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG00_OFFSET                                    (0)
  #define RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG00_MASK                                      (0x1 << RTL8373_MAC_BIST_DYN_READ_EN_BIST_DYN_READ_EN_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_DRF_TEST_RESUME_ADDR                                                                      (0xFA4)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG03_OFFSET                                      (7)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG03_MASK                                        (0x1 << RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG03_OFFSET                                      (6)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG03_MASK                                        (0x1 << RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG02_OFFSET                                      (5)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG02_MASK                                        (0x1 << RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG02_OFFSET                                      (4)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG02_MASK                                        (0x1 << RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG01_OFFSET                                      (3)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG01_MASK                                        (0x1 << RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG01_OFFSET                                      (2)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG01_MASK                                        (0x1 << RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG00_OFFSET                                      (1)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG00_MASK                                        (0x1 << RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG00_OFFSET                                      (0)
  #define RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG00_MASK                                        (0x1 << RTL8373_MAC_DRF_TEST_RESUME_DRF_TEST_RESUME_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_DRF_START_PAUSE_ADDR                                                                      (0xFA8)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG03_OFFSET                                      (7)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG03_MASK                                        (0x1 << RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG03_OFFSET                                      (6)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG03_MASK                                        (0x1 << RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG02_OFFSET                                      (5)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG02_MASK                                        (0x1 << RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG02_OFFSET                                      (4)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG02_MASK                                        (0x1 << RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG01_OFFSET                                      (3)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG01_MASK                                        (0x1 << RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG01_OFFSET                                      (2)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG01_MASK                                        (0x1 << RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG00_OFFSET                                      (1)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG00_MASK                                        (0x1 << RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG00_OFFSET                                      (0)
  #define RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG00_MASK                                        (0x1 << RTL8373_MAC_DRF_START_PAUSE_DRF_START_PAUSE_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_MBIST_DONE_ADDR                                                                           (0xFAC)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG03_OFFSET                                                 (7)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG03_MASK                                                   (0x1 << RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG03_OFFSET                                                 (6)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG03_MASK                                                   (0x1 << RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG02_OFFSET                                                 (5)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG02_MASK                                                   (0x1 << RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG02_OFFSET                                                 (4)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG02_MASK                                                   (0x1 << RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG01_OFFSET                                                 (3)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG01_MASK                                                   (0x1 << RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG01_OFFSET                                                 (2)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG01_MASK                                                   (0x1 << RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG00_OFFSET                                                 (1)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG00_MASK                                                   (0x1 << RTL8373_MAC_MBIST_DONE_BIST_DONE_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG00_OFFSET                                                 (0)
  #define RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG00_MASK                                                   (0x1 << RTL8373_MAC_MBIST_DONE_BIST_DONE_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_MBIST_DRF_DONE_ADDR                                                                       (0xFB0)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG03_OFFSET                                         (7)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG03_MASK                                           (0x1 << RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG03_OFFSET                                         (6)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG03_MASK                                           (0x1 << RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG02_OFFSET                                         (5)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG02_MASK                                           (0x1 << RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG02_OFFSET                                         (4)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG02_MASK                                           (0x1 << RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG01_OFFSET                                         (3)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG01_MASK                                           (0x1 << RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG01_OFFSET                                         (2)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG01_MASK                                           (0x1 << RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG00_OFFSET                                         (1)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG00_MASK                                           (0x1 << RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG00_OFFSET                                         (0)
  #define RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG00_MASK                                           (0x1 << RTL8373_MAC_MBIST_DRF_DONE_BIST_DRF_DONE_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_MBIST_FAIL_PG00_PG01_ADDR                                                                 (0xFB4)
  #define RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_TXFIFO_PG01_OFFSET                                       (22)
  #define RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_TXFIFO_PG01_MASK                                         (0xF << RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_RXFIFO_PG01_OFFSET                                       (14)
  #define RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_RXFIFO_PG01_MASK                                         (0xFF << RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_TXFIFO_PG00_OFFSET                                       (8)
  #define RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_TXFIFO_PG00_MASK                                         (0x3F << RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_RXFIFO_PG00_OFFSET                                       (0)
  #define RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_RXFIFO_PG00_MASK                                         (0xFF << RTL8373_MAC_MBIST_FAIL_PG00_PG01_BIST_FAIL_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_MBIST_FAIL_PG02_PG03_ADDR                                                                 (0xFB8)
  #define RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_TXFIFO_PG03_OFFSET                                       (14)
  #define RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_TXFIFO_PG03_MASK                                         (0x1 << RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_RXFIFO_PG03_OFFSET                                       (12)
  #define RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_RXFIFO_PG03_MASK                                         (0x3 << RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_TXFIFO_PG02_OFFSET                                       (6)
  #define RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_TXFIFO_PG02_MASK                                         (0x3F << RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_RXFIFO_PG02_OFFSET                                       (0)
  #define RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_RXFIFO_PG02_MASK                                         (0x3F << RTL8373_MAC_MBIST_FAIL_PG02_PG03_BIST_FAIL_RXFIFO_PG02_OFFSET)

#define RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_ADDR                                                             (0xFBC)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_TXFIFO_PG01_OFFSET                               (22)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_TXFIFO_PG01_MASK                                 (0xF << RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_TXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_RXFIFO_PG01_OFFSET                               (14)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_RXFIFO_PG01_MASK                                 (0xFF << RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_RXFIFO_PG01_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_TXFIFO_PG00_OFFSET                               (8)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_TXFIFO_PG00_MASK                                 (0x3F << RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_TXFIFO_PG00_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_RXFIFO_PG00_OFFSET                               (0)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_RXFIFO_PG00_MASK                                 (0xFF << RTL8373_MAC_MBIST_DRF_FAIL_PG00_PG01_BIST_DRF_FAIL_RXFIFO_PG00_OFFSET)

#define RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_ADDR                                                             (0xFC0)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_TXFIFO_PG03_OFFSET                               (14)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_TXFIFO_PG03_MASK                                 (0x1 << RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_TXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_RXFIFO_PG03_OFFSET                               (12)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_RXFIFO_PG03_MASK                                 (0x3 << RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_RXFIFO_PG03_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_TXFIFO_PG02_OFFSET                               (6)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_TXFIFO_PG02_MASK                                 (0x3F << RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_TXFIFO_PG02_OFFSET)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_RXFIFO_PG02_OFFSET                               (0)
  #define RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_RXFIFO_PG02_MASK                                 (0x3F << RTL8373_MAC_MBIST_DRF_FAIL_PG02_PG03_BIST_DRF_FAIL_RXFIFO_PG02_OFFSET)

#define RTL8373_MAC_RXFIFO_LS_ADDR                                                                            (0xFC4)
  #define RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG03_OFFSET                                                     (22)
  #define RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG03_MASK                                                       (0x3 << RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG03_OFFSET)
  #define RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG02_OFFSET                                                     (16)
  #define RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG02_MASK                                                       (0x3F << RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG01_OFFSET                                                     (8)
  #define RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG01_MASK                                                       (0xFF << RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG00_OFFSET                                                     (0)
  #define RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG00_MASK                                                       (0xFF << RTL8373_MAC_RXFIFO_LS_CFG_RXFIFO_LS_PG00_OFFSET)

#define RTL8373_MAC_RXFIFO_RMEA_ADDR                                                                          (0xFC8)
  #define RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG03_OFFSET                                                 (22)
  #define RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG03_MASK                                                   (0x3 << RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG03_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG02_OFFSET                                                 (16)
  #define RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG02_MASK                                                   (0x3F << RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG01_OFFSET                                                 (8)
  #define RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG01_MASK                                                   (0xFF << RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG00_OFFSET                                                 (0)
  #define RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG00_MASK                                                   (0xFF << RTL8373_MAC_RXFIFO_RMEA_CFG_RXFIFO_RMEA_PG00_OFFSET)

#define RTL8373_MAC_RXFIFO_RMA_PG00_ADDR                                                                      (0xFCC)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_7_PG00_OFFSET                                            (28)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_7_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_7_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_6_PG00_OFFSET                                            (24)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_6_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_6_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_5_PG00_OFFSET                                            (20)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_5_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_5_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_4_PG00_OFFSET                                            (16)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_4_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_4_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_3_PG00_OFFSET                                            (12)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_3_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_3_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_2_PG00_OFFSET                                            (8)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_2_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_2_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_1_PG00_OFFSET                                            (4)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_1_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_1_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_0_PG00_OFFSET                                            (0)
  #define RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_0_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG00_CFG_RXFIFO_RMA_0_PG00_OFFSET)

#define RTL8373_MAC_RXFIFO_RMA_PG01_ADDR                                                                      (0xFD0)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_7_PG01_OFFSET                                            (28)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_7_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_7_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_6_PG01_OFFSET                                            (24)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_6_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_6_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_5_PG01_OFFSET                                            (20)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_5_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_5_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_4_PG01_OFFSET                                            (16)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_4_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_4_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_3_PG01_OFFSET                                            (12)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_3_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_3_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_2_PG01_OFFSET                                            (8)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_2_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_2_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_1_PG01_OFFSET                                            (4)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_1_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_1_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_0_PG01_OFFSET                                            (0)
  #define RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_0_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG01_CFG_RXFIFO_RMA_0_PG01_OFFSET)

#define RTL8373_MAC_RXFIFO_RMA_PG02_ADDR                                                                      (0xFD4)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_5_PG02_OFFSET                                            (20)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_5_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_5_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_4_PG02_OFFSET                                            (16)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_4_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_4_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_3_PG02_OFFSET                                            (12)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_3_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_3_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_2_PG02_OFFSET                                            (8)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_2_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_2_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_1_PG02_OFFSET                                            (4)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_1_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_1_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_0_PG02_OFFSET                                            (0)
  #define RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_0_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG02_CFG_RXFIFO_RMA_0_PG02_OFFSET)

#define RTL8373_MAC_RXFIFO_RMA_PG03_ADDR                                                                      (0xFD8)
  #define RTL8373_MAC_RXFIFO_RMA_PG03_CFG_RXFIFO_RMA_1_PG03_OFFSET                                            (4)
  #define RTL8373_MAC_RXFIFO_RMA_PG03_CFG_RXFIFO_RMA_1_PG03_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG03_CFG_RXFIFO_RMA_1_PG03_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMA_PG03_CFG_RXFIFO_RMA_0_PG03_OFFSET                                            (0)
  #define RTL8373_MAC_RXFIFO_RMA_PG03_CFG_RXFIFO_RMA_0_PG03_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMA_PG03_CFG_RXFIFO_RMA_0_PG03_OFFSET)

#define RTL8373_MAC_RXFIFO_RMEB_ADDR                                                                          (0xFDC)
  #define RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG03_OFFSET                                                 (22)
  #define RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG03_MASK                                                   (0x3 << RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG03_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG02_OFFSET                                                 (16)
  #define RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG02_MASK                                                   (0x3F << RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG01_OFFSET                                                 (8)
  #define RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG01_MASK                                                   (0xFF << RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG00_OFFSET                                                 (0)
  #define RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG00_MASK                                                   (0xFF << RTL8373_MAC_RXFIFO_RMEB_CFG_RXFIFO_RMEB_PG00_OFFSET)

#define RTL8373_MAC_RXFIFO_RMB_PG00_ADDR                                                                      (0xFE0)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_7_PG00_OFFSET                                            (28)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_7_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_7_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_6_PG00_OFFSET                                            (24)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_6_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_6_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_5_PG00_OFFSET                                            (20)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_5_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_5_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_4_PG00_OFFSET                                            (16)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_4_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_4_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_3_PG00_OFFSET                                            (12)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_3_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_3_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_2_PG00_OFFSET                                            (8)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_2_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_2_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_1_PG00_OFFSET                                            (4)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_1_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_1_PG00_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_0_PG00_OFFSET                                            (0)
  #define RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_0_PG00_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG00_CFG_RXFIFO_RMB_0_PG00_OFFSET)

#define RTL8373_MAC_RXFIFO_RMB_PG01_ADDR                                                                      (0xFE4)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_7_PG01_OFFSET                                            (28)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_7_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_7_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_6_PG01_OFFSET                                            (24)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_6_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_6_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_5_PG01_OFFSET                                            (20)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_5_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_5_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_4_PG01_OFFSET                                            (16)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_4_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_4_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_3_PG01_OFFSET                                            (12)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_3_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_3_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_2_PG01_OFFSET                                            (8)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_2_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_2_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_1_PG01_OFFSET                                            (4)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_1_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_1_PG01_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_0_PG01_OFFSET                                            (0)
  #define RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_0_PG01_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG01_CFG_RXFIFO_RMB_0_PG01_OFFSET)

#define RTL8373_MAC_RXFIFO_RMB_PG02_ADDR                                                                      (0xFE8)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_5_PG02_OFFSET                                            (20)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_5_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_5_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_4_PG02_OFFSET                                            (16)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_4_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_4_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_3_PG02_OFFSET                                            (12)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_3_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_3_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_2_PG02_OFFSET                                            (8)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_2_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_2_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_1_PG02_OFFSET                                            (4)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_1_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_1_PG02_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_0_PG02_OFFSET                                            (0)
  #define RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_0_PG02_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG02_CFG_RXFIFO_RMB_0_PG02_OFFSET)

#define RTL8373_MAC_RXFIFO_RMB_PG03_ADDR                                                                      (0xFEC)
  #define RTL8373_MAC_RXFIFO_RMB_PG03_CFG_RXFIFO_RMB_1_PG03_OFFSET                                            (4)
  #define RTL8373_MAC_RXFIFO_RMB_PG03_CFG_RXFIFO_RMB_1_PG03_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG03_CFG_RXFIFO_RMB_1_PG03_OFFSET)
  #define RTL8373_MAC_RXFIFO_RMB_PG03_CFG_RXFIFO_RMB_0_PG03_OFFSET                                            (0)
  #define RTL8373_MAC_RXFIFO_RMB_PG03_CFG_RXFIFO_RMB_0_PG03_MASK                                              (0xF << RTL8373_MAC_RXFIFO_RMB_PG03_CFG_RXFIFO_RMB_0_PG03_OFFSET)

#define RTL8373_MAC_TXFIFO_LS_ADDR                                                                            (0xFF0)
  #define RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG03_OFFSET                                                     (16)
  #define RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG03_MASK                                                       (0x1 << RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG03_OFFSET)
  #define RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG02_OFFSET                                                     (10)
  #define RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG02_MASK                                                       (0x3F << RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG01_OFFSET                                                     (6)
  #define RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG01_MASK                                                       (0xF << RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG01_OFFSET)
  #define RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG00_OFFSET                                                     (0)
  #define RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG00_MASK                                                       (0x3F << RTL8373_MAC_TXFIFO_LS_CFG_TXFIFO_LS_PG00_OFFSET)

#define RTL8373_MAC_TXFIFO_RMEA_ADDR                                                                          (0xFF4)
  #define RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG03_OFFSET                                                 (16)
  #define RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG03_MASK                                                   (0x1 << RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG03_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG02_OFFSET                                                 (10)
  #define RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG02_MASK                                                   (0x3F << RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG01_OFFSET                                                 (6)
  #define RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG01_MASK                                                   (0xF << RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG01_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG00_OFFSET                                                 (0)
  #define RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG00_MASK                                                   (0x3F << RTL8373_MAC_TXFIFO_RMEA_CFG_TXFIFO_RMEA_PG00_OFFSET)

#define RTL8373_MAC_TXFIFO_RMA_PG00_ADDR                                                                      (0xFF8)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_5_PG00_OFFSET                                            (20)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_5_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_5_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_4_PG00_OFFSET                                            (16)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_4_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_4_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_3_PG00_OFFSET                                            (12)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_3_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_3_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_2_PG00_OFFSET                                            (8)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_2_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_2_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_1_PG00_OFFSET                                            (4)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_1_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_1_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_0_PG00_OFFSET                                            (0)
  #define RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_0_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG00_CFG_TXFIFO_RMA_0_PG00_OFFSET)

#define RTL8373_MAC_TXFIFO_RMA_PG01_ADDR                                                                      (0xFFC)
  #define RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_3_PG01_OFFSET                                            (12)
  #define RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_3_PG01_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_3_PG01_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_2_PG01_OFFSET                                            (8)
  #define RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_2_PG01_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_2_PG01_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_1_PG01_OFFSET                                            (4)
  #define RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_1_PG01_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_1_PG01_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_0_PG01_OFFSET                                            (0)
  #define RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_0_PG01_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG01_CFG_TXFIFO_RMA_0_PG01_OFFSET)

#define RTL8373_MAC_TXFIFO_RMA_PG02_ADDR                                                                      (0x1000)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_5_PG02_OFFSET                                            (20)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_5_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_5_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_4_PG02_OFFSET                                            (16)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_4_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_4_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_3_PG02_OFFSET                                            (12)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_3_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_3_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_2_PG02_OFFSET                                            (8)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_2_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_2_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_1_PG02_OFFSET                                            (4)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_1_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_1_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_0_PG02_OFFSET                                            (0)
  #define RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_0_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG02_CFG_TXFIFO_RMA_0_PG02_OFFSET)

#define RTL8373_MAC_TXFIFO_RMA_PG03_ADDR                                                                      (0x1004)
  #define RTL8373_MAC_TXFIFO_RMA_PG03_CFG_TXFIFO_RMA_0_PG03_OFFSET                                            (0)
  #define RTL8373_MAC_TXFIFO_RMA_PG03_CFG_TXFIFO_RMA_0_PG03_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMA_PG03_CFG_TXFIFO_RMA_0_PG03_OFFSET)

#define RTL8373_MAC_TXFIFO_RMEB_ADDR                                                                          (0x1008)
  #define RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG03_OFFSET                                                 (16)
  #define RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG03_MASK                                                   (0x1 << RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG03_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG02_OFFSET                                                 (10)
  #define RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG02_MASK                                                   (0x3F << RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG01_OFFSET                                                 (6)
  #define RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG01_MASK                                                   (0xF << RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG01_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG00_OFFSET                                                 (0)
  #define RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG00_MASK                                                   (0x3F << RTL8373_MAC_TXFIFO_RMEB_CFG_TXFIFO_RMEB_PG00_OFFSET)

#define RTL8373_MAC_TXFIFO_RMB_PG00_ADDR                                                                      (0x100C)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_5_PG00_OFFSET                                            (20)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_5_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_5_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_4_PG00_OFFSET                                            (16)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_4_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_4_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_3_PG00_OFFSET                                            (12)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_3_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_3_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_2_PG00_OFFSET                                            (8)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_2_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_2_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_1_PG00_OFFSET                                            (4)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_1_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_1_PG00_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_0_PG00_OFFSET                                            (0)
  #define RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_0_PG00_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG00_CFG_TXFIFO_RMB_0_PG00_OFFSET)

#define RTL8373_MAC_TXFIFO_RMB_PG01_ADDR                                                                      (0x1010)
  #define RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_3_PG01_OFFSET                                            (12)
  #define RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_3_PG01_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_3_PG01_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_2_PG01_OFFSET                                            (8)
  #define RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_2_PG01_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_2_PG01_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_1_PG01_OFFSET                                            (4)
  #define RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_1_PG01_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_1_PG01_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_0_PG01_OFFSET                                            (0)
  #define RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_0_PG01_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG01_CFG_TXFIFO_RMB_0_PG01_OFFSET)

#define RTL8373_MAC_TXFIFO_RMB_PG02_ADDR                                                                      (0x1014)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_5_PG02_OFFSET                                            (20)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_5_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_5_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_4_PG02_OFFSET                                            (16)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_4_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_4_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_3_PG02_OFFSET                                            (12)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_3_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_3_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_2_PG02_OFFSET                                            (8)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_2_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_2_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_1_PG02_OFFSET                                            (4)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_1_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_1_PG02_OFFSET)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_0_PG02_OFFSET                                            (0)
  #define RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_0_PG02_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG02_CFG_TXFIFO_RMB_0_PG02_OFFSET)

#define RTL8373_MAC_TXFIFO_RMB_PG03_ADDR                                                                      (0x1018)
  #define RTL8373_MAC_TXFIFO_RMB_PG03_CFG_TXFIFO_RMB_0_PG03_OFFSET                                            (0)
  #define RTL8373_MAC_TXFIFO_RMB_PG03_CFG_TXFIFO_RMB_0_PG03_MASK                                              (0xF << RTL8373_MAC_TXFIFO_RMB_PG03_CFG_TXFIFO_RMB_0_PG03_OFFSET)

#define RTL8373_CHIP_ALL_RESULT_ADDR                                                                          (0x7A20)
  #define RTL8373_CHIP_ALL_RESULT_ALL_BIST_DONE_OFFSET                                                        (3)
  #define RTL8373_CHIP_ALL_RESULT_ALL_BIST_DONE_MASK                                                          (0x1 << RTL8373_CHIP_ALL_RESULT_ALL_BIST_DONE_OFFSET)
  #define RTL8373_CHIP_ALL_RESULT_ALL_DRF_BIST_DONE_OFFSET                                                    (2)
  #define RTL8373_CHIP_ALL_RESULT_ALL_DRF_BIST_DONE_MASK                                                      (0x1 << RTL8373_CHIP_ALL_RESULT_ALL_DRF_BIST_DONE_OFFSET)
  #define RTL8373_CHIP_ALL_RESULT_ANY_BIST_FAIL_OFFSET                                                        (1)
  #define RTL8373_CHIP_ALL_RESULT_ANY_BIST_FAIL_MASK                                                          (0x1 << RTL8373_CHIP_ALL_RESULT_ANY_BIST_FAIL_OFFSET)
  #define RTL8373_CHIP_ALL_RESULT_ANY_DRF_BIST_FAIL_OFFSET                                                    (0)
  #define RTL8373_CHIP_ALL_RESULT_ANY_DRF_BIST_FAIL_MASK                                                      (0x1 << RTL8373_CHIP_ALL_RESULT_ANY_DRF_BIST_FAIL_OFFSET)

#define RTL8373_CHIP_BISR_CTRL_ADDR                                                                           (0x7A24)
  #define RTL8373_CHIP_BISR_CTRL_CFG_BISR_SERIAL_OFFSET                                                       (1)
  #define RTL8373_CHIP_BISR_CTRL_CFG_BISR_SERIAL_MASK                                                         (0x1 << RTL8373_CHIP_BISR_CTRL_CFG_BISR_SERIAL_OFFSET)
  #define RTL8373_CHIP_BISR_CTRL_CFG_BISR_MODE_OFFSET                                                         (0)
  #define RTL8373_CHIP_BISR_CTRL_CFG_BISR_MODE_MASK                                                           (0x1 << RTL8373_CHIP_BISR_CTRL_CFG_BISR_MODE_OFFSET)

#define RTL8373_GLB_MBISD_DATA_ADDR                                                                           (0x7A28)
  #define RTL8373_GLB_MBISD_DATA_BISD_DATA_OUT_OFFSET                                                         (0)
  #define RTL8373_GLB_MBISD_DATA_BISD_DATA_OUT_MASK                                                           (0xFFFFFFFF << RTL8373_GLB_MBISD_DATA_BISD_DATA_OUT_OFFSET)

#define RTL8373_GLB_MBISD_CFG_ADDR                                                                            (0x7A2C)
  #define RTL8373_GLB_MBISD_CFG_BISD_DATA_SEL_OFFSET                                                          (5)
  #define RTL8373_GLB_MBISD_CFG_BISD_DATA_SEL_MASK                                                            (0x7 << RTL8373_GLB_MBISD_CFG_BISD_DATA_SEL_OFFSET)
  #define RTL8373_GLB_MBISD_CFG_BISD_CLK_SEL_OFFSET                                                           (4)
  #define RTL8373_GLB_MBISD_CFG_BISD_CLK_SEL_MASK                                                             (0x1 << RTL8373_GLB_MBISD_CFG_BISD_CLK_SEL_OFFSET)
  #define RTL8373_GLB_MBISD_CFG_BISD_CLK_EN_OFFSET                                                            (3)
  #define RTL8373_GLB_MBISD_CFG_BISD_CLK_EN_MASK                                                              (0x1 << RTL8373_GLB_MBISD_CFG_BISD_CLK_EN_OFFSET)
  #define RTL8373_GLB_MBISD_CFG_BIST_DIAG_MODE_OFFSET                                                         (0)
  #define RTL8373_GLB_MBISD_CFG_BIST_DIAG_MODE_MASK                                                           (0x7 << RTL8373_GLB_MBISD_CFG_BIST_DIAG_MODE_OFFSET)

#define RTL8373_INGR_BIST_CTRL0_ADDR                                                                          (0x7520)
  #define RTL8373_INGR_BIST_CTRL0_CFG_CBUF_BIST_MODE_OFFSET                                                   (6)
  #define RTL8373_INGR_BIST_CTRL0_CFG_CBUF_BIST_MODE_MASK                                                     (0x1 << RTL8373_INGR_BIST_CTRL0_CFG_CBUF_BIST_MODE_OFFSET)
  #define RTL8373_INGR_BIST_CTRL0_CFG_PKB_BIST_MODE_2_0_OFFSET                                                (3)
  #define RTL8373_INGR_BIST_CTRL0_CFG_PKB_BIST_MODE_2_0_MASK                                                  (0x7 << RTL8373_INGR_BIST_CTRL0_CFG_PKB_BIST_MODE_2_0_OFFSET)
  #define RTL8373_INGR_BIST_CTRL0_CFG_RSC_FIFO_BIST_MODE_OFFSET                                               (2)
  #define RTL8373_INGR_BIST_CTRL0_CFG_RSC_FIFO_BIST_MODE_MASK                                                 (0x1 << RTL8373_INGR_BIST_CTRL0_CFG_RSC_FIFO_BIST_MODE_OFFSET)
  #define RTL8373_INGR_BIST_CTRL0_CFG_DROP_FIFO_BIST_MODE_OFFSET                                              (1)
  #define RTL8373_INGR_BIST_CTRL0_CFG_DROP_FIFO_BIST_MODE_MASK                                                (0x1 << RTL8373_INGR_BIST_CTRL0_CFG_DROP_FIFO_BIST_MODE_OFFSET)
  #define RTL8373_INGR_BIST_CTRL0_CFG_LL_BIST_MODE_OFFSET                                                     (0)
  #define RTL8373_INGR_BIST_CTRL0_CFG_LL_BIST_MODE_MASK                                                       (0x1 << RTL8373_INGR_BIST_CTRL0_CFG_LL_BIST_MODE_OFFSET)

#define RTL8373_INGR_BIST_CTRL1_ADDR                                                                          (0x7524)
  #define RTL8373_INGR_BIST_CTRL1_CFG_CBUF_DRF_BIST_MODE_OFFSET                                               (6)
  #define RTL8373_INGR_BIST_CTRL1_CFG_CBUF_DRF_BIST_MODE_MASK                                                 (0x1 << RTL8373_INGR_BIST_CTRL1_CFG_CBUF_DRF_BIST_MODE_OFFSET)
  #define RTL8373_INGR_BIST_CTRL1_CFG_PKB_DRF_BIST_MODE_2_0_OFFSET                                            (3)
  #define RTL8373_INGR_BIST_CTRL1_CFG_PKB_DRF_BIST_MODE_2_0_MASK                                              (0x7 << RTL8373_INGR_BIST_CTRL1_CFG_PKB_DRF_BIST_MODE_2_0_OFFSET)
  #define RTL8373_INGR_BIST_CTRL1_CFG_RSC_FIFO_DRF_BIST_MODE_OFFSET                                           (2)
  #define RTL8373_INGR_BIST_CTRL1_CFG_RSC_FIFO_DRF_BIST_MODE_MASK                                             (0x1 << RTL8373_INGR_BIST_CTRL1_CFG_RSC_FIFO_DRF_BIST_MODE_OFFSET)
  #define RTL8373_INGR_BIST_CTRL1_CFG_DROP_FIFO_DRF_BIST_MODE_OFFSET                                          (1)
  #define RTL8373_INGR_BIST_CTRL1_CFG_DROP_FIFO_DRF_BIST_MODE_MASK                                            (0x1 << RTL8373_INGR_BIST_CTRL1_CFG_DROP_FIFO_DRF_BIST_MODE_OFFSET)
  #define RTL8373_INGR_BIST_CTRL1_CFG_LL_DRF_BIST_MODE_OFFSET                                                 (0)
  #define RTL8373_INGR_BIST_CTRL1_CFG_LL_DRF_BIST_MODE_MASK                                                   (0x1 << RTL8373_INGR_BIST_CTRL1_CFG_LL_DRF_BIST_MODE_OFFSET)

#define RTL8373_INGR_BIST_CTRL2_ADDR                                                                          (0x7528)
  #define RTL8373_INGR_BIST_CTRL2_CFG_CBUF_DRF_TEST_RESUME_OFFSET                                             (6)
  #define RTL8373_INGR_BIST_CTRL2_CFG_CBUF_DRF_TEST_RESUME_MASK                                               (0x1 << RTL8373_INGR_BIST_CTRL2_CFG_CBUF_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_INGR_BIST_CTRL2_CFG_PKB_DRF_BIST_TEST_RESUME_2_0_OFFSET                                     (3)
  #define RTL8373_INGR_BIST_CTRL2_CFG_PKB_DRF_BIST_TEST_RESUME_2_0_MASK                                       (0x7 << RTL8373_INGR_BIST_CTRL2_CFG_PKB_DRF_BIST_TEST_RESUME_2_0_OFFSET)
  #define RTL8373_INGR_BIST_CTRL2_CFG_RSC_FIFO_DRF_TEST_RESUME_OFFSET                                         (2)
  #define RTL8373_INGR_BIST_CTRL2_CFG_RSC_FIFO_DRF_TEST_RESUME_MASK                                           (0x1 << RTL8373_INGR_BIST_CTRL2_CFG_RSC_FIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_INGR_BIST_CTRL2_CFG_DROP_FIFO_DRF_TEST_RESUME_OFFSET                                        (1)
  #define RTL8373_INGR_BIST_CTRL2_CFG_DROP_FIFO_DRF_TEST_RESUME_MASK                                          (0x1 << RTL8373_INGR_BIST_CTRL2_CFG_DROP_FIFO_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_INGR_BIST_CTRL2_CFG_LL_DRF_TEST_RESUME_OFFSET                                               (0)
  #define RTL8373_INGR_BIST_CTRL2_CFG_LL_DRF_TEST_RESUME_MASK                                                 (0x1 << RTL8373_INGR_BIST_CTRL2_CFG_LL_DRF_TEST_RESUME_OFFSET)

#define RTL8373_INGR_BIST_CTRL3_ADDR                                                                          (0x752C)
  #define RTL8373_INGR_BIST_CTRL3_CFG_CBUF_DRF_BIST_DYN_RD_EN_OFFSET                                          (6)
  #define RTL8373_INGR_BIST_CTRL3_CFG_CBUF_DRF_BIST_DYN_RD_EN_MASK                                            (0x1 << RTL8373_INGR_BIST_CTRL3_CFG_CBUF_DRF_BIST_DYN_RD_EN_OFFSET)
  #define RTL8373_INGR_BIST_CTRL3_CFG_PKB_DRF_BIST_DYN_RD_EN_2_0_OFFSET                                       (3)
  #define RTL8373_INGR_BIST_CTRL3_CFG_PKB_DRF_BIST_DYN_RD_EN_2_0_MASK                                         (0x7 << RTL8373_INGR_BIST_CTRL3_CFG_PKB_DRF_BIST_DYN_RD_EN_2_0_OFFSET)
  #define RTL8373_INGR_BIST_CTRL3_CFG_RSC_FIFO_DRF_BIST_DYN_RD_EN_OFFSET                                      (2)
  #define RTL8373_INGR_BIST_CTRL3_CFG_RSC_FIFO_DRF_BIST_DYN_RD_EN_MASK                                        (0x1 << RTL8373_INGR_BIST_CTRL3_CFG_RSC_FIFO_DRF_BIST_DYN_RD_EN_OFFSET)
  #define RTL8373_INGR_BIST_CTRL3_CFG_DROP_FIFO_DRF_BIST_DYN_RD_EN_OFFSET                                     (1)
  #define RTL8373_INGR_BIST_CTRL3_CFG_DROP_FIFO_DRF_BIST_DYN_RD_EN_MASK                                       (0x1 << RTL8373_INGR_BIST_CTRL3_CFG_DROP_FIFO_DRF_BIST_DYN_RD_EN_OFFSET)
  #define RTL8373_INGR_BIST_CTRL3_CFG_LL_DRF_BIST_DYN_RD_EN_OFFSET                                            (0)
  #define RTL8373_INGR_BIST_CTRL3_CFG_LL_DRF_BIST_DYN_RD_EN_MASK                                              (0x1 << RTL8373_INGR_BIST_CTRL3_CFG_LL_DRF_BIST_DYN_RD_EN_OFFSET)

#define RTL8373_INGR_BIST_CTRL4_ADDR                                                                          (0x7530)
  #define RTL8373_INGR_BIST_CTRL4_CFG_CBUF_BIST_LOOP_MODE_OFFSET                                              (6)
  #define RTL8373_INGR_BIST_CTRL4_CFG_CBUF_BIST_LOOP_MODE_MASK                                                (0x1 << RTL8373_INGR_BIST_CTRL4_CFG_CBUF_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_INGR_BIST_CTRL4_CFG_PKB_BIST_LOOP_MODE_2_0_OFFSET                                           (3)
  #define RTL8373_INGR_BIST_CTRL4_CFG_PKB_BIST_LOOP_MODE_2_0_MASK                                             (0x7 << RTL8373_INGR_BIST_CTRL4_CFG_PKB_BIST_LOOP_MODE_2_0_OFFSET)
  #define RTL8373_INGR_BIST_CTRL4_CFG_RSC_FIFO_BIST_LOOP_MODE_OFFSET                                          (2)
  #define RTL8373_INGR_BIST_CTRL4_CFG_RSC_FIFO_BIST_LOOP_MODE_MASK                                            (0x1 << RTL8373_INGR_BIST_CTRL4_CFG_RSC_FIFO_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_INGR_BIST_CTRL4_CFG_DROP_FIFO_BIST_LOOP_MODE_OFFSET                                         (1)
  #define RTL8373_INGR_BIST_CTRL4_CFG_DROP_FIFO_BIST_LOOP_MODE_MASK                                           (0x1 << RTL8373_INGR_BIST_CTRL4_CFG_DROP_FIFO_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_INGR_BIST_CTRL4_CFG_LL_BIST_LOOP_MODE_OFFSET                                                (0)
  #define RTL8373_INGR_BIST_CTRL4_CFG_LL_BIST_LOOP_MODE_MASK                                                  (0x1 << RTL8373_INGR_BIST_CTRL4_CFG_LL_BIST_LOOP_MODE_OFFSET)

#define RTL8373_INGR_BIST_CTRL5_ADDR                                                                          (0x7534)
  #define RTL8373_INGR_BIST_CTRL5_CFG_CBUF_BIST_GRP_EN_OFFSET                                                 (18)
  #define RTL8373_INGR_BIST_CTRL5_CFG_CBUF_BIST_GRP_EN_MASK                                                   (0x3FF << RTL8373_INGR_BIST_CTRL5_CFG_CBUF_BIST_GRP_EN_OFFSET)
  #define RTL8373_INGR_BIST_CTRL5_CFG_PKB_BIST_GRP_EN_2_0_OFFSET                                              (0)
  #define RTL8373_INGR_BIST_CTRL5_CFG_PKB_BIST_GRP_EN_2_0_MASK                                                (0x3FFFF << RTL8373_INGR_BIST_CTRL5_CFG_PKB_BIST_GRP_EN_2_0_OFFSET)

#define RTL8373_INGR_BIST_CTRL6_ADDR                                                                          (0x7538)
  #define RTL8373_INGR_BIST_CTRL6_CFG_CBUF_BIST_RSTB_OFFSET                                                   (6)
  #define RTL8373_INGR_BIST_CTRL6_CFG_CBUF_BIST_RSTB_MASK                                                     (0x1 << RTL8373_INGR_BIST_CTRL6_CFG_CBUF_BIST_RSTB_OFFSET)
  #define RTL8373_INGR_BIST_CTRL6_CFG_PKB_BIST_RSTB_2_0_OFFSET                                                (3)
  #define RTL8373_INGR_BIST_CTRL6_CFG_PKB_BIST_RSTB_2_0_MASK                                                  (0x7 << RTL8373_INGR_BIST_CTRL6_CFG_PKB_BIST_RSTB_2_0_OFFSET)
  #define RTL8373_INGR_BIST_CTRL6_CFG_RSC_FIFO_BIST_RSTB_OFFSET                                               (2)
  #define RTL8373_INGR_BIST_CTRL6_CFG_RSC_FIFO_BIST_RSTB_MASK                                                 (0x1 << RTL8373_INGR_BIST_CTRL6_CFG_RSC_FIFO_BIST_RSTB_OFFSET)
  #define RTL8373_INGR_BIST_CTRL6_CFG_DROP_FIFO_BIST_RSTB_OFFSET                                              (1)
  #define RTL8373_INGR_BIST_CTRL6_CFG_DROP_FIFO_BIST_RSTB_MASK                                                (0x1 << RTL8373_INGR_BIST_CTRL6_CFG_DROP_FIFO_BIST_RSTB_OFFSET)
  #define RTL8373_INGR_BIST_CTRL6_CFG_LL_BIST_RSTB_OFFSET                                                     (0)
  #define RTL8373_INGR_BIST_CTRL6_CFG_LL_BIST_RSTB_MASK                                                       (0x1 << RTL8373_INGR_BIST_CTRL6_CFG_LL_BIST_RSTB_OFFSET)

#define RTL8373_INGR_BIST_RSLT0_ADDR                                                                          (0x753C)
  #define RTL8373_INGR_BIST_RSLT0_CBUF_DRF_START_PAUSE_OFFSET                                                 (6)
  #define RTL8373_INGR_BIST_RSLT0_CBUF_DRF_START_PAUSE_MASK                                                   (0x1 << RTL8373_INGR_BIST_RSLT0_CBUF_DRF_START_PAUSE_OFFSET)
  #define RTL8373_INGR_BIST_RSLT0_PKB_DRF_START_PAUSE_2_0_OFFSET                                              (3)
  #define RTL8373_INGR_BIST_RSLT0_PKB_DRF_START_PAUSE_2_0_MASK                                                (0x7 << RTL8373_INGR_BIST_RSLT0_PKB_DRF_START_PAUSE_2_0_OFFSET)
  #define RTL8373_INGR_BIST_RSLT0_RSC_FIFO_DRF_START_PAUSE_OFFSET                                             (2)
  #define RTL8373_INGR_BIST_RSLT0_RSC_FIFO_DRF_START_PAUSE_MASK                                               (0x1 << RTL8373_INGR_BIST_RSLT0_RSC_FIFO_DRF_START_PAUSE_OFFSET)
  #define RTL8373_INGR_BIST_RSLT0_DROP_FIFO_DRF_START_PAUSE_OFFSET                                            (1)
  #define RTL8373_INGR_BIST_RSLT0_DROP_FIFO_DRF_START_PAUSE_MASK                                              (0x1 << RTL8373_INGR_BIST_RSLT0_DROP_FIFO_DRF_START_PAUSE_OFFSET)
  #define RTL8373_INGR_BIST_RSLT0_LL_DRF_START_PAUSE_OFFSET                                                   (0)
  #define RTL8373_INGR_BIST_RSLT0_LL_DRF_START_PAUSE_MASK                                                     (0x1 << RTL8373_INGR_BIST_RSLT0_LL_DRF_START_PAUSE_OFFSET)

#define RTL8373_INGR_BIST_RSLT1_ADDR                                                                          (0x7540)
  #define RTL8373_INGR_BIST_RSLT1_CBUF_BIST_DONE_OFFSET                                                       (6)
  #define RTL8373_INGR_BIST_RSLT1_CBUF_BIST_DONE_MASK                                                         (0x1 << RTL8373_INGR_BIST_RSLT1_CBUF_BIST_DONE_OFFSET)
  #define RTL8373_INGR_BIST_RSLT1_PKB_BIST_DONE_2_0_OFFSET                                                    (3)
  #define RTL8373_INGR_BIST_RSLT1_PKB_BIST_DONE_2_0_MASK                                                      (0x7 << RTL8373_INGR_BIST_RSLT1_PKB_BIST_DONE_2_0_OFFSET)
  #define RTL8373_INGR_BIST_RSLT1_RSC_FIFO_BIST_DONE_OFFSET                                                   (2)
  #define RTL8373_INGR_BIST_RSLT1_RSC_FIFO_BIST_DONE_MASK                                                     (0x1 << RTL8373_INGR_BIST_RSLT1_RSC_FIFO_BIST_DONE_OFFSET)
  #define RTL8373_INGR_BIST_RSLT1_DROP_FIFO_BIST_DONE_OFFSET                                                  (1)
  #define RTL8373_INGR_BIST_RSLT1_DROP_FIFO_BIST_DONE_MASK                                                    (0x1 << RTL8373_INGR_BIST_RSLT1_DROP_FIFO_BIST_DONE_OFFSET)
  #define RTL8373_INGR_BIST_RSLT1_LL_BIST_DONE_OFFSET                                                         (0)
  #define RTL8373_INGR_BIST_RSLT1_LL_BIST_DONE_MASK                                                           (0x1 << RTL8373_INGR_BIST_RSLT1_LL_BIST_DONE_OFFSET)

#define RTL8373_INGR_BIST_RSLT2_ADDR                                                                          (0x7544)
  #define RTL8373_INGR_BIST_RSLT2_CBUF_DRF_BIST_DONE_OFFSET                                                   (6)
  #define RTL8373_INGR_BIST_RSLT2_CBUF_DRF_BIST_DONE_MASK                                                     (0x1 << RTL8373_INGR_BIST_RSLT2_CBUF_DRF_BIST_DONE_OFFSET)
  #define RTL8373_INGR_BIST_RSLT2_PKB_DRF_BIST_DONE_2_0_OFFSET                                                (3)
  #define RTL8373_INGR_BIST_RSLT2_PKB_DRF_BIST_DONE_2_0_MASK                                                  (0x7 << RTL8373_INGR_BIST_RSLT2_PKB_DRF_BIST_DONE_2_0_OFFSET)
  #define RTL8373_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_DONE_OFFSET                                               (2)
  #define RTL8373_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_DONE_MASK                                                 (0x1 << RTL8373_INGR_BIST_RSLT2_RSC_FIFO_DRF_BIST_DONE_OFFSET)
  #define RTL8373_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_DONE_OFFSET                                              (1)
  #define RTL8373_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_DONE_MASK                                                (0x1 << RTL8373_INGR_BIST_RSLT2_DROP_FIFO_DRF_BIST_DONE_OFFSET)
  #define RTL8373_INGR_BIST_RSLT2_LL_DRF_BIST_DONE_OFFSET                                                     (0)
  #define RTL8373_INGR_BIST_RSLT2_LL_DRF_BIST_DONE_MASK                                                       (0x1 << RTL8373_INGR_BIST_RSLT2_LL_DRF_BIST_DONE_OFFSET)

#define RTL8373_INGR_BIST_RSLT3_ADDR                                                                          (0x7548)
  #define RTL8373_INGR_BIST_RSLT3_CBUF_BIST_FAIL_OFFSET                                                       (22)
  #define RTL8373_INGR_BIST_RSLT3_CBUF_BIST_FAIL_MASK                                                         (0x3FF << RTL8373_INGR_BIST_RSLT3_CBUF_BIST_FAIL_OFFSET)
  #define RTL8373_INGR_BIST_RSLT3_PKB_BIST_FAIL_2_0_OFFSET                                                    (4)
  #define RTL8373_INGR_BIST_RSLT3_PKB_BIST_FAIL_2_0_MASK                                                      (0x3FFFF << RTL8373_INGR_BIST_RSLT3_PKB_BIST_FAIL_2_0_OFFSET)
  #define RTL8373_INGR_BIST_RSLT3_RSC_FIFO_BIST_FAIL_OFFSET                                                   (2)
  #define RTL8373_INGR_BIST_RSLT3_RSC_FIFO_BIST_FAIL_MASK                                                     (0x3 << RTL8373_INGR_BIST_RSLT3_RSC_FIFO_BIST_FAIL_OFFSET)
  #define RTL8373_INGR_BIST_RSLT3_DROP_FIFO_BIST_FAIL_OFFSET                                                  (1)
  #define RTL8373_INGR_BIST_RSLT3_DROP_FIFO_BIST_FAIL_MASK                                                    (0x1 << RTL8373_INGR_BIST_RSLT3_DROP_FIFO_BIST_FAIL_OFFSET)
  #define RTL8373_INGR_BIST_RSLT3_LL_BIST_FAIL_OFFSET                                                         (0)
  #define RTL8373_INGR_BIST_RSLT3_LL_BIST_FAIL_MASK                                                           (0x1 << RTL8373_INGR_BIST_RSLT3_LL_BIST_FAIL_OFFSET)

#define RTL8373_INGR_BIST_RSLT4_ADDR                                                                          (0x754C)
  #define RTL8373_INGR_BIST_RSLT4_CBUF_DRF_BIST_FAIL_OFFSET                                                   (22)
  #define RTL8373_INGR_BIST_RSLT4_CBUF_DRF_BIST_FAIL_MASK                                                     (0x3FF << RTL8373_INGR_BIST_RSLT4_CBUF_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_INGR_BIST_RSLT4_PKB_DRF_BIST_FAIL_2_0_OFFSET                                                (4)
  #define RTL8373_INGR_BIST_RSLT4_PKB_DRF_BIST_FAIL_2_0_MASK                                                  (0x3FFFF << RTL8373_INGR_BIST_RSLT4_PKB_DRF_BIST_FAIL_2_0_OFFSET)
  #define RTL8373_INGR_BIST_RSLT4_RSC_FIFO_DRF_BIST_FAIL_OFFSET                                               (2)
  #define RTL8373_INGR_BIST_RSLT4_RSC_FIFO_DRF_BIST_FAIL_MASK                                                 (0x3 << RTL8373_INGR_BIST_RSLT4_RSC_FIFO_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_INGR_BIST_RSLT4_DROP_FIFO_DRF_BIST_FAIL_OFFSET                                              (1)
  #define RTL8373_INGR_BIST_RSLT4_DROP_FIFO_DRF_BIST_FAIL_MASK                                                (0x1 << RTL8373_INGR_BIST_RSLT4_DROP_FIFO_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_INGR_BIST_RSLT4_LL_DRF_BIST_FAIL_OFFSET                                                     (0)
  #define RTL8373_INGR_BIST_RSLT4_LL_DRF_BIST_FAIL_MASK                                                       (0x1 << RTL8373_INGR_BIST_RSLT4_LL_DRF_BIST_FAIL_OFFSET)

#define RTL8373_INGR_SRAM_CTRL_0_ADDR                                                                         (0x7550)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_CBUF_SRAM_RME_OFFSET                                                   (27)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_CBUF_SRAM_RME_MASK                                                     (0x1 << RTL8373_INGR_SRAM_CTRL_0_CFG_CBUF_SRAM_RME_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_CBUF_SRAM_RM_OFFSET                                                    (23)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_CBUF_SRAM_RM_MASK                                                      (0xF << RTL8373_INGR_SRAM_CTRL_0_CFG_CBUF_SRAM_RM_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_CUBF_SRAM_LS_OFFSET                                                    (22)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_CUBF_SRAM_LS_MASK                                                      (0x1 << RTL8373_INGR_SRAM_CTRL_0_CFG_CUBF_SRAM_LS_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_CBUF_BIST_TEST1_OFFSET                                                 (21)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_CBUF_BIST_TEST1_MASK                                                   (0x1 << RTL8373_INGR_SRAM_CTRL_0_CFG_CBUF_BIST_TEST1_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_SRAM_RME_2_0_OFFSET                                                (18)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_SRAM_RME_2_0_MASK                                                  (0x7 << RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_SRAM_RME_2_0_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_SRAM_RM_2_0_OFFSET                                                 (6)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_SRAM_RM_2_0_MASK                                                   (0xFFF << RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_SRAM_RM_2_0_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_SRAM_LS_2_0_OFFSET                                                 (3)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_SRAM_LS_2_0_MASK                                                   (0x7 << RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_SRAM_LS_2_0_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_BIST_TEST1_2_0_OFFSET                                              (0)
  #define RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_BIST_TEST1_2_0_MASK                                                (0x7 << RTL8373_INGR_SRAM_CTRL_0_CFG_PKB_BIST_TEST1_2_0_OFFSET)

#define RTL8373_INGR_SRAM_CTRL_1_ADDR                                                                         (0x7554)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_SRAM_RME_OFFSET                                               (20)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_SRAM_RME_MASK                                                 (0x1 << RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_SRAM_RME_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_SRAM_RM_OFFSET                                                (16)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_SRAM_RM_MASK                                                  (0xF << RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_SRAM_RM_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_SRAM_LS_OFFSET                                                (15)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_SRAM_LS_MASK                                                  (0x1 << RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_SRAM_LS_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_BIST_TEST1_OFFSET                                             (14)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_BIST_TEST1_MASK                                               (0x1 << RTL8373_INGR_SRAM_CTRL_1_CFG_RSC_FIFO_BIST_TEST1_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_SRAM_RME_OFFSET                                              (13)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_SRAM_RME_MASK                                                (0x1 << RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_SRAM_RME_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_SRAM_RM_OFFSET                                               (9)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_SRAM_RM_MASK                                                 (0xF << RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_SRAM_RM_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_SRAM_LS_OFFSET                                               (8)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_SRAM_LS_MASK                                                 (0x1 << RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_SRAM_LS_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_BIST_TEST1_OFFSET                                            (7)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_BIST_TEST1_MASK                                              (0x1 << RTL8373_INGR_SRAM_CTRL_1_CFG_DROP_FIFO_BIST_TEST1_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_LL_SRAM_RME_OFFSET                                                     (6)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_LL_SRAM_RME_MASK                                                       (0x1 << RTL8373_INGR_SRAM_CTRL_1_CFG_LL_SRAM_RME_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_LL_SRAM_RM_OFFSET                                                      (2)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_LL_SRAM_RM_MASK                                                        (0xF << RTL8373_INGR_SRAM_CTRL_1_CFG_LL_SRAM_RM_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_LL_SRAM_LS_OFFSET                                                      (1)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_LL_SRAM_LS_MASK                                                        (0x1 << RTL8373_INGR_SRAM_CTRL_1_CFG_LL_SRAM_LS_OFFSET)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_LL_BIST_TEST1_OFFSET                                                   (0)
  #define RTL8373_INGR_SRAM_CTRL_1_CFG_LL_BIST_TEST1_MASK                                                     (0x1 << RTL8373_INGR_SRAM_CTRL_1_CFG_LL_BIST_TEST1_OFFSET)

#define RTL8373_INGR_BISR_CTRL_ADDR                                                                           (0x7558)
  #define RTL8373_INGR_BISR_CTRL_PKB_SECOND_RUN_EN_OFFSET                                                     (1)
  #define RTL8373_INGR_BISR_CTRL_PKB_SECOND_RUN_EN_MASK                                                       (0x1 << RTL8373_INGR_BISR_CTRL_PKB_SECOND_RUN_EN_OFFSET)
  #define RTL8373_INGR_BISR_CTRL_PKB_HOLD_REMAP_OFFSET                                                        (0)
  #define RTL8373_INGR_BISR_CTRL_PKB_HOLD_REMAP_MASK                                                          (0x1 << RTL8373_INGR_BISR_CTRL_PKB_HOLD_REMAP_OFFSET)

#define RTL8373_INGR_BISR_RSLT0_ADDR                                                                          (0x755C)
  #define RTL8373_INGR_BISR_RSLT0_BYPASS_PG_VLD_2_0_OFFSET                                                    (24)
  #define RTL8373_INGR_BISR_RSLT0_BYPASS_PG_VLD_2_0_MASK                                                      (0x7 << RTL8373_INGR_BISR_RSLT0_BYPASS_PG_VLD_2_0_OFFSET)
  #define RTL8373_INGR_BISR_RSLT0_BYPASS_PG_AD1_11_0_OFFSET                                                   (12)
  #define RTL8373_INGR_BISR_RSLT0_BYPASS_PG_AD1_11_0_MASK                                                     (0xFFF << RTL8373_INGR_BISR_RSLT0_BYPASS_PG_AD1_11_0_OFFSET)
  #define RTL8373_INGR_BISR_RSLT0_BYPASS_PG_AD0_11_0_OFFSET                                                   (0)
  #define RTL8373_INGR_BISR_RSLT0_BYPASS_PG_AD0_11_0_MASK                                                     (0xFFF << RTL8373_INGR_BISR_RSLT0_BYPASS_PG_AD0_11_0_OFFSET)

#define RTL8373_INGR_BISR_RSLT1_ADDR                                                                          (0x7560)
  #define RTL8373_INGR_BISR_RSLT1_BYPASS_PG_AD2_11_0_OFFSET                                                   (4)
  #define RTL8373_INGR_BISR_RSLT1_BYPASS_PG_AD2_11_0_MASK                                                     (0xFFF << RTL8373_INGR_BISR_RSLT1_BYPASS_PG_AD2_11_0_OFFSET)
  #define RTL8373_INGR_BISR_RSLT1_PKB_BISR_FAIL_OFFSET                                                        (3)
  #define RTL8373_INGR_BISR_RSLT1_PKB_BISR_FAIL_MASK                                                          (0x1 << RTL8373_INGR_BISR_RSLT1_PKB_BISR_FAIL_OFFSET)
  #define RTL8373_INGR_BISR_RSLT1_PKB_BISR_DONE_OFFSET                                                        (2)
  #define RTL8373_INGR_BISR_RSLT1_PKB_BISR_DONE_MASK                                                          (0x1 << RTL8373_INGR_BISR_RSLT1_PKB_BISR_DONE_OFFSET)
  #define RTL8373_INGR_BISR_RSLT1_PKB_DRF_BISR_FAIL_OFFSET                                                    (1)
  #define RTL8373_INGR_BISR_RSLT1_PKB_DRF_BISR_FAIL_MASK                                                      (0x1 << RTL8373_INGR_BISR_RSLT1_PKB_DRF_BISR_FAIL_OFFSET)
  #define RTL8373_INGR_BISR_RSLT1_PKB_DRF_BISR_DONE_OFFSET                                                    (0)
  #define RTL8373_INGR_BISR_RSLT1_PKB_DRF_BISR_DONE_MASK                                                      (0x1 << RTL8373_INGR_BISR_RSLT1_PKB_DRF_BISR_DONE_OFFSET)

#define RTL8373_INGR_BISR_RSLT2_ADDR                                                                          (0x7564)
  #define RTL8373_INGR_BISR_RSLT2_CFG_BYPASS_PG_AD2_11_0_OFFSET                                               (1)
  #define RTL8373_INGR_BISR_RSLT2_CFG_BYPASS_PG_AD2_11_0_MASK                                                 (0xFFF << RTL8373_INGR_BISR_RSLT2_CFG_BYPASS_PG_AD2_11_0_OFFSET)
  #define RTL8373_INGR_BISR_RSLT2_CFG_FAIL_AD_EN_OFFSET                                                       (0)
  #define RTL8373_INGR_BISR_RSLT2_CFG_FAIL_AD_EN_MASK                                                         (0x1 << RTL8373_INGR_BISR_RSLT2_CFG_FAIL_AD_EN_OFFSET)

#define RTL8373_INGR_BISR_RSLT3_ADDR                                                                          (0x7568)
  #define RTL8373_INGR_BISR_RSLT3_CFG_BYPASS_PG_VLD_2_0_OFFSET                                                (24)
  #define RTL8373_INGR_BISR_RSLT3_CFG_BYPASS_PG_VLD_2_0_MASK                                                  (0x7 << RTL8373_INGR_BISR_RSLT3_CFG_BYPASS_PG_VLD_2_0_OFFSET)
  #define RTL8373_INGR_BISR_RSLT3_CFG_BYPASS_PG_AD1_11_0_OFFSET                                               (12)
  #define RTL8373_INGR_BISR_RSLT3_CFG_BYPASS_PG_AD1_11_0_MASK                                                 (0xFFF << RTL8373_INGR_BISR_RSLT3_CFG_BYPASS_PG_AD1_11_0_OFFSET)
  #define RTL8373_INGR_BISR_RSLT3_CFG_BYPASS_PG_AD0_11_0_OFFSET                                               (0)
  #define RTL8373_INGR_BISR_RSLT3_CFG_BYPASS_PG_AD0_11_0_MASK                                                 (0xFFF << RTL8373_INGR_BISR_RSLT3_CFG_BYPASS_PG_AD0_11_0_OFFSET)

#define RTL8373_EGR_BIST_CTRL0_ADDR                                                                           (0x4410)
  #define RTL8373_EGR_BIST_CTRL0_BHSA_TEST_RESUME_OFFSET                                                      (19)
  #define RTL8373_EGR_BIST_CTRL0_BHSA_TEST_RESUME_MASK                                                        (0x1 << RTL8373_EGR_BIST_CTRL0_BHSA_TEST_RESUME_OFFSET)
  #define RTL8373_EGR_BIST_CTRL0_DPC_DRF_TEST_RESUME_OFFSET                                                   (18)
  #define RTL8373_EGR_BIST_CTRL0_DPC_DRF_TEST_RESUME_MASK                                                     (0x1 << RTL8373_EGR_BIST_CTRL0_DPC_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_EGR_BIST_CTRL0_TXQ_DRF_TEST_RESUME_1_0_OFFSET                                               (16)
  #define RTL8373_EGR_BIST_CTRL0_TXQ_DRF_TEST_RESUME_1_0_MASK                                                 (0x3 << RTL8373_EGR_BIST_CTRL0_TXQ_DRF_TEST_RESUME_1_0_OFFSET)
  #define RTL8373_EGR_BIST_CTRL0_BHSA_BIST_RSTB_OFFSET                                                        (2)
  #define RTL8373_EGR_BIST_CTRL0_BHSA_BIST_RSTB_MASK                                                          (0x1 << RTL8373_EGR_BIST_CTRL0_BHSA_BIST_RSTB_OFFSET)
  #define RTL8373_EGR_BIST_CTRL0_DPC_BIST_RSTB_OFFSET                                                         (1)
  #define RTL8373_EGR_BIST_CTRL0_DPC_BIST_RSTB_MASK                                                           (0x1 << RTL8373_EGR_BIST_CTRL0_DPC_BIST_RSTB_OFFSET)
  #define RTL8373_EGR_BIST_CTRL0_TXQ_BIST_RSTB_OFFSET                                                         (0)
  #define RTL8373_EGR_BIST_CTRL0_TXQ_BIST_RSTB_MASK                                                           (0x1 << RTL8373_EGR_BIST_CTRL0_TXQ_BIST_RSTB_OFFSET)

#define RTL8373_EGR_BIST_CTRL1_ADDR                                                                           (0x4414)
  #define RTL8373_EGR_BIST_CTRL1_BHSA_DRF_BIST_MODE_OFFSET                                                    (19)
  #define RTL8373_EGR_BIST_CTRL1_BHSA_DRF_BIST_MODE_MASK                                                      (0x1 << RTL8373_EGR_BIST_CTRL1_BHSA_DRF_BIST_MODE_OFFSET)
  #define RTL8373_EGR_BIST_CTRL1_DPC_DRF_BIST_MODE_OFFSET                                                     (18)
  #define RTL8373_EGR_BIST_CTRL1_DPC_DRF_BIST_MODE_MASK                                                       (0x1 << RTL8373_EGR_BIST_CTRL1_DPC_DRF_BIST_MODE_OFFSET)
  #define RTL8373_EGR_BIST_CTRL1_TXQ_DRF_BIST_MODE_1_0_OFFSET                                                 (16)
  #define RTL8373_EGR_BIST_CTRL1_TXQ_DRF_BIST_MODE_1_0_MASK                                                   (0x3 << RTL8373_EGR_BIST_CTRL1_TXQ_DRF_BIST_MODE_1_0_OFFSET)
  #define RTL8373_EGR_BIST_CTRL1_BHSA_BIST_MODE_OFFSET                                                        (3)
  #define RTL8373_EGR_BIST_CTRL1_BHSA_BIST_MODE_MASK                                                          (0x1 << RTL8373_EGR_BIST_CTRL1_BHSA_BIST_MODE_OFFSET)
  #define RTL8373_EGR_BIST_CTRL1_DPC_BIST_MODE_OFFSET                                                         (2)
  #define RTL8373_EGR_BIST_CTRL1_DPC_BIST_MODE_MASK                                                           (0x1 << RTL8373_EGR_BIST_CTRL1_DPC_BIST_MODE_OFFSET)
  #define RTL8373_EGR_BIST_CTRL1_TXQ_BIST_MODE_1_0_OFFSET                                                     (0)
  #define RTL8373_EGR_BIST_CTRL1_TXQ_BIST_MODE_1_0_MASK                                                       (0x3 << RTL8373_EGR_BIST_CTRL1_TXQ_BIST_MODE_1_0_OFFSET)

#define RTL8373_EGR_BIST_CTRL2_ADDR                                                                           (0x4418)
  #define RTL8373_EGR_BIST_CTRL2_HSA_LS_OFFSET                                                                (19)
  #define RTL8373_EGR_BIST_CTRL2_HSA_LS_MASK                                                                  (0x1 << RTL8373_EGR_BIST_CTRL2_HSA_LS_OFFSET)
  #define RTL8373_EGR_BIST_CTRL2_DPC_LS_OFFSET                                                                (18)
  #define RTL8373_EGR_BIST_CTRL2_DPC_LS_MASK                                                                  (0x1 << RTL8373_EGR_BIST_CTRL2_DPC_LS_OFFSET)
  #define RTL8373_EGR_BIST_CTRL2_TXQ_LS_OFFSET                                                                (16)
  #define RTL8373_EGR_BIST_CTRL2_TXQ_LS_MASK                                                                  (0x3 << RTL8373_EGR_BIST_CTRL2_TXQ_LS_OFFSET)
  #define RTL8373_EGR_BIST_CTRL2_HSA_TEST1_OFFSET                                                             (3)
  #define RTL8373_EGR_BIST_CTRL2_HSA_TEST1_MASK                                                               (0x1 << RTL8373_EGR_BIST_CTRL2_HSA_TEST1_OFFSET)
  #define RTL8373_EGR_BIST_CTRL2_DPC_TEST1_OFFSET                                                             (2)
  #define RTL8373_EGR_BIST_CTRL2_DPC_TEST1_MASK                                                               (0x1 << RTL8373_EGR_BIST_CTRL2_DPC_TEST1_OFFSET)
  #define RTL8373_EGR_BIST_CTRL2_TXQ_TEST1_OFFSET                                                             (0)
  #define RTL8373_EGR_BIST_CTRL2_TXQ_TEST1_MASK                                                               (0x3 << RTL8373_EGR_BIST_CTRL2_TXQ_TEST1_OFFSET)

#define RTL8373_EGR_SRAM_CTRL3_ADDR                                                                           (0x441C)
  #define RTL8373_EGR_SRAM_CTRL3_BHSA_SRAM_RME_OFFSET                                                         (18)
  #define RTL8373_EGR_SRAM_CTRL3_BHSA_SRAM_RME_MASK                                                           (0x1 << RTL8373_EGR_SRAM_CTRL3_BHSA_SRAM_RME_OFFSET)
  #define RTL8373_EGR_SRAM_CTRL3_DPC_SRAM_RME_OFFSET                                                          (17)
  #define RTL8373_EGR_SRAM_CTRL3_DPC_SRAM_RME_MASK                                                            (0x1 << RTL8373_EGR_SRAM_CTRL3_DPC_SRAM_RME_OFFSET)
  #define RTL8373_EGR_SRAM_CTRL3_TXQ_SRAM_RME_OFFSET                                                          (16)
  #define RTL8373_EGR_SRAM_CTRL3_TXQ_SRAM_RME_MASK                                                            (0x1 << RTL8373_EGR_SRAM_CTRL3_TXQ_SRAM_RME_OFFSET)
  #define RTL8373_EGR_SRAM_CTRL3_BHSA_SRAM_RM_3_0_OFFSET                                                      (8)
  #define RTL8373_EGR_SRAM_CTRL3_BHSA_SRAM_RM_3_0_MASK                                                        (0xF << RTL8373_EGR_SRAM_CTRL3_BHSA_SRAM_RM_3_0_OFFSET)
  #define RTL8373_EGR_SRAM_CTRL3_DPC_SRAM_RM_3_0_OFFSET                                                       (4)
  #define RTL8373_EGR_SRAM_CTRL3_DPC_SRAM_RM_3_0_MASK                                                         (0xF << RTL8373_EGR_SRAM_CTRL3_DPC_SRAM_RM_3_0_OFFSET)
  #define RTL8373_EGR_SRAM_CTRL3_TXQ_SRAM_RM_3_0_OFFSET                                                       (0)
  #define RTL8373_EGR_SRAM_CTRL3_TXQ_SRAM_RM_3_0_MASK                                                         (0xF << RTL8373_EGR_SRAM_CTRL3_TXQ_SRAM_RM_3_0_OFFSET)

#define RTL8373_EGR_BIST_CTRL4_ADDR                                                                           (0x4420)
  #define RTL8373_EGR_BIST_CTRL4_HSA_BIST_LOOP_OFFSET                                                         (19)
  #define RTL8373_EGR_BIST_CTRL4_HSA_BIST_LOOP_MASK                                                           (0x1 << RTL8373_EGR_BIST_CTRL4_HSA_BIST_LOOP_OFFSET)
  #define RTL8373_EGR_BIST_CTRL4_DPC_BIST_LOOP_OFFSET                                                         (18)
  #define RTL8373_EGR_BIST_CTRL4_DPC_BIST_LOOP_MASK                                                           (0x1 << RTL8373_EGR_BIST_CTRL4_DPC_BIST_LOOP_OFFSET)
  #define RTL8373_EGR_BIST_CTRL4_TXQ_BIST_LOOP_1_0_OFFSET                                                     (16)
  #define RTL8373_EGR_BIST_CTRL4_TXQ_BIST_LOOP_1_0_MASK                                                       (0x3 << RTL8373_EGR_BIST_CTRL4_TXQ_BIST_LOOP_1_0_OFFSET)
  #define RTL8373_EGR_BIST_CTRL4_HSA_DYN_READ_OFFSET                                                          (3)
  #define RTL8373_EGR_BIST_CTRL4_HSA_DYN_READ_MASK                                                            (0x1 << RTL8373_EGR_BIST_CTRL4_HSA_DYN_READ_OFFSET)
  #define RTL8373_EGR_BIST_CTRL4_DPC_DYN_READ_OFFSET                                                          (2)
  #define RTL8373_EGR_BIST_CTRL4_DPC_DYN_READ_MASK                                                            (0x1 << RTL8373_EGR_BIST_CTRL4_DPC_DYN_READ_OFFSET)
  #define RTL8373_EGR_BIST_CTRL4_TXQ_DYN_READ_1_0_OFFSET                                                      (0)
  #define RTL8373_EGR_BIST_CTRL4_TXQ_DYN_READ_1_0_MASK                                                        (0x3 << RTL8373_EGR_BIST_CTRL4_TXQ_DYN_READ_1_0_OFFSET)

#define RTL8373_EGR_BIST_CTRL5_ADDR                                                                           (0x4424)
  #define RTL8373_EGR_BIST_CTRL5_HSA_BIST_GRP_EN_OFFSET                                                       (10)
  #define RTL8373_EGR_BIST_CTRL5_HSA_BIST_GRP_EN_MASK                                                         (0x3 << RTL8373_EGR_BIST_CTRL5_HSA_BIST_GRP_EN_OFFSET)
  #define RTL8373_EGR_BIST_CTRL5_TXQ_BIST_GRP_EN_OFFSET                                                       (0)
  #define RTL8373_EGR_BIST_CTRL5_TXQ_BIST_GRP_EN_MASK                                                         (0x3FF << RTL8373_EGR_BIST_CTRL5_TXQ_BIST_GRP_EN_OFFSET)

#define RTL8373_EGR_BIST_RSLT0_ADDR                                                                           (0x4428)
  #define RTL8373_EGR_BIST_RSLT0_BHSA_DRF_BIST_DONE_OFFSET                                                    (19)
  #define RTL8373_EGR_BIST_RSLT0_BHSA_DRF_BIST_DONE_MASK                                                      (0x1 << RTL8373_EGR_BIST_RSLT0_BHSA_DRF_BIST_DONE_OFFSET)
  #define RTL8373_EGR_BIST_RSLT0_DPC_DRF_BIST_DONE_OFFSET                                                     (18)
  #define RTL8373_EGR_BIST_RSLT0_DPC_DRF_BIST_DONE_MASK                                                       (0x1 << RTL8373_EGR_BIST_RSLT0_DPC_DRF_BIST_DONE_OFFSET)
  #define RTL8373_EGR_BIST_RSLT0_TXQ_DRF_BIST_DONE_1_0_OFFSET                                                 (16)
  #define RTL8373_EGR_BIST_RSLT0_TXQ_DRF_BIST_DONE_1_0_MASK                                                   (0x3 << RTL8373_EGR_BIST_RSLT0_TXQ_DRF_BIST_DONE_1_0_OFFSET)
  #define RTL8373_EGR_BIST_RSLT0_BHSA_BIST_DONE_OFFSET                                                        (3)
  #define RTL8373_EGR_BIST_RSLT0_BHSA_BIST_DONE_MASK                                                          (0x1 << RTL8373_EGR_BIST_RSLT0_BHSA_BIST_DONE_OFFSET)
  #define RTL8373_EGR_BIST_RSLT0_DPC_BIST_DONE_OFFSET                                                         (2)
  #define RTL8373_EGR_BIST_RSLT0_DPC_BIST_DONE_MASK                                                           (0x1 << RTL8373_EGR_BIST_RSLT0_DPC_BIST_DONE_OFFSET)
  #define RTL8373_EGR_BIST_RSLT0_TXQ_BIST_DONE_1_0_OFFSET                                                     (0)
  #define RTL8373_EGR_BIST_RSLT0_TXQ_BIST_DONE_1_0_MASK                                                       (0x3 << RTL8373_EGR_BIST_RSLT0_TXQ_BIST_DONE_1_0_OFFSET)

#define RTL8373_EGR_BIST_RSLT1_ADDR                                                                           (0x442C)
  #define RTL8373_EGR_BIST_RSLT1_BHSA_DRF_BIST_FAIL_OFFSET                                                    (27)
  #define RTL8373_EGR_BIST_RSLT1_BHSA_DRF_BIST_FAIL_MASK                                                      (0x3 << RTL8373_EGR_BIST_RSLT1_BHSA_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_EGR_BIST_RSLT1_DPC_DRF_BIST_FAIL_OFFSET                                                     (26)
  #define RTL8373_EGR_BIST_RSLT1_DPC_DRF_BIST_FAIL_MASK                                                       (0x1 << RTL8373_EGR_BIST_RSLT1_DPC_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_EGR_BIST_RSLT1_TXQ_DRF_BIST_FAIL_9_0_OFFSET                                                 (16)
  #define RTL8373_EGR_BIST_RSLT1_TXQ_DRF_BIST_FAIL_9_0_MASK                                                   (0x3FF << RTL8373_EGR_BIST_RSLT1_TXQ_DRF_BIST_FAIL_9_0_OFFSET)
  #define RTL8373_EGR_BIST_RSLT1_BHSA_BIST_FAIL_OFFSET                                                        (11)
  #define RTL8373_EGR_BIST_RSLT1_BHSA_BIST_FAIL_MASK                                                          (0x3 << RTL8373_EGR_BIST_RSLT1_BHSA_BIST_FAIL_OFFSET)
  #define RTL8373_EGR_BIST_RSLT1_DPC_BIST_FAIL_OFFSET                                                         (10)
  #define RTL8373_EGR_BIST_RSLT1_DPC_BIST_FAIL_MASK                                                           (0x1 << RTL8373_EGR_BIST_RSLT1_DPC_BIST_FAIL_OFFSET)
  #define RTL8373_EGR_BIST_RSLT1_TXQ_BIST_FAIL_9_0_OFFSET                                                     (0)
  #define RTL8373_EGR_BIST_RSLT1_TXQ_BIST_FAIL_9_0_MASK                                                       (0x3FF << RTL8373_EGR_BIST_RSLT1_TXQ_BIST_FAIL_9_0_OFFSET)

#define RTL8373_EGR_BIST_RSLT2_ADDR                                                                           (0x4430)
  #define RTL8373_EGR_BIST_RSLT2_BHSA_DRF_START_PAUSE_OFFSET                                                  (3)
  #define RTL8373_EGR_BIST_RSLT2_BHSA_DRF_START_PAUSE_MASK                                                    (0x1 << RTL8373_EGR_BIST_RSLT2_BHSA_DRF_START_PAUSE_OFFSET)
  #define RTL8373_EGR_BIST_RSLT2_DPC_DRF_START_PAUSE_OFFSET                                                   (2)
  #define RTL8373_EGR_BIST_RSLT2_DPC_DRF_START_PAUSE_MASK                                                     (0x1 << RTL8373_EGR_BIST_RSLT2_DPC_DRF_START_PAUSE_OFFSET)
  #define RTL8373_EGR_BIST_RSLT2_TXQ_DRF_START_PAUSE_1_0_OFFSET                                               (0)
  #define RTL8373_EGR_BIST_RSLT2_TXQ_DRF_START_PAUSE_1_0_MASK                                                 (0x3 << RTL8373_EGR_BIST_RSLT2_TXQ_DRF_START_PAUSE_1_0_OFFSET)

#define RTL8373_NIC_BIST_CTRL0_ADDR                                                                           (0x7820)
  #define RTL8373_NIC_BIST_CTRL0_DW8051_ERAM_BIST_GRP_EN_OFFSET                                               (0)
  #define RTL8373_NIC_BIST_CTRL0_DW8051_ERAM_BIST_GRP_EN_MASK                                                 (0x7 << RTL8373_NIC_BIST_CTRL0_DW8051_ERAM_BIST_GRP_EN_OFFSET)

#define RTL8373_NIC_BIST_CTRL1_ADDR                                                                           (0x7824)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_ERAM_BIST_LOOP_MODE_OFFSET                                            (19)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_ERAM_BIST_LOOP_MODE_MASK                                              (0x1 << RTL8373_NIC_BIST_CTRL1_DW8051_ERAM_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_IRAM_BIST_LOOP_MODE_OFFSET                                            (18)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_IRAM_BIST_LOOP_MODE_MASK                                              (0x1 << RTL8373_NIC_BIST_CTRL1_DW8051_IRAM_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_IROM_BIST_LOOP_MODE_OFFSET                                            (17)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_IROM_BIST_LOOP_MODE_MASK                                              (0x1 << RTL8373_NIC_BIST_CTRL1_DW8051_IROM_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL1_NIC_BIST_LOOP_MODE_OFFSET                                                    (16)
  #define RTL8373_NIC_BIST_CTRL1_NIC_BIST_LOOP_MODE_MASK                                                      (0x1 << RTL8373_NIC_BIST_CTRL1_NIC_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_ERAM_DYN_READ_EN_OFFSET                                               (3)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_ERAM_DYN_READ_EN_MASK                                                 (0x1 << RTL8373_NIC_BIST_CTRL1_DW8051_ERAM_DYN_READ_EN_OFFSET)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_IRAM_DYN_READ_EN_OFFSET                                               (2)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_IRAM_DYN_READ_EN_MASK                                                 (0x1 << RTL8373_NIC_BIST_CTRL1_DW8051_IRAM_DYN_READ_EN_OFFSET)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_IROM_DYN_READ_EN_OFFSET                                               (1)
  #define RTL8373_NIC_BIST_CTRL1_DW8051_IROM_DYN_READ_EN_MASK                                                 (0x1 << RTL8373_NIC_BIST_CTRL1_DW8051_IROM_DYN_READ_EN_OFFSET)
  #define RTL8373_NIC_BIST_CTRL1_NIC_DYN_READ_EN_OFFSET                                                       (0)
  #define RTL8373_NIC_BIST_CTRL1_NIC_DYN_READ_EN_MASK                                                         (0x1 << RTL8373_NIC_BIST_CTRL1_NIC_DYN_READ_EN_OFFSET)

#define RTL8373_NIC_BIST_CTRL2_ADDR                                                                           (0x7828)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RM_2_OFFSET                                                      (26)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RM_2_MASK                                                        (0xF << RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RM_2_OFFSET)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RM_1_OFFSET                                                      (22)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RM_1_MASK                                                        (0xF << RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RM_1_OFFSET)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RM_0_OFFSET                                                      (18)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RM_0_MASK                                                        (0xF << RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RM_0_OFFSET)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_IRAM_RM_OFFSET                                                        (14)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_IRAM_RM_MASK                                                          (0xF << RTL8373_NIC_BIST_CTRL2_DW8051_IRAM_RM_OFFSET)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_IROM_RM_OFFSET                                                        (10)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_IROM_RM_MASK                                                          (0xF << RTL8373_NIC_BIST_CTRL2_DW8051_IROM_RM_OFFSET)
  #define RTL8373_NIC_BIST_CTRL2_NIC_RM_OFFSET                                                                (6)
  #define RTL8373_NIC_BIST_CTRL2_NIC_RM_MASK                                                                  (0xF << RTL8373_NIC_BIST_CTRL2_NIC_RM_OFFSET)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RME_OFFSET                                                       (3)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RME_MASK                                                         (0x7 << RTL8373_NIC_BIST_CTRL2_DW8051_ERAM_RME_OFFSET)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_IRAM_RME_OFFSET                                                       (2)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_IRAM_RME_MASK                                                         (0x1 << RTL8373_NIC_BIST_CTRL2_DW8051_IRAM_RME_OFFSET)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_IROM_RME_OFFSET                                                       (1)
  #define RTL8373_NIC_BIST_CTRL2_DW8051_IROM_RME_MASK                                                         (0x1 << RTL8373_NIC_BIST_CTRL2_DW8051_IROM_RME_OFFSET)
  #define RTL8373_NIC_BIST_CTRL2_NIC_RME_OFFSET                                                               (0)
  #define RTL8373_NIC_BIST_CTRL2_NIC_RME_MASK                                                                 (0x1 << RTL8373_NIC_BIST_CTRL2_NIC_RME_OFFSET)

#define RTL8373_NIC_BIST_CTRL3_ADDR                                                                           (0x782C)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_ERAM_LS_OFFSET                                                        (19)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_ERAM_LS_MASK                                                          (0x7 << RTL8373_NIC_BIST_CTRL3_DW8051_ERAM_LS_OFFSET)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_IRAM_LS_OFFSET                                                        (18)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_IRAM_LS_MASK                                                          (0x1 << RTL8373_NIC_BIST_CTRL3_DW8051_IRAM_LS_OFFSET)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_IROM_LS_OFFSET                                                        (17)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_IROM_LS_MASK                                                          (0x1 << RTL8373_NIC_BIST_CTRL3_DW8051_IROM_LS_OFFSET)
  #define RTL8373_NIC_BIST_CTRL3_NIC_LS_OFFSET                                                                (16)
  #define RTL8373_NIC_BIST_CTRL3_NIC_LS_MASK                                                                  (0x1 << RTL8373_NIC_BIST_CTRL3_NIC_LS_OFFSET)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_ERAM_TEST1_OFFSET                                                     (3)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_ERAM_TEST1_MASK                                                       (0x7 << RTL8373_NIC_BIST_CTRL3_DW8051_ERAM_TEST1_OFFSET)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_IRAM_TEST1_OFFSET                                                     (2)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_IRAM_TEST1_MASK                                                       (0x1 << RTL8373_NIC_BIST_CTRL3_DW8051_IRAM_TEST1_OFFSET)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_IROM_TEST1_OFFSET                                                     (1)
  #define RTL8373_NIC_BIST_CTRL3_DW8051_IROM_TEST1_MASK                                                       (0x1 << RTL8373_NIC_BIST_CTRL3_DW8051_IROM_TEST1_OFFSET)
  #define RTL8373_NIC_BIST_CTRL3_NIC_TEST1_OFFSET                                                             (0)
  #define RTL8373_NIC_BIST_CTRL3_NIC_TEST1_MASK                                                               (0x1 << RTL8373_NIC_BIST_CTRL3_NIC_TEST1_OFFSET)

#define RTL8373_NIC_BIST_CTRL4_ADDR                                                                           (0x7830)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_ERAM_DRF_TEST_RESUME_OFFSET                                           (19)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_ERAM_DRF_TEST_RESUME_MASK                                             (0x1 << RTL8373_NIC_BIST_CTRL4_DW8051_ERAM_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_IRAM_DRF_TEST_RESUME_OFFSET                                           (18)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_IRAM_DRF_TEST_RESUME_MASK                                             (0x1 << RTL8373_NIC_BIST_CTRL4_DW8051_IRAM_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_IROM_DRF_TEST_RESUME_OFFSET                                           (17)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_IROM_DRF_TEST_RESUME_MASK                                             (0x1 << RTL8373_NIC_BIST_CTRL4_DW8051_IROM_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_NIC_BIST_CTRL4_NIC_DRF_TEST_RESUME_OFFSET                                                   (16)
  #define RTL8373_NIC_BIST_CTRL4_NIC_DRF_TEST_RESUME_MASK                                                     (0x1 << RTL8373_NIC_BIST_CTRL4_NIC_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_ERAM_BIST_RSTN_OFFSET                                                 (3)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_ERAM_BIST_RSTN_MASK                                                   (0x1 << RTL8373_NIC_BIST_CTRL4_DW8051_ERAM_BIST_RSTN_OFFSET)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_IRAM_BIST_RSTN_OFFSET                                                 (2)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_IRAM_BIST_RSTN_MASK                                                   (0x1 << RTL8373_NIC_BIST_CTRL4_DW8051_IRAM_BIST_RSTN_OFFSET)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_IROM_BIST_RSTN_OFFSET                                                 (1)
  #define RTL8373_NIC_BIST_CTRL4_DW8051_IROM_BIST_RSTN_MASK                                                   (0x1 << RTL8373_NIC_BIST_CTRL4_DW8051_IROM_BIST_RSTN_OFFSET)
  #define RTL8373_NIC_BIST_CTRL4_NIC_BIST_RSTN_OFFSET                                                         (0)
  #define RTL8373_NIC_BIST_CTRL4_NIC_BIST_RSTN_MASK                                                           (0x1 << RTL8373_NIC_BIST_CTRL4_NIC_BIST_RSTN_OFFSET)

#define RTL8373_NIC_BIST_CTRL5_ADDR                                                                           (0x7834)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_DRF_ERAM_BIST_MODE_OFFSET                                             (19)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_DRF_ERAM_BIST_MODE_MASK                                               (0x1 << RTL8373_NIC_BIST_CTRL5_DW8051_DRF_ERAM_BIST_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_DRF_IRAM_BIST_MODE_OFFSET                                             (18)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_DRF_IRAM_BIST_MODE_MASK                                               (0x1 << RTL8373_NIC_BIST_CTRL5_DW8051_DRF_IRAM_BIST_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_DRF_IROM_BIST_MODE_OFFSET                                             (17)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_DRF_IROM_BIST_MODE_MASK                                               (0x1 << RTL8373_NIC_BIST_CTRL5_DW8051_DRF_IROM_BIST_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL5_NIC_DRF_BIST_MODE_OFFSET                                                     (16)
  #define RTL8373_NIC_BIST_CTRL5_NIC_DRF_BIST_MODE_MASK                                                       (0x1 << RTL8373_NIC_BIST_CTRL5_NIC_DRF_BIST_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_ERAM_BIST_MODE_OFFSET                                                 (3)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_ERAM_BIST_MODE_MASK                                                   (0x1 << RTL8373_NIC_BIST_CTRL5_DW8051_ERAM_BIST_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_IRAM_BIST_MODE_OFFSET                                                 (2)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_IRAM_BIST_MODE_MASK                                                   (0x1 << RTL8373_NIC_BIST_CTRL5_DW8051_IRAM_BIST_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_IROM_BIST_MODE_OFFSET                                                 (1)
  #define RTL8373_NIC_BIST_CTRL5_DW8051_IROM_BIST_MODE_MASK                                                   (0x1 << RTL8373_NIC_BIST_CTRL5_DW8051_IROM_BIST_MODE_OFFSET)
  #define RTL8373_NIC_BIST_CTRL5_NIC_BIST_MODE_OFFSET                                                         (0)
  #define RTL8373_NIC_BIST_CTRL5_NIC_BIST_MODE_MASK                                                           (0x1 << RTL8373_NIC_BIST_CTRL5_NIC_BIST_MODE_OFFSET)

#define RTL8373_NIC_BIST_RSLT0_ADDR                                                                           (0x7838)
  #define RTL8373_NIC_BIST_RSLT0_DW8051_ERAM_DRF_START_PAUSE_OFFSET                                           (3)
  #define RTL8373_NIC_BIST_RSLT0_DW8051_ERAM_DRF_START_PAUSE_MASK                                             (0x1 << RTL8373_NIC_BIST_RSLT0_DW8051_ERAM_DRF_START_PAUSE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT0_DW8051_IRAM_DRF_START_PAUSE_OFFSET                                           (2)
  #define RTL8373_NIC_BIST_RSLT0_DW8051_IRAM_DRF_START_PAUSE_MASK                                             (0x1 << RTL8373_NIC_BIST_RSLT0_DW8051_IRAM_DRF_START_PAUSE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT0_DW8051_IROM_DRF_START_PAUSE_OFFSET                                           (1)
  #define RTL8373_NIC_BIST_RSLT0_DW8051_IROM_DRF_START_PAUSE_MASK                                             (0x1 << RTL8373_NIC_BIST_RSLT0_DW8051_IROM_DRF_START_PAUSE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT0_NIC_DRF_START_PAUSE_OFFSET                                                   (0)
  #define RTL8373_NIC_BIST_RSLT0_NIC_DRF_START_PAUSE_MASK                                                     (0x1 << RTL8373_NIC_BIST_RSLT0_NIC_DRF_START_PAUSE_OFFSET)

#define RTL8373_NIC_BIST_RSLT1_ADDR                                                                           (0x783C)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_ERAM_DRF_BIST_FAIL_OFFSET                                             (19)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_ERAM_DRF_BIST_FAIL_MASK                                               (0x7 << RTL8373_NIC_BIST_RSLT1_DW8051_ERAM_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_IRAM_DRF_BIST_FAIL_OFFSET                                             (18)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_IRAM_DRF_BIST_FAIL_MASK                                               (0x1 << RTL8373_NIC_BIST_RSLT1_DW8051_IRAM_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_IROM_DRF_BIST_FAIL_OFFSET                                             (17)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_IROM_DRF_BIST_FAIL_MASK                                               (0x1 << RTL8373_NIC_BIST_RSLT1_DW8051_IROM_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_NIC_BIST_RSLT1_NIC_DRF_BIST_FAIL_OFFSET                                                     (16)
  #define RTL8373_NIC_BIST_RSLT1_NIC_DRF_BIST_FAIL_MASK                                                       (0x1 << RTL8373_NIC_BIST_RSLT1_NIC_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_ERAM_BIST_FAIL_OFFSET                                                 (3)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_ERAM_BIST_FAIL_MASK                                                   (0x7 << RTL8373_NIC_BIST_RSLT1_DW8051_ERAM_BIST_FAIL_OFFSET)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_IRAM_BIST_FAIL_OFFSET                                                 (2)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_IRAM_BIST_FAIL_MASK                                                   (0x1 << RTL8373_NIC_BIST_RSLT1_DW8051_IRAM_BIST_FAIL_OFFSET)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_IROM_BIST_FAIL_OFFSET                                                 (1)
  #define RTL8373_NIC_BIST_RSLT1_DW8051_IROM_BIST_FAIL_MASK                                                   (0x1 << RTL8373_NIC_BIST_RSLT1_DW8051_IROM_BIST_FAIL_OFFSET)
  #define RTL8373_NIC_BIST_RSLT1_NIC_BIST_FAIL_OFFSET                                                         (0)
  #define RTL8373_NIC_BIST_RSLT1_NIC_BIST_FAIL_MASK                                                           (0x1 << RTL8373_NIC_BIST_RSLT1_NIC_BIST_FAIL_OFFSET)

#define RTL8373_NIC_BIST_RSLT2_ADDR                                                                           (0x7840)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_ERAM_DRF_BIST_DONE_OFFSET                                             (19)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_ERAM_DRF_BIST_DONE_MASK                                               (0x1 << RTL8373_NIC_BIST_RSLT2_DW8051_ERAM_DRF_BIST_DONE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_IRAM_DRF_BIST_DONE_OFFSET                                             (18)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_IRAM_DRF_BIST_DONE_MASK                                               (0x1 << RTL8373_NIC_BIST_RSLT2_DW8051_IRAM_DRF_BIST_DONE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_IROM_DRF_BIST_DONE_OFFSET                                             (17)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_IROM_DRF_BIST_DONE_MASK                                               (0x1 << RTL8373_NIC_BIST_RSLT2_DW8051_IROM_DRF_BIST_DONE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT2_NIC_DRF_BIST_DONE_OFFSET                                                     (16)
  #define RTL8373_NIC_BIST_RSLT2_NIC_DRF_BIST_DONE_MASK                                                       (0x1 << RTL8373_NIC_BIST_RSLT2_NIC_DRF_BIST_DONE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_ERAM_BIST_DONE_OFFSET                                                 (3)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_ERAM_BIST_DONE_MASK                                                   (0x1 << RTL8373_NIC_BIST_RSLT2_DW8051_ERAM_BIST_DONE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_IRAM_BIST_DONE_OFFSET                                                 (2)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_IRAM_BIST_DONE_MASK                                                   (0x1 << RTL8373_NIC_BIST_RSLT2_DW8051_IRAM_BIST_DONE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_IROM_BIST_DONE_OFFSET                                                 (1)
  #define RTL8373_NIC_BIST_RSLT2_DW8051_IROM_BIST_DONE_MASK                                                   (0x1 << RTL8373_NIC_BIST_RSLT2_DW8051_IROM_BIST_DONE_OFFSET)
  #define RTL8373_NIC_BIST_RSLT2_NIC_BIST_DONE_OFFSET                                                         (0)
  #define RTL8373_NIC_BIST_RSLT2_NIC_BIST_DONE_MASK                                                           (0x1 << RTL8373_NIC_BIST_RSLT2_NIC_BIST_DONE_OFFSET)

#define RTL8373_SPI_BIST_CTRL_ADDR                                                                            (0x3F0)
  #define RTL8373_SPI_BIST_CTRL_SPI_LS_OFFSET                                                                 (12)
  #define RTL8373_SPI_BIST_CTRL_SPI_LS_MASK                                                                   (0x1 << RTL8373_SPI_BIST_CTRL_SPI_LS_OFFSET)
  #define RTL8373_SPI_BIST_CTRL_SPI_RM_OFFSET                                                                 (8)
  #define RTL8373_SPI_BIST_CTRL_SPI_RM_MASK                                                                   (0xF << RTL8373_SPI_BIST_CTRL_SPI_RM_OFFSET)
  #define RTL8373_SPI_BIST_CTRL_SPI_RME_OFFSET                                                                (7)
  #define RTL8373_SPI_BIST_CTRL_SPI_RME_MASK                                                                  (0x1 << RTL8373_SPI_BIST_CTRL_SPI_RME_OFFSET)
  #define RTL8373_SPI_BIST_CTRL_SPI_TEST1_OFFSET                                                              (6)
  #define RTL8373_SPI_BIST_CTRL_SPI_TEST1_MASK                                                                (0x1 << RTL8373_SPI_BIST_CTRL_SPI_TEST1_OFFSET)
  #define RTL8373_SPI_BIST_CTRL_SPI_BIST_LOOP_MODE_OFFSET                                                     (5)
  #define RTL8373_SPI_BIST_CTRL_SPI_BIST_LOOP_MODE_MASK                                                       (0x1 << RTL8373_SPI_BIST_CTRL_SPI_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_SPI_BIST_CTRL_SPI_DYN_READ_EN_OFFSET                                                        (4)
  #define RTL8373_SPI_BIST_CTRL_SPI_DYN_READ_EN_MASK                                                          (0x1 << RTL8373_SPI_BIST_CTRL_SPI_DYN_READ_EN_OFFSET)
  #define RTL8373_SPI_BIST_CTRL_SPI_DRF_TEST_RESUME_OFFSET                                                    (3)
  #define RTL8373_SPI_BIST_CTRL_SPI_DRF_TEST_RESUME_MASK                                                      (0x1 << RTL8373_SPI_BIST_CTRL_SPI_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_SPI_BIST_CTRL_SPI_DRF_BIST_MODE_OFFSET                                                      (2)
  #define RTL8373_SPI_BIST_CTRL_SPI_DRF_BIST_MODE_MASK                                                        (0x1 << RTL8373_SPI_BIST_CTRL_SPI_DRF_BIST_MODE_OFFSET)
  #define RTL8373_SPI_BIST_CTRL_SPI_BIST_MODE_OFFSET                                                          (1)
  #define RTL8373_SPI_BIST_CTRL_SPI_BIST_MODE_MASK                                                            (0x1 << RTL8373_SPI_BIST_CTRL_SPI_BIST_MODE_OFFSET)
  #define RTL8373_SPI_BIST_CTRL_SPI_BIST_RSTN_OFFSET                                                          (0)
  #define RTL8373_SPI_BIST_CTRL_SPI_BIST_RSTN_MASK                                                            (0x1 << RTL8373_SPI_BIST_CTRL_SPI_BIST_RSTN_OFFSET)

#define RTL8373_SPI_BIST_RSLT_ADDR                                                                            (0x3F4)
  #define RTL8373_SPI_BIST_RSLT_SPI_DRF_BIST_FAIL_OFFSET                                                      (4)
  #define RTL8373_SPI_BIST_RSLT_SPI_DRF_BIST_FAIL_MASK                                                        (0x1 << RTL8373_SPI_BIST_RSLT_SPI_DRF_BIST_FAIL_OFFSET)
  #define RTL8373_SPI_BIST_RSLT_SPI_BIST_FAIL_OFFSET                                                          (3)
  #define RTL8373_SPI_BIST_RSLT_SPI_BIST_FAIL_MASK                                                            (0x1 << RTL8373_SPI_BIST_RSLT_SPI_BIST_FAIL_OFFSET)
  #define RTL8373_SPI_BIST_RSLT_SPI_DRF_BIST_DONE_OFFSET                                                      (2)
  #define RTL8373_SPI_BIST_RSLT_SPI_DRF_BIST_DONE_MASK                                                        (0x1 << RTL8373_SPI_BIST_RSLT_SPI_DRF_BIST_DONE_OFFSET)
  #define RTL8373_SPI_BIST_RSLT_SPI_BIST_DONE_OFFSET                                                          (1)
  #define RTL8373_SPI_BIST_RSLT_SPI_BIST_DONE_MASK                                                            (0x1 << RTL8373_SPI_BIST_RSLT_SPI_BIST_DONE_OFFSET)
  #define RTL8373_SPI_BIST_RSLT_SPI_DRF_START_PAUSE_OFFSET                                                    (0)
  #define RTL8373_SPI_BIST_RSLT_SPI_DRF_START_PAUSE_MASK                                                      (0x1 << RTL8373_SPI_BIST_RSLT_SPI_DRF_START_PAUSE_OFFSET)

#define RTL8373_ALE_MEM_CFG_0_ADDR                                                                            (0x5C70)
  #define RTL8373_ALE_MEM_CFG_0_ACT_LS_OFFSET                                                                 (13)
  #define RTL8373_ALE_MEM_CFG_0_ACT_LS_MASK                                                                   (0x1 << RTL8373_ALE_MEM_CFG_0_ACT_LS_OFFSET)
  #define RTL8373_ALE_MEM_CFG_0_ACT_TEST1_OFFSET                                                              (12)
  #define RTL8373_ALE_MEM_CFG_0_ACT_TEST1_MASK                                                                (0x1 << RTL8373_ALE_MEM_CFG_0_ACT_TEST1_OFFSET)
  #define RTL8373_ALE_MEM_CFG_0_ACT_DVS_OFFSET                                                                (8)
  #define RTL8373_ALE_MEM_CFG_0_ACT_DVS_MASK                                                                  (0xF << RTL8373_ALE_MEM_CFG_0_ACT_DVS_OFFSET)
  #define RTL8373_ALE_MEM_CFG_0_ACT_DVSE_OFFSET                                                               (7)
  #define RTL8373_ALE_MEM_CFG_0_ACT_DVSE_MASK                                                                 (0x1 << RTL8373_ALE_MEM_CFG_0_ACT_DVSE_OFFSET)
  #define RTL8373_ALE_MEM_CFG_0_CVLAN_LS_OFFSET                                                               (6)
  #define RTL8373_ALE_MEM_CFG_0_CVLAN_LS_MASK                                                                 (0x1 << RTL8373_ALE_MEM_CFG_0_CVLAN_LS_OFFSET)
  #define RTL8373_ALE_MEM_CFG_0_CVLAN_TEST1_OFFSET                                                            (5)
  #define RTL8373_ALE_MEM_CFG_0_CVLAN_TEST1_MASK                                                              (0x1 << RTL8373_ALE_MEM_CFG_0_CVLAN_TEST1_OFFSET)
  #define RTL8373_ALE_MEM_CFG_0_CVLAN_DVS_OFFSET                                                              (1)
  #define RTL8373_ALE_MEM_CFG_0_CVLAN_DVS_MASK                                                                (0xF << RTL8373_ALE_MEM_CFG_0_CVLAN_DVS_OFFSET)
  #define RTL8373_ALE_MEM_CFG_0_CVLAN_DVSE_OFFSET                                                             (0)
  #define RTL8373_ALE_MEM_CFG_0_CVLAN_DVSE_MASK                                                               (0x1 << RTL8373_ALE_MEM_CFG_0_CVLAN_DVSE_OFFSET)

#define RTL8373_ALE_MEM_CFG_1_ADDR                                                                            (0x5C74)
  #define RTL8373_ALE_MEM_CFG_1_L2_LS_OFFSET                                                                  (24)
  #define RTL8373_ALE_MEM_CFG_1_L2_LS_MASK                                                                    (0xF << RTL8373_ALE_MEM_CFG_1_L2_LS_OFFSET)
  #define RTL8373_ALE_MEM_CFG_1_L2_TEST1_OFFSET                                                               (20)
  #define RTL8373_ALE_MEM_CFG_1_L2_TEST1_MASK                                                                 (0xF << RTL8373_ALE_MEM_CFG_1_L2_TEST1_OFFSET)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVS_3_OFFSET                                                               (16)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVS_3_MASK                                                                 (0xF << RTL8373_ALE_MEM_CFG_1_L2_DVS_3_OFFSET)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVS_2_OFFSET                                                               (12)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVS_2_MASK                                                                 (0xF << RTL8373_ALE_MEM_CFG_1_L2_DVS_2_OFFSET)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVS_1_OFFSET                                                               (8)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVS_1_MASK                                                                 (0xF << RTL8373_ALE_MEM_CFG_1_L2_DVS_1_OFFSET)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVS_0_OFFSET                                                               (4)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVS_0_MASK                                                                 (0xF << RTL8373_ALE_MEM_CFG_1_L2_DVS_0_OFFSET)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVSE_OFFSET                                                                (0)
  #define RTL8373_ALE_MEM_CFG_1_L2_DVSE_MASK                                                                  (0xF << RTL8373_ALE_MEM_CFG_1_L2_DVSE_OFFSET)

#define RTL8373_ALE_CAM_CFG_ADDR                                                                              (0x5C78)
  #define RTL8373_ALE_CAM_CFG_BCAM_UDS_OFFSET                                                                 (25)
  #define RTL8373_ALE_CAM_CFG_BCAM_UDS_MASK                                                                   (0x3 << RTL8373_ALE_CAM_CFG_BCAM_UDS_OFFSET)
  #define RTL8373_ALE_CAM_CFG_BCAM_MDS_OFFSET                                                                 (22)
  #define RTL8373_ALE_CAM_CFG_BCAM_MDS_MASK                                                                   (0x7 << RTL8373_ALE_CAM_CFG_BCAM_MDS_OFFSET)
  #define RTL8373_ALE_CAM_CFG_BCAM_RDS_OFFSET                                                                 (18)
  #define RTL8373_ALE_CAM_CFG_BCAM_RDS_MASK                                                                   (0xF << RTL8373_ALE_CAM_CFG_BCAM_RDS_OFFSET)
  #define RTL8373_ALE_CAM_CFG_TCAM_UDS_H_OFFSET                                                               (16)
  #define RTL8373_ALE_CAM_CFG_TCAM_UDS_H_MASK                                                                 (0x3 << RTL8373_ALE_CAM_CFG_TCAM_UDS_H_OFFSET)
  #define RTL8373_ALE_CAM_CFG_TCAM_MDS_H_OFFSET                                                               (13)
  #define RTL8373_ALE_CAM_CFG_TCAM_MDS_H_MASK                                                                 (0x7 << RTL8373_ALE_CAM_CFG_TCAM_MDS_H_OFFSET)
  #define RTL8373_ALE_CAM_CFG_TCAM_RDS_H_OFFSET                                                               (9)
  #define RTL8373_ALE_CAM_CFG_TCAM_RDS_H_MASK                                                                 (0xF << RTL8373_ALE_CAM_CFG_TCAM_RDS_H_OFFSET)
  #define RTL8373_ALE_CAM_CFG_TCAM_UDS_L_OFFSET                                                               (7)
  #define RTL8373_ALE_CAM_CFG_TCAM_UDS_L_MASK                                                                 (0x3 << RTL8373_ALE_CAM_CFG_TCAM_UDS_L_OFFSET)
  #define RTL8373_ALE_CAM_CFG_TCAM_MDS_L_OFFSET                                                               (4)
  #define RTL8373_ALE_CAM_CFG_TCAM_MDS_L_MASK                                                                 (0x7 << RTL8373_ALE_CAM_CFG_TCAM_MDS_L_OFFSET)
  #define RTL8373_ALE_CAM_CFG_TCAM_RDS_L_OFFSET                                                               (0)
  #define RTL8373_ALE_CAM_CFG_TCAM_RDS_L_MASK                                                                 (0xF << RTL8373_ALE_CAM_CFG_TCAM_RDS_L_OFFSET)

#define RTL8373_ALE_BIST_LOOP_EN_ADDR                                                                         (0x5C7C)
  #define RTL8373_ALE_BIST_LOOP_EN_L2_BIST_LOOP_EN_OFFSET                                                     (5)
  #define RTL8373_ALE_BIST_LOOP_EN_L2_BIST_LOOP_EN_MASK                                                       (0x1 << RTL8373_ALE_BIST_LOOP_EN_L2_BIST_LOOP_EN_OFFSET)
  #define RTL8373_ALE_BIST_LOOP_EN_TCAM_BIST_LOOP_EN_H_OFFSET                                                 (4)
  #define RTL8373_ALE_BIST_LOOP_EN_TCAM_BIST_LOOP_EN_H_MASK                                                   (0x1 << RTL8373_ALE_BIST_LOOP_EN_TCAM_BIST_LOOP_EN_H_OFFSET)
  #define RTL8373_ALE_BIST_LOOP_EN_TCAM_BIST_LOOP_EN_L_OFFSET                                                 (3)
  #define RTL8373_ALE_BIST_LOOP_EN_TCAM_BIST_LOOP_EN_L_MASK                                                   (0x1 << RTL8373_ALE_BIST_LOOP_EN_TCAM_BIST_LOOP_EN_L_OFFSET)
  #define RTL8373_ALE_BIST_LOOP_EN_BCAM_BIST_LOOP_EN_OFFSET                                                   (2)
  #define RTL8373_ALE_BIST_LOOP_EN_BCAM_BIST_LOOP_EN_MASK                                                     (0x1 << RTL8373_ALE_BIST_LOOP_EN_BCAM_BIST_LOOP_EN_OFFSET)
  #define RTL8373_ALE_BIST_LOOP_EN_ACT_BIST_LOOP_EN_OFFSET                                                    (1)
  #define RTL8373_ALE_BIST_LOOP_EN_ACT_BIST_LOOP_EN_MASK                                                      (0x1 << RTL8373_ALE_BIST_LOOP_EN_ACT_BIST_LOOP_EN_OFFSET)
  #define RTL8373_ALE_BIST_LOOP_EN_CVLAN_BIST_LOOP_EN_OFFSET                                                  (0)
  #define RTL8373_ALE_BIST_LOOP_EN_CVLAN_BIST_LOOP_EN_MASK                                                    (0x1 << RTL8373_ALE_BIST_LOOP_EN_CVLAN_BIST_LOOP_EN_OFFSET)

#define RTL8373_ALE_BIST_DYN_READ_EN_ADDR                                                                     (0x5C80)
  #define RTL8373_ALE_BIST_DYN_READ_EN_L2_BIST_DYN_READ_EN_OFFSET                                             (5)
  #define RTL8373_ALE_BIST_DYN_READ_EN_L2_BIST_DYN_READ_EN_MASK                                               (0x1 << RTL8373_ALE_BIST_DYN_READ_EN_L2_BIST_DYN_READ_EN_OFFSET)
  #define RTL8373_ALE_BIST_DYN_READ_EN_TCAM_BIST_DYN_READ_EN_H_OFFSET                                         (4)
  #define RTL8373_ALE_BIST_DYN_READ_EN_TCAM_BIST_DYN_READ_EN_H_MASK                                           (0x1 << RTL8373_ALE_BIST_DYN_READ_EN_TCAM_BIST_DYN_READ_EN_H_OFFSET)
  #define RTL8373_ALE_BIST_DYN_READ_EN_TCAM_BIST_DYN_READ_EN_L_OFFSET                                         (3)
  #define RTL8373_ALE_BIST_DYN_READ_EN_TCAM_BIST_DYN_READ_EN_L_MASK                                           (0x1 << RTL8373_ALE_BIST_DYN_READ_EN_TCAM_BIST_DYN_READ_EN_L_OFFSET)
  #define RTL8373_ALE_BIST_DYN_READ_EN_BCAM_BIST_DYN_READ_EN_OFFSET                                           (2)
  #define RTL8373_ALE_BIST_DYN_READ_EN_BCAM_BIST_DYN_READ_EN_MASK                                             (0x1 << RTL8373_ALE_BIST_DYN_READ_EN_BCAM_BIST_DYN_READ_EN_OFFSET)
  #define RTL8373_ALE_BIST_DYN_READ_EN_ACT_BIST_DYN_READ_EN_OFFSET                                            (1)
  #define RTL8373_ALE_BIST_DYN_READ_EN_ACT_BIST_DYN_READ_EN_MASK                                              (0x1 << RTL8373_ALE_BIST_DYN_READ_EN_ACT_BIST_DYN_READ_EN_OFFSET)
  #define RTL8373_ALE_BIST_DYN_READ_EN_CVLAN_BIST_DYN_READ_EN_OFFSET                                          (0)
  #define RTL8373_ALE_BIST_DYN_READ_EN_CVLAN_BIST_DYN_READ_EN_MASK                                            (0x1 << RTL8373_ALE_BIST_DYN_READ_EN_CVLAN_BIST_DYN_READ_EN_OFFSET)

#define RTL8373_ALE_BIST_GRP_EN_ADDR                                                                          (0x5C84)
  #define RTL8373_ALE_BIST_GRP_EN_L2_BIST_GRP_EN_OFFSET                                                       (5)
  #define RTL8373_ALE_BIST_GRP_EN_L2_BIST_GRP_EN_MASK                                                         (0xF << RTL8373_ALE_BIST_GRP_EN_L2_BIST_GRP_EN_OFFSET)
  #define RTL8373_ALE_BIST_GRP_EN_TCAM_BIST_GRP_EN_H_OFFSET                                                   (4)
  #define RTL8373_ALE_BIST_GRP_EN_TCAM_BIST_GRP_EN_H_MASK                                                     (0x1 << RTL8373_ALE_BIST_GRP_EN_TCAM_BIST_GRP_EN_H_OFFSET)
  #define RTL8373_ALE_BIST_GRP_EN_TCAM_BIST_GRP_EN_L_OFFSET                                                   (3)
  #define RTL8373_ALE_BIST_GRP_EN_TCAM_BIST_GRP_EN_L_MASK                                                     (0x1 << RTL8373_ALE_BIST_GRP_EN_TCAM_BIST_GRP_EN_L_OFFSET)
  #define RTL8373_ALE_BIST_GRP_EN_BCAM_BIST_GRP_EN_OFFSET                                                     (2)
  #define RTL8373_ALE_BIST_GRP_EN_BCAM_BIST_GRP_EN_MASK                                                       (0x1 << RTL8373_ALE_BIST_GRP_EN_BCAM_BIST_GRP_EN_OFFSET)
  #define RTL8373_ALE_BIST_GRP_EN_ACT_BIST_GRP_EN_OFFSET                                                      (1)
  #define RTL8373_ALE_BIST_GRP_EN_ACT_BIST_GRP_EN_MASK                                                        (0x1 << RTL8373_ALE_BIST_GRP_EN_ACT_BIST_GRP_EN_OFFSET)
  #define RTL8373_ALE_BIST_GRP_EN_CVLAN_BIST_GRP_EN_OFFSET                                                    (0)
  #define RTL8373_ALE_BIST_GRP_EN_CVLAN_BIST_GRP_EN_MASK                                                      (0x1 << RTL8373_ALE_BIST_GRP_EN_CVLAN_BIST_GRP_EN_OFFSET)

#define RTL8373_ALE_BIST_RSTN_ADDR                                                                            (0x5C88)
  #define RTL8373_ALE_BIST_RSTN_L2_BIST_RSTN_OFFSET                                                           (5)
  #define RTL8373_ALE_BIST_RSTN_L2_BIST_RSTN_MASK                                                             (0x1 << RTL8373_ALE_BIST_RSTN_L2_BIST_RSTN_OFFSET)
  #define RTL8373_ALE_BIST_RSTN_TCAM_BIST_RSTN_H_OFFSET                                                       (4)
  #define RTL8373_ALE_BIST_RSTN_TCAM_BIST_RSTN_H_MASK                                                         (0x1 << RTL8373_ALE_BIST_RSTN_TCAM_BIST_RSTN_H_OFFSET)
  #define RTL8373_ALE_BIST_RSTN_TCAM_BIST_RSTN_L_OFFSET                                                       (3)
  #define RTL8373_ALE_BIST_RSTN_TCAM_BIST_RSTN_L_MASK                                                         (0x1 << RTL8373_ALE_BIST_RSTN_TCAM_BIST_RSTN_L_OFFSET)
  #define RTL8373_ALE_BIST_RSTN_BCAM_BIST_RSTN_OFFSET                                                         (2)
  #define RTL8373_ALE_BIST_RSTN_BCAM_BIST_RSTN_MASK                                                           (0x1 << RTL8373_ALE_BIST_RSTN_BCAM_BIST_RSTN_OFFSET)
  #define RTL8373_ALE_BIST_RSTN_ACT_BIST_RSTN_OFFSET                                                          (1)
  #define RTL8373_ALE_BIST_RSTN_ACT_BIST_RSTN_MASK                                                            (0x1 << RTL8373_ALE_BIST_RSTN_ACT_BIST_RSTN_OFFSET)
  #define RTL8373_ALE_BIST_RSTN_CVLAN_BIST_RSTN_OFFSET                                                        (0)
  #define RTL8373_ALE_BIST_RSTN_CVLAN_BIST_RSTN_MASK                                                          (0x1 << RTL8373_ALE_BIST_RSTN_CVLAN_BIST_RSTN_OFFSET)

#define RTL8373_ALE_BIST_MODE_ADDR                                                                            (0x5C8C)
  #define RTL8373_ALE_BIST_MODE_L2_BIST_MODE_OFFSET                                                           (5)
  #define RTL8373_ALE_BIST_MODE_L2_BIST_MODE_MASK                                                             (0x1 << RTL8373_ALE_BIST_MODE_L2_BIST_MODE_OFFSET)
  #define RTL8373_ALE_BIST_MODE_TCAM_BIST_MODE_H_OFFSET                                                       (4)
  #define RTL8373_ALE_BIST_MODE_TCAM_BIST_MODE_H_MASK                                                         (0x1 << RTL8373_ALE_BIST_MODE_TCAM_BIST_MODE_H_OFFSET)
  #define RTL8373_ALE_BIST_MODE_TCAM_BIST_MODE_L_OFFSET                                                       (3)
  #define RTL8373_ALE_BIST_MODE_TCAM_BIST_MODE_L_MASK                                                         (0x1 << RTL8373_ALE_BIST_MODE_TCAM_BIST_MODE_L_OFFSET)
  #define RTL8373_ALE_BIST_MODE_BCAM_BIST_MODE_OFFSET                                                         (2)
  #define RTL8373_ALE_BIST_MODE_BCAM_BIST_MODE_MASK                                                           (0x1 << RTL8373_ALE_BIST_MODE_BCAM_BIST_MODE_OFFSET)
  #define RTL8373_ALE_BIST_MODE_ACT_BIST_MODE_OFFSET                                                          (1)
  #define RTL8373_ALE_BIST_MODE_ACT_BIST_MODE_MASK                                                            (0x1 << RTL8373_ALE_BIST_MODE_ACT_BIST_MODE_OFFSET)
  #define RTL8373_ALE_BIST_MODE_CVLAN_BIST_MODE_OFFSET                                                        (0)
  #define RTL8373_ALE_BIST_MODE_CVLAN_BIST_MODE_MASK                                                          (0x1 << RTL8373_ALE_BIST_MODE_CVLAN_BIST_MODE_OFFSET)

#define RTL8373_ALE_BIST_DONE_ADDR                                                                            (0x5C90)
  #define RTL8373_ALE_BIST_DONE_L2_BIST_DONE_OFFSET                                                           (5)
  #define RTL8373_ALE_BIST_DONE_L2_BIST_DONE_MASK                                                             (0x1 << RTL8373_ALE_BIST_DONE_L2_BIST_DONE_OFFSET)
  #define RTL8373_ALE_BIST_DONE_TCAM_BIST_DONE_H_OFFSET                                                       (4)
  #define RTL8373_ALE_BIST_DONE_TCAM_BIST_DONE_H_MASK                                                         (0x1 << RTL8373_ALE_BIST_DONE_TCAM_BIST_DONE_H_OFFSET)
  #define RTL8373_ALE_BIST_DONE_TCAM_BIST_DONE_L_OFFSET                                                       (3)
  #define RTL8373_ALE_BIST_DONE_TCAM_BIST_DONE_L_MASK                                                         (0x1 << RTL8373_ALE_BIST_DONE_TCAM_BIST_DONE_L_OFFSET)
  #define RTL8373_ALE_BIST_DONE_BCAM_BIST_DONE_OFFSET                                                         (2)
  #define RTL8373_ALE_BIST_DONE_BCAM_BIST_DONE_MASK                                                           (0x1 << RTL8373_ALE_BIST_DONE_BCAM_BIST_DONE_OFFSET)
  #define RTL8373_ALE_BIST_DONE_ACT_BIST_DONE_OFFSET                                                          (1)
  #define RTL8373_ALE_BIST_DONE_ACT_BIST_DONE_MASK                                                            (0x1 << RTL8373_ALE_BIST_DONE_ACT_BIST_DONE_OFFSET)
  #define RTL8373_ALE_BIST_DONE_CVLAN_BIST_DONE_OFFSET                                                        (0)
  #define RTL8373_ALE_BIST_DONE_CVLAN_BIST_DONE_MASK                                                          (0x1 << RTL8373_ALE_BIST_DONE_CVLAN_BIST_DONE_OFFSET)

#define RTL8373_ALE_BIST_FAIL_ADDR                                                                            (0x5C94)
  #define RTL8373_ALE_BIST_FAIL_L2_BIST_FAIL_OFFSET                                                           (5)
  #define RTL8373_ALE_BIST_FAIL_L2_BIST_FAIL_MASK                                                             (0xF << RTL8373_ALE_BIST_FAIL_L2_BIST_FAIL_OFFSET)
  #define RTL8373_ALE_BIST_FAIL_TCAM_BIST_FAIL_H_OFFSET                                                       (4)
  #define RTL8373_ALE_BIST_FAIL_TCAM_BIST_FAIL_H_MASK                                                         (0x1 << RTL8373_ALE_BIST_FAIL_TCAM_BIST_FAIL_H_OFFSET)
  #define RTL8373_ALE_BIST_FAIL_TCAM_BIST_FAIL_L_OFFSET                                                       (3)
  #define RTL8373_ALE_BIST_FAIL_TCAM_BIST_FAIL_L_MASK                                                         (0x1 << RTL8373_ALE_BIST_FAIL_TCAM_BIST_FAIL_L_OFFSET)
  #define RTL8373_ALE_BIST_FAIL_BCAM_BIST_FAIL_OFFSET                                                         (2)
  #define RTL8373_ALE_BIST_FAIL_BCAM_BIST_FAIL_MASK                                                           (0x1 << RTL8373_ALE_BIST_FAIL_BCAM_BIST_FAIL_OFFSET)
  #define RTL8373_ALE_BIST_FAIL_ACT_BIST_FAIL_OFFSET                                                          (1)
  #define RTL8373_ALE_BIST_FAIL_ACT_BIST_FAIL_MASK                                                            (0x1 << RTL8373_ALE_BIST_FAIL_ACT_BIST_FAIL_OFFSET)
  #define RTL8373_ALE_BIST_FAIL_CVLAN_BIST_FAIL_OFFSET                                                        (0)
  #define RTL8373_ALE_BIST_FAIL_CVLAN_BIST_FAIL_MASK                                                          (0x1 << RTL8373_ALE_BIST_FAIL_CVLAN_BIST_FAIL_OFFSET)

#define RTL8373_ALE_DRF_MODE_ADDR                                                                             (0x5C98)
  #define RTL8373_ALE_DRF_MODE_L2_DRF_MODE_OFFSET                                                             (5)
  #define RTL8373_ALE_DRF_MODE_L2_DRF_MODE_MASK                                                               (0x1 << RTL8373_ALE_DRF_MODE_L2_DRF_MODE_OFFSET)
  #define RTL8373_ALE_DRF_MODE_TCAM_DRF_MODE_H_OFFSET                                                         (4)
  #define RTL8373_ALE_DRF_MODE_TCAM_DRF_MODE_H_MASK                                                           (0x1 << RTL8373_ALE_DRF_MODE_TCAM_DRF_MODE_H_OFFSET)
  #define RTL8373_ALE_DRF_MODE_TCAM_DRF_MODE_L_OFFSET                                                         (3)
  #define RTL8373_ALE_DRF_MODE_TCAM_DRF_MODE_L_MASK                                                           (0x1 << RTL8373_ALE_DRF_MODE_TCAM_DRF_MODE_L_OFFSET)
  #define RTL8373_ALE_DRF_MODE_BCAM_DRF_MODE_OFFSET                                                           (2)
  #define RTL8373_ALE_DRF_MODE_BCAM_DRF_MODE_MASK                                                             (0x1 << RTL8373_ALE_DRF_MODE_BCAM_DRF_MODE_OFFSET)
  #define RTL8373_ALE_DRF_MODE_ACT_DRF_MODE_OFFSET                                                            (1)
  #define RTL8373_ALE_DRF_MODE_ACT_DRF_MODE_MASK                                                              (0x1 << RTL8373_ALE_DRF_MODE_ACT_DRF_MODE_OFFSET)
  #define RTL8373_ALE_DRF_MODE_CVLAN_DRF_MODE_OFFSET                                                          (0)
  #define RTL8373_ALE_DRF_MODE_CVLAN_DRF_MODE_MASK                                                            (0x1 << RTL8373_ALE_DRF_MODE_CVLAN_DRF_MODE_OFFSET)

#define RTL8373_ALE_DRF_PAUSE_ADDR                                                                            (0x5C9C)
  #define RTL8373_ALE_DRF_PAUSE_L2_DRF_PAUSE_OFFSET                                                           (5)
  #define RTL8373_ALE_DRF_PAUSE_L2_DRF_PAUSE_MASK                                                             (0x1 << RTL8373_ALE_DRF_PAUSE_L2_DRF_PAUSE_OFFSET)
  #define RTL8373_ALE_DRF_PAUSE_TCAM_DRF_PAUSE_H_OFFSET                                                       (4)
  #define RTL8373_ALE_DRF_PAUSE_TCAM_DRF_PAUSE_H_MASK                                                         (0x1 << RTL8373_ALE_DRF_PAUSE_TCAM_DRF_PAUSE_H_OFFSET)
  #define RTL8373_ALE_DRF_PAUSE_TCAM_DRF_PAUSE_L_OFFSET                                                       (3)
  #define RTL8373_ALE_DRF_PAUSE_TCAM_DRF_PAUSE_L_MASK                                                         (0x1 << RTL8373_ALE_DRF_PAUSE_TCAM_DRF_PAUSE_L_OFFSET)
  #define RTL8373_ALE_DRF_PAUSE_BCAM_DRF_PAUSE_OFFSET                                                         (2)
  #define RTL8373_ALE_DRF_PAUSE_BCAM_DRF_PAUSE_MASK                                                           (0x1 << RTL8373_ALE_DRF_PAUSE_BCAM_DRF_PAUSE_OFFSET)
  #define RTL8373_ALE_DRF_PAUSE_ACT_DRF_PAUSE_OFFSET                                                          (1)
  #define RTL8373_ALE_DRF_PAUSE_ACT_DRF_PAUSE_MASK                                                            (0x1 << RTL8373_ALE_DRF_PAUSE_ACT_DRF_PAUSE_OFFSET)
  #define RTL8373_ALE_DRF_PAUSE_CVLAN_DRF_PAUSE_OFFSET                                                        (0)
  #define RTL8373_ALE_DRF_PAUSE_CVLAN_DRF_PAUSE_MASK                                                          (0x1 << RTL8373_ALE_DRF_PAUSE_CVLAN_DRF_PAUSE_OFFSET)

#define RTL8373_ALE_DRF_RESUME_ADDR                                                                           (0x5CA0)
  #define RTL8373_ALE_DRF_RESUME_L2_DRF_RESUME_OFFSET                                                         (5)
  #define RTL8373_ALE_DRF_RESUME_L2_DRF_RESUME_MASK                                                           (0x1 << RTL8373_ALE_DRF_RESUME_L2_DRF_RESUME_OFFSET)
  #define RTL8373_ALE_DRF_RESUME_TCAM_DRF_RESUME_H_OFFSET                                                     (4)
  #define RTL8373_ALE_DRF_RESUME_TCAM_DRF_RESUME_H_MASK                                                       (0x1 << RTL8373_ALE_DRF_RESUME_TCAM_DRF_RESUME_H_OFFSET)
  #define RTL8373_ALE_DRF_RESUME_TCAM_DRF_RESUME_L_OFFSET                                                     (3)
  #define RTL8373_ALE_DRF_RESUME_TCAM_DRF_RESUME_L_MASK                                                       (0x1 << RTL8373_ALE_DRF_RESUME_TCAM_DRF_RESUME_L_OFFSET)
  #define RTL8373_ALE_DRF_RESUME_BCAM_DRF_RESUME_OFFSET                                                       (2)
  #define RTL8373_ALE_DRF_RESUME_BCAM_DRF_RESUME_MASK                                                         (0x1 << RTL8373_ALE_DRF_RESUME_BCAM_DRF_RESUME_OFFSET)
  #define RTL8373_ALE_DRF_RESUME_ACT_DRF_RESUME_OFFSET                                                        (1)
  #define RTL8373_ALE_DRF_RESUME_ACT_DRF_RESUME_MASK                                                          (0x1 << RTL8373_ALE_DRF_RESUME_ACT_DRF_RESUME_OFFSET)
  #define RTL8373_ALE_DRF_RESUME_CVLAN_DRF_RESUME_OFFSET                                                      (0)
  #define RTL8373_ALE_DRF_RESUME_CVLAN_DRF_RESUME_MASK                                                        (0x1 << RTL8373_ALE_DRF_RESUME_CVLAN_DRF_RESUME_OFFSET)

#define RTL8373_ALE_DRF_DONE_ADDR                                                                             (0x5CA4)
  #define RTL8373_ALE_DRF_DONE_L2_DRF_DONE_OFFSET                                                             (5)
  #define RTL8373_ALE_DRF_DONE_L2_DRF_DONE_MASK                                                               (0xF << RTL8373_ALE_DRF_DONE_L2_DRF_DONE_OFFSET)
  #define RTL8373_ALE_DRF_DONE_TCAM_DRF_DONE_H_OFFSET                                                         (4)
  #define RTL8373_ALE_DRF_DONE_TCAM_DRF_DONE_H_MASK                                                           (0x1 << RTL8373_ALE_DRF_DONE_TCAM_DRF_DONE_H_OFFSET)
  #define RTL8373_ALE_DRF_DONE_TCAM_DRF_DONE_L_OFFSET                                                         (3)
  #define RTL8373_ALE_DRF_DONE_TCAM_DRF_DONE_L_MASK                                                           (0x1 << RTL8373_ALE_DRF_DONE_TCAM_DRF_DONE_L_OFFSET)
  #define RTL8373_ALE_DRF_DONE_BCAM_DRF_DONE_OFFSET                                                           (2)
  #define RTL8373_ALE_DRF_DONE_BCAM_DRF_DONE_MASK                                                             (0x1 << RTL8373_ALE_DRF_DONE_BCAM_DRF_DONE_OFFSET)
  #define RTL8373_ALE_DRF_DONE_ACT_DRF_DONE_OFFSET                                                            (1)
  #define RTL8373_ALE_DRF_DONE_ACT_DRF_DONE_MASK                                                              (0x1 << RTL8373_ALE_DRF_DONE_ACT_DRF_DONE_OFFSET)
  #define RTL8373_ALE_DRF_DONE_CVLAN_DRF_DONE_OFFSET                                                          (0)
  #define RTL8373_ALE_DRF_DONE_CVLAN_DRF_DONE_MASK                                                            (0x1 << RTL8373_ALE_DRF_DONE_CVLAN_DRF_DONE_OFFSET)

#define RTL8373_ALE_DRF_FAIL_ADDR                                                                             (0x5CA8)
  #define RTL8373_ALE_DRF_FAIL_L2_DRF_FAIL_OFFSET                                                             (5)
  #define RTL8373_ALE_DRF_FAIL_L2_DRF_FAIL_MASK                                                               (0xF << RTL8373_ALE_DRF_FAIL_L2_DRF_FAIL_OFFSET)
  #define RTL8373_ALE_DRF_FAIL_TCAM_DRF_FAIL_H_OFFSET                                                         (4)
  #define RTL8373_ALE_DRF_FAIL_TCAM_DRF_FAIL_H_MASK                                                           (0x1 << RTL8373_ALE_DRF_FAIL_TCAM_DRF_FAIL_H_OFFSET)
  #define RTL8373_ALE_DRF_FAIL_TCAM_DRF_FAIL_L_OFFSET                                                         (3)
  #define RTL8373_ALE_DRF_FAIL_TCAM_DRF_FAIL_L_MASK                                                           (0x1 << RTL8373_ALE_DRF_FAIL_TCAM_DRF_FAIL_L_OFFSET)
  #define RTL8373_ALE_DRF_FAIL_BCAM_DRF_FAIL_OFFSET                                                           (2)
  #define RTL8373_ALE_DRF_FAIL_BCAM_DRF_FAIL_MASK                                                             (0x1 << RTL8373_ALE_DRF_FAIL_BCAM_DRF_FAIL_OFFSET)
  #define RTL8373_ALE_DRF_FAIL_ACT_DRF_FAIL_OFFSET                                                            (1)
  #define RTL8373_ALE_DRF_FAIL_ACT_DRF_FAIL_MASK                                                              (0x1 << RTL8373_ALE_DRF_FAIL_ACT_DRF_FAIL_OFFSET)
  #define RTL8373_ALE_DRF_FAIL_CVLAN_DRF_FAIL_OFFSET                                                          (0)
  #define RTL8373_ALE_DRF_FAIL_CVLAN_DRF_FAIL_MASK                                                            (0x1 << RTL8373_ALE_DRF_FAIL_CVLAN_DRF_FAIL_OFFSET)

#define RTL8373_PAR_MEM_CFG_0_ADDR                                                                            (0x6F20)
  #define RTL8373_PAR_MEM_CFG_0_PTR_LS_OFFSET                                                                 (12)
  #define RTL8373_PAR_MEM_CFG_0_PTR_LS_MASK                                                                   (0x1 << RTL8373_PAR_MEM_CFG_0_PTR_LS_OFFSET)
  #define RTL8373_PAR_MEM_CFG_0_PTR_TEST1A_OFFSET                                                             (11)
  #define RTL8373_PAR_MEM_CFG_0_PTR_TEST1A_MASK                                                               (0x1 << RTL8373_PAR_MEM_CFG_0_PTR_TEST1A_OFFSET)
  #define RTL8373_PAR_MEM_CFG_0_PTR_TEST1B_OFFSET                                                             (10)
  #define RTL8373_PAR_MEM_CFG_0_PTR_TEST1B_MASK                                                               (0x1 << RTL8373_PAR_MEM_CFG_0_PTR_TEST1B_OFFSET)
  #define RTL8373_PAR_MEM_CFG_0_PTR_RMA_OFFSET                                                                (6)
  #define RTL8373_PAR_MEM_CFG_0_PTR_RMA_MASK                                                                  (0xF << RTL8373_PAR_MEM_CFG_0_PTR_RMA_OFFSET)
  #define RTL8373_PAR_MEM_CFG_0_PTR_RMB_OFFSET                                                                (2)
  #define RTL8373_PAR_MEM_CFG_0_PTR_RMB_MASK                                                                  (0xF << RTL8373_PAR_MEM_CFG_0_PTR_RMB_OFFSET)
  #define RTL8373_PAR_MEM_CFG_0_PTR_RMEA_OFFSET                                                               (1)
  #define RTL8373_PAR_MEM_CFG_0_PTR_RMEA_MASK                                                                 (0x1 << RTL8373_PAR_MEM_CFG_0_PTR_RMEA_OFFSET)
  #define RTL8373_PAR_MEM_CFG_0_PTR_RMEB_OFFSET                                                               (0)
  #define RTL8373_PAR_MEM_CFG_0_PTR_RMEB_MASK                                                                 (0x1 << RTL8373_PAR_MEM_CFG_0_PTR_RMEB_OFFSET)

#define RTL8373_PAR_MEM_CFG_1_ADDR                                                                            (0x6F24)
  #define RTL8373_PAR_MEM_CFG_1_HSB_RMB_OFFSET                                                                (0)
  #define RTL8373_PAR_MEM_CFG_1_HSB_RMB_MASK                                                                  (0xFFFFFF << RTL8373_PAR_MEM_CFG_1_HSB_RMB_OFFSET)

#define RTL8373_PAR_MEM_CFG_2_ADDR                                                                            (0x6F28)
  #define RTL8373_PAR_MEM_CFG_2_HSB_RMA_OFFSET                                                                (0)
  #define RTL8373_PAR_MEM_CFG_2_HSB_RMA_MASK                                                                  (0xFFFFFF << RTL8373_PAR_MEM_CFG_2_HSB_RMA_OFFSET)

#define RTL8373_PAR_MEM_CFG_3_ADDR                                                                            (0x6F2C)
  #define RTL8373_PAR_MEM_CFG_3_HSB_LS_OFFSET                                                                 (24)
  #define RTL8373_PAR_MEM_CFG_3_HSB_LS_MASK                                                                   (0x3F << RTL8373_PAR_MEM_CFG_3_HSB_LS_OFFSET)
  #define RTL8373_PAR_MEM_CFG_3_HSB_TEST1A_OFFSET                                                             (18)
  #define RTL8373_PAR_MEM_CFG_3_HSB_TEST1A_MASK                                                               (0x3F << RTL8373_PAR_MEM_CFG_3_HSB_TEST1A_OFFSET)
  #define RTL8373_PAR_MEM_CFG_3_HSB_TEST1B_OFFSET                                                             (12)
  #define RTL8373_PAR_MEM_CFG_3_HSB_TEST1B_MASK                                                               (0x3F << RTL8373_PAR_MEM_CFG_3_HSB_TEST1B_OFFSET)
  #define RTL8373_PAR_MEM_CFG_3_HSB_RMEA_OFFSET                                                               (6)
  #define RTL8373_PAR_MEM_CFG_3_HSB_RMEA_MASK                                                                 (0x3F << RTL8373_PAR_MEM_CFG_3_HSB_RMEA_OFFSET)
  #define RTL8373_PAR_MEM_CFG_3_HSB_RMEB_OFFSET                                                               (0)
  #define RTL8373_PAR_MEM_CFG_3_HSB_RMEB_MASK                                                                 (0x3F << RTL8373_PAR_MEM_CFG_3_HSB_RMEB_OFFSET)

#define RTL8373_PAR_BIST_RESET_RESUME_ADDR                                                                    (0x6F30)
  #define RTL8373_PAR_BIST_RESET_RESUME_HSB_DRF_TEST_RESUME_OFFSET                                            (17)
  #define RTL8373_PAR_BIST_RESET_RESUME_HSB_DRF_TEST_RESUME_MASK                                              (0x1 << RTL8373_PAR_BIST_RESET_RESUME_HSB_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_PAR_BIST_RESET_RESUME_PTR_DRF_TEST_RESUME_OFFSET                                            (16)
  #define RTL8373_PAR_BIST_RESET_RESUME_PTR_DRF_TEST_RESUME_MASK                                              (0x1 << RTL8373_PAR_BIST_RESET_RESUME_PTR_DRF_TEST_RESUME_OFFSET)
  #define RTL8373_PAR_BIST_RESET_RESUME_HSB_BIST_RSTN_OFFSET                                                  (1)
  #define RTL8373_PAR_BIST_RESET_RESUME_HSB_BIST_RSTN_MASK                                                    (0x1 << RTL8373_PAR_BIST_RESET_RESUME_HSB_BIST_RSTN_OFFSET)
  #define RTL8373_PAR_BIST_RESET_RESUME_PTR_BIST_RSTN_OFFSET                                                  (0)
  #define RTL8373_PAR_BIST_RESET_RESUME_PTR_BIST_RSTN_MASK                                                    (0x1 << RTL8373_PAR_BIST_RESET_RESUME_PTR_BIST_RSTN_OFFSET)

#define RTL8373_PAR_BIST_MODE_DRFMODE_ADDR                                                                    (0x6F34)
  #define RTL8373_PAR_BIST_MODE_DRFMODE_HSB_DRF_MODE_OFFSET                                                   (17)
  #define RTL8373_PAR_BIST_MODE_DRFMODE_HSB_DRF_MODE_MASK                                                     (0x1 << RTL8373_PAR_BIST_MODE_DRFMODE_HSB_DRF_MODE_OFFSET)
  #define RTL8373_PAR_BIST_MODE_DRFMODE_PTR_DRF_MODE_OFFSET                                                   (16)
  #define RTL8373_PAR_BIST_MODE_DRFMODE_PTR_DRF_MODE_MASK                                                     (0x1 << RTL8373_PAR_BIST_MODE_DRFMODE_PTR_DRF_MODE_OFFSET)
  #define RTL8373_PAR_BIST_MODE_DRFMODE_HSB_BIST_MODE_OFFSET                                                  (1)
  #define RTL8373_PAR_BIST_MODE_DRFMODE_HSB_BIST_MODE_MASK                                                    (0x1 << RTL8373_PAR_BIST_MODE_DRFMODE_HSB_BIST_MODE_OFFSET)
  #define RTL8373_PAR_BIST_MODE_DRFMODE_PTR_BIST_MODE_OFFSET                                                  (0)
  #define RTL8373_PAR_BIST_MODE_DRFMODE_PTR_BIST_MODE_MASK                                                    (0x1 << RTL8373_PAR_BIST_MODE_DRFMODE_PTR_BIST_MODE_OFFSET)

#define RTL8373_PAR_BIST_VDDR_LOOP_ADDR                                                                       (0x6F38)
  #define RTL8373_PAR_BIST_VDDR_LOOP_HSB_BIST_LOOP_MODE_OFFSET                                                (17)
  #define RTL8373_PAR_BIST_VDDR_LOOP_HSB_BIST_LOOP_MODE_MASK                                                  (0x1 << RTL8373_PAR_BIST_VDDR_LOOP_HSB_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_PAR_BIST_VDDR_LOOP_PTR_BIST_LOOP_MODE_OFFSET                                                (16)
  #define RTL8373_PAR_BIST_VDDR_LOOP_PTR_BIST_LOOP_MODE_MASK                                                  (0x1 << RTL8373_PAR_BIST_VDDR_LOOP_PTR_BIST_LOOP_MODE_OFFSET)
  #define RTL8373_PAR_BIST_VDDR_LOOP_HSB_DYN_READ_EN_OFFSET                                                   (1)
  #define RTL8373_PAR_BIST_VDDR_LOOP_HSB_DYN_READ_EN_MASK                                                     (0x1 << RTL8373_PAR_BIST_VDDR_LOOP_HSB_DYN_READ_EN_OFFSET)
  #define RTL8373_PAR_BIST_VDDR_LOOP_PTR_DYN_READ_EN_OFFSET                                                   (0)
  #define RTL8373_PAR_BIST_VDDR_LOOP_PTR_DYN_READ_EN_MASK                                                     (0x1 << RTL8373_PAR_BIST_VDDR_LOOP_PTR_DYN_READ_EN_OFFSET)

#define RTL8373_PAR_BIST_START_PAUSE_ADDR                                                                     (0x6F3C)
  #define RTL8373_PAR_BIST_START_PAUSE_HSB_DRF_START_PAUSE_OFFSET                                             (1)
  #define RTL8373_PAR_BIST_START_PAUSE_HSB_DRF_START_PAUSE_MASK                                               (0x1 << RTL8373_PAR_BIST_START_PAUSE_HSB_DRF_START_PAUSE_OFFSET)
  #define RTL8373_PAR_BIST_START_PAUSE_PTR_DRF_START_PAUSE_OFFSET                                             (0)
  #define RTL8373_PAR_BIST_START_PAUSE_PTR_DRF_START_PAUSE_MASK                                               (0x1 << RTL8373_PAR_BIST_START_PAUSE_PTR_DRF_START_PAUSE_OFFSET)

#define RTL8373_PAR_BIST_DONE_DRFDONE_ADDR                                                                    (0x6F40)
  #define RTL8373_PAR_BIST_DONE_DRFDONE_HSB_DRF_DONE_OFFSET                                                   (17)
  #define RTL8373_PAR_BIST_DONE_DRFDONE_HSB_DRF_DONE_MASK                                                     (0x1 << RTL8373_PAR_BIST_DONE_DRFDONE_HSB_DRF_DONE_OFFSET)
  #define RTL8373_PAR_BIST_DONE_DRFDONE_PTR_DRF_DONE_OFFSET                                                   (16)
  #define RTL8373_PAR_BIST_DONE_DRFDONE_PTR_DRF_DONE_MASK                                                     (0x1 << RTL8373_PAR_BIST_DONE_DRFDONE_PTR_DRF_DONE_OFFSET)
  #define RTL8373_PAR_BIST_DONE_DRFDONE_HSB_BIST_DONE_OFFSET                                                  (1)
  #define RTL8373_PAR_BIST_DONE_DRFDONE_HSB_BIST_DONE_MASK                                                    (0x1 << RTL8373_PAR_BIST_DONE_DRFDONE_HSB_BIST_DONE_OFFSET)
  #define RTL8373_PAR_BIST_DONE_DRFDONE_PTR_BIST_DONE_OFFSET                                                  (0)
  #define RTL8373_PAR_BIST_DONE_DRFDONE_PTR_BIST_DONE_MASK                                                    (0x1 << RTL8373_PAR_BIST_DONE_DRFDONE_PTR_BIST_DONE_OFFSET)

#define RTL8373_PAR_BIST_FAIL_DRFFAIL_ADDR                                                                    (0x6F44)
  #define RTL8373_PAR_BIST_FAIL_DRFFAIL_HSB_DRF_FAIL_OFFSET                                                   (17)
  #define RTL8373_PAR_BIST_FAIL_DRFFAIL_HSB_DRF_FAIL_MASK                                                     (0x3F << RTL8373_PAR_BIST_FAIL_DRFFAIL_HSB_DRF_FAIL_OFFSET)
  #define RTL8373_PAR_BIST_FAIL_DRFFAIL_PTR_DRF_FAIL_OFFSET                                                   (16)
  #define RTL8373_PAR_BIST_FAIL_DRFFAIL_PTR_DRF_FAIL_MASK                                                     (0x1 << RTL8373_PAR_BIST_FAIL_DRFFAIL_PTR_DRF_FAIL_OFFSET)
  #define RTL8373_PAR_BIST_FAIL_DRFFAIL_HSB_BIST_FAIL_OFFSET                                                  (1)
  #define RTL8373_PAR_BIST_FAIL_DRFFAIL_HSB_BIST_FAIL_MASK                                                    (0x3F << RTL8373_PAR_BIST_FAIL_DRFFAIL_HSB_BIST_FAIL_OFFSET)
  #define RTL8373_PAR_BIST_FAIL_DRFFAIL_PTR_BIST_FAIL_OFFSET                                                  (0)
  #define RTL8373_PAR_BIST_FAIL_DRFFAIL_PTR_BIST_FAIL_MASK                                                    (0x1 << RTL8373_PAR_BIST_FAIL_DRFFAIL_PTR_BIST_FAIL_OFFSET)

#define RTL8373_PAR_BIST_CTRL_0_ADDR                                                                          (0x6F48)
  #define RTL8373_PAR_BIST_CTRL_0_HSB_BIST_EN_OFFSET                                                          (1)
  #define RTL8373_PAR_BIST_CTRL_0_HSB_BIST_EN_MASK                                                            (0x1 << RTL8373_PAR_BIST_CTRL_0_HSB_BIST_EN_OFFSET)
  #define RTL8373_PAR_BIST_CTRL_0_PTR_BIST_EN_OFFSET                                                          (0)
  #define RTL8373_PAR_BIST_CTRL_0_PTR_BIST_EN_MASK                                                            (0x1 << RTL8373_PAR_BIST_CTRL_0_PTR_BIST_EN_OFFSET)

#define RTL8373_MBIST_CTRL_ADDR                                                                               (0xF40)
  #define RTL8373_MBIST_CTRL_MIB_LS_MODE_OFFSET                                                               (12)
  #define RTL8373_MBIST_CTRL_MIB_LS_MODE_MASK                                                                 (0x1 << RTL8373_MBIST_CTRL_MIB_LS_MODE_OFFSET)
  #define RTL8373_MBIST_CTRL_MIB_MB_RM_OFFSET                                                                 (8)
  #define RTL8373_MBIST_CTRL_MIB_MB_RM_MASK                                                                   (0xF << RTL8373_MBIST_CTRL_MIB_MB_RM_OFFSET)
  #define RTL8373_MBIST_CTRL_MIB_MB_RME_OFFSET                                                                (7)
  #define RTL8373_MBIST_CTRL_MIB_MB_RME_MASK                                                                  (0x1 << RTL8373_MBIST_CTRL_MIB_MB_RME_OFFSET)
  #define RTL8373_MBIST_CTRL_MIB_TEST1_OFFSET                                                                 (6)
  #define RTL8373_MBIST_CTRL_MIB_TEST1_MASK                                                                   (0x1 << RTL8373_MBIST_CTRL_MIB_TEST1_OFFSET)
  #define RTL8373_MBIST_CTRL_MIB_LOOP_MODE_OFFSET                                                             (5)
  #define RTL8373_MBIST_CTRL_MIB_LOOP_MODE_MASK                                                               (0x1 << RTL8373_MBIST_CTRL_MIB_LOOP_MODE_OFFSET)
  #define RTL8373_MBIST_CTRL_MIB_DYN_READ_EN_OFFSET                                                           (4)
  #define RTL8373_MBIST_CTRL_MIB_DYN_READ_EN_MASK                                                             (0x1 << RTL8373_MBIST_CTRL_MIB_DYN_READ_EN_OFFSET)
  #define RTL8373_MBIST_CTRL_MIB_RESUME_OFFSET                                                                (3)
  #define RTL8373_MBIST_CTRL_MIB_RESUME_MASK                                                                  (0x1 << RTL8373_MBIST_CTRL_MIB_RESUME_OFFSET)
  #define RTL8373_MBIST_CTRL_MIB_DRF_MODE_OFFSET                                                              (2)
  #define RTL8373_MBIST_CTRL_MIB_DRF_MODE_MASK                                                                (0x1 << RTL8373_MBIST_CTRL_MIB_DRF_MODE_OFFSET)
  #define RTL8373_MBIST_CTRL_MIB_MODE_OFFSET                                                                  (1)
  #define RTL8373_MBIST_CTRL_MIB_MODE_MASK                                                                    (0x1 << RTL8373_MBIST_CTRL_MIB_MODE_OFFSET)
  #define RTL8373_MBIST_CTRL_MIB_RSTN_OFFSET                                                                  (0)
  #define RTL8373_MBIST_CTRL_MIB_RSTN_MASK                                                                    (0x1 << RTL8373_MBIST_CTRL_MIB_RSTN_OFFSET)

#define RTL8373_MBIST_RSLT_ADDR                                                                               (0xF44)
  #define RTL8373_MBIST_RSLT_MIB_DRF_FAIL_OFFSET                                                              (4)
  #define RTL8373_MBIST_RSLT_MIB_DRF_FAIL_MASK                                                                (0x1 << RTL8373_MBIST_RSLT_MIB_DRF_FAIL_OFFSET)
  #define RTL8373_MBIST_RSLT_MIB_FAIL_OFFSET                                                                  (3)
  #define RTL8373_MBIST_RSLT_MIB_FAIL_MASK                                                                    (0x1 << RTL8373_MBIST_RSLT_MIB_FAIL_OFFSET)
  #define RTL8373_MBIST_RSLT_MIB_DRF_DONE_OFFSET                                                              (2)
  #define RTL8373_MBIST_RSLT_MIB_DRF_DONE_MASK                                                                (0x1 << RTL8373_MBIST_RSLT_MIB_DRF_DONE_OFFSET)
  #define RTL8373_MBIST_RSLT_MIB_DONE_OFFSET                                                                  (1)
  #define RTL8373_MBIST_RSLT_MIB_DONE_MASK                                                                    (0x1 << RTL8373_MBIST_RSLT_MIB_DONE_OFFSET)
  #define RTL8373_MBIST_RSLT_MIB_DRF_PAUSE_OFFSET                                                             (0)
  #define RTL8373_MBIST_RSLT_MIB_DRF_PAUSE_MASK                                                               (0x1 << RTL8373_MBIST_RSLT_MIB_DRF_PAUSE_OFFSET)

/*
 * Feature: HW_MISC
 */
#define RTL8373_BOND_INFO_ADDR                                                                                (0x7F60)
  #define RTL8373_BOND_INFO_BOND_INFO_RO_OFFSET                                                               (0)
  #define RTL8373_BOND_INFO_BOND_INFO_RO_MASK                                                                 (0xFFF << RTL8373_BOND_INFO_BOND_INFO_RO_OFFSET)

#define RTL8373_STRAP_INFO_0_ADDR                                                                             (0x7F64)
  #define RTL8373_STRAP_INFO_0_STRAP_INFO_RO_OFFSET                                                           (0)
  #define RTL8373_STRAP_INFO_0_STRAP_INFO_RO_MASK                                                             (0x3FFFF << RTL8373_STRAP_INFO_0_STRAP_INFO_RO_OFFSET)

#define RTL8373_IO_DRVING_0_ADDR                                                                              (0x7F68)
  #define RTL8373_IO_DRVING_0_IO_DRVING_0_OFFSET                                                              (0)
  #define RTL8373_IO_DRVING_0_IO_DRVING_0_MASK                                                                (0xFFFFFFFF << RTL8373_IO_DRVING_0_IO_DRVING_0_OFFSET)

#define RTL8373_IO_DRVING_1_ADDR                                                                              (0x7F6C)
  #define RTL8373_IO_DRVING_1_IO_DRVING_1_OFFSET                                                              (0)
  #define RTL8373_IO_DRVING_1_IO_DRVING_1_MASK                                                                (0xFFFFFFFF << RTL8373_IO_DRVING_1_IO_DRVING_1_OFFSET)

#define RTL8373_IO_DRVING_2_ADDR                                                                              (0x7F70)
  #define RTL8373_IO_DRVING_2_IO_DRVING_2_OFFSET                                                              (0)
  #define RTL8373_IO_DRVING_2_IO_DRVING_2_MASK                                                                (0x7FFFF << RTL8373_IO_DRVING_2_IO_DRVING_2_OFFSET)

#define RTL8373_IO_SLEW_0_ADDR                                                                                (0x7F74)
  #define RTL8373_IO_SLEW_0_IO_SLEW_0_OFFSET                                                                  (0)
  #define RTL8373_IO_SLEW_0_IO_SLEW_0_MASK                                                                    (0xFFFFFFFF << RTL8373_IO_SLEW_0_IO_SLEW_0_OFFSET)

#define RTL8373_IO_SLEW_1_ADDR                                                                                (0x7F78)
  #define RTL8373_IO_SLEW_1_IO_SLEW_1_OFFSET                                                                  (0)
  #define RTL8373_IO_SLEW_1_IO_SLEW_1_MASK                                                                    (0xFFFFFFFF << RTL8373_IO_SLEW_1_IO_SLEW_1_OFFSET)

#define RTL8373_IO_SLEW_2_ADDR                                                                                (0x7F7C)
  #define RTL8373_IO_SLEW_2_IO_SLEW_2_OFFSET                                                                  (0)
  #define RTL8373_IO_SLEW_2_IO_SLEW_2_MASK                                                                    (0x7FFFF << RTL8373_IO_SLEW_2_IO_SLEW_2_OFFSET)

#define RTL8373_IO_SMT_EN_0_ADDR                                                                              (0x7F80)
  #define RTL8373_IO_SMT_EN_0_IO_SMT_EN_0_OFFSET                                                              (0)
  #define RTL8373_IO_SMT_EN_0_IO_SMT_EN_0_MASK                                                                (0xFFFFFFFF << RTL8373_IO_SMT_EN_0_IO_SMT_EN_0_OFFSET)

#define RTL8373_IO_SMT_EN_1_ADDR                                                                              (0x7F84)
  #define RTL8373_IO_SMT_EN_1_IO_SMT_EN_1_OFFSET                                                              (0)
  #define RTL8373_IO_SMT_EN_1_IO_SMT_EN_1_MASK                                                                (0xFFFFFFFF << RTL8373_IO_SMT_EN_1_IO_SMT_EN_1_OFFSET)

#define RTL8373_IO_SMT_EN_2_ADDR                                                                              (0x7F88)
  #define RTL8373_IO_SMT_EN_2_IO_SMT_EN_2_OFFSET                                                              (0)
  #define RTL8373_IO_SMT_EN_2_IO_SMT_EN_2_MASK                                                                (0x7FFFF << RTL8373_IO_SMT_EN_2_IO_SMT_EN_2_OFFSET)

#define RTL8373_IO_MUX_SEL_0_ADDR                                                                             (0x7F8C)
  #define RTL8373_IO_MUX_SEL_0_FLASH_FORCE_CTR_EN_OFFSET                                                      (31)
  #define RTL8373_IO_MUX_SEL_0_FLASH_FORCE_CTR_EN_MASK                                                        (0x1 << RTL8373_IO_MUX_SEL_0_FLASH_FORCE_CTR_EN_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GLB_RLDP_LED_EN_OFFSET                                                         (29)
  #define RTL8373_IO_MUX_SEL_0_GLB_RLDP_LED_EN_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_0_GLB_RLDP_LED_EN_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_SYS_LED_EN_OFFSET                                                              (28)
  #define RTL8373_IO_MUX_SEL_0_SYS_LED_EN_MASK                                                                (0x1 << RTL8373_IO_MUX_SEL_0_SYS_LED_EN_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED27_SEL_OFFSET                                                          (27)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED27_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED27_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED26_SEL_OFFSET                                                          (26)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED26_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED26_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED25_SEL_OFFSET                                                          (25)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED25_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED25_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED24_SEL_OFFSET                                                          (24)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED24_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED24_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED23_SEL_OFFSET                                                          (23)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED23_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED23_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED22_SEL_OFFSET                                                          (22)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED22_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED22_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED21_SEL_OFFSET                                                          (21)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED21_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED21_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED20_SEL_OFFSET                                                          (20)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED20_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED20_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED19_SEL_OFFSET                                                          (19)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED19_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED19_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED18_SEL_OFFSET                                                          (18)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED18_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED18_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED17_SEL_OFFSET                                                          (17)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED17_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED17_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED16_SEL_OFFSET                                                          (16)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED16_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED16_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED15_SEL_OFFSET                                                          (15)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED15_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED15_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED14_SEL_OFFSET                                                          (14)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED14_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED14_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED13_SEL_OFFSET                                                          (13)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED13_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED13_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED12_SEL_OFFSET                                                          (12)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED12_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED12_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED11_SEL_OFFSET                                                          (11)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED11_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED11_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED10_SEL_OFFSET                                                          (10)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED10_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED10_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED9_SEL_OFFSET                                                           (9)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED9_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED9_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED8_SEL_OFFSET                                                           (8)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED8_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED8_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED7_SEL_OFFSET                                                           (7)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED7_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED7_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED6_SEL_OFFSET                                                           (6)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED6_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED6_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED5_SEL_OFFSET                                                           (5)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED5_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED5_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED4_SEL_OFFSET                                                           (4)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED4_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED4_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED3_SEL_OFFSET                                                           (3)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED3_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED3_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED2_SEL_OFFSET                                                           (2)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED2_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED2_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED1_SEL_OFFSET                                                           (1)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED1_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED1_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED0_SEL_OFFSET                                                           (0)
  #define RTL8373_IO_MUX_SEL_0_GPIO_LED0_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_0_GPIO_LED0_SEL_OFFSET)

#define RTL8373_IO_MUX_SEL_1_ADDR                                                                             (0x7F90)
  #define RTL8373_IO_MUX_SEL_1_GPIO_PWM_OUT_SEL_OFFSET                                                        (30)
  #define RTL8373_IO_MUX_SEL_1_GPIO_PWM_OUT_SEL_MASK                                                          (0x1 << RTL8373_IO_MUX_SEL_1_GPIO_PWM_OUT_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_GPIO_SDA4_SEL_OFFSET                                                           (29)
  #define RTL8373_IO_MUX_SEL_1_GPIO_SDA4_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_1_GPIO_SDA4_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_SYNCELOCK1_SEL_OFFSET                                                          (28)
  #define RTL8373_IO_MUX_SEL_1_SYNCELOCK1_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_1_SYNCELOCK1_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_SYNCELOCK0_SEL_OFFSET                                                          (27)
  #define RTL8373_IO_MUX_SEL_1_SYNCELOCK0_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_1_SYNCELOCK0_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PTP_PPS_IN_SEL_OFFSET                                                          (24)
  #define RTL8373_IO_MUX_SEL_1_PTP_PPS_IN_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_1_PTP_PPS_IN_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PTP_TOD_IN_SEL_OFFSET                                                          (23)
  #define RTL8373_IO_MUX_SEL_1_PTP_TOD_IN_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_1_PTP_TOD_IN_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PTP_PPS_OUT_SEL_OFFSET                                                         (22)
  #define RTL8373_IO_MUX_SEL_1_PTP_PPS_OUT_SEL_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PTP_PPS_OUT_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PTP_TOD_OUT_SEL_OFFSET                                                         (21)
  #define RTL8373_IO_MUX_SEL_1_PTP_TOD_OUT_SEL_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PTP_TOD_OUT_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PTP_CLK_OUT_SEL_OFFSET                                                         (20)
  #define RTL8373_IO_MUX_SEL_1_PTP_CLK_OUT_SEL_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PTP_CLK_OUT_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PTP_CLK125M_IN_SEL_OFFSET                                                      (19)
  #define RTL8373_IO_MUX_SEL_1_PTP_CLK125M_IN_SEL_MASK                                                        (0x1 << RTL8373_IO_MUX_SEL_1_PTP_CLK125M_IN_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA2_SEL_1_OFFSET                                                         (18)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA2_SEL_1_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSDA2_SEL_1_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA2_SEL_0_OFFSET                                                         (17)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA2_SEL_0_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSDA2_SEL_0_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK2_SEL_1_OFFSET                                                         (16)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK2_SEL_1_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSCK2_SEL_1_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK2_SEL_0_OFFSET                                                         (15)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK2_SEL_0_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSCK2_SEL_0_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA1_SEL_1_OFFSET                                                         (14)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA1_SEL_1_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSDA1_SEL_1_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA1_SEL_0_OFFSET                                                         (13)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA1_SEL_0_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSDA1_SEL_0_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK1_SEL_1_OFFSET                                                         (12)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK1_SEL_1_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSCK1_SEL_1_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK1_SEL_0_OFFSET                                                         (11)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK1_SEL_0_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSCK1_SEL_0_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA0_SEL_1_OFFSET                                                         (10)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA0_SEL_1_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSDA0_SEL_1_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA0_SEL_0_OFFSET                                                         (9)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSDA0_SEL_0_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSDA0_SEL_0_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK0_SEL_1_OFFSET                                                         (8)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK0_SEL_1_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSCK0_SEL_1_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK0_SEL_0_OFFSET                                                         (7)
  #define RTL8373_IO_MUX_SEL_1_PAD_MSCK0_SEL_0_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_MSCK0_SEL_0_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_GPIO_MDX1_SEL_1_OFFSET                                                         (6)
  #define RTL8373_IO_MUX_SEL_1_GPIO_MDX1_SEL_1_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_GPIO_MDX1_SEL_1_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_GPIO_MDX1_SEL_0_OFFSET                                                         (5)
  #define RTL8373_IO_MUX_SEL_1_GPIO_MDX1_SEL_0_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_GPIO_MDX1_SEL_0_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_GPIO_MDIO0_SEL_OFFSET                                                          (4)
  #define RTL8373_IO_MUX_SEL_1_GPIO_MDIO0_SEL_MASK                                                            (0x1 << RTL8373_IO_MUX_SEL_1_GPIO_MDIO0_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_GPIO_MDC0_SEL_OFFSET                                                           (3)
  #define RTL8373_IO_MUX_SEL_1_GPIO_MDC0_SEL_MASK                                                             (0x1 << RTL8373_IO_MUX_SEL_1_GPIO_MDC0_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_GPIO_INT_SEL_OFFSET                                                            (2)
  #define RTL8373_IO_MUX_SEL_1_GPIO_INT_SEL_MASK                                                              (0x1 << RTL8373_IO_MUX_SEL_1_GPIO_INT_SEL_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_UART0_SEL_1_OFFSET                                                         (1)
  #define RTL8373_IO_MUX_SEL_1_PAD_UART0_SEL_1_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_UART0_SEL_1_OFFSET)
  #define RTL8373_IO_MUX_SEL_1_PAD_UART0_SEL_0_OFFSET                                                         (0)
  #define RTL8373_IO_MUX_SEL_1_PAD_UART0_SEL_0_MASK                                                           (0x1 << RTL8373_IO_MUX_SEL_1_PAD_UART0_SEL_0_OFFSET)

#define RTL8373_IO_MUX_SEL_2_ADDR                                                                             (0x7F94)
  #define RTL8373_IO_MUX_SEL_2_ACL_BIT3_EN_OFFSET                                                             (3)
  #define RTL8373_IO_MUX_SEL_2_ACL_BIT3_EN_MASK                                                               (0x1 << RTL8373_IO_MUX_SEL_2_ACL_BIT3_EN_OFFSET)
  #define RTL8373_IO_MUX_SEL_2_ACL_BIT2_EN_OFFSET                                                             (2)
  #define RTL8373_IO_MUX_SEL_2_ACL_BIT2_EN_MASK                                                               (0x1 << RTL8373_IO_MUX_SEL_2_ACL_BIT2_EN_OFFSET)
  #define RTL8373_IO_MUX_SEL_2_ACL_BIT1_EN_OFFSET                                                             (1)
  #define RTL8373_IO_MUX_SEL_2_ACL_BIT1_EN_MASK                                                               (0x1 << RTL8373_IO_MUX_SEL_2_ACL_BIT1_EN_OFFSET)
  #define RTL8373_IO_MUX_SEL_2_ACL_BIT0_EN_OFFSET                                                             (0)
  #define RTL8373_IO_MUX_SEL_2_ACL_BIT0_EN_MASK                                                               (0x1 << RTL8373_IO_MUX_SEL_2_ACL_BIT0_EN_OFFSET)

#define RTL8373_IO_MUX_SEL_3_ADDR                                                                             (0x7F98)
  #define RTL8373_IO_MUX_SEL_3_IO_BISD_EN_OFFSET                                                              (0)
  #define RTL8373_IO_MUX_SEL_3_IO_BISD_EN_MASK                                                                (0x1 << RTL8373_IO_MUX_SEL_3_IO_BISD_EN_OFFSET)

#define RTL8373_DBG_MODE_ADDR                                                                                 (0x30)
  #define RTL8373_DBG_MODE_DBG_SHIFT_OFFSET                                                                   (0)
  #define RTL8373_DBG_MODE_DBG_SHIFT_MASK                                                                     (0x7 << RTL8373_DBG_MODE_DBG_SHIFT_OFFSET)

#define RTL8373_DBG_PAD_CTRL_ADDR                                                                             (0x34)
  #define RTL8373_DBG_PAD_CTRL_DBG_PAD_CTRL_OFFSET                                                            (0)
  #define RTL8373_DBG_PAD_CTRL_DBG_PAD_CTRL_MASK                                                              (0xFFFFFFFF << RTL8373_DBG_PAD_CTRL_DBG_PAD_CTRL_OFFSET)

#define RTL8373_DBG_CTRL_ADR0_ADDR                                                                            (0xC0B0)
  #define RTL8373_DBG_CTRL_ADR0_DBG_ADR0_OFFSET                                                               (0)
  #define RTL8373_DBG_CTRL_ADR0_DBG_ADR0_MASK                                                                 (0xFFFF << RTL8373_DBG_CTRL_ADR0_DBG_ADR0_OFFSET)

#define RTL8373_DBG_CTRL_ADR1_ADDR                                                                            (0xC0B4)
  #define RTL8373_DBG_CTRL_ADR1_DBG_ADR1_OFFSET                                                               (0)
  #define RTL8373_DBG_CTRL_ADR1_DBG_ADR1_MASK                                                                 (0xFFFF << RTL8373_DBG_CTRL_ADR1_DBG_ADR1_OFFSET)

#define RTL8373_DBG_CTRL_ADR2_ADDR                                                                            (0xC0B8)
  #define RTL8373_DBG_CTRL_ADR2_DBG_ADR2_OFFSET                                                               (0)
  #define RTL8373_DBG_CTRL_ADR2_DBG_ADR2_MASK                                                                 (0xFFFF << RTL8373_DBG_CTRL_ADR2_DBG_ADR2_OFFSET)

#define RTL8373_DBG_CTRL_ADR3_ADDR                                                                            (0xC0BC)
  #define RTL8373_DBG_CTRL_ADR3_DBG_ADR3_OFFSET                                                               (0)
  #define RTL8373_DBG_CTRL_ADR3_DBG_ADR3_MASK                                                                 (0xFFFF << RTL8373_DBG_CTRL_ADR3_DBG_ADR3_OFFSET)

#define RTL8373_DBG_CTRL_SEL0_ADDR                                                                            (0xC0C0)
  #define RTL8373_DBG_CTRL_SEL0_DBG_SHIFT_SEL0_OFFSET                                                         (4)
  #define RTL8373_DBG_CTRL_SEL0_DBG_SHIFT_SEL0_MASK                                                           (0x7 << RTL8373_DBG_CTRL_SEL0_DBG_SHIFT_SEL0_OFFSET)
  #define RTL8373_DBG_CTRL_SEL0_DBG_BIT_SEL0_OFFSET                                                           (2)
  #define RTL8373_DBG_CTRL_SEL0_DBG_BIT_SEL0_MASK                                                             (0x3 << RTL8373_DBG_CTRL_SEL0_DBG_BIT_SEL0_OFFSET)
  #define RTL8373_DBG_CTRL_SEL0_DBG_BLK_SEL0_OFFSET                                                           (0)
  #define RTL8373_DBG_CTRL_SEL0_DBG_BLK_SEL0_MASK                                                             (0x3 << RTL8373_DBG_CTRL_SEL0_DBG_BLK_SEL0_OFFSET)

#define RTL8373_DBG_CTRL_SEL1_ADDR                                                                            (0xC0C4)
  #define RTL8373_DBG_CTRL_SEL1_DBG_SHIFT_SEL1_OFFSET                                                         (4)
  #define RTL8373_DBG_CTRL_SEL1_DBG_SHIFT_SEL1_MASK                                                           (0x7 << RTL8373_DBG_CTRL_SEL1_DBG_SHIFT_SEL1_OFFSET)
  #define RTL8373_DBG_CTRL_SEL1_DBG_BIT_SEL1_OFFSET                                                           (2)
  #define RTL8373_DBG_CTRL_SEL1_DBG_BIT_SEL1_MASK                                                             (0x3 << RTL8373_DBG_CTRL_SEL1_DBG_BIT_SEL1_OFFSET)
  #define RTL8373_DBG_CTRL_SEL1_DBG_BLK_SEL1_OFFSET                                                           (0)
  #define RTL8373_DBG_CTRL_SEL1_DBG_BLK_SEL1_MASK                                                             (0x3 << RTL8373_DBG_CTRL_SEL1_DBG_BLK_SEL1_OFFSET)

#define RTL8373_DBG_CTRL_SEL2_ADDR                                                                            (0xC0C8)
  #define RTL8373_DBG_CTRL_SEL2_DBG_SHIFT_SEL2_OFFSET                                                         (4)
  #define RTL8373_DBG_CTRL_SEL2_DBG_SHIFT_SEL2_MASK                                                           (0x7 << RTL8373_DBG_CTRL_SEL2_DBG_SHIFT_SEL2_OFFSET)
  #define RTL8373_DBG_CTRL_SEL2_DBG_BIT_SEL2_OFFSET                                                           (2)
  #define RTL8373_DBG_CTRL_SEL2_DBG_BIT_SEL2_MASK                                                             (0x3 << RTL8373_DBG_CTRL_SEL2_DBG_BIT_SEL2_OFFSET)
  #define RTL8373_DBG_CTRL_SEL2_DBG_BLK_SEL2_OFFSET                                                           (0)
  #define RTL8373_DBG_CTRL_SEL2_DBG_BLK_SEL2_MASK                                                             (0x3 << RTL8373_DBG_CTRL_SEL2_DBG_BLK_SEL2_OFFSET)

#define RTL8373_DBG_CTRL_SEL3_ADDR                                                                            (0xC0CC)
  #define RTL8373_DBG_CTRL_SEL3_DBG_SHIFT_SEL3_OFFSET                                                         (4)
  #define RTL8373_DBG_CTRL_SEL3_DBG_SHIFT_SEL3_MASK                                                           (0x7 << RTL8373_DBG_CTRL_SEL3_DBG_SHIFT_SEL3_OFFSET)
  #define RTL8373_DBG_CTRL_SEL3_DBG_BIT_SEL3_OFFSET                                                           (2)
  #define RTL8373_DBG_CTRL_SEL3_DBG_BIT_SEL3_MASK                                                             (0x3 << RTL8373_DBG_CTRL_SEL3_DBG_BIT_SEL3_OFFSET)
  #define RTL8373_DBG_CTRL_SEL3_DBG_BLK_SEL3_OFFSET                                                           (0)
  #define RTL8373_DBG_CTRL_SEL3_DBG_BLK_SEL3_MASK                                                             (0x3 << RTL8373_DBG_CTRL_SEL3_DBG_BLK_SEL3_OFFSET)

#define RTL8373_DBG_CTRL_VAL_ADDR                                                                             (0xC0D0)
  #define RTL8373_DBG_CTRL_VAL_DBG_OUT_OFFSET                                                                 (0)
  #define RTL8373_DBG_CTRL_VAL_DBG_OUT_MASK                                                                   (0xFFFFFFFF << RTL8373_DBG_CTRL_VAL_DBG_OUT_OFFSET)

#define RTL8373_FORCE_PU_PD_EN_0_ADDR                                                                         (0x7F9C)
  #define RTL8373_FORCE_PU_PD_EN_0_FORCE_PU_PD_EN_0_OFFSET                                                    (0)
  #define RTL8373_FORCE_PU_PD_EN_0_FORCE_PU_PD_EN_0_MASK                                                      (0xFFFFFFFF << RTL8373_FORCE_PU_PD_EN_0_FORCE_PU_PD_EN_0_OFFSET)

#define RTL8373_FORCE_PU_PD_EN_1_ADDR                                                                         (0x7FA0)
  #define RTL8373_FORCE_PU_PD_EN_1_FORCE_PU_PD_EN_1_OFFSET                                                    (0)
  #define RTL8373_FORCE_PU_PD_EN_1_FORCE_PU_PD_EN_1_MASK                                                      (0xFFFFFFFF << RTL8373_FORCE_PU_PD_EN_1_FORCE_PU_PD_EN_1_OFFSET)

#define RTL8373_FORCE_PU_0_ADDR                                                                               (0x7FA4)
  #define RTL8373_FORCE_PU_0_FORCE_PU_0_OFFSET                                                                (0)
  #define RTL8373_FORCE_PU_0_FORCE_PU_0_MASK                                                                  (0xFFFFFFFF << RTL8373_FORCE_PU_0_FORCE_PU_0_OFFSET)

#define RTL8373_FORCE_PU_1_ADDR                                                                               (0x7FA8)
  #define RTL8373_FORCE_PU_1_FORCE_PU_1_OFFSET                                                                (0)
  #define RTL8373_FORCE_PU_1_FORCE_PU_1_MASK                                                                  (0xFFFFFFFF << RTL8373_FORCE_PU_1_FORCE_PU_1_OFFSET)

#define RTL8373_FORCE_PD_0_ADDR                                                                               (0x7FAC)
  #define RTL8373_FORCE_PD_0_FORCE_PD_0_OFFSET                                                                (0)
  #define RTL8373_FORCE_PD_0_FORCE_PD_0_MASK                                                                  (0xFFFFFFFF << RTL8373_FORCE_PD_0_FORCE_PD_0_OFFSET)

#define RTL8373_FORCE_PD_1_ADDR                                                                               (0x7FB0)
  #define RTL8373_FORCE_PD_1_FORCE_PD_1_OFFSET                                                                (0)
  #define RTL8373_FORCE_PD_1_FORCE_PD_1_MASK                                                                  (0xFFFFFFFF << RTL8373_FORCE_PD_1_FORCE_PD_1_OFFSET)

#define RTL8373_CFG_PAD_MDIO0_DRV_MODE_ADDR                                                                   (0x7FB4)
  #define RTL8373_CFG_PAD_MDIO0_DRV_MODE_CFG_MDIO_DRV_PAD_OFFSET                                              (0)
  #define RTL8373_CFG_PAD_MDIO0_DRV_MODE_CFG_MDIO_DRV_PAD_MASK                                                (0x1 << RTL8373_CFG_PAD_MDIO0_DRV_MODE_CFG_MDIO_DRV_PAD_OFFSET)

#define RTL8373_VOLT_PROB_CTRL_ADDR                                                                           (0x390)
  #define RTL8373_VOLT_PROB_CTRL_LOW_VOLT_CH_FLAG_OFFSET                                                      (22)
  #define RTL8373_VOLT_PROB_CTRL_LOW_VOLT_CH_FLAG_MASK                                                        (0xFF << RTL8373_VOLT_PROB_CTRL_LOW_VOLT_CH_FLAG_OFFSET)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_CMP_EN_OFFSET                                                           (21)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_CMP_EN_MASK                                                             (0x1 << RTL8373_VOLT_PROB_CTRL_VOLT_CMP_EN_OFFSET)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_THR_OFFSET                                                              (11)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_THR_MASK                                                                (0x3FF << RTL8373_VOLT_PROB_CTRL_VOLT_THR_OFFSET)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_PROB_PAD_OUT_EN_OFFSET                                                  (10)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_PROB_PAD_OUT_EN_MASK                                                    (0x1 << RTL8373_VOLT_PROB_CTRL_VOLT_PROB_PAD_OUT_EN_OFFSET)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_PROB_SEL_OFFSET                                                         (6)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_PROB_SEL_MASK                                                           (0xF << RTL8373_VOLT_PROB_CTRL_VOLT_PROB_SEL_OFFSET)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_PROB_RECORD_OFFSET                                                      (5)
  #define RTL8373_VOLT_PROB_CTRL_VOLT_PROB_RECORD_MASK                                                        (0x1 << RTL8373_VOLT_PROB_CTRL_VOLT_PROB_RECORD_OFFSET)
  #define RTL8373_VOLT_PROB_CTRL_POW_SAR_EN_OFFSET                                                            (4)
  #define RTL8373_VOLT_PROB_CTRL_POW_SAR_EN_MASK                                                              (0x1 << RTL8373_VOLT_PROB_CTRL_POW_SAR_EN_OFFSET)
  #define RTL8373_VOLT_PROB_CTRL_SAR_REF_OFFSET                                                               (1)
  #define RTL8373_VOLT_PROB_CTRL_SAR_REF_MASK                                                                 (0x7 << RTL8373_VOLT_PROB_CTRL_SAR_REF_OFFSET)
  #define RTL8373_VOLT_PROB_CTRL_SAR_REG_WT_OFFSET                                                            (0)
  #define RTL8373_VOLT_PROB_CTRL_SAR_REG_WT_MASK                                                              (0x1 << RTL8373_VOLT_PROB_CTRL_SAR_REG_WT_OFFSET)

#define RTL8373_VOLT_PROB_RESULT0_ADDR                                                                        (0x394)
  #define RTL8373_VOLT_PROB_RESULT0_DOUT_CURRENT_OFFSET                                                       (0)
  #define RTL8373_VOLT_PROB_RESULT0_DOUT_CURRENT_MASK                                                         (0x3FF << RTL8373_VOLT_PROB_RESULT0_DOUT_CURRENT_OFFSET)

#define RTL8373_VOLT_PROB_RESULT1_ADDR                                                                        (0x398)
  #define RTL8373_VOLT_PROB_RESULT1_VOLT_PROB_MAX_OFFSET                                                      (16)
  #define RTL8373_VOLT_PROB_RESULT1_VOLT_PROB_MAX_MASK                                                        (0x3FF << RTL8373_VOLT_PROB_RESULT1_VOLT_PROB_MAX_OFFSET)
  #define RTL8373_VOLT_PROB_RESULT1_VOLT_PROB_MIN_OFFSET                                                      (0)
  #define RTL8373_VOLT_PROB_RESULT1_VOLT_PROB_MIN_MASK                                                        (0x3FF << RTL8373_VOLT_PROB_RESULT1_VOLT_PROB_MIN_OFFSET)

#define RTL8373_CFG_XTAL_ADDR                                                                                 (0x38)
  #define RTL8373_CFG_XTAL_REG_CKREFBUF_CML_I_SDS_OFFSET                                                      (6)
  #define RTL8373_CFG_XTAL_REG_CKREFBUF_CML_I_SDS_MASK                                                        (0x7 << RTL8373_CFG_XTAL_REG_CKREFBUF_CML_I_SDS_OFFSET)
  #define RTL8373_CFG_XTAL_REG_CKREFBUF_CML_I_APHY_OFFSET                                                     (3)
  #define RTL8373_CFG_XTAL_REG_CKREFBUF_CML_I_APHY_MASK                                                       (0x7 << RTL8373_CFG_XTAL_REG_CKREFBUF_CML_I_APHY_OFFSET)
  #define RTL8373_CFG_XTAL_REG_CKREFBUF_EN_OFFSET                                                             (2)
  #define RTL8373_CFG_XTAL_REG_CKREFBUF_EN_MASK                                                               (0x1 << RTL8373_CFG_XTAL_REG_CKREFBUF_EN_OFFSET)
  #define RTL8373_CFG_XTAL_REG_CMU_TEST_EN_XTAL_OFFSET                                                        (1)
  #define RTL8373_CFG_XTAL_REG_CMU_TEST_EN_XTAL_MASK                                                          (0x1 << RTL8373_CFG_XTAL_REG_CMU_TEST_EN_XTAL_OFFSET)
  #define RTL8373_CFG_XTAL_REG_PIN_SEL_25M_TEST_EN_OFFSET                                                     (0)
  #define RTL8373_CFG_XTAL_REG_PIN_SEL_25M_TEST_EN_MASK                                                       (0x1 << RTL8373_CFG_XTAL_REG_PIN_SEL_25M_TEST_EN_OFFSET)

/*
 * Feature: Wrapper_PHY
 */
#define RTL8373_CFG_EEE_FLG_DLY_ADDR                                                                          (0x910)
  #define RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY3_OFFSET                                                 (28)
  #define RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY3_MASK                                                   (0xF << RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY3_OFFSET)
  #define RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY3_OFFSET                                                 (24)
  #define RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY3_MASK                                                   (0xF << RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY3_OFFSET)
  #define RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY2_OFFSET                                                 (20)
  #define RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY2_MASK                                                   (0xF << RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY2_OFFSET)
  #define RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY2_OFFSET                                                 (16)
  #define RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY2_MASK                                                   (0xF << RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY2_OFFSET)
  #define RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY1_OFFSET                                                 (12)
  #define RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY1_MASK                                                   (0xF << RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY1_OFFSET)
  #define RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY1_OFFSET                                                 (8)
  #define RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY1_MASK                                                   (0xF << RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY1_OFFSET)
  #define RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY0_OFFSET                                                 (4)
  #define RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY0_MASK                                                   (0xF << RTL8373_CFG_EEE_FLG_DLY_SDS2PHY_EEE_FLG_DLY0_OFFSET)
  #define RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY0_OFFSET                                                 (0)
  #define RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY0_MASK                                                   (0xF << RTL8373_CFG_EEE_FLG_DLY_PHY2SDS_EEE_FLG_DLY0_OFFSET)

#define RTL8373_CFG_PHY_MDI_REVERSE_ADDR                                                                      (0xA90)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P3_PHY_R_FRC_OFFSET                                                     (7)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P3_PHY_R_FRC_MASK                                                       (0x1 << RTL8373_CFG_PHY_MDI_REVERSE_P3_PHY_R_FRC_OFFSET)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P2_PHY_R_FRC_OFFSET                                                     (6)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P2_PHY_R_FRC_MASK                                                       (0x1 << RTL8373_CFG_PHY_MDI_REVERSE_P2_PHY_R_FRC_OFFSET)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P1_PHY_R_FRC_OFFSET                                                     (5)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P1_PHY_R_FRC_MASK                                                       (0x1 << RTL8373_CFG_PHY_MDI_REVERSE_P1_PHY_R_FRC_OFFSET)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P0_PHY_R_FRC_OFFSET                                                     (4)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P0_PHY_R_FRC_MASK                                                       (0x1 << RTL8373_CFG_PHY_MDI_REVERSE_P0_PHY_R_FRC_OFFSET)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P3_MDI_REVERSE_OFFSET                                                   (3)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P3_MDI_REVERSE_MASK                                                     (0x1 << RTL8373_CFG_PHY_MDI_REVERSE_P3_MDI_REVERSE_OFFSET)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P2_MDI_REVERSE_OFFSET                                                   (2)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P2_MDI_REVERSE_MASK                                                     (0x1 << RTL8373_CFG_PHY_MDI_REVERSE_P2_MDI_REVERSE_OFFSET)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P1_MDI_REVERSE_OFFSET                                                   (1)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P1_MDI_REVERSE_MASK                                                     (0x1 << RTL8373_CFG_PHY_MDI_REVERSE_P1_MDI_REVERSE_OFFSET)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P0_MDI_REVERSE_OFFSET                                                   (0)
  #define RTL8373_CFG_PHY_MDI_REVERSE_P0_MDI_REVERSE_MASK                                                     (0x1 << RTL8373_CFG_PHY_MDI_REVERSE_P0_MDI_REVERSE_OFFSET)

#define RTL8373_CFG_PHY_TX_POLARITY_SWAP_ADDR                                                                 (0xA94)
  #define RTL8373_CFG_PHY_TX_POLARITY_SWAP_P3_TX_POLARITY_SWAP_OFFSET                                         (12)
  #define RTL8373_CFG_PHY_TX_POLARITY_SWAP_P3_TX_POLARITY_SWAP_MASK                                           (0xF << RTL8373_CFG_PHY_TX_POLARITY_SWAP_P3_TX_POLARITY_SWAP_OFFSET)
  #define RTL8373_CFG_PHY_TX_POLARITY_SWAP_P2_TX_POLARITY_SWAP_OFFSET                                         (8)
  #define RTL8373_CFG_PHY_TX_POLARITY_SWAP_P2_TX_POLARITY_SWAP_MASK                                           (0xF << RTL8373_CFG_PHY_TX_POLARITY_SWAP_P2_TX_POLARITY_SWAP_OFFSET)
  #define RTL8373_CFG_PHY_TX_POLARITY_SWAP_P1_TX_POLARITY_SWAP_OFFSET                                         (4)
  #define RTL8373_CFG_PHY_TX_POLARITY_SWAP_P1_TX_POLARITY_SWAP_MASK                                           (0xF << RTL8373_CFG_PHY_TX_POLARITY_SWAP_P1_TX_POLARITY_SWAP_OFFSET)
  #define RTL8373_CFG_PHY_TX_POLARITY_SWAP_P0_TX_POLARITY_SWAP_OFFSET                                         (0)
  #define RTL8373_CFG_PHY_TX_POLARITY_SWAP_P0_TX_POLARITY_SWAP_MASK                                           (0xF << RTL8373_CFG_PHY_TX_POLARITY_SWAP_P0_TX_POLARITY_SWAP_OFFSET)

#define RTL8373_CFG_PHY_OCP_TIMEOUT_ADDR                                                                      (0xA98)
  #define RTL8373_CFG_PHY_OCP_TIMEOUT_PHY_OCP_TOF_OFFSET                                                      (8)
  #define RTL8373_CFG_PHY_OCP_TIMEOUT_PHY_OCP_TOF_MASK                                                        (0xF << RTL8373_CFG_PHY_OCP_TIMEOUT_PHY_OCP_TOF_OFFSET)
  #define RTL8373_CFG_PHY_OCP_TIMEOUT_PHY_OCP_TO_OFFSET                                                       (0)
  #define RTL8373_CFG_PHY_OCP_TIMEOUT_PHY_OCP_TO_MASK                                                         (0xFF << RTL8373_CFG_PHY_OCP_TIMEOUT_PHY_OCP_TO_OFFSET)

#define RTL8373_CFG_PHY_PCSXF_1_ADDR                                                                          (0xA9C)
  #define RTL8373_CFG_PHY_PCSXF_1_PCSXF_RXFIFO_ERR_FLAG_OFFSET                                                (9)
  #define RTL8373_CFG_PHY_PCSXF_1_PCSXF_RXFIFO_ERR_FLAG_MASK                                                  (0xF << RTL8373_CFG_PHY_PCSXF_1_PCSXF_RXFIFO_ERR_FLAG_OFFSET)
  #define RTL8373_CFG_PHY_PCSXF_1_PCSXF_RST_RXFIFO_OFFSET                                                     (5)
  #define RTL8373_CFG_PHY_PCSXF_1_PCSXF_RST_RXFIFO_MASK                                                       (0xF << RTL8373_CFG_PHY_PCSXF_1_PCSXF_RST_RXFIFO_OFFSET)
  #define RTL8373_CFG_PHY_PCSXF_1_PCSXF_MCFG_OFFSET                                                           (1)
  #define RTL8373_CFG_PHY_PCSXF_1_PCSXF_MCFG_MASK                                                             (0xF << RTL8373_CFG_PHY_PCSXF_1_PCSXF_MCFG_OFFSET)
  #define RTL8373_CFG_PHY_PCSXF_1_COL_10M_OFFSET                                                              (0)
  #define RTL8373_CFG_PHY_PCSXF_1_COL_10M_MASK                                                                (0x1 << RTL8373_CFG_PHY_PCSXF_1_COL_10M_OFFSET)

#define RTL8373_CFG_PHY_PCSXF_2_ADDR                                                                          (0xAA0)
  #define RTL8373_CFG_PHY_PCSXF_2_PCSXF_MIIRX_IPG_OFFSET                                                      (8)
  #define RTL8373_CFG_PHY_PCSXF_2_PCSXF_MIIRX_IPG_MASK                                                        (0x1F << RTL8373_CFG_PHY_PCSXF_2_PCSXF_MIIRX_IPG_OFFSET)
  #define RTL8373_CFG_PHY_PCSXF_2_PCSXF_STOP_TXC_OFFSET                                                       (4)
  #define RTL8373_CFG_PHY_PCSXF_2_PCSXF_STOP_TXC_MASK                                                         (0xF << RTL8373_CFG_PHY_PCSXF_2_PCSXF_STOP_TXC_OFFSET)
  #define RTL8373_CFG_PHY_PCSXF_2_PCSXF_STOP_RXC_OFFSET                                                       (0)
  #define RTL8373_CFG_PHY_PCSXF_2_PCSXF_STOP_RXC_MASK                                                         (0xF << RTL8373_CFG_PHY_PCSXF_2_PCSXF_STOP_RXC_OFFSET)

#define RTL8373_CFG_PHY_G2XG_IPG_ADDR                                                                         (0xAA4)
  #define RTL8373_CFG_PHY_G2XG_IPG_G2XG_GTX_MIN_IPG_OFFSET                                                    (4)
  #define RTL8373_CFG_PHY_G2XG_IPG_G2XG_GTX_MIN_IPG_MASK                                                      (0xF << RTL8373_CFG_PHY_G2XG_IPG_G2XG_GTX_MIN_IPG_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_IPG_G2XG_GRX_MIN_IPG_OFFSET                                                    (0)
  #define RTL8373_CFG_PHY_G2XG_IPG_G2XG_GRX_MIN_IPG_MASK                                                      (0xF << RTL8373_CFG_PHY_G2XG_IPG_G2XG_GRX_MIN_IPG_OFFSET)

#define RTL8373_CFG_PHY_G2XG_FIFO_THR_ADDR                                                                    (0xAA8)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_LDN_CLR_FIFO_RX_OFFSET                                            (13)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_LDN_CLR_FIFO_RX_MASK                                              (0x1 << RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_LDN_CLR_FIFO_RX_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_LDN_CLR_FIFO_TX_OFFSET                                            (12)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_LDN_CLR_FIFO_TX_MASK                                              (0x1 << RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_LDN_CLR_FIFO_TX_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_MDY_XG_EEE_LPI_TX_OFFSET                                          (11)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_MDY_XG_EEE_LPI_TX_MASK                                            (0x1 << RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_MDY_XG_EEE_LPI_TX_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_MDY_G_EEE_LPI_RX_OFFSET                                           (10)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_MDY_G_EEE_LPI_RX_MASK                                             (0x1 << RTL8373_CFG_PHY_G2XG_FIFO_THR_CFG_MDY_G_EEE_LPI_RX_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_G2XG_TX_RDFIFO_THR_OFFSET                                             (4)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_G2XG_TX_RDFIFO_THR_MASK                                               (0x3F << RTL8373_CFG_PHY_G2XG_FIFO_THR_G2XG_TX_RDFIFO_THR_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_G2XG_RX_RDFIFO_THR_OFFSET                                             (0)
  #define RTL8373_CFG_PHY_G2XG_FIFO_THR_G2XG_RX_RDFIFO_THR_MASK                                               (0xF << RTL8373_CFG_PHY_G2XG_FIFO_THR_G2XG_RX_RDFIFO_THR_OFFSET)

#define RTL8373_CFG_PHY_G2XG_AUTORST_ADDR                                                                     (0xAAC)
  #define RTL8373_CFG_PHY_G2XG_AUTORST_G2XG_EN_AUTO_RST_OFFSET                                                (0)
  #define RTL8373_CFG_PHY_G2XG_AUTORST_G2XG_EN_AUTO_RST_MASK                                                  (0xFFFF << RTL8373_CFG_PHY_G2XG_AUTORST_G2XG_EN_AUTO_RST_OFFSET)

#define RTL8373_CFG_PHY_G2XG_MISC_ADDR                                                                        (0xAB0)
  #define RTL8373_CFG_PHY_G2XG_MISC_G2XG_EN_ECODE_OFFSET                                                      (12)
  #define RTL8373_CFG_PHY_G2XG_MISC_G2XG_EN_ECODE_MASK                                                        (0xF << RTL8373_CFG_PHY_G2XG_MISC_G2XG_EN_ECODE_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_MISC_G2XG_BYPASS_BCH_OFFSET                                                    (8)
  #define RTL8373_CFG_PHY_G2XG_MISC_G2XG_BYPASS_BCH_MASK                                                      (0xF << RTL8373_CFG_PHY_G2XG_MISC_G2XG_BYPASS_BCH_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_MISC_G2XG_EN_G_LPI_OFFSET                                                      (4)
  #define RTL8373_CFG_PHY_G2XG_MISC_G2XG_EN_G_LPI_MASK                                                        (0xF << RTL8373_CFG_PHY_G2XG_MISC_G2XG_EN_G_LPI_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_MISC_G2XG_EN_XG_LPI_OFFSET                                                     (0)
  #define RTL8373_CFG_PHY_G2XG_MISC_G2XG_EN_XG_LPI_MASK                                                       (0xF << RTL8373_CFG_PHY_G2XG_MISC_G2XG_EN_XG_LPI_OFFSET)

#define RTL8373_CFG_PHY_G2XG_MODULE_RST_ADDR                                                                  (0xAB4)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_G_EEE_LPI_RX_DLY_EN_OFFSET                                      (13)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_G_EEE_LPI_RX_DLY_EN_MASK                                        (0x1 << RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_G_EEE_LPI_RX_DLY_EN_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_XG_EEE_LPI_TX_DLY_EN_OFFSET                                     (12)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_XG_EEE_LPI_TX_DLY_EN_MASK                                       (0x1 << RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_XG_EEE_LPI_TX_DLY_EN_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_G_EEE_LPI_RX_SHIFT_OFFSET                                       (8)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_G_EEE_LPI_RX_SHIFT_MASK                                         (0xF << RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_G_EEE_LPI_RX_SHIFT_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_XG_EEE_LPI_TX_SHIFT_OFFSET                                      (4)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_XG_EEE_LPI_TX_SHIFT_MASK                                        (0xF << RTL8373_CFG_PHY_G2XG_MODULE_RST_CFG_XG_EEE_LPI_TX_SHIFT_OFFSET)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_G2XG_MODULE_RST_OFFSET                                              (0)
  #define RTL8373_CFG_PHY_G2XG_MODULE_RST_G2XG_MODULE_RST_MASK                                                (0xF << RTL8373_CFG_PHY_G2XG_MODULE_RST_G2XG_MODULE_RST_OFFSET)

#define RTL8373_P0_PHY_G2XG_BCH_ERR_FLAG_ADDR                                                                 (0xAB8)
  #define RTL8373_P0_PHY_G2XG_BCH_ERR_FLAG_P0_G2XG_BCH_ERR_FLAG_OFFSET                                        (0)
  #define RTL8373_P0_PHY_G2XG_BCH_ERR_FLAG_P0_G2XG_BCH_ERR_FLAG_MASK                                          (0xFFFF << RTL8373_P0_PHY_G2XG_BCH_ERR_FLAG_P0_G2XG_BCH_ERR_FLAG_OFFSET)

#define RTL8373_P1_PHY_G2XG_BCH_ERR_FLAG_ADDR                                                                 (0xABC)
  #define RTL8373_P1_PHY_G2XG_BCH_ERR_FLAG_P1_G2XG_BCH_ERR_FLAG_OFFSET                                        (0)
  #define RTL8373_P1_PHY_G2XG_BCH_ERR_FLAG_P1_G2XG_BCH_ERR_FLAG_MASK                                          (0xFFFF << RTL8373_P1_PHY_G2XG_BCH_ERR_FLAG_P1_G2XG_BCH_ERR_FLAG_OFFSET)

#define RTL8373_P2_PHY_G2XG_BCH_ERR_FLAG_ADDR                                                                 (0xAC0)
  #define RTL8373_P2_PHY_G2XG_BCH_ERR_FLAG_P2_G2XG_BCH_ERR_FLAG_OFFSET                                        (0)
  #define RTL8373_P2_PHY_G2XG_BCH_ERR_FLAG_P2_G2XG_BCH_ERR_FLAG_MASK                                          (0xFFFF << RTL8373_P2_PHY_G2XG_BCH_ERR_FLAG_P2_G2XG_BCH_ERR_FLAG_OFFSET)

#define RTL8373_P3_PHY_G2XG_BCH_ERR_FLAG_ADDR                                                                 (0xAC4)
  #define RTL8373_P3_PHY_G2XG_BCH_ERR_FLAG_P3_G2XG_BCH_ERR_FLAG_OFFSET                                        (0)
  #define RTL8373_P3_PHY_G2XG_BCH_ERR_FLAG_P3_G2XG_BCH_ERR_FLAG_MASK                                          (0xFFFF << RTL8373_P3_PHY_G2XG_BCH_ERR_FLAG_P3_G2XG_BCH_ERR_FLAG_OFFSET)

#define RTL8373_CFG_PHY_MISC_ADDR                                                                             (0xAC8)
  #define RTL8373_CFG_PHY_MISC_WRAP_PHY_DBG_OFFSET                                                            (16)
  #define RTL8373_CFG_PHY_MISC_WRAP_PHY_DBG_MASK                                                              (0xFF << RTL8373_CFG_PHY_MISC_WRAP_PHY_DBG_OFFSET)
  #define RTL8373_CFG_PHY_MISC_DCO_CLK_SRC_OFFSET                                                             (15)
  #define RTL8373_CFG_PHY_MISC_DCO_CLK_SRC_MASK                                                               (0x1 << RTL8373_CFG_PHY_MISC_DCO_CLK_SRC_OFFSET)
  #define RTL8373_CFG_PHY_MISC_PHY_MISC_FAULT_ON_OFFSET                                                       (14)
  #define RTL8373_CFG_PHY_MISC_PHY_MISC_FAULT_ON_MASK                                                         (0x1 << RTL8373_CFG_PHY_MISC_PHY_MISC_FAULT_ON_OFFSET)
  #define RTL8373_CFG_PHY_MISC_UNIDIR_EN_OFFSET                                                               (13)
  #define RTL8373_CFG_PHY_MISC_UNIDIR_EN_MASK                                                                 (0x1 << RTL8373_CFG_PHY_MISC_UNIDIR_EN_OFFSET)
  #define RTL8373_CFG_PHY_MISC_QHSGMII_EEE_EN_OFFSET                                                          (12)
  #define RTL8373_CFG_PHY_MISC_QHSGMII_EEE_EN_MASK                                                            (0x1 << RTL8373_CFG_PHY_MISC_QHSGMII_EEE_EN_OFFSET)
  #define RTL8373_CFG_PHY_MISC_STRP_DIS_POR_DBG_8224_OFFSET                                                   (10)
  #define RTL8373_CFG_PHY_MISC_STRP_DIS_POR_DBG_8224_MASK                                                     (0x1 << RTL8373_CFG_PHY_MISC_STRP_DIS_POR_DBG_8224_OFFSET)
  #define RTL8373_CFG_PHY_MISC_CFG_BYP_SDS_LDN_OFFSET                                                         (9)
  #define RTL8373_CFG_PHY_MISC_CFG_BYP_SDS_LDN_MASK                                                           (0x1 << RTL8373_CFG_PHY_MISC_CFG_BYP_SDS_LDN_OFFSET)
  #define RTL8373_CFG_PHY_MISC_CFG_BYP_PHY_LDN_OFFSET                                                         (8)
  #define RTL8373_CFG_PHY_MISC_CFG_BYP_PHY_LDN_MASK                                                           (0x1 << RTL8373_CFG_PHY_MISC_CFG_BYP_PHY_LDN_OFFSET)
  #define RTL8373_CFG_PHY_MISC_CFG_312P5_CLK_SEL_OFFSET                                                       (4)
  #define RTL8373_CFG_PHY_MISC_CFG_312P5_CLK_SEL_MASK                                                         (0xF << RTL8373_CFG_PHY_MISC_CFG_312P5_CLK_SEL_OFFSET)
  #define RTL8373_CFG_PHY_MISC_MDI_BRD_MSK_OFFSET                                                             (0)
  #define RTL8373_CFG_PHY_MISC_MDI_BRD_MSK_MASK                                                               (0xF << RTL8373_CFG_PHY_MISC_MDI_BRD_MSK_OFFSET)

#define RTL8373_PHY_LINK_FAULT_STS_ADDR                                                                       (0xACC)
  #define RTL8373_PHY_LINK_FAULT_STS_P3_LINK_FAULT_STS_OFFSET                                                 (9)
  #define RTL8373_PHY_LINK_FAULT_STS_P3_LINK_FAULT_STS_MASK                                                   (0x7 << RTL8373_PHY_LINK_FAULT_STS_P3_LINK_FAULT_STS_OFFSET)
  #define RTL8373_PHY_LINK_FAULT_STS_P2_LINK_FAULT_STS_OFFSET                                                 (6)
  #define RTL8373_PHY_LINK_FAULT_STS_P2_LINK_FAULT_STS_MASK                                                   (0x7 << RTL8373_PHY_LINK_FAULT_STS_P2_LINK_FAULT_STS_OFFSET)
  #define RTL8373_PHY_LINK_FAULT_STS_P1_LINK_FAULT_STS_OFFSET                                                 (3)
  #define RTL8373_PHY_LINK_FAULT_STS_P1_LINK_FAULT_STS_MASK                                                   (0x7 << RTL8373_PHY_LINK_FAULT_STS_P1_LINK_FAULT_STS_OFFSET)
  #define RTL8373_PHY_LINK_FAULT_STS_P0_LINK_FAULT_STS_OFFSET                                                 (0)
  #define RTL8373_PHY_LINK_FAULT_STS_P0_LINK_FAULT_STS_MASK                                                   (0x7 << RTL8373_PHY_LINK_FAULT_STS_P0_LINK_FAULT_STS_OFFSET)

#define RTL8373_CFG_PHY_BRD_ADDR                                                                              (0xAD0)
  #define RTL8373_CFG_PHY_BRD_PHY_BASE_ADR_OFFSET                                                             (9)
  #define RTL8373_CFG_PHY_BRD_PHY_BASE_ADR_MASK                                                               (0x1F << RTL8373_CFG_PHY_BRD_PHY_BASE_ADR_OFFSET)
  #define RTL8373_CFG_PHY_BRD_PHY_BRD_MODE_OFFSET                                                             (5)
  #define RTL8373_CFG_PHY_BRD_PHY_BRD_MODE_MASK                                                               (0xF << RTL8373_CFG_PHY_BRD_PHY_BRD_MODE_OFFSET)
  #define RTL8373_CFG_PHY_BRD_PHY_BRD_ADR_OFFSET                                                              (0)
  #define RTL8373_CFG_PHY_BRD_PHY_BRD_ADR_MASK                                                                (0x1F << RTL8373_CFG_PHY_BRD_PHY_BRD_ADR_OFFSET)

#define RTL8373_CFG_PHY_INI_ADDR                                                                              (0xAD4)
  #define RTL8373_CFG_PHY_INI_PHY_INI_POWER_DOWN_OFFSET                                                       (16)
  #define RTL8373_CFG_PHY_INI_PHY_INI_POWER_DOWN_MASK                                                         (0xF << RTL8373_CFG_PHY_INI_PHY_INI_POWER_DOWN_OFFSET)
  #define RTL8373_CFG_PHY_INI_BYPS_CHK_INI_OFFSET                                                             (2)
  #define RTL8373_CFG_PHY_INI_BYPS_CHK_INI_MASK                                                               (0x1 << RTL8373_CFG_PHY_INI_BYPS_CHK_INI_OFFSET)
  #define RTL8373_CFG_PHY_INI_PHY_INI_DISGIGA_OFFSET                                                          (1)
  #define RTL8373_CFG_PHY_INI_PHY_INI_DISGIGA_MASK                                                            (0x1 << RTL8373_CFG_PHY_INI_PHY_INI_DISGIGA_OFFSET)
  #define RTL8373_CFG_PHY_INI_PHY_INI_EEE_EN_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_INI_PHY_INI_EEE_EN_MASK                                                             (0x1 << RTL8373_CFG_PHY_INI_PHY_INI_EEE_EN_OFFSET)

#define RTL8373_CFG_PHY_POLL_CMD1_ADDR                                                                        (0xAD8)
  #define RTL8373_CFG_PHY_POLL_CMD1_PHY_SDET_SEL_OFFSET                                                       (12)
  #define RTL8373_CFG_PHY_POLL_CMD1_PHY_SDET_SEL_MASK                                                         (0x3 << RTL8373_CFG_PHY_POLL_CMD1_PHY_SDET_SEL_OFFSET)
  #define RTL8373_CFG_PHY_POLL_CMD1_CMD_WRMSK_EN_OFFSET                                                       (8)
  #define RTL8373_CFG_PHY_POLL_CMD1_CMD_WRMSK_EN_MASK                                                         (0xF << RTL8373_CFG_PHY_POLL_CMD1_CMD_WRMSK_EN_OFFSET)
  #define RTL8373_CFG_PHY_POLL_CMD1_CMD_WR_EN_OFFSET                                                          (4)
  #define RTL8373_CFG_PHY_POLL_CMD1_CMD_WR_EN_MASK                                                            (0xF << RTL8373_CFG_PHY_POLL_CMD1_CMD_WR_EN_OFFSET)
  #define RTL8373_CFG_PHY_POLL_CMD1_CMD_RD_EN_OFFSET                                                          (0)
  #define RTL8373_CFG_PHY_POLL_CMD1_CMD_RD_EN_MASK                                                            (0xF << RTL8373_CFG_PHY_POLL_CMD1_CMD_RD_EN_OFFSET)

#define RTL8373_CFG_PHY_POLL_CMD2_ADDR                                                                        (0xADC)
  #define RTL8373_CFG_PHY_POLL_CMD2_CMD_PRD_OFFSET                                                            (8)
  #define RTL8373_CFG_PHY_POLL_CMD2_CMD_PRD_MASK                                                              (0x1F << RTL8373_CFG_PHY_POLL_CMD2_CMD_PRD_OFFSET)
  #define RTL8373_CFG_PHY_POLL_CMD2_HOTCMD_PRD_EN_OFFSET                                                      (3)
  #define RTL8373_CFG_PHY_POLL_CMD2_HOTCMD_PRD_EN_MASK                                                        (0x1 << RTL8373_CFG_PHY_POLL_CMD2_HOTCMD_PRD_EN_OFFSET)
  #define RTL8373_CFG_PHY_POLL_CMD2_HOTCMD_EN_OFFSET                                                          (0)
  #define RTL8373_CFG_PHY_POLL_CMD2_HOTCMD_EN_MASK                                                            (0x7 << RTL8373_CFG_PHY_POLL_CMD2_HOTCMD_EN_OFFSET)

#define RTL8373_CFG_PHY_HOTCMD1_ADR_ADDR                                                                      (0xAE0)
  #define RTL8373_CFG_PHY_HOTCMD1_ADR_HOTCMD1_ADR_OFFSET                                                      (0)
  #define RTL8373_CFG_PHY_HOTCMD1_ADR_HOTCMD1_ADR_MASK                                                        (0xFFFF << RTL8373_CFG_PHY_HOTCMD1_ADR_HOTCMD1_ADR_OFFSET)

#define RTL8373_CFG_PHY_HOTCMD1_DAT_ADDR                                                                      (0xAE4)
  #define RTL8373_CFG_PHY_HOTCMD1_DAT_HOTCMD1_DAT_OFFSET                                                      (0)
  #define RTL8373_CFG_PHY_HOTCMD1_DAT_HOTCMD1_DAT_MASK                                                        (0xFFFF << RTL8373_CFG_PHY_HOTCMD1_DAT_HOTCMD1_DAT_OFFSET)

#define RTL8373_P0_XG2XG_IPG_DBG_INFO_ADDR                                                                    (0x914)
  #define RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_DBG_INFO_OFF_OFFSET                                            (15)
  #define RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_DBG_INFO_OFF_MASK                                              (0x1 << RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_DBG_INFO_OFF_OFFSET)
  #define RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_CUR_IPG_OFFSET                                                 (10)
  #define RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_CUR_IPG_MASK                                                   (0x1F << RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_CUR_IPG_OFFSET)
  #define RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_MAX_IPG_OFFSET                                                 (5)
  #define RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_MAX_IPG_MASK                                                   (0x1F << RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_MAX_IPG_OFFSET)
  #define RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_MIN_IPG_OFFSET                                                 (0)
  #define RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_MIN_IPG_MASK                                                   (0x1F << RTL8373_P0_XG2XG_IPG_DBG_INFO_CFG_P0_MIN_IPG_OFFSET)

#define RTL8373_P0_XG2XG_PRMB_DBG_INFO_ADDR                                                                   (0x918)
  #define RTL8373_P0_XG2XG_PRMB_DBG_INFO_CFG_P0_CUR_PRMB_OFFSET                                               (8)
  #define RTL8373_P0_XG2XG_PRMB_DBG_INFO_CFG_P0_CUR_PRMB_MASK                                                 (0xF << RTL8373_P0_XG2XG_PRMB_DBG_INFO_CFG_P0_CUR_PRMB_OFFSET)
  #define RTL8373_P0_XG2XG_PRMB_DBG_INFO_CFG_P0_MAX_PRMB_OFFSET                                               (4)
  #define RTL8373_P0_XG2XG_PRMB_DBG_INFO_CFG_P0_MAX_PRMB_MASK                                                 (0xF << RTL8373_P0_XG2XG_PRMB_DBG_INFO_CFG_P0_MAX_PRMB_OFFSET)
  #define RTL8373_P0_XG2XG_PRMB_DBG_INFO_CFG_P0_MIN_PRMB_OFFSET                                               (0)
  #define RTL8373_P0_XG2XG_PRMB_DBG_INFO_CFG_P0_MIN_PRMB_MASK                                                 (0xF << RTL8373_P0_XG2XG_PRMB_DBG_INFO_CFG_P0_MIN_PRMB_OFFSET)

#define RTL8373_P0_XG2XG_THR_DBG_INFO_ADDR                                                                    (0x91C)
  #define RTL8373_P0_XG2XG_THR_DBG_INFO_CFG_P0_CUR_THR_OFFSET                                                 (6)
  #define RTL8373_P0_XG2XG_THR_DBG_INFO_CFG_P0_CUR_THR_MASK                                                   (0x3F << RTL8373_P0_XG2XG_THR_DBG_INFO_CFG_P0_CUR_THR_OFFSET)
  #define RTL8373_P0_XG2XG_THR_DBG_INFO_CFG_P0_MAX_THR_OFFSET                                                 (0)
  #define RTL8373_P0_XG2XG_THR_DBG_INFO_CFG_P0_MAX_THR_MASK                                                   (0x3F << RTL8373_P0_XG2XG_THR_DBG_INFO_CFG_P0_MAX_THR_OFFSET)

#define RTL8373_CFG_PHY_POLL_ADR0_ADDR                                                                        (0xAE8)
  #define RTL8373_CFG_PHY_POLL_ADR0_CMD0_ADR_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_ADR0_CMD0_ADR_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_ADR0_CMD0_ADR_OFFSET)

#define RTL8373_CFG_PHY_POLL_ADR1_ADDR                                                                        (0xAEC)
  #define RTL8373_CFG_PHY_POLL_ADR1_CMD1_ADR_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_ADR1_CMD1_ADR_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_ADR1_CMD1_ADR_OFFSET)

#define RTL8373_CFG_PHY_POLL_ADR2_ADDR                                                                        (0xAF0)
  #define RTL8373_CFG_PHY_POLL_ADR2_CMD2_ADR_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_ADR2_CMD2_ADR_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_ADR2_CMD2_ADR_OFFSET)

#define RTL8373_CFG_PHY_POLL_ADR3_ADDR                                                                        (0xAF4)
  #define RTL8373_CFG_PHY_POLL_ADR3_CMD3_ADR_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_ADR3_CMD3_ADR_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_ADR3_CMD3_ADR_OFFSET)

#define RTL8373_CFG_PHY_POLL_INV0_ADDR                                                                        (0xAF8)
  #define RTL8373_CFG_PHY_POLL_INV0_CMD0_INV_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_INV0_CMD0_INV_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_INV0_CMD0_INV_OFFSET)

#define RTL8373_CFG_PHY_POLL_INV1_ADDR                                                                        (0xAFC)
  #define RTL8373_CFG_PHY_POLL_INV1_CMD1_INV_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_INV1_CMD1_INV_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_INV1_CMD1_INV_OFFSET)

#define RTL8373_CFG_PHY_POLL_INV2_ADDR                                                                        (0xB00)
  #define RTL8373_CFG_PHY_POLL_INV2_CMD2_INV_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_INV2_CMD2_INV_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_INV2_CMD2_INV_OFFSET)

#define RTL8373_CFG_PHY_POLL_INV3_ADDR                                                                        (0xB04)
  #define RTL8373_CFG_PHY_POLL_INV3_CMD3_INV_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_INV3_CMD3_INV_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_INV3_CMD3_INV_OFFSET)

#define RTL8373_CFG_PHY_POLL_WD0_ADDR                                                                         (0xB08)
  #define RTL8373_CFG_PHY_POLL_WD0_CMD0_WDAT_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_WD0_CMD0_WDAT_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_WD0_CMD0_WDAT_OFFSET)

#define RTL8373_CFG_PHY_POLL_WD1_ADDR                                                                         (0xB0C)
  #define RTL8373_CFG_PHY_POLL_WD1_CMD1_WDAT_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_WD1_CMD1_WDAT_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_WD1_CMD1_WDAT_OFFSET)

#define RTL8373_CFG_PHY_POLL_WD2_ADDR                                                                         (0xB10)
  #define RTL8373_CFG_PHY_POLL_WD2_CMD2_WDAT_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_WD2_CMD2_WDAT_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_WD2_CMD2_WDAT_OFFSET)

#define RTL8373_CFG_PHY_POLL_WD3_ADDR                                                                         (0xB14)
  #define RTL8373_CFG_PHY_POLL_WD3_CMD3_WDAT_OFFSET                                                           (0)
  #define RTL8373_CFG_PHY_POLL_WD3_CMD3_WDAT_MASK                                                             (0xFFFF << RTL8373_CFG_PHY_POLL_WD3_CMD3_WDAT_OFFSET)

#define RTL8373_PHY_SDET_STATUS_ADDR                                                                          (0xB18)
  #define RTL8373_PHY_SDET_STATUS_P3_SDET_STS_OFFSET                                                          (3)
  #define RTL8373_PHY_SDET_STATUS_P3_SDET_STS_MASK                                                            (0x1 << RTL8373_PHY_SDET_STATUS_P3_SDET_STS_OFFSET)
  #define RTL8373_PHY_SDET_STATUS_P2_SDET_STS_OFFSET                                                          (2)
  #define RTL8373_PHY_SDET_STATUS_P2_SDET_STS_MASK                                                            (0x1 << RTL8373_PHY_SDET_STATUS_P2_SDET_STS_OFFSET)
  #define RTL8373_PHY_SDET_STATUS_P1_SDET_STS_OFFSET                                                          (1)
  #define RTL8373_PHY_SDET_STATUS_P1_SDET_STS_MASK                                                            (0x1 << RTL8373_PHY_SDET_STATUS_P1_SDET_STS_OFFSET)
  #define RTL8373_PHY_SDET_STATUS_P0_SDET_STS_OFFSET                                                          (0)
  #define RTL8373_PHY_SDET_STATUS_P0_SDET_STS_MASK                                                            (0x1 << RTL8373_PHY_SDET_STATUS_P0_SDET_STS_OFFSET)

#define RTL8373_P0_PHY_POLL_CMD0_RDAT_ADDR                                                                    (0xB1C)
  #define RTL8373_P0_PHY_POLL_CMD0_RDAT_P0_CMD0_RDAT_OFFSET                                                   (0)
  #define RTL8373_P0_PHY_POLL_CMD0_RDAT_P0_CMD0_RDAT_MASK                                                     (0xFFFF << RTL8373_P0_PHY_POLL_CMD0_RDAT_P0_CMD0_RDAT_OFFSET)

#define RTL8373_P0_PHY_POLL_CMD1_RDAT_ADDR                                                                    (0xB20)
  #define RTL8373_P0_PHY_POLL_CMD1_RDAT_P0_CMD1_RDAT_OFFSET                                                   (0)
  #define RTL8373_P0_PHY_POLL_CMD1_RDAT_P0_CMD1_RDAT_MASK                                                     (0xFFFF << RTL8373_P0_PHY_POLL_CMD1_RDAT_P0_CMD1_RDAT_OFFSET)

#define RTL8373_P0_PHY_POLL_CMD2_RDAT_ADDR                                                                    (0xB24)
  #define RTL8373_P0_PHY_POLL_CMD2_RDAT_P0_CMD2_RDAT_OFFSET                                                   (0)
  #define RTL8373_P0_PHY_POLL_CMD2_RDAT_P0_CMD2_RDAT_MASK                                                     (0xFFFF << RTL8373_P0_PHY_POLL_CMD2_RDAT_P0_CMD2_RDAT_OFFSET)

#define RTL8373_P0_PHY_POLL_CMD3_RDAT_ADDR                                                                    (0xB28)
  #define RTL8373_P0_PHY_POLL_CMD3_RDAT_P0_CMD3_RDAT_OFFSET                                                   (0)
  #define RTL8373_P0_PHY_POLL_CMD3_RDAT_P0_CMD3_RDAT_MASK                                                     (0xFFFF << RTL8373_P0_PHY_POLL_CMD3_RDAT_P0_CMD3_RDAT_OFFSET)

#define RTL8373_P1_PHY_POLL_CMD0_RDAT_ADDR                                                                    (0xB2C)
  #define RTL8373_P1_PHY_POLL_CMD0_RDAT_P1_CMD0_RDAT_OFFSET                                                   (0)
  #define RTL8373_P1_PHY_POLL_CMD0_RDAT_P1_CMD0_RDAT_MASK                                                     (0xFFFF << RTL8373_P1_PHY_POLL_CMD0_RDAT_P1_CMD0_RDAT_OFFSET)

#define RTL8373_P1_PHY_POLL_CMD1_RDAT_ADDR                                                                    (0xB30)
  #define RTL8373_P1_PHY_POLL_CMD1_RDAT_P1_CMD1_RDAT_OFFSET                                                   (0)
  #define RTL8373_P1_PHY_POLL_CMD1_RDAT_P1_CMD1_RDAT_MASK                                                     (0xFFFF << RTL8373_P1_PHY_POLL_CMD1_RDAT_P1_CMD1_RDAT_OFFSET)

#define RTL8373_P1_PHY_POLL_CMD2_RDAT_ADDR                                                                    (0xB34)
  #define RTL8373_P1_PHY_POLL_CMD2_RDAT_P1_CMD2_RDAT_OFFSET                                                   (0)
  #define RTL8373_P1_PHY_POLL_CMD2_RDAT_P1_CMD2_RDAT_MASK                                                     (0xFFFF << RTL8373_P1_PHY_POLL_CMD2_RDAT_P1_CMD2_RDAT_OFFSET)

#define RTL8373_P1_PHY_POLL_CMD3_RDAT_ADDR                                                                    (0xB38)
  #define RTL8373_P1_PHY_POLL_CMD3_RDAT_P1_CMD3_RDAT_OFFSET                                                   (0)
  #define RTL8373_P1_PHY_POLL_CMD3_RDAT_P1_CMD3_RDAT_MASK                                                     (0xFFFF << RTL8373_P1_PHY_POLL_CMD3_RDAT_P1_CMD3_RDAT_OFFSET)

#define RTL8373_P2_PHY_POLL_CMD0_RDAT_ADDR                                                                    (0xB3C)
  #define RTL8373_P2_PHY_POLL_CMD0_RDAT_P2_CMD0_RDAT_OFFSET                                                   (0)
  #define RTL8373_P2_PHY_POLL_CMD0_RDAT_P2_CMD0_RDAT_MASK                                                     (0xFFFF << RTL8373_P2_PHY_POLL_CMD0_RDAT_P2_CMD0_RDAT_OFFSET)

#define RTL8373_P2_PHY_POLL_CMD1_RDAT_ADDR                                                                    (0xB40)
  #define RTL8373_P2_PHY_POLL_CMD1_RDAT_P2_CMD1_RDAT_OFFSET                                                   (0)
  #define RTL8373_P2_PHY_POLL_CMD1_RDAT_P2_CMD1_RDAT_MASK                                                     (0xFFFF << RTL8373_P2_PHY_POLL_CMD1_RDAT_P2_CMD1_RDAT_OFFSET)

#define RTL8373_P2_PHY_POLL_CMD2_RDAT_ADDR                                                                    (0xB44)
  #define RTL8373_P2_PHY_POLL_CMD2_RDAT_P2_CMD2_RDAT_OFFSET                                                   (0)
  #define RTL8373_P2_PHY_POLL_CMD2_RDAT_P2_CMD2_RDAT_MASK                                                     (0xFFFF << RTL8373_P2_PHY_POLL_CMD2_RDAT_P2_CMD2_RDAT_OFFSET)

#define RTL8373_P2_PHY_POLL_CMD3_RDAT_ADDR                                                                    (0xB48)
  #define RTL8373_P2_PHY_POLL_CMD3_RDAT_P2_CMD3_RDAT_OFFSET                                                   (0)
  #define RTL8373_P2_PHY_POLL_CMD3_RDAT_P2_CMD3_RDAT_MASK                                                     (0xFFFF << RTL8373_P2_PHY_POLL_CMD3_RDAT_P2_CMD3_RDAT_OFFSET)

#define RTL8373_P3_PHY_POLL_CMD0_RDAT_ADDR                                                                    (0xB4C)
  #define RTL8373_P3_PHY_POLL_CMD0_RDAT_P3_CMD0_RDAT_OFFSET                                                   (0)
  #define RTL8373_P3_PHY_POLL_CMD0_RDAT_P3_CMD0_RDAT_MASK                                                     (0xFFFF << RTL8373_P3_PHY_POLL_CMD0_RDAT_P3_CMD0_RDAT_OFFSET)

#define RTL8373_P3_PHY_POLL_CMD1_RDAT_ADDR                                                                    (0xB50)
  #define RTL8373_P3_PHY_POLL_CMD1_RDAT_P3_CMD1_RDAT_OFFSET                                                   (0)
  #define RTL8373_P3_PHY_POLL_CMD1_RDAT_P3_CMD1_RDAT_MASK                                                     (0xFFFF << RTL8373_P3_PHY_POLL_CMD1_RDAT_P3_CMD1_RDAT_OFFSET)

#define RTL8373_P3_PHY_POLL_CMD2_RDAT_ADDR                                                                    (0xB54)
  #define RTL8373_P3_PHY_POLL_CMD2_RDAT_P3_CMD2_RDAT_OFFSET                                                   (0)
  #define RTL8373_P3_PHY_POLL_CMD2_RDAT_P3_CMD2_RDAT_MASK                                                     (0xFFFF << RTL8373_P3_PHY_POLL_CMD2_RDAT_P3_CMD2_RDAT_OFFSET)

#define RTL8373_P3_PHY_POLL_CMD3_RDAT_ADDR                                                                    (0xB58)
  #define RTL8373_P3_PHY_POLL_CMD3_RDAT_P3_CMD3_RDAT_OFFSET                                                   (0)
  #define RTL8373_P3_PHY_POLL_CMD3_RDAT_P3_CMD3_RDAT_MASK                                                     (0xFFFF << RTL8373_P3_PHY_POLL_CMD3_RDAT_P3_CMD3_RDAT_OFFSET)

#define RTL8373_PHY_ABLTY_RESOLUTION_FRC_MODE_ADDR                                                            (0xB5C)
  #define RTL8373_PHY_ABLTY_RESOLUTION_FRC_MODE_PHY_ABLTY_RESOLUTION_FRC_MODE_OFFSET                          (0)
  #define RTL8373_PHY_ABLTY_RESOLUTION_FRC_MODE_PHY_ABLTY_RESOLUTION_FRC_MODE_MASK                            (0xF << RTL8373_PHY_ABLTY_RESOLUTION_FRC_MODE_PHY_ABLTY_RESOLUTION_FRC_MODE_OFFSET)

#define RTL8373_P0_PHY_ABLTY_RESOLUTION_FORCE_ADDR                                                            (0xB60)
  #define RTL8373_P0_PHY_ABLTY_RESOLUTION_FORCE_P0_PHY_ABLTY_RESOLUTION_FRC_VALUE_OFFSET                      (0)
  #define RTL8373_P0_PHY_ABLTY_RESOLUTION_FORCE_P0_PHY_ABLTY_RESOLUTION_FRC_VALUE_MASK                        (0xFFFF << RTL8373_P0_PHY_ABLTY_RESOLUTION_FORCE_P0_PHY_ABLTY_RESOLUTION_FRC_VALUE_OFFSET)

#define RTL8373_P1_PHY_ABLTY_RESOLUTION_FORCE_ADDR                                                            (0xB64)
  #define RTL8373_P1_PHY_ABLTY_RESOLUTION_FORCE_P1_PHY_ABLTY_RESOLUTION_FRC_VALUE_OFFSET                      (0)
  #define RTL8373_P1_PHY_ABLTY_RESOLUTION_FORCE_P1_PHY_ABLTY_RESOLUTION_FRC_VALUE_MASK                        (0xFFFF << RTL8373_P1_PHY_ABLTY_RESOLUTION_FORCE_P1_PHY_ABLTY_RESOLUTION_FRC_VALUE_OFFSET)

#define RTL8373_P2_PHY_ABLTY_RESOLUTION_FORCE_ADDR                                                            (0xB68)
  #define RTL8373_P2_PHY_ABLTY_RESOLUTION_FORCE_P2_PHY_ABLTY_RESOLUTION_FRC_VALUE_OFFSET                      (0)
  #define RTL8373_P2_PHY_ABLTY_RESOLUTION_FORCE_P2_PHY_ABLTY_RESOLUTION_FRC_VALUE_MASK                        (0xFFFF << RTL8373_P2_PHY_ABLTY_RESOLUTION_FORCE_P2_PHY_ABLTY_RESOLUTION_FRC_VALUE_OFFSET)

#define RTL8373_P3_PHY_ABLTY_RESOLUTION_FORCE_ADDR                                                            (0xB6C)
  #define RTL8373_P3_PHY_ABLTY_RESOLUTION_FORCE_P3_PHY_ABLTY_RESOLUTION_FRC_VALUE_OFFSET                      (0)
  #define RTL8373_P3_PHY_ABLTY_RESOLUTION_FORCE_P3_PHY_ABLTY_RESOLUTION_FRC_VALUE_MASK                        (0xFFFF << RTL8373_P3_PHY_ABLTY_RESOLUTION_FORCE_P3_PHY_ABLTY_RESOLUTION_FRC_VALUE_OFFSET)

#define RTL8373_POWCTRL_ADR_ADDR                                                                              (0xB70)
  #define RTL8373_POWCTRL_ADR_GETPOWCTRL_ADR_OFFSET                                                           (0)
  #define RTL8373_POWCTRL_ADR_GETPOWCTRL_ADR_MASK                                                             (0xFFFF << RTL8373_POWCTRL_ADR_GETPOWCTRL_ADR_OFFSET)

#define RTL8373_POWCTRL1_BIT_ADDR                                                                             (0xB74)
  #define RTL8373_POWCTRL1_BIT_GETPOWCTRL1_BIT_OFFSET                                                         (0)
  #define RTL8373_POWCTRL1_BIT_GETPOWCTRL1_BIT_MASK                                                           (0xFFFF << RTL8373_POWCTRL1_BIT_GETPOWCTRL1_BIT_OFFSET)

#define RTL8373_POWCTRL0_BIT_ADDR                                                                             (0xB78)
  #define RTL8373_POWCTRL0_BIT_GETPOWCTRL0_BIT_OFFSET                                                         (0)
  #define RTL8373_POWCTRL0_BIT_GETPOWCTRL0_BIT_MASK                                                           (0xFFFF << RTL8373_POWCTRL0_BIT_GETPOWCTRL0_BIT_OFFSET)

#define RTL8373_RS_LAYER_CONFIG_ADDR                                                                          (0xB7C)
  #define RTL8373_RS_LAYER_CONFIG_RS_BYPASS_OFFSET                                                            (7)
  #define RTL8373_RS_LAYER_CONFIG_RS_BYPASS_MASK                                                              (0x1 << RTL8373_RS_LAYER_CONFIG_RS_BYPASS_OFFSET)
  #define RTL8373_RS_LAYER_CONFIG_RS_FB_ON_OFFSET                                                             (6)
  #define RTL8373_RS_LAYER_CONFIG_RS_FB_ON_MASK                                                               (0x1 << RTL8373_RS_LAYER_CONFIG_RS_FB_ON_OFFSET)
  #define RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_INDI_OFF_OFFSET                                               (5)
  #define RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_INDI_OFF_MASK                                                 (0x1 << RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_INDI_OFF_OFFSET)
  #define RTL8373_RS_LAYER_CONFIG_RS_SEQ_CONV_OFFSET                                                          (4)
  #define RTL8373_RS_LAYER_CONFIG_RS_SEQ_CONV_MASK                                                            (0x1 << RTL8373_RS_LAYER_CONFIG_RS_SEQ_CONV_OFFSET)
  #define RTL8373_RS_LAYER_CONFIG_RS_PASS_FAULT2MAC_OFFSET                                                    (3)
  #define RTL8373_RS_LAYER_CONFIG_RS_PASS_FAULT2MAC_MASK                                                      (0x1 << RTL8373_RS_LAYER_CONFIG_RS_PASS_FAULT2MAC_OFFSET)
  #define RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_LOCAL_OFF_OFFSET                                              (2)
  #define RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_LOCAL_OFF_MASK                                                (0x1 << RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_LOCAL_OFF_OFFSET)
  #define RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_REMOTE_OFF_OFFSET                                             (1)
  #define RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_REMOTE_OFF_MASK                                               (0x1 << RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_REMOTE_OFF_OFFSET)
  #define RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_LINT_OFF_OFFSET                                               (0)
  #define RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_LINT_OFF_MASK                                                 (0x1 << RTL8373_RS_LAYER_CONFIG_RS_LINK_FAULT_LINT_OFF_OFFSET)

#define RTL8373_PHY0_RD_PCS_ABILITY_ADDR                                                                      (0xB80)
  #define RTL8373_PHY0_RD_PCS_ABILITY_P0_RD_PCS_ABILITY_OFFSET                                                (0)
  #define RTL8373_PHY0_RD_PCS_ABILITY_P0_RD_PCS_ABILITY_MASK                                                  (0xFFFF << RTL8373_PHY0_RD_PCS_ABILITY_P0_RD_PCS_ABILITY_OFFSET)

#define RTL8373_PHY1_RD_PCS_ABILITY_ADDR                                                                      (0xB84)
  #define RTL8373_PHY1_RD_PCS_ABILITY_P1_RD_PCS_ABILITY_OFFSET                                                (0)
  #define RTL8373_PHY1_RD_PCS_ABILITY_P1_RD_PCS_ABILITY_MASK                                                  (0xFFFF << RTL8373_PHY1_RD_PCS_ABILITY_P1_RD_PCS_ABILITY_OFFSET)

#define RTL8373_PHY2_RD_PCS_ABILITY_ADDR                                                                      (0xB88)
  #define RTL8373_PHY2_RD_PCS_ABILITY_P2_RD_PCS_ABILITY_OFFSET                                                (0)
  #define RTL8373_PHY2_RD_PCS_ABILITY_P2_RD_PCS_ABILITY_MASK                                                  (0xFFFF << RTL8373_PHY2_RD_PCS_ABILITY_P2_RD_PCS_ABILITY_OFFSET)

#define RTL8373_PHY3_RD_PCS_ABILITY_ADDR                                                                      (0xB8C)
  #define RTL8373_PHY3_RD_PCS_ABILITY_P3_RD_PCS_ABILITY_OFFSET                                                (0)
  #define RTL8373_PHY3_RD_PCS_ABILITY_P3_RD_PCS_ABILITY_MASK                                                  (0xFFFF << RTL8373_PHY3_RD_PCS_ABILITY_P3_RD_PCS_ABILITY_OFFSET)

#define RTL8373_CFG_PHY_XG2G_G_MISC_ADDR                                                                      (0xB90)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P3_IPG_DIFF_OFFSET                                                      (14)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P3_IPG_DIFF_MASK                                                        (0x3 << RTL8373_CFG_PHY_XG2G_G_MISC_P3_IPG_DIFF_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P3_BYPASS_SMOOTH_OFFSET                                                 (13)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P3_BYPASS_SMOOTH_MASK                                                   (0x1 << RTL8373_CFG_PHY_XG2G_G_MISC_P3_BYPASS_SMOOTH_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P3_RST_LATCH_MIN_IPG_OFFSET                                             (12)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P3_RST_LATCH_MIN_IPG_MASK                                               (0x1 << RTL8373_CFG_PHY_XG2G_G_MISC_P3_RST_LATCH_MIN_IPG_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P2_IPG_DIFF_OFFSET                                                      (10)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P2_IPG_DIFF_MASK                                                        (0x3 << RTL8373_CFG_PHY_XG2G_G_MISC_P2_IPG_DIFF_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P2_BYPASS_SMOOTH_OFFSET                                                 (9)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P2_BYPASS_SMOOTH_MASK                                                   (0x1 << RTL8373_CFG_PHY_XG2G_G_MISC_P2_BYPASS_SMOOTH_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P2_RST_LATCH_MIN_IPG_OFFSET                                             (8)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P2_RST_LATCH_MIN_IPG_MASK                                               (0x1 << RTL8373_CFG_PHY_XG2G_G_MISC_P2_RST_LATCH_MIN_IPG_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P1_IPG_DIFF_OFFSET                                                      (6)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P1_IPG_DIFF_MASK                                                        (0x3 << RTL8373_CFG_PHY_XG2G_G_MISC_P1_IPG_DIFF_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P1_BYPASS_SMOOTH_OFFSET                                                 (5)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P1_BYPASS_SMOOTH_MASK                                                   (0x1 << RTL8373_CFG_PHY_XG2G_G_MISC_P1_BYPASS_SMOOTH_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P1_RST_LATCH_MIN_IPG_OFFSET                                             (4)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P1_RST_LATCH_MIN_IPG_MASK                                               (0x1 << RTL8373_CFG_PHY_XG2G_G_MISC_P1_RST_LATCH_MIN_IPG_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P0_IPG_DIFF_OFFSET                                                      (2)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P0_IPG_DIFF_MASK                                                        (0x3 << RTL8373_CFG_PHY_XG2G_G_MISC_P0_IPG_DIFF_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P0_BYPASS_SMOOTH_OFFSET                                                 (1)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P0_BYPASS_SMOOTH_MASK                                                   (0x1 << RTL8373_CFG_PHY_XG2G_G_MISC_P0_BYPASS_SMOOTH_OFFSET)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P0_RST_LATCH_MIN_IPG_OFFSET                                             (0)
  #define RTL8373_CFG_PHY_XG2G_G_MISC_P0_RST_LATCH_MIN_IPG_MASK                                               (0x1 << RTL8373_CFG_PHY_XG2G_G_MISC_P0_RST_LATCH_MIN_IPG_OFFSET)

#define RTL8373_P1_XG2XG_IPG_DBG_INFO_ADDR                                                                    (0x920)
  #define RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_DBG_INFO_OFF_OFFSET                                            (15)
  #define RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_DBG_INFO_OFF_MASK                                              (0x1 << RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_DBG_INFO_OFF_OFFSET)
  #define RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_CUR_IPG_OFFSET                                                 (10)
  #define RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_CUR_IPG_MASK                                                   (0x1F << RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_CUR_IPG_OFFSET)
  #define RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_MAX_IPG_OFFSET                                                 (5)
  #define RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_MAX_IPG_MASK                                                   (0x1F << RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_MAX_IPG_OFFSET)
  #define RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_MIN_IPG_OFFSET                                                 (0)
  #define RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_MIN_IPG_MASK                                                   (0x1F << RTL8373_P1_XG2XG_IPG_DBG_INFO_CFG_P1_MIN_IPG_OFFSET)

#define RTL8373_P1_XG2XG_PRMB_DBG_INFO_ADDR                                                                   (0x924)
  #define RTL8373_P1_XG2XG_PRMB_DBG_INFO_CFG_P1_CUR_PRMB_OFFSET                                               (8)
  #define RTL8373_P1_XG2XG_PRMB_DBG_INFO_CFG_P1_CUR_PRMB_MASK                                                 (0xF << RTL8373_P1_XG2XG_PRMB_DBG_INFO_CFG_P1_CUR_PRMB_OFFSET)
  #define RTL8373_P1_XG2XG_PRMB_DBG_INFO_CFG_P1_MAX_PRMB_OFFSET                                               (4)
  #define RTL8373_P1_XG2XG_PRMB_DBG_INFO_CFG_P1_MAX_PRMB_MASK                                                 (0xF << RTL8373_P1_XG2XG_PRMB_DBG_INFO_CFG_P1_MAX_PRMB_OFFSET)
  #define RTL8373_P1_XG2XG_PRMB_DBG_INFO_CFG_P1_MIN_PRMB_OFFSET                                               (0)
  #define RTL8373_P1_XG2XG_PRMB_DBG_INFO_CFG_P1_MIN_PRMB_MASK                                                 (0xF << RTL8373_P1_XG2XG_PRMB_DBG_INFO_CFG_P1_MIN_PRMB_OFFSET)

#define RTL8373_P1_XG2XG_THR_DBG_INFO_ADDR                                                                    (0x928)
  #define RTL8373_P1_XG2XG_THR_DBG_INFO_CFG_P1_CUR_THR_OFFSET                                                 (6)
  #define RTL8373_P1_XG2XG_THR_DBG_INFO_CFG_P1_CUR_THR_MASK                                                   (0x3F << RTL8373_P1_XG2XG_THR_DBG_INFO_CFG_P1_CUR_THR_OFFSET)
  #define RTL8373_P1_XG2XG_THR_DBG_INFO_CFG_P1_MAX_THR_OFFSET                                                 (0)
  #define RTL8373_P1_XG2XG_THR_DBG_INFO_CFG_P1_MAX_THR_MASK                                                   (0x3F << RTL8373_P1_XG2XG_THR_DBG_INFO_CFG_P1_MAX_THR_OFFSET)

#define RTL8373_RANDOM_UPD_PERIOD_ADDR                                                                        (0xE90)
  #define RTL8373_RANDOM_UPD_PERIOD_RSUPD_PERIOD_OFFSET                                                       (8)
  #define RTL8373_RANDOM_UPD_PERIOD_RSUPD_PERIOD_MASK                                                         (0xFF << RTL8373_RANDOM_UPD_PERIOD_RSUPD_PERIOD_OFFSET)
  #define RTL8373_RANDOM_UPD_PERIOD_RRUPD_PERIOD_OFFSET                                                       (0)
  #define RTL8373_RANDOM_UPD_PERIOD_RRUPD_PERIOD_MASK                                                         (0xFF << RTL8373_RANDOM_UPD_PERIOD_RRUPD_PERIOD_OFFSET)

#define RTL8373_RANDOM_UPD_CTRL_ADDR                                                                          (0xE94)
  #define RTL8373_RANDOM_UPD_CTRL_TMTENBIT_OFFSET                                                             (15)
  #define RTL8373_RANDOM_UPD_CTRL_TMTENBIT_MASK                                                               (0x1 << RTL8373_RANDOM_UPD_CTRL_TMTENBIT_OFFSET)
  #define RTL8373_RANDOM_UPD_CTRL_TMLSB_2_0_OFFSET                                                            (12)
  #define RTL8373_RANDOM_UPD_CTRL_TMLSB_2_0_MASK                                                              (0x7 << RTL8373_RANDOM_UPD_CTRL_TMLSB_2_0_OFFSET)
  #define RTL8373_RANDOM_UPD_CTRL_RR_SEL_MTHD_OFFSET                                                          (11)
  #define RTL8373_RANDOM_UPD_CTRL_RR_SEL_MTHD_MASK                                                            (0x1 << RTL8373_RANDOM_UPD_CTRL_RR_SEL_MTHD_OFFSET)
  #define RTL8373_RANDOM_UPD_CTRL_RRSTEP_4_0_OFFSET                                                           (6)
  #define RTL8373_RANDOM_UPD_CTRL_RRSTEP_4_0_MASK                                                             (0x1F << RTL8373_RANDOM_UPD_CTRL_RRSTEP_4_0_OFFSET)
  #define RTL8373_RANDOM_UPD_CTRL_RRRND_SRC_SEL_OFFSET                                                        (5)
  #define RTL8373_RANDOM_UPD_CTRL_RRRND_SRC_SEL_MASK                                                          (0x1 << RTL8373_RANDOM_UPD_CTRL_RRRND_SRC_SEL_OFFSET)
  #define RTL8373_RANDOM_UPD_CTRL_RRUPD_ONCE_OFFSET                                                           (4)
  #define RTL8373_RANDOM_UPD_CTRL_RRUPD_ONCE_MASK                                                             (0x1 << RTL8373_RANDOM_UPD_CTRL_RRUPD_ONCE_OFFSET)
  #define RTL8373_RANDOM_UPD_CTRL_RRUPD_EN_OFFSET                                                             (3)
  #define RTL8373_RANDOM_UPD_CTRL_RRUPD_EN_MASK                                                               (0x1 << RTL8373_RANDOM_UPD_CTRL_RRUPD_EN_OFFSET)
  #define RTL8373_RANDOM_UPD_CTRL_RSRND_SRC_SEL_OFFSET                                                        (2)
  #define RTL8373_RANDOM_UPD_CTRL_RSRND_SRC_SEL_MASK                                                          (0x1 << RTL8373_RANDOM_UPD_CTRL_RSRND_SRC_SEL_OFFSET)
  #define RTL8373_RANDOM_UPD_CTRL_RSUPD_ONCE_OFFSET                                                           (1)
  #define RTL8373_RANDOM_UPD_CTRL_RSUPD_ONCE_MASK                                                             (0x1 << RTL8373_RANDOM_UPD_CTRL_RSUPD_ONCE_OFFSET)
  #define RTL8373_RANDOM_UPD_CTRL_RSUPD_EN_OFFSET                                                             (0)
  #define RTL8373_RANDOM_UPD_CTRL_RSUPD_EN_MASK                                                               (0x1 << RTL8373_RANDOM_UPD_CTRL_RSUPD_EN_OFFSET)

#define RTL8373_RG_RDM_SEED_SRC_ADDR_ADDR                                                                     (0xE98)
  #define RTL8373_RG_RDM_SEED_SRC_ADDR_RDM_SEED_REGADDR_OFFSET                                                (0)
  #define RTL8373_RG_RDM_SEED_SRC_ADDR_RDM_SEED_REGADDR_MASK                                                  (0xFFFF << RTL8373_RG_RDM_SEED_SRC_ADDR_RDM_SEED_REGADDR_OFFSET)

#define RTL8373_RING_RATE_REGADDR_ADDR                                                                        (0xE9C)
  #define RTL8373_RING_RATE_REGADDR_RING_RATE_REGADDR_OFFSET                                                  (0)
  #define RTL8373_RING_RATE_REGADDR_RING_RATE_REGADDR_MASK                                                    (0xFFFF << RTL8373_RING_RATE_REGADDR_RING_RATE_REGADDR_OFFSET)

#define RTL8373_RING_RATE_SEL_MASK_L_ADDR                                                                     (0xEA0)
  #define RTL8373_RING_RATE_SEL_MASK_L_RATE_MASK_15_0_OFFSET                                                  (0)
  #define RTL8373_RING_RATE_SEL_MASK_L_RATE_MASK_15_0_MASK                                                    (0xFFFF << RTL8373_RING_RATE_SEL_MASK_L_RATE_MASK_15_0_OFFSET)

#define RTL8373_RING_RATE_SEL_MASK_H_ADDR                                                                     (0xEA4)
  #define RTL8373_RING_RATE_SEL_MASK_H_RATE_MASK_31_16_OFFSET                                                 (0)
  #define RTL8373_RING_RATE_SEL_MASK_H_RATE_MASK_31_16_MASK                                                   (0xFFFF << RTL8373_RING_RATE_SEL_MASK_H_RATE_MASK_31_16_OFFSET)

#define RTL8373_RING_RATE_FRC_VALUE_H_ADDR                                                                    (0xEA8)
  #define RTL8373_RING_RATE_FRC_VALUE_H_RR_FRC_MODE_OFFSET                                                    (31)
  #define RTL8373_RING_RATE_FRC_VALUE_H_RR_FRC_MODE_MASK                                                      (0x1 << RTL8373_RING_RATE_FRC_VALUE_H_RR_FRC_MODE_OFFSET)
  #define RTL8373_RING_RATE_FRC_VALUE_H_RR_FRC_VAL_19_10_OFFSET                                               (0)
  #define RTL8373_RING_RATE_FRC_VALUE_H_RR_FRC_VAL_19_10_MASK                                                 (0x3FF << RTL8373_RING_RATE_FRC_VALUE_H_RR_FRC_VAL_19_10_OFFSET)

#define RTL8373_RING_RATE_FRC_VALUE_L_ADDR                                                                    (0xEAC)
  #define RTL8373_RING_RATE_FRC_VALUE_L_RR_FRC_VAL_9_0_OFFSET                                                 (0)
  #define RTL8373_RING_RATE_FRC_VALUE_L_RR_FRC_VAL_9_0_MASK                                                   (0x3FF << RTL8373_RING_RATE_FRC_VALUE_L_RR_FRC_VAL_9_0_OFFSET)

#define RTL8373_LFSR_INIT_SEED_FRC_VALUE_ADDR                                                                 (0xEB0)
  #define RTL8373_LFSR_INIT_SEED_FRC_VALUE_RS_FRC_MODE_OFFSET                                                 (31)
  #define RTL8373_LFSR_INIT_SEED_FRC_VALUE_RS_FRC_MODE_MASK                                                   (0x1 << RTL8373_LFSR_INIT_SEED_FRC_VALUE_RS_FRC_MODE_OFFSET)
  #define RTL8373_LFSR_INIT_SEED_FRC_VALUE_RS_FRC_VAL_9_0_OFFSET                                              (0)
  #define RTL8373_LFSR_INIT_SEED_FRC_VALUE_RS_FRC_VAL_9_0_MASK                                                (0x3FF << RTL8373_LFSR_INIT_SEED_FRC_VALUE_RS_FRC_VAL_9_0_OFFSET)

#define RTL8373_RING_RATE_RD_VALUE_H_ADDR                                                                     (0xEB4)
  #define RTL8373_RING_RATE_RD_VALUE_H_RR_RD_VAL_19_10_OFFSET                                                 (0)
  #define RTL8373_RING_RATE_RD_VALUE_H_RR_RD_VAL_19_10_MASK                                                   (0x3FF << RTL8373_RING_RATE_RD_VALUE_H_RR_RD_VAL_19_10_OFFSET)

#define RTL8373_RING_RATE_RD_VALUE_L_ADDR                                                                     (0xEB8)
  #define RTL8373_RING_RATE_RD_VALUE_L_RR_RD_VAL_9_0_OFFSET                                                   (0)
  #define RTL8373_RING_RATE_RD_VALUE_L_RR_RD_VAL_9_0_MASK                                                     (0x3FF << RTL8373_RING_RATE_RD_VALUE_L_RR_RD_VAL_9_0_OFFSET)

#define RTL8373_LFSR_INIT_SEED_RD_VALUE_ADDR                                                                  (0xEBC)
  #define RTL8373_LFSR_INIT_SEED_RD_VALUE_RS_RD_VAL_9_0_OFFSET                                                (0)
  #define RTL8373_LFSR_INIT_SEED_RD_VALUE_RS_RD_VAL_9_0_MASK                                                  (0x3FF << RTL8373_LFSR_INIT_SEED_RD_VALUE_RS_RD_VAL_9_0_OFFSET)

#define RTL8373_P0_G2XG_CFG_CLR_ERR_FLAG_ADDR                                                                 (0xB94)
  #define RTL8373_P0_G2XG_CFG_CLR_ERR_FLAG_P0_G2XG_CFG_CLR_ERR_FLAG_OFFSET                                    (0)
  #define RTL8373_P0_G2XG_CFG_CLR_ERR_FLAG_P0_G2XG_CFG_CLR_ERR_FLAG_MASK                                      (0xFFFF << RTL8373_P0_G2XG_CFG_CLR_ERR_FLAG_P0_G2XG_CFG_CLR_ERR_FLAG_OFFSET)

#define RTL8373_P1_G2XG_CFG_CLR_ERR_FLAG_ADDR                                                                 (0xB98)
  #define RTL8373_P1_G2XG_CFG_CLR_ERR_FLAG_P1_G2XG_CFG_CLR_ERR_FLAG_OFFSET                                    (0)
  #define RTL8373_P1_G2XG_CFG_CLR_ERR_FLAG_P1_G2XG_CFG_CLR_ERR_FLAG_MASK                                      (0xFFFF << RTL8373_P1_G2XG_CFG_CLR_ERR_FLAG_P1_G2XG_CFG_CLR_ERR_FLAG_OFFSET)

#define RTL8373_P2_G2XG_CFG_CLR_ERR_FLAG_ADDR                                                                 (0xB9C)
  #define RTL8373_P2_G2XG_CFG_CLR_ERR_FLAG_P2_G2XG_CFG_CLR_ERR_FLAG_OFFSET                                    (0)
  #define RTL8373_P2_G2XG_CFG_CLR_ERR_FLAG_P2_G2XG_CFG_CLR_ERR_FLAG_MASK                                      (0xFFFF << RTL8373_P2_G2XG_CFG_CLR_ERR_FLAG_P2_G2XG_CFG_CLR_ERR_FLAG_OFFSET)

#define RTL8373_P3_G2XG_CFG_CLR_ERR_FLAG_ADDR                                                                 (0xBA0)
  #define RTL8373_P3_G2XG_CFG_CLR_ERR_FLAG_P3_G2XG_CFG_CLR_ERR_FLAG_OFFSET                                    (0)
  #define RTL8373_P3_G2XG_CFG_CLR_ERR_FLAG_P3_G2XG_CFG_CLR_ERR_FLAG_MASK                                      (0xFFFF << RTL8373_P3_G2XG_CFG_CLR_ERR_FLAG_P3_G2XG_CFG_CLR_ERR_FLAG_OFFSET)

#define RTL8373_G2XG_FIFO_CLR_CFG_ADDR                                                                        (0xBA4)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P3_LDN_CLR_G2XG_FIFO_RX_OFFSET                                            (15)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P3_LDN_CLR_G2XG_FIFO_RX_MASK                                              (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P3_LDN_CLR_G2XG_FIFO_RX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P2_LDN_CLR_G2XG_FIFO_RX_OFFSET                                            (14)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P2_LDN_CLR_G2XG_FIFO_RX_MASK                                              (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P2_LDN_CLR_G2XG_FIFO_RX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P1_LDN_CLR_G2XG_FIFO_RX_OFFSET                                            (13)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P1_LDN_CLR_G2XG_FIFO_RX_MASK                                              (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P1_LDN_CLR_G2XG_FIFO_RX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P0_LDN_CLR_G2XG_FIFO_RX_OFFSET                                            (12)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P0_LDN_CLR_G2XG_FIFO_RX_MASK                                              (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P0_LDN_CLR_G2XG_FIFO_RX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P3_CLR_G2XG_FIFO_RX_OFFSET                                                (11)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P3_CLR_G2XG_FIFO_RX_MASK                                                  (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P3_CLR_G2XG_FIFO_RX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P2_CLR_G2XG_FIFO_RX_OFFSET                                                (10)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P2_CLR_G2XG_FIFO_RX_MASK                                                  (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P2_CLR_G2XG_FIFO_RX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P1_CLR_G2XG_FIFO_RX_OFFSET                                                (9)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P1_CLR_G2XG_FIFO_RX_MASK                                                  (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P1_CLR_G2XG_FIFO_RX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P0_CLR_G2XG_FIFO_RX_OFFSET                                                (8)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P0_CLR_G2XG_FIFO_RX_MASK                                                  (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P0_CLR_G2XG_FIFO_RX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P3_LDN_CLR_G2XG_FIFO_TX_OFFSET                                            (7)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P3_LDN_CLR_G2XG_FIFO_TX_MASK                                              (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P3_LDN_CLR_G2XG_FIFO_TX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P2_LDN_CLR_G2XG_FIFO_TX_OFFSET                                            (6)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P2_LDN_CLR_G2XG_FIFO_TX_MASK                                              (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P2_LDN_CLR_G2XG_FIFO_TX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P1_LDN_CLR_G2XG_FIFO_TX_OFFSET                                            (5)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P1_LDN_CLR_G2XG_FIFO_TX_MASK                                              (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P1_LDN_CLR_G2XG_FIFO_TX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P0_LDN_CLR_G2XG_FIFO_TX_OFFSET                                            (4)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P0_LDN_CLR_G2XG_FIFO_TX_MASK                                              (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P0_LDN_CLR_G2XG_FIFO_TX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P3_CLR_G2XG_FIFO_TX_OFFSET                                                (3)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P3_CLR_G2XG_FIFO_TX_MASK                                                  (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P3_CLR_G2XG_FIFO_TX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P2_CLR_G2XG_FIFO_TX_OFFSET                                                (2)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P2_CLR_G2XG_FIFO_TX_MASK                                                  (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P2_CLR_G2XG_FIFO_TX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P1_CLR_G2XG_FIFO_TX_OFFSET                                                (1)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P1_CLR_G2XG_FIFO_TX_MASK                                                  (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P1_CLR_G2XG_FIFO_TX_OFFSET)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P0_CLR_G2XG_FIFO_TX_OFFSET                                                (0)
  #define RTL8373_G2XG_FIFO_CLR_CFG_P0_CLR_G2XG_FIFO_TX_MASK                                                  (0x1 << RTL8373_G2XG_FIFO_CLR_CFG_P0_CLR_G2XG_FIFO_TX_OFFSET)

#define RTL8373_P2_XG2XG_IPG_DBG_INFO_ADDR                                                                    (0x92C)
  #define RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_DBG_INFO_OFF_OFFSET                                            (15)
  #define RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_DBG_INFO_OFF_MASK                                              (0x1 << RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_DBG_INFO_OFF_OFFSET)
  #define RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_CUR_IPG_OFFSET                                                 (10)
  #define RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_CUR_IPG_MASK                                                   (0x1F << RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_CUR_IPG_OFFSET)
  #define RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_MAX_IPG_OFFSET                                                 (5)
  #define RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_MAX_IPG_MASK                                                   (0x1F << RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_MAX_IPG_OFFSET)
  #define RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_MIN_IPG_OFFSET                                                 (0)
  #define RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_MIN_IPG_MASK                                                   (0x1F << RTL8373_P2_XG2XG_IPG_DBG_INFO_CFG_P2_MIN_IPG_OFFSET)

#define RTL8373_P2_XG2XG_PRMB_DBG_INFO_ADDR                                                                   (0x930)
  #define RTL8373_P2_XG2XG_PRMB_DBG_INFO_CFG_P2_CUR_PRMB_OFFSET                                               (8)
  #define RTL8373_P2_XG2XG_PRMB_DBG_INFO_CFG_P2_CUR_PRMB_MASK                                                 (0xF << RTL8373_P2_XG2XG_PRMB_DBG_INFO_CFG_P2_CUR_PRMB_OFFSET)
  #define RTL8373_P2_XG2XG_PRMB_DBG_INFO_CFG_P2_MAX_PRMB_OFFSET                                               (4)
  #define RTL8373_P2_XG2XG_PRMB_DBG_INFO_CFG_P2_MAX_PRMB_MASK                                                 (0xF << RTL8373_P2_XG2XG_PRMB_DBG_INFO_CFG_P2_MAX_PRMB_OFFSET)
  #define RTL8373_P2_XG2XG_PRMB_DBG_INFO_CFG_P2_MIN_PRMB_OFFSET                                               (0)
  #define RTL8373_P2_XG2XG_PRMB_DBG_INFO_CFG_P2_MIN_PRMB_MASK                                                 (0xF << RTL8373_P2_XG2XG_PRMB_DBG_INFO_CFG_P2_MIN_PRMB_OFFSET)

#define RTL8373_P2_XG2XG_THR_DBG_INFO_ADDR                                                                    (0x934)
  #define RTL8373_P2_XG2XG_THR_DBG_INFO_CFG_P2_CUR_THR_OFFSET                                                 (6)
  #define RTL8373_P2_XG2XG_THR_DBG_INFO_CFG_P2_CUR_THR_MASK                                                   (0x3F << RTL8373_P2_XG2XG_THR_DBG_INFO_CFG_P2_CUR_THR_OFFSET)
  #define RTL8373_P2_XG2XG_THR_DBG_INFO_CFG_P2_MAX_THR_OFFSET                                                 (0)
  #define RTL8373_P2_XG2XG_THR_DBG_INFO_CFG_P2_MAX_THR_MASK                                                   (0x3F << RTL8373_P2_XG2XG_THR_DBG_INFO_CFG_P2_MAX_THR_OFFSET)

#define RTL8373_G2G_WATER_LEVEL_ADDR                                                                          (0x938)
  #define RTL8373_G2G_WATER_LEVEL_CFG_G2G_WATER_LEVEL_X2Y_OFFSET                                              (13)
  #define RTL8373_G2G_WATER_LEVEL_CFG_G2G_WATER_LEVEL_X2Y_MASK                                                (0x7 << RTL8373_G2G_WATER_LEVEL_CFG_G2G_WATER_LEVEL_X2Y_OFFSET)
  #define RTL8373_G2G_WATER_LEVEL_CFG_G2G_WATER_LEVEL_Y2X_OFFSET                                              (10)
  #define RTL8373_G2G_WATER_LEVEL_CFG_G2G_WATER_LEVEL_Y2X_MASK                                                (0x7 << RTL8373_G2G_WATER_LEVEL_CFG_G2G_WATER_LEVEL_Y2X_OFFSET)
  #define RTL8373_G2G_WATER_LEVEL_CFG_G2G_WATER_LEVEL_FD_OFFSET                                               (7)
  #define RTL8373_G2G_WATER_LEVEL_CFG_G2G_WATER_LEVEL_FD_MASK                                                 (0x7 << RTL8373_G2G_WATER_LEVEL_CFG_G2G_WATER_LEVEL_FD_OFFSET)
  #define RTL8373_G2G_WATER_LEVEL_CGF_G2G_LPBK_OFFSET                                                         (0)
  #define RTL8373_G2G_WATER_LEVEL_CGF_G2G_LPBK_MASK                                                           (0xF << RTL8373_G2G_WATER_LEVEL_CGF_G2G_LPBK_OFFSET)

#define RTL8373_G2G_MISC_CFG_ADDR                                                                             (0x93C)
  #define RTL8373_G2G_MISC_CFG_CLR_G2G_FIFO_OFFSET                                                            (12)
  #define RTL8373_G2G_MISC_CFG_CLR_G2G_FIFO_MASK                                                              (0xF << RTL8373_G2G_MISC_CFG_CLR_G2G_FIFO_OFFSET)
  #define RTL8373_G2G_MISC_CFG_CFG_CLR_FIFO_OVTHR_OFFSET                                                      (11)
  #define RTL8373_G2G_MISC_CFG_CFG_CLR_FIFO_OVTHR_MASK                                                        (0x1 << RTL8373_G2G_MISC_CFG_CFG_CLR_FIFO_OVTHR_OFFSET)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_DIS_AUTO_RST_FIFO_OFFSET                                               (9)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_DIS_AUTO_RST_FIFO_MASK                                                 (0x1 << RTL8373_G2G_MISC_CFG_CFG_G2G_DIS_AUTO_RST_FIFO_OFFSET)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_AFO_IPGCOMP_OFFSET                                                     (8)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_AFO_IPGCOMP_MASK                                                       (0x1 << RTL8373_G2G_MISC_CFG_CFG_G2G_AFO_IPGCOMP_OFFSET)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_AFE_IPG_CNT_OFFSET                                                     (4)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_AFE_IPG_CNT_MASK                                                       (0xF << RTL8373_G2G_MISC_CFG_CFG_G2G_AFE_IPG_CNT_OFFSET)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_BGPTR_CHK_OFFSET                                                       (3)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_BGPTR_CHK_MASK                                                         (0x1 << RTL8373_G2G_MISC_CFG_CFG_G2G_BGPTR_CHK_OFFSET)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_EDPTR_CHK_OFFSET                                                       (2)
  #define RTL8373_G2G_MISC_CFG_CFG_G2G_EDPTR_CHK_MASK                                                         (0x1 << RTL8373_G2G_MISC_CFG_CFG_G2G_EDPTR_CHK_OFFSET)
  #define RTL8373_G2G_MISC_CFG_G2G_CLR_ERR_CNT_X2Y_OFFSET                                                     (1)
  #define RTL8373_G2G_MISC_CFG_G2G_CLR_ERR_CNT_X2Y_MASK                                                       (0x1 << RTL8373_G2G_MISC_CFG_G2G_CLR_ERR_CNT_X2Y_OFFSET)
  #define RTL8373_G2G_MISC_CFG_G2G_CLR_ERR_CNT_Y2X_OFFSET                                                     (0)
  #define RTL8373_G2G_MISC_CFG_G2G_CLR_ERR_CNT_Y2X_MASK                                                       (0x1 << RTL8373_G2G_MISC_CFG_G2G_CLR_ERR_CNT_Y2X_OFFSET)

#define RTL8373_G2G_ERR_CNT_01_ADDR                                                                           (0x940)
  #define RTL8373_G2G_ERR_CNT_01_G2G_0_ERR_CNT_X2Y_OFFSET                                                     (12)
  #define RTL8373_G2G_ERR_CNT_01_G2G_0_ERR_CNT_X2Y_MASK                                                       (0xF << RTL8373_G2G_ERR_CNT_01_G2G_0_ERR_CNT_X2Y_OFFSET)
  #define RTL8373_G2G_ERR_CNT_01_G2G_0_ERR_CNT_Y2X_OFFSET                                                     (8)
  #define RTL8373_G2G_ERR_CNT_01_G2G_0_ERR_CNT_Y2X_MASK                                                       (0xF << RTL8373_G2G_ERR_CNT_01_G2G_0_ERR_CNT_Y2X_OFFSET)
  #define RTL8373_G2G_ERR_CNT_01_G2G_1_ERR_CNT_X2Y_OFFSET                                                     (4)
  #define RTL8373_G2G_ERR_CNT_01_G2G_1_ERR_CNT_X2Y_MASK                                                       (0xF << RTL8373_G2G_ERR_CNT_01_G2G_1_ERR_CNT_X2Y_OFFSET)
  #define RTL8373_G2G_ERR_CNT_01_G2G_1_ERR_CNT_Y2X_OFFSET                                                     (0)
  #define RTL8373_G2G_ERR_CNT_01_G2G_1_ERR_CNT_Y2X_MASK                                                       (0xF << RTL8373_G2G_ERR_CNT_01_G2G_1_ERR_CNT_Y2X_OFFSET)

#define RTL8373_G2G_ERR_CNT_23_ADDR                                                                           (0x944)
  #define RTL8373_G2G_ERR_CNT_23_G2G_2_ERR_CNT_X2Y_OFFSET                                                     (12)
  #define RTL8373_G2G_ERR_CNT_23_G2G_2_ERR_CNT_X2Y_MASK                                                       (0xF << RTL8373_G2G_ERR_CNT_23_G2G_2_ERR_CNT_X2Y_OFFSET)
  #define RTL8373_G2G_ERR_CNT_23_G2G_2_ERR_CNT_Y2X_OFFSET                                                     (8)
  #define RTL8373_G2G_ERR_CNT_23_G2G_2_ERR_CNT_Y2X_MASK                                                       (0xF << RTL8373_G2G_ERR_CNT_23_G2G_2_ERR_CNT_Y2X_OFFSET)
  #define RTL8373_G2G_ERR_CNT_23_G2G_3_ERR_CNT_X2Y_OFFSET                                                     (4)
  #define RTL8373_G2G_ERR_CNT_23_G2G_3_ERR_CNT_X2Y_MASK                                                       (0xF << RTL8373_G2G_ERR_CNT_23_G2G_3_ERR_CNT_X2Y_OFFSET)
  #define RTL8373_G2G_ERR_CNT_23_G2G_3_ERR_CNT_Y2X_OFFSET                                                     (0)
  #define RTL8373_G2G_ERR_CNT_23_G2G_3_ERR_CNT_Y2X_MASK                                                       (0xF << RTL8373_G2G_ERR_CNT_23_G2G_3_ERR_CNT_Y2X_OFFSET)

#define RTL8373_XG2XG_WATER_LEVEL_ADDR                                                                        (0x948)
  #define RTL8373_XG2XG_WATER_LEVEL_CFG_WATER_LEVEL_H_OFFSET                                                  (7)
  #define RTL8373_XG2XG_WATER_LEVEL_CFG_WATER_LEVEL_H_MASK                                                    (0x3F << RTL8373_XG2XG_WATER_LEVEL_CFG_WATER_LEVEL_H_OFFSET)
  #define RTL8373_XG2XG_WATER_LEVEL_CFG_WATER_LEVEL_L_OFFSET                                                  (1)
  #define RTL8373_XG2XG_WATER_LEVEL_CFG_WATER_LEVEL_L_MASK                                                    (0x3F << RTL8373_XG2XG_WATER_LEVEL_CFG_WATER_LEVEL_L_OFFSET)
  #define RTL8373_XG2XG_WATER_LEVEL_CFG_EEE_DELETE_OFFSET                                                     (0)
  #define RTL8373_XG2XG_WATER_LEVEL_CFG_EEE_DELETE_MASK                                                       (0x1 << RTL8373_XG2XG_WATER_LEVEL_CFG_EEE_DELETE_OFFSET)

#define RTL8373_XG2XG_MISC_CFG_ADDR                                                                           (0x94C)
  #define RTL8373_XG2XG_MISC_CFG_CFG_FIFO_START_FB_OFFSET                                                     (15)
  #define RTL8373_XG2XG_MISC_CFG_CFG_FIFO_START_FB_MASK                                                       (0x1 << RTL8373_XG2XG_MISC_CFG_CFG_FIFO_START_FB_OFFSET)
  #define RTL8373_XG2XG_MISC_CFG_CFG_FIFO_START_SEQ_OFFSET                                                    (14)
  #define RTL8373_XG2XG_MISC_CFG_CFG_FIFO_START_SEQ_MASK                                                      (0x1 << RTL8373_XG2XG_MISC_CFG_CFG_FIFO_START_SEQ_OFFSET)
  #define RTL8373_XG2XG_MISC_CFG_CFG_XG2XG_FAULT_ON_OFFSET                                                    (13)
  #define RTL8373_XG2XG_MISC_CFG_CFG_XG2XG_FAULT_ON_MASK                                                      (0x1 << RTL8373_XG2XG_MISC_CFG_CFG_XG2XG_FAULT_ON_OFFSET)
  #define RTL8373_XG2XG_MISC_CFG_CFG_REC_LINK_INTR_OFFSET                                                     (12)
  #define RTL8373_XG2XG_MISC_CFG_CFG_REC_LINK_INTR_MASK                                                       (0x1 << RTL8373_XG2XG_MISC_CFG_CFG_REC_LINK_INTR_OFFSET)
  #define RTL8373_XG2XG_MISC_CFG_CFG_SEQ_RSV_ON_OFFSET                                                        (11)
  #define RTL8373_XG2XG_MISC_CFG_CFG_SEQ_RSV_ON_MASK                                                          (0x1 << RTL8373_XG2XG_MISC_CFG_CFG_SEQ_RSV_ON_OFFSET)
  #define RTL8373_XG2XG_MISC_CFG_CFG_ERROR_ON_OFFSET                                                          (10)
  #define RTL8373_XG2XG_MISC_CFG_CFG_ERROR_ON_MASK                                                            (0x1 << RTL8373_XG2XG_MISC_CFG_CFG_ERROR_ON_OFFSET)
  #define RTL8373_XG2XG_MISC_CFG_CFG_STK_PORT_P0_OFFSET                                                       (9)
  #define RTL8373_XG2XG_MISC_CFG_CFG_STK_PORT_P0_MASK                                                         (0x1 << RTL8373_XG2XG_MISC_CFG_CFG_STK_PORT_P0_OFFSET)
  #define RTL8373_XG2XG_MISC_CFG_CFG_LDN_CLR_FIFO_FRC_VAL_OFFSET                                              (4)
  #define RTL8373_XG2XG_MISC_CFG_CFG_LDN_CLR_FIFO_FRC_VAL_MASK                                                (0xF << RTL8373_XG2XG_MISC_CFG_CFG_LDN_CLR_FIFO_FRC_VAL_OFFSET)
  #define RTL8373_XG2XG_MISC_CFG_CFG_LDN_CLR_FIFO_FRC_ON_OFFSET                                               (0)
  #define RTL8373_XG2XG_MISC_CFG_CFG_LDN_CLR_FIFO_FRC_ON_MASK                                                 (0xF << RTL8373_XG2XG_MISC_CFG_CFG_LDN_CLR_FIFO_FRC_ON_OFFSET)

#define RTL8373_XG2XG_ERR_STATUS_ADDR                                                                         (0x950)
  #define RTL8373_XG2XG_ERR_STATUS_XG2XG_OVRUN_X_OFFSET                                                       (12)
  #define RTL8373_XG2XG_ERR_STATUS_XG2XG_OVRUN_X_MASK                                                         (0xF << RTL8373_XG2XG_ERR_STATUS_XG2XG_OVRUN_X_OFFSET)
  #define RTL8373_XG2XG_ERR_STATUS_XG2XG_UDRUN_X_OFFSET                                                       (8)
  #define RTL8373_XG2XG_ERR_STATUS_XG2XG_UDRUN_X_MASK                                                         (0xF << RTL8373_XG2XG_ERR_STATUS_XG2XG_UDRUN_X_OFFSET)
  #define RTL8373_XG2XG_ERR_STATUS_XG2XG_OVRUN_Y_OFFSET                                                       (4)
  #define RTL8373_XG2XG_ERR_STATUS_XG2XG_OVRUN_Y_MASK                                                         (0xF << RTL8373_XG2XG_ERR_STATUS_XG2XG_OVRUN_Y_OFFSET)
  #define RTL8373_XG2XG_ERR_STATUS_XG2XG_UDRUN_Y_OFFSET                                                       (0)
  #define RTL8373_XG2XG_ERR_STATUS_XG2XG_UDRUN_Y_MASK                                                         (0xF << RTL8373_XG2XG_ERR_STATUS_XG2XG_UDRUN_Y_OFFSET)

#define RTL8373_EEE_LPI_DLY_CYCLE_ADDR                                                                        (0x954)
  #define RTL8373_EEE_LPI_DLY_CYCLE_CFG_WATER_LEVEL_ST_OFFSET                                                 (8)
  #define RTL8373_EEE_LPI_DLY_CYCLE_CFG_WATER_LEVEL_ST_MASK                                                   (0x3F << RTL8373_EEE_LPI_DLY_CYCLE_CFG_WATER_LEVEL_ST_OFFSET)
  #define RTL8373_EEE_LPI_DLY_CYCLE_TX_LPI_DLY_CYCLE_OFFSET                                                   (4)
  #define RTL8373_EEE_LPI_DLY_CYCLE_TX_LPI_DLY_CYCLE_MASK                                                     (0xF << RTL8373_EEE_LPI_DLY_CYCLE_TX_LPI_DLY_CYCLE_OFFSET)
  #define RTL8373_EEE_LPI_DLY_CYCLE_RX_LPI_DLY_CYCLE_OFFSET                                                   (0)
  #define RTL8373_EEE_LPI_DLY_CYCLE_RX_LPI_DLY_CYCLE_MASK                                                     (0xF << RTL8373_EEE_LPI_DLY_CYCLE_RX_LPI_DLY_CYCLE_OFFSET)

#define RTL8373_PREAMBLE_RECOVERY_CRTL_ADDR                                                                   (0x958)
  #define RTL8373_PREAMBLE_RECOVERY_CRTL_CFG_PRMB_6BYTE_MODE_OFFSET                                           (5)
  #define RTL8373_PREAMBLE_RECOVERY_CRTL_CFG_PRMB_6BYTE_MODE_MASK                                             (0x1 << RTL8373_PREAMBLE_RECOVERY_CRTL_CFG_PRMB_6BYTE_MODE_OFFSET)
  #define RTL8373_PREAMBLE_RECOVERY_CRTL_CFG_PRMB_RCVY_EN_OFFSET                                              (4)
  #define RTL8373_PREAMBLE_RECOVERY_CRTL_CFG_PRMB_RCVY_EN_MASK                                                (0x1 << RTL8373_PREAMBLE_RECOVERY_CRTL_CFG_PRMB_RCVY_EN_OFFSET)
  #define RTL8373_PREAMBLE_RECOVERY_CRTL_PRMB_RCVY_OVTHR_MON_OFFSET                                           (0)
  #define RTL8373_PREAMBLE_RECOVERY_CRTL_PRMB_RCVY_OVTHR_MON_MASK                                             (0xF << RTL8373_PREAMBLE_RECOVERY_CRTL_PRMB_RCVY_OVTHR_MON_OFFSET)

#define RTL8373_G2G_FIFO_CLR_CFG_ADDR                                                                         (0x95C)
  #define RTL8373_G2G_FIFO_CLR_CFG_P3_LDN_CLR_G2G_FIFO_RX_OFFSET                                              (15)
  #define RTL8373_G2G_FIFO_CLR_CFG_P3_LDN_CLR_G2G_FIFO_RX_MASK                                                (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P3_LDN_CLR_G2G_FIFO_RX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P2_LDN_CLR_G2G_FIFO_RX_OFFSET                                              (14)
  #define RTL8373_G2G_FIFO_CLR_CFG_P2_LDN_CLR_G2G_FIFO_RX_MASK                                                (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P2_LDN_CLR_G2G_FIFO_RX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P1_LDN_CLR_G2G_FIFO_RX_OFFSET                                              (13)
  #define RTL8373_G2G_FIFO_CLR_CFG_P1_LDN_CLR_G2G_FIFO_RX_MASK                                                (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P1_LDN_CLR_G2G_FIFO_RX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P0_LDN_CLR_G2G_FIFO_RX_OFFSET                                              (12)
  #define RTL8373_G2G_FIFO_CLR_CFG_P0_LDN_CLR_G2G_FIFO_RX_MASK                                                (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P0_LDN_CLR_G2G_FIFO_RX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P3_CLR_G2G_FIFO_RX_OFFSET                                                  (11)
  #define RTL8373_G2G_FIFO_CLR_CFG_P3_CLR_G2G_FIFO_RX_MASK                                                    (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P3_CLR_G2G_FIFO_RX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P2_CLR_G2G_FIFO_RX_OFFSET                                                  (10)
  #define RTL8373_G2G_FIFO_CLR_CFG_P2_CLR_G2G_FIFO_RX_MASK                                                    (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P2_CLR_G2G_FIFO_RX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P1_CLR_G2G_FIFO_RX_OFFSET                                                  (9)
  #define RTL8373_G2G_FIFO_CLR_CFG_P1_CLR_G2G_FIFO_RX_MASK                                                    (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P1_CLR_G2G_FIFO_RX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P0_CLR_G2G_FIFO_RX_OFFSET                                                  (8)
  #define RTL8373_G2G_FIFO_CLR_CFG_P0_CLR_G2G_FIFO_RX_MASK                                                    (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P0_CLR_G2G_FIFO_RX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P3_LDN_CLR_G2G_FIFO_TX_OFFSET                                              (7)
  #define RTL8373_G2G_FIFO_CLR_CFG_P3_LDN_CLR_G2G_FIFO_TX_MASK                                                (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P3_LDN_CLR_G2G_FIFO_TX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P2_LDN_CLR_G2G_FIFO_TX_OFFSET                                              (6)
  #define RTL8373_G2G_FIFO_CLR_CFG_P2_LDN_CLR_G2G_FIFO_TX_MASK                                                (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P2_LDN_CLR_G2G_FIFO_TX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P1_LDN_CLR_G2G_FIFO_TX_OFFSET                                              (5)
  #define RTL8373_G2G_FIFO_CLR_CFG_P1_LDN_CLR_G2G_FIFO_TX_MASK                                                (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P1_LDN_CLR_G2G_FIFO_TX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P0_LDN_CLR_G2G_FIFO_TX_OFFSET                                              (4)
  #define RTL8373_G2G_FIFO_CLR_CFG_P0_LDN_CLR_G2G_FIFO_TX_MASK                                                (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P0_LDN_CLR_G2G_FIFO_TX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P3_CLR_G2G_FIFO_TX_OFFSET                                                  (3)
  #define RTL8373_G2G_FIFO_CLR_CFG_P3_CLR_G2G_FIFO_TX_MASK                                                    (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P3_CLR_G2G_FIFO_TX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P2_CLR_G2G_FIFO_TX_OFFSET                                                  (2)
  #define RTL8373_G2G_FIFO_CLR_CFG_P2_CLR_G2G_FIFO_TX_MASK                                                    (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P2_CLR_G2G_FIFO_TX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P1_CLR_G2G_FIFO_TX_OFFSET                                                  (1)
  #define RTL8373_G2G_FIFO_CLR_CFG_P1_CLR_G2G_FIFO_TX_MASK                                                    (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P1_CLR_G2G_FIFO_TX_OFFSET)
  #define RTL8373_G2G_FIFO_CLR_CFG_P0_CLR_G2G_FIFO_TX_OFFSET                                                  (0)
  #define RTL8373_G2G_FIFO_CLR_CFG_P0_CLR_G2G_FIFO_TX_MASK                                                    (0x1 << RTL8373_G2G_FIFO_CLR_CFG_P0_CLR_G2G_FIFO_TX_OFFSET)

#define RTL8373_XG2XG_FIFO_CLR_CFG_ADDR                                                                       (0x960)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P3_LDN_CLR_XG2XG_FIFO_RX_OFFSET                                          (15)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P3_LDN_CLR_XG2XG_FIFO_RX_MASK                                            (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P3_LDN_CLR_XG2XG_FIFO_RX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P2_LDN_CLR_XG2XG_FIFO_RX_OFFSET                                          (14)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P2_LDN_CLR_XG2XG_FIFO_RX_MASK                                            (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P2_LDN_CLR_XG2XG_FIFO_RX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P1_LDN_CLR_XG2XG_FIFO_RX_OFFSET                                          (13)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P1_LDN_CLR_XG2XG_FIFO_RX_MASK                                            (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P1_LDN_CLR_XG2XG_FIFO_RX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P0_LDN_CLR_XG2XG_FIFO_RX_OFFSET                                          (12)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P0_LDN_CLR_XG2XG_FIFO_RX_MASK                                            (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P0_LDN_CLR_XG2XG_FIFO_RX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P3_CLR_XG2XG_FIFO_RX_OFFSET                                              (11)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P3_CLR_XG2XG_FIFO_RX_MASK                                                (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P3_CLR_XG2XG_FIFO_RX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P2_CLR_XG2XG_FIFO_RX_OFFSET                                              (10)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P2_CLR_XG2XG_FIFO_RX_MASK                                                (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P2_CLR_XG2XG_FIFO_RX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P1_CLR_XG2XG_FIFO_RX_OFFSET                                              (9)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P1_CLR_XG2XG_FIFO_RX_MASK                                                (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P1_CLR_XG2XG_FIFO_RX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P0_CLR_XG2XG_FIFO_RX_OFFSET                                              (8)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P0_CLR_XG2XG_FIFO_RX_MASK                                                (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P0_CLR_XG2XG_FIFO_RX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P3_LDN_CLR_XG2XG_FIFO_TX_OFFSET                                          (7)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P3_LDN_CLR_XG2XG_FIFO_TX_MASK                                            (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P3_LDN_CLR_XG2XG_FIFO_TX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P2_LDN_CLR_XG2XG_FIFO_TX_OFFSET                                          (6)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P2_LDN_CLR_XG2XG_FIFO_TX_MASK                                            (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P2_LDN_CLR_XG2XG_FIFO_TX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P1_LDN_CLR_XG2XG_FIFO_TX_OFFSET                                          (5)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P1_LDN_CLR_XG2XG_FIFO_TX_MASK                                            (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P1_LDN_CLR_XG2XG_FIFO_TX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P0_LDN_CLR_XG2XG_FIFO_TX_OFFSET                                          (4)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P0_LDN_CLR_XG2XG_FIFO_TX_MASK                                            (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P0_LDN_CLR_XG2XG_FIFO_TX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P3_CLR_XG2XG_FIFO_TX_OFFSET                                              (3)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P3_CLR_XG2XG_FIFO_TX_MASK                                                (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P3_CLR_XG2XG_FIFO_TX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P2_CLR_XG2XG_FIFO_TX_OFFSET                                              (2)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P2_CLR_XG2XG_FIFO_TX_MASK                                                (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P2_CLR_XG2XG_FIFO_TX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P1_CLR_XG2XG_FIFO_TX_OFFSET                                              (1)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P1_CLR_XG2XG_FIFO_TX_MASK                                                (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P1_CLR_XG2XG_FIFO_TX_OFFSET)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P0_CLR_XG2XG_FIFO_TX_OFFSET                                              (0)
  #define RTL8373_XG2XG_FIFO_CLR_CFG_P0_CLR_XG2XG_FIFO_TX_MASK                                                (0x1 << RTL8373_XG2XG_FIFO_CLR_CFG_P0_CLR_XG2XG_FIFO_TX_OFFSET)

#define RTL8373_P3_XG2XG_IPG_DBG_INFO_ADDR                                                                    (0x964)
  #define RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_DBG_INFO_OFF_OFFSET                                            (15)
  #define RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_DBG_INFO_OFF_MASK                                              (0x1 << RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_DBG_INFO_OFF_OFFSET)
  #define RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_CUR_IPG_OFFSET                                                 (10)
  #define RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_CUR_IPG_MASK                                                   (0x1F << RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_CUR_IPG_OFFSET)
  #define RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_MAX_IPG_OFFSET                                                 (5)
  #define RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_MAX_IPG_MASK                                                   (0x1F << RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_MAX_IPG_OFFSET)
  #define RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_MIN_IPG_OFFSET                                                 (0)
  #define RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_MIN_IPG_MASK                                                   (0x1F << RTL8373_P3_XG2XG_IPG_DBG_INFO_CFG_P3_MIN_IPG_OFFSET)

#define RTL8373_P3_XG2XG_PRMB_DBG_INFO_ADDR                                                                   (0x968)
  #define RTL8373_P3_XG2XG_PRMB_DBG_INFO_CFG_P3_CUR_PRMB_OFFSET                                               (8)
  #define RTL8373_P3_XG2XG_PRMB_DBG_INFO_CFG_P3_CUR_PRMB_MASK                                                 (0xF << RTL8373_P3_XG2XG_PRMB_DBG_INFO_CFG_P3_CUR_PRMB_OFFSET)
  #define RTL8373_P3_XG2XG_PRMB_DBG_INFO_CFG_P3_MAX_PRMB_OFFSET                                               (4)
  #define RTL8373_P3_XG2XG_PRMB_DBG_INFO_CFG_P3_MAX_PRMB_MASK                                                 (0xF << RTL8373_P3_XG2XG_PRMB_DBG_INFO_CFG_P3_MAX_PRMB_OFFSET)
  #define RTL8373_P3_XG2XG_PRMB_DBG_INFO_CFG_P3_MIN_PRMB_OFFSET                                               (0)
  #define RTL8373_P3_XG2XG_PRMB_DBG_INFO_CFG_P3_MIN_PRMB_MASK                                                 (0xF << RTL8373_P3_XG2XG_PRMB_DBG_INFO_CFG_P3_MIN_PRMB_OFFSET)

#define RTL8373_P3_XG2XG_THR_DBG_INFO_ADDR                                                                    (0x96C)
  #define RTL8373_P3_XG2XG_THR_DBG_INFO_CFG_P3_CUR_THR_OFFSET                                                 (6)
  #define RTL8373_P3_XG2XG_THR_DBG_INFO_CFG_P3_CUR_THR_MASK                                                   (0x3F << RTL8373_P3_XG2XG_THR_DBG_INFO_CFG_P3_CUR_THR_OFFSET)
  #define RTL8373_P3_XG2XG_THR_DBG_INFO_CFG_P3_MAX_THR_OFFSET                                                 (0)
  #define RTL8373_P3_XG2XG_THR_DBG_INFO_CFG_P3_MAX_THR_MASK                                                   (0x3F << RTL8373_P3_XG2XG_THR_DBG_INFO_CFG_P3_MAX_THR_OFFSET)

#define RTL8373_SYNCE_CTRL_0_ADDR                                                                             (0xBA8)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_LOCK_SEL_MANUAL1_OFFSET                                                 (29)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_LOCK_SEL_MANUAL1_MASK                                                   (0x1 << RTL8373_SYNCE_CTRL_0_REG_EN_LOCK_SEL_MANUAL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_LOCK_SEL1_OFFSET                                                           (28)
  #define RTL8373_SYNCE_CTRL_0_CFG_LOCK_SEL1_MASK                                                             (0x1 << RTL8373_SYNCE_CTRL_0_CFG_LOCK_SEL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_SYNC_LOCK_OUT_SEL1_OFFSET                                                  (26)
  #define RTL8373_SYNCE_CTRL_0_REG_SYNC_LOCK_OUT_SEL1_MASK                                                    (0x3 << RTL8373_SYNCE_CTRL_0_REG_SYNC_LOCK_OUT_SEL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_SYNC_OUT_MANUAL1_OFFSET                                                 (25)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_SYNC_OUT_MANUAL1_MASK                                                   (0x1 << RTL8373_SYNCE_CTRL_0_REG_EN_SYNC_OUT_MANUAL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_ICG_MANUAL1_OFFSET                                                      (24)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_ICG_MANUAL1_MASK                                                        (0x1 << RTL8373_SYNCE_CTRL_0_REG_EN_ICG_MANUAL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_TRAIN_SRC1_OFFSET                                                              (23)
  #define RTL8373_SYNCE_CTRL_0_TRAIN_SRC1_MASK                                                                (0x1 << RTL8373_SYNCE_CTRL_0_TRAIN_SRC1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_PHY_SEL1_OFFSET                                                            (21)
  #define RTL8373_SYNCE_CTRL_0_REG_PHY_SEL1_MASK                                                              (0x3 << RTL8373_SYNCE_CTRL_0_REG_PHY_SEL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_SYNC_OUT_SEL1_OFFSET                                                       (20)
  #define RTL8373_SYNCE_CTRL_0_CFG_SYNC_OUT_SEL1_MASK                                                         (0x1 << RTL8373_SYNCE_CTRL_0_CFG_SYNC_OUT_SEL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_EN_ICG_SEL1_OFFSET                                                         (19)
  #define RTL8373_SYNCE_CTRL_0_CFG_EN_ICG_SEL1_MASK                                                           (0x1 << RTL8373_SYNCE_CTRL_0_CFG_EN_ICG_SEL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_IDLE_MODE1_OFFSET                                                          (18)
  #define RTL8373_SYNCE_CTRL_0_CFG_IDLE_MODE1_MASK                                                            (0x1 << RTL8373_SYNCE_CTRL_0_CFG_IDLE_MODE1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_IDLE_OUT_SEL1_OFFSET                                                       (17)
  #define RTL8373_SYNCE_CTRL_0_CFG_IDLE_OUT_SEL1_MASK                                                         (0x1 << RTL8373_SYNCE_CTRL_0_CFG_IDLE_OUT_SEL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_DIVIDER_SEL1_OFFSET                                                        (16)
  #define RTL8373_SYNCE_CTRL_0_REG_DIVIDER_SEL1_MASK                                                          (0x1 << RTL8373_SYNCE_CTRL_0_REG_DIVIDER_SEL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_LOCK_SEL_MANUAL0_OFFSET                                                 (13)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_LOCK_SEL_MANUAL0_MASK                                                   (0x1 << RTL8373_SYNCE_CTRL_0_REG_EN_LOCK_SEL_MANUAL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_LOCK_SEL0_OFFSET                                                           (12)
  #define RTL8373_SYNCE_CTRL_0_CFG_LOCK_SEL0_MASK                                                             (0x1 << RTL8373_SYNCE_CTRL_0_CFG_LOCK_SEL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_SYNC_LOCK_OUT_SEL0_OFFSET                                                  (10)
  #define RTL8373_SYNCE_CTRL_0_REG_SYNC_LOCK_OUT_SEL0_MASK                                                    (0x3 << RTL8373_SYNCE_CTRL_0_REG_SYNC_LOCK_OUT_SEL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_SYNC_OUT_MANUAL0_OFFSET                                                 (9)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_SYNC_OUT_MANUAL0_MASK                                                   (0x1 << RTL8373_SYNCE_CTRL_0_REG_EN_SYNC_OUT_MANUAL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_ICG_MANUAL0_OFFSET                                                      (8)
  #define RTL8373_SYNCE_CTRL_0_REG_EN_ICG_MANUAL0_MASK                                                        (0x1 << RTL8373_SYNCE_CTRL_0_REG_EN_ICG_MANUAL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_TRAIN_SRC0_OFFSET                                                              (7)
  #define RTL8373_SYNCE_CTRL_0_TRAIN_SRC0_MASK                                                                (0x1 << RTL8373_SYNCE_CTRL_0_TRAIN_SRC0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_PHY_SEL0_OFFSET                                                            (5)
  #define RTL8373_SYNCE_CTRL_0_REG_PHY_SEL0_MASK                                                              (0x3 << RTL8373_SYNCE_CTRL_0_REG_PHY_SEL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_SYNC_OUT_SEL0_OFFSET                                                       (4)
  #define RTL8373_SYNCE_CTRL_0_CFG_SYNC_OUT_SEL0_MASK                                                         (0x1 << RTL8373_SYNCE_CTRL_0_CFG_SYNC_OUT_SEL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_EN_ICG_SEL0_OFFSET                                                         (3)
  #define RTL8373_SYNCE_CTRL_0_CFG_EN_ICG_SEL0_MASK                                                           (0x1 << RTL8373_SYNCE_CTRL_0_CFG_EN_ICG_SEL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_IDLE_MODE0_OFFSET                                                          (2)
  #define RTL8373_SYNCE_CTRL_0_CFG_IDLE_MODE0_MASK                                                            (0x1 << RTL8373_SYNCE_CTRL_0_CFG_IDLE_MODE0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_CFG_IDLE_OUT_SEL0_OFFSET                                                       (1)
  #define RTL8373_SYNCE_CTRL_0_CFG_IDLE_OUT_SEL0_MASK                                                         (0x1 << RTL8373_SYNCE_CTRL_0_CFG_IDLE_OUT_SEL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_0_REG_DIVIDER_SEL0_OFFSET                                                        (0)
  #define RTL8373_SYNCE_CTRL_0_REG_DIVIDER_SEL0_MASK                                                          (0x1 << RTL8373_SYNCE_CTRL_0_REG_DIVIDER_SEL0_OFFSET)

#define RTL8373_SYNCE_CTRL_1_ADDR                                                                             (0xBAC)
  #define RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL3_OFFSET                                                            (27)
  #define RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL3_MASK                                                              (0x1 << RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL3_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL2_OFFSET                                                            (26)
  #define RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL2_MASK                                                              (0x1 << RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL2_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL1_OFFSET                                                            (25)
  #define RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL1_MASK                                                              (0x1 << RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL0_OFFSET                                                            (24)
  #define RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL0_MASK                                                              (0x1 << RTL8373_SYNCE_CTRL_1_CFG_CKR_SEL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL3_OFFSET                                                         (22)
  #define RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL3_MASK                                                           (0x3 << RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL3_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL2_OFFSET                                                         (20)
  #define RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL2_MASK                                                           (0x3 << RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL2_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL1_OFFSET                                                         (18)
  #define RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL1_MASK                                                           (0x3 << RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL0_OFFSET                                                         (16)
  #define RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL0_MASK                                                           (0x3 << RTL8373_SYNCE_CTRL_1_CFG_CLK_CH_SEL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_SYNCE_EN1_OFFSET                                                               (11)
  #define RTL8373_SYNCE_CTRL_1_SYNCE_EN1_MASK                                                                 (0x1 << RTL8373_SYNCE_CTRL_1_SYNCE_EN1_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_SYNCE_EN0_OFFSET                                                               (10)
  #define RTL8373_SYNCE_CTRL_1_SYNCE_EN0_MASK                                                                 (0x1 << RTL8373_SYNCE_CTRL_1_SYNCE_EN0_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL3_OFFSET                                                  (9)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL3_MASK                                                    (0x1 << RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL3_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL2_OFFSET                                                  (8)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL2_MASK                                                    (0x1 << RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL2_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL1_OFFSET                                                  (7)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL1_MASK                                                    (0x1 << RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL0_OFFSET                                                  (6)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL0_MASK                                                    (0x1 << RTL8373_SYNCE_CTRL_1_REG_EN_CKR_SEL_MANUAL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL3_OFFSET                                                   (5)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL3_MASK                                                     (0x1 << RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL3_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL2_OFFSET                                                   (4)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL2_MASK                                                     (0x1 << RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL2_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL1_OFFSET                                                   (3)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL1_MASK                                                     (0x1 << RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL1_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL0_OFFSET                                                   (2)
  #define RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL0_MASK                                                     (0x1 << RTL8373_SYNCE_CTRL_1_REG_EN_CH_SEL_MANUAL0_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_EN_SYNCE_LOCK1_OFFSET                                                          (1)
  #define RTL8373_SYNCE_CTRL_1_EN_SYNCE_LOCK1_MASK                                                            (0x1 << RTL8373_SYNCE_CTRL_1_EN_SYNCE_LOCK1_OFFSET)
  #define RTL8373_SYNCE_CTRL_1_EN_SYNCE_LOCK0_OFFSET                                                          (0)
  #define RTL8373_SYNCE_CTRL_1_EN_SYNCE_LOCK0_MASK                                                            (0x1 << RTL8373_SYNCE_CTRL_1_EN_SYNCE_LOCK0_OFFSET)

#define RTL8373_SYNCE_DUMMY1_ADDR                                                                             (0xBB0)
  #define RTL8373_SYNCE_DUMMY1_SYNCE_DUMMY1_OFFSET                                                            (0)
  #define RTL8373_SYNCE_DUMMY1_SYNCE_DUMMY1_MASK                                                              (0xFFFFFFFF << RTL8373_SYNCE_DUMMY1_SYNCE_DUMMY1_OFFSET)

#define RTL8373_SYNCE_DUMMY2_ADDR                                                                             (0xBB4)
  #define RTL8373_SYNCE_DUMMY2_SYNCE_DUMMY2_OFFSET                                                            (0)
  #define RTL8373_SYNCE_DUMMY2_SYNCE_DUMMY2_MASK                                                              (0xFFFFFFFF << RTL8373_SYNCE_DUMMY2_SYNCE_DUMMY2_OFFSET)

#define RTL8373_SYNCE_DUMMY3_ADDR                                                                             (0xBB8)
  #define RTL8373_SYNCE_DUMMY3_SYNCE_DUMMY3_OFFSET                                                            (0)
  #define RTL8373_SYNCE_DUMMY3_SYNCE_DUMMY3_MASK                                                              (0xFFFFFFFF << RTL8373_SYNCE_DUMMY3_SYNCE_DUMMY3_OFFSET)

#define RTL8373_SYNCE_DUMMY4_ADDR                                                                             (0xBBC)
  #define RTL8373_SYNCE_DUMMY4_SYNCE_DUMMY4_OFFSET                                                            (0)
  #define RTL8373_SYNCE_DUMMY4_SYNCE_DUMMY4_MASK                                                              (0xFFFFFFFF << RTL8373_SYNCE_DUMMY4_SYNCE_DUMMY4_OFFSET)

#define RTL8373_SYNCE_DUMMY5_ADDR                                                                             (0xBC0)
  #define RTL8373_SYNCE_DUMMY5_SYNCE_DUMMY5_OFFSET                                                            (0)
  #define RTL8373_SYNCE_DUMMY5_SYNCE_DUMMY5_MASK                                                              (0xFFFFFFFF << RTL8373_SYNCE_DUMMY5_SYNCE_DUMMY5_OFFSET)

#define RTL8373_PKTGEN_GLOBAL_CTRL_ADDR                                                                       (0x990)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKGN_TX_DONE_OFFSET                                                      (12)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKGN_TX_DONE_MASK                                                        (0xF << RTL8373_PKTGEN_GLOBAL_CTRL_PKGN_TX_DONE_OFFSET)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKG3_TX_SEL_OFFSET                                                       (10)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKG3_TX_SEL_MASK                                                         (0x3 << RTL8373_PKTGEN_GLOBAL_CTRL_PKG3_TX_SEL_OFFSET)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKG2_TX_SEL_OFFSET                                                       (8)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKG2_TX_SEL_MASK                                                         (0x3 << RTL8373_PKTGEN_GLOBAL_CTRL_PKG2_TX_SEL_OFFSET)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKG1_TX_SEL_OFFSET                                                       (6)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKG1_TX_SEL_MASK                                                         (0x3 << RTL8373_PKTGEN_GLOBAL_CTRL_PKG1_TX_SEL_OFFSET)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKG0_TX_SEL_OFFSET                                                       (4)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKG0_TX_SEL_MASK                                                         (0x3 << RTL8373_PKTGEN_GLOBAL_CTRL_PKG0_TX_SEL_OFFSET)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKGN_TX_CMD_OFFSET                                                       (0)
  #define RTL8373_PKTGEN_GLOBAL_CTRL_PKGN_TX_CMD_MASK                                                         (0xF << RTL8373_PKTGEN_GLOBAL_CTRL_PKGN_TX_CMD_OFFSET)

#define RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_ADDR                                                           (0x994)
  #define RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_SRAM_ACCCESS_CMD_OFFSET                                      (31)
  #define RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_SRAM_ACCCESS_CMD_MASK                                        (0x1 << RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_SRAM_ACCCESS_CMD_OFFSET)
  #define RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_SRAM_ADDRESS_OFFSET                                          (16)
  #define RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_SRAM_ADDRESS_MASK                                            (0xFF << RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_SRAM_ADDRESS_OFFSET)
  #define RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_STREAM_PAYLOAD_ACCCESS_TRIGGER_OFFSET                        (15)
  #define RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_STREAM_PAYLOAD_ACCCESS_TRIGGER_MASK                          (0x1 << RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_STREAM_PAYLOAD_ACCCESS_TRIGGER_OFFSET)
  #define RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_STREAM_PAYLOAD_SRAM_DATA_OFFSET                              (0)
  #define RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_STREAM_PAYLOAD_SRAM_DATA_MASK                                (0xFF << RTL8373_PKTGEN_PAYLOAD_IND_ACCESS_CTRL_STREAM_PAYLOAD_SRAM_DATA_OFFSET)

#define RTL8373_PKTGEN_G2XG_FIFO_CTRL_ADDR                                                                    (0x998)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKTGEN_DUMMY0_OFFSET                                                  (16)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKTGEN_DUMMY0_MASK                                                    (0xFFFF << RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKTGEN_DUMMY0_OFFSET)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG3_TX_CLK_SEL_OFFSET                                                (15)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG3_TX_CLK_SEL_MASK                                                  (0x1 << RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG3_TX_CLK_SEL_OFFSET)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG2_TX_CLK_SEL_OFFSET                                                (14)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG2_TX_CLK_SEL_MASK                                                  (0x1 << RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG2_TX_CLK_SEL_OFFSET)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG1_TX_CLK_SEL_OFFSET                                                (13)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG1_TX_CLK_SEL_MASK                                                  (0x1 << RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG1_TX_CLK_SEL_OFFSET)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG0_TX_CLK_SEL_OFFSET                                                (12)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG0_TX_CLK_SEL_MASK                                                  (0x1 << RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG0_TX_CLK_SEL_OFFSET)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG_G2XG_GTX_MIN_IPG_OFFSET                                           (6)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG_G2XG_GTX_MIN_IPG_MASK                                             (0xF << RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG_G2XG_GTX_MIN_IPG_OFFSET)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG_G2XG_TX_RDFIFO_THR_OFFSET                                         (0)
  #define RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG_G2XG_TX_RDFIFO_THR_MASK                                           (0x3F << RTL8373_PKTGEN_G2XG_FIFO_CTRL_PKG_G2XG_TX_RDFIFO_THR_OFFSET)

#define RTL8373_PKTGEN0_CTRL0_ADDR                                                                            (0x99C)
  #define RTL8373_PKTGEN0_CTRL0_IBG_LEN_OFFSET                                                                (0)
  #define RTL8373_PKTGEN0_CTRL0_IBG_LEN_MASK                                                                  (0xFFFFFFFF << RTL8373_PKTGEN0_CTRL0_IBG_LEN_OFFSET)

#define RTL8373_PKTGEN0_CTRL1_ADDR                                                                            (0x9A0)
  #define RTL8373_PKTGEN0_CTRL1_BURST_CNT_OFFSET                                                              (0)
  #define RTL8373_PKTGEN0_CTRL1_BURST_CNT_MASK                                                                (0xFFFFFFFF << RTL8373_PKTGEN0_CTRL1_BURST_CNT_OFFSET)

#define RTL8373_PKTGEN0_CTRL2_ADDR                                                                            (0x9A4)
  #define RTL8373_PKTGEN0_CTRL2_BURST_SIZE_OFFSET                                                             (0)
  #define RTL8373_PKTGEN0_CTRL2_BURST_SIZE_MASK                                                               (0xFFFF << RTL8373_PKTGEN0_CTRL2_BURST_SIZE_OFFSET)

#define RTL8373_PKTGEN0_CTRL3_ADDR                                                                            (0x9A8)
  #define RTL8373_PKTGEN0_CTRL3_STREAM_LEN_MOD_OFFSET                                                         (30)
  #define RTL8373_PKTGEN0_CTRL3_STREAM_LEN_MOD_MASK                                                           (0x3 << RTL8373_PKTGEN0_CTRL3_STREAM_LEN_MOD_OFFSET)
  #define RTL8373_PKTGEN0_CTRL3_STREAM_LEN_RNG_START_OFFSET                                                   (16)
  #define RTL8373_PKTGEN0_CTRL3_STREAM_LEN_RNG_START_MASK                                                     (0x3FFF << RTL8373_PKTGEN0_CTRL3_STREAM_LEN_RNG_START_OFFSET)
  #define RTL8373_PKTGEN0_CTRL3_STREAM_ETHERTYPE_MOD_OFFSET                                                   (14)
  #define RTL8373_PKTGEN0_CTRL3_STREAM_ETHERTYPE_MOD_MASK                                                     (0x1 << RTL8373_PKTGEN0_CTRL3_STREAM_ETHERTYPE_MOD_OFFSET)
  #define RTL8373_PKTGEN0_CTRL3_STREAM_LEN_RNG_END_OFFSET                                                     (0)
  #define RTL8373_PKTGEN0_CTRL3_STREAM_LEN_RNG_END_MASK                                                       (0x3FFF << RTL8373_PKTGEN0_CTRL3_STREAM_LEN_RNG_END_OFFSET)

#define RTL8373_PKTGEN0_CTRL4_ADDR                                                                            (0x9AC)
  #define RTL8373_PKTGEN0_CTRL4_STREAM_ETHERTYPE_OFFSET                                                       (16)
  #define RTL8373_PKTGEN0_CTRL4_STREAM_ETHERTYPE_MASK                                                         (0xFFFF << RTL8373_PKTGEN0_CTRL4_STREAM_ETHERTYPE_OFFSET)
  #define RTL8373_PKTGEN0_CTRL4_STREAM_PAYLOAD_MOD_OFFSET                                                     (3)
  #define RTL8373_PKTGEN0_CTRL4_STREAM_PAYLOAD_MOD_MASK                                                       (0x1 << RTL8373_PKTGEN0_CTRL4_STREAM_PAYLOAD_MOD_OFFSET)
  #define RTL8373_PKTGEN0_CTRL4_STREAM_PAYLOAD_MASK_OFFSET                                                    (0)
  #define RTL8373_PKTGEN0_CTRL4_STREAM_PAYLOAD_MASK_MASK                                                      (0x7 << RTL8373_PKTGEN0_CTRL4_STREAM_PAYLOAD_MASK_OFFSET)

#define RTL8373_PKTGEN0_CTRL5_ADDR                                                                            (0x9B0)
  #define RTL8373_PKTGEN0_CTRL5_STREAM_FIX_DMAC_L_OFFSET                                                      (0)
  #define RTL8373_PKTGEN0_CTRL5_STREAM_FIX_DMAC_L_MASK                                                        (0xFFFFFFFF << RTL8373_PKTGEN0_CTRL5_STREAM_FIX_DMAC_L_OFFSET)

#define RTL8373_PKTGEN0_CTRL6_ADDR                                                                            (0x9B4)
  #define RTL8373_PKTGEN0_CTRL6_STREAM_FIX_DMAC_H_OFFSET                                                      (16)
  #define RTL8373_PKTGEN0_CTRL6_STREAM_FIX_DMAC_H_MASK                                                        (0xFFFF << RTL8373_PKTGEN0_CTRL6_STREAM_FIX_DMAC_H_OFFSET)
  #define RTL8373_PKTGEN0_CTRL6_STREAM_FIX_SMAC_H_OFFSET                                                      (0)
  #define RTL8373_PKTGEN0_CTRL6_STREAM_FIX_SMAC_H_MASK                                                        (0xFFFF << RTL8373_PKTGEN0_CTRL6_STREAM_FIX_SMAC_H_OFFSET)

#define RTL8373_PKTGEN0_CTRL7_ADDR                                                                            (0x9B8)
  #define RTL8373_PKTGEN0_CTRL7_STREAM_FIX_SMAC_L_OFFSET                                                      (0)
  #define RTL8373_PKTGEN0_CTRL7_STREAM_FIX_SMAC_L_MASK                                                        (0xFFFFFFFF << RTL8373_PKTGEN0_CTRL7_STREAM_FIX_SMAC_L_OFFSET)

#define RTL8373_PKTGEN1_CTRL0_ADDR                                                                            (0x9BC)
  #define RTL8373_PKTGEN1_CTRL0_IBG_LEN_OFFSET                                                                (0)
  #define RTL8373_PKTGEN1_CTRL0_IBG_LEN_MASK                                                                  (0xFFFFFFFF << RTL8373_PKTGEN1_CTRL0_IBG_LEN_OFFSET)

#define RTL8373_PKTGEN1_CTRL1_ADDR                                                                            (0x9C0)
  #define RTL8373_PKTGEN1_CTRL1_BURST_CNT_OFFSET                                                              (0)
  #define RTL8373_PKTGEN1_CTRL1_BURST_CNT_MASK                                                                (0xFFFFFFFF << RTL8373_PKTGEN1_CTRL1_BURST_CNT_OFFSET)

#define RTL8373_PKTGEN1_CTRL2_ADDR                                                                            (0x9C4)
  #define RTL8373_PKTGEN1_CTRL2_BURST_SIZE_OFFSET                                                             (0)
  #define RTL8373_PKTGEN1_CTRL2_BURST_SIZE_MASK                                                               (0xFFFF << RTL8373_PKTGEN1_CTRL2_BURST_SIZE_OFFSET)

#define RTL8373_PKTGEN1_CTRL3_ADDR                                                                            (0x9C8)
  #define RTL8373_PKTGEN1_CTRL3_STREAM_LEN_MOD_OFFSET                                                         (30)
  #define RTL8373_PKTGEN1_CTRL3_STREAM_LEN_MOD_MASK                                                           (0x3 << RTL8373_PKTGEN1_CTRL3_STREAM_LEN_MOD_OFFSET)
  #define RTL8373_PKTGEN1_CTRL3_STREAM_LEN_RNG_START_OFFSET                                                   (16)
  #define RTL8373_PKTGEN1_CTRL3_STREAM_LEN_RNG_START_MASK                                                     (0x3FFF << RTL8373_PKTGEN1_CTRL3_STREAM_LEN_RNG_START_OFFSET)
  #define RTL8373_PKTGEN1_CTRL3_STREAM_ETHERTYPE_MOD_OFFSET                                                   (14)
  #define RTL8373_PKTGEN1_CTRL3_STREAM_ETHERTYPE_MOD_MASK                                                     (0x1 << RTL8373_PKTGEN1_CTRL3_STREAM_ETHERTYPE_MOD_OFFSET)
  #define RTL8373_PKTGEN1_CTRL3_STREAM_LEN_RNG_END_OFFSET                                                     (0)
  #define RTL8373_PKTGEN1_CTRL3_STREAM_LEN_RNG_END_MASK                                                       (0x3FFF << RTL8373_PKTGEN1_CTRL3_STREAM_LEN_RNG_END_OFFSET)

#define RTL8373_PKTGEN1_CTRL4_ADDR                                                                            (0x9CC)
  #define RTL8373_PKTGEN1_CTRL4_STREAM_ETHERTYPE_OFFSET                                                       (16)
  #define RTL8373_PKTGEN1_CTRL4_STREAM_ETHERTYPE_MASK                                                         (0xFFFF << RTL8373_PKTGEN1_CTRL4_STREAM_ETHERTYPE_OFFSET)
  #define RTL8373_PKTGEN1_CTRL4_STREAM_PAYLOAD_MOD_OFFSET                                                     (3)
  #define RTL8373_PKTGEN1_CTRL4_STREAM_PAYLOAD_MOD_MASK                                                       (0x1 << RTL8373_PKTGEN1_CTRL4_STREAM_PAYLOAD_MOD_OFFSET)
  #define RTL8373_PKTGEN1_CTRL4_STREAM_PAYLOAD_MASK_OFFSET                                                    (0)
  #define RTL8373_PKTGEN1_CTRL4_STREAM_PAYLOAD_MASK_MASK                                                      (0x7 << RTL8373_PKTGEN1_CTRL4_STREAM_PAYLOAD_MASK_OFFSET)

#define RTL8373_PKTGEN1_CTRL5_ADDR                                                                            (0x9D0)
  #define RTL8373_PKTGEN1_CTRL5_STREAM_FIX_DMAC_L_OFFSET                                                      (0)
  #define RTL8373_PKTGEN1_CTRL5_STREAM_FIX_DMAC_L_MASK                                                        (0xFFFFFFFF << RTL8373_PKTGEN1_CTRL5_STREAM_FIX_DMAC_L_OFFSET)

#define RTL8373_PKTGEN1_CTRL6_ADDR                                                                            (0x9D4)
  #define RTL8373_PKTGEN1_CTRL6_STREAM_FIX_DMAC_H_OFFSET                                                      (16)
  #define RTL8373_PKTGEN1_CTRL6_STREAM_FIX_DMAC_H_MASK                                                        (0xFFFF << RTL8373_PKTGEN1_CTRL6_STREAM_FIX_DMAC_H_OFFSET)
  #define RTL8373_PKTGEN1_CTRL6_STREAM_FIX_SMAC_H_OFFSET                                                      (0)
  #define RTL8373_PKTGEN1_CTRL6_STREAM_FIX_SMAC_H_MASK                                                        (0xFFFF << RTL8373_PKTGEN1_CTRL6_STREAM_FIX_SMAC_H_OFFSET)

#define RTL8373_PKTGEN1_CTRL7_ADDR                                                                            (0x9D8)
  #define RTL8373_PKTGEN1_CTRL7_STREAM_FIX_SMAC_L_OFFSET                                                      (0)
  #define RTL8373_PKTGEN1_CTRL7_STREAM_FIX_SMAC_L_MASK                                                        (0xFFFFFFFF << RTL8373_PKTGEN1_CTRL7_STREAM_FIX_SMAC_L_OFFSET)

#define RTL8373_PKTGEN2_CTRL0_ADDR                                                                            (0x9DC)
  #define RTL8373_PKTGEN2_CTRL0_IBG_LEN_OFFSET                                                                (0)
  #define RTL8373_PKTGEN2_CTRL0_IBG_LEN_MASK                                                                  (0xFFFFFFFF << RTL8373_PKTGEN2_CTRL0_IBG_LEN_OFFSET)

#define RTL8373_PKTGEN2_CTRL1_ADDR                                                                            (0x9E0)
  #define RTL8373_PKTGEN2_CTRL1_BURST_CNT_OFFSET                                                              (0)
  #define RTL8373_PKTGEN2_CTRL1_BURST_CNT_MASK                                                                (0xFFFFFFFF << RTL8373_PKTGEN2_CTRL1_BURST_CNT_OFFSET)

#define RTL8373_PKTGEN2_CTRL2_ADDR                                                                            (0x9E4)
  #define RTL8373_PKTGEN2_CTRL2_BURST_SIZE_OFFSET                                                             (0)
  #define RTL8373_PKTGEN2_CTRL2_BURST_SIZE_MASK                                                               (0xFFFF << RTL8373_PKTGEN2_CTRL2_BURST_SIZE_OFFSET)

#define RTL8373_PKTGEN2_CTRL3_ADDR                                                                            (0x9E8)
  #define RTL8373_PKTGEN2_CTRL3_STREAM_LEN_MOD_OFFSET                                                         (30)
  #define RTL8373_PKTGEN2_CTRL3_STREAM_LEN_MOD_MASK                                                           (0x3 << RTL8373_PKTGEN2_CTRL3_STREAM_LEN_MOD_OFFSET)
  #define RTL8373_PKTGEN2_CTRL3_STREAM_LEN_RNG_START_OFFSET                                                   (16)
  #define RTL8373_PKTGEN2_CTRL3_STREAM_LEN_RNG_START_MASK                                                     (0x3FFF << RTL8373_PKTGEN2_CTRL3_STREAM_LEN_RNG_START_OFFSET)
  #define RTL8373_PKTGEN2_CTRL3_STREAM_ETHERTYPE_MOD_OFFSET                                                   (14)
  #define RTL8373_PKTGEN2_CTRL3_STREAM_ETHERTYPE_MOD_MASK                                                     (0x1 << RTL8373_PKTGEN2_CTRL3_STREAM_ETHERTYPE_MOD_OFFSET)
  #define RTL8373_PKTGEN2_CTRL3_STREAM_LEN_RNG_END_OFFSET                                                     (0)
  #define RTL8373_PKTGEN2_CTRL3_STREAM_LEN_RNG_END_MASK                                                       (0x3FFF << RTL8373_PKTGEN2_CTRL3_STREAM_LEN_RNG_END_OFFSET)

#define RTL8373_PKTGEN2_CTRL4_ADDR                                                                            (0x9EC)
  #define RTL8373_PKTGEN2_CTRL4_STREAM_ETHERTYPE_OFFSET                                                       (16)
  #define RTL8373_PKTGEN2_CTRL4_STREAM_ETHERTYPE_MASK                                                         (0xFFFF << RTL8373_PKTGEN2_CTRL4_STREAM_ETHERTYPE_OFFSET)
  #define RTL8373_PKTGEN2_CTRL4_STREAM_PAYLOAD_MOD_OFFSET                                                     (3)
  #define RTL8373_PKTGEN2_CTRL4_STREAM_PAYLOAD_MOD_MASK                                                       (0x1 << RTL8373_PKTGEN2_CTRL4_STREAM_PAYLOAD_MOD_OFFSET)
  #define RTL8373_PKTGEN2_CTRL4_STREAM_PAYLOAD_MASK_OFFSET                                                    (0)
  #define RTL8373_PKTGEN2_CTRL4_STREAM_PAYLOAD_MASK_MASK                                                      (0x7 << RTL8373_PKTGEN2_CTRL4_STREAM_PAYLOAD_MASK_OFFSET)

#define RTL8373_PKTGEN2_CTRL5_ADDR                                                                            (0x9F0)
  #define RTL8373_PKTGEN2_CTRL5_STREAM_FIX_DMAC_L_OFFSET                                                      (0)
  #define RTL8373_PKTGEN2_CTRL5_STREAM_FIX_DMAC_L_MASK                                                        (0xFFFFFFFF << RTL8373_PKTGEN2_CTRL5_STREAM_FIX_DMAC_L_OFFSET)

#define RTL8373_PKTGEN2_CTRL6_ADDR                                                                            (0x9F4)
  #define RTL8373_PKTGEN2_CTRL6_STREAM_FIX_DMAC_H_OFFSET                                                      (16)
  #define RTL8373_PKTGEN2_CTRL6_STREAM_FIX_DMAC_H_MASK                                                        (0xFFFF << RTL8373_PKTGEN2_CTRL6_STREAM_FIX_DMAC_H_OFFSET)
  #define RTL8373_PKTGEN2_CTRL6_STREAM_FIX_SMAC_H_OFFSET                                                      (0)
  #define RTL8373_PKTGEN2_CTRL6_STREAM_FIX_SMAC_H_MASK                                                        (0xFFFF << RTL8373_PKTGEN2_CTRL6_STREAM_FIX_SMAC_H_OFFSET)

#define RTL8373_PKTGEN2_CTRL7_ADDR                                                                            (0x9F8)
  #define RTL8373_PKTGEN2_CTRL7_STREAM_FIX_SMAC_L_OFFSET                                                      (0)
  #define RTL8373_PKTGEN2_CTRL7_STREAM_FIX_SMAC_L_MASK                                                        (0xFFFFFFFF << RTL8373_PKTGEN2_CTRL7_STREAM_FIX_SMAC_L_OFFSET)

#define RTL8373_PKTGEN3_CTRL0_ADDR                                                                            (0x9FC)
  #define RTL8373_PKTGEN3_CTRL0_IBG_LEN_OFFSET                                                                (0)
  #define RTL8373_PKTGEN3_CTRL0_IBG_LEN_MASK                                                                  (0xFFFFFFFF << RTL8373_PKTGEN3_CTRL0_IBG_LEN_OFFSET)

#define RTL8373_PKTGEN3_CTRL1_ADDR                                                                            (0xA00)
  #define RTL8373_PKTGEN3_CTRL1_BURST_CNT_OFFSET                                                              (0)
  #define RTL8373_PKTGEN3_CTRL1_BURST_CNT_MASK                                                                (0xFFFFFFFF << RTL8373_PKTGEN3_CTRL1_BURST_CNT_OFFSET)

#define RTL8373_PKTGEN3_CTRL2_ADDR                                                                            (0xA04)
  #define RTL8373_PKTGEN3_CTRL2_BURST_SIZE_OFFSET                                                             (0)
  #define RTL8373_PKTGEN3_CTRL2_BURST_SIZE_MASK                                                               (0xFFFF << RTL8373_PKTGEN3_CTRL2_BURST_SIZE_OFFSET)

#define RTL8373_PKTGEN3_CTRL3_ADDR                                                                            (0xA08)
  #define RTL8373_PKTGEN3_CTRL3_STREAM_LEN_MOD_OFFSET                                                         (30)
  #define RTL8373_PKTGEN3_CTRL3_STREAM_LEN_MOD_MASK                                                           (0x3 << RTL8373_PKTGEN3_CTRL3_STREAM_LEN_MOD_OFFSET)
  #define RTL8373_PKTGEN3_CTRL3_STREAM_LEN_RNG_START_OFFSET                                                   (16)
  #define RTL8373_PKTGEN3_CTRL3_STREAM_LEN_RNG_START_MASK                                                     (0x3FFF << RTL8373_PKTGEN3_CTRL3_STREAM_LEN_RNG_START_OFFSET)
  #define RTL8373_PKTGEN3_CTRL3_STREAM_ETHERTYPE_MOD_OFFSET                                                   (14)
  #define RTL8373_PKTGEN3_CTRL3_STREAM_ETHERTYPE_MOD_MASK                                                     (0x1 << RTL8373_PKTGEN3_CTRL3_STREAM_ETHERTYPE_MOD_OFFSET)
  #define RTL8373_PKTGEN3_CTRL3_STREAM_LEN_RNG_END_OFFSET                                                     (0)
  #define RTL8373_PKTGEN3_CTRL3_STREAM_LEN_RNG_END_MASK                                                       (0x3FFF << RTL8373_PKTGEN3_CTRL3_STREAM_LEN_RNG_END_OFFSET)

#define RTL8373_PKTGEN3_CTRL4_ADDR                                                                            (0xA0C)
  #define RTL8373_PKTGEN3_CTRL4_STREAM_ETHERTYPE_OFFSET                                                       (16)
  #define RTL8373_PKTGEN3_CTRL4_STREAM_ETHERTYPE_MASK                                                         (0xFFFF << RTL8373_PKTGEN3_CTRL4_STREAM_ETHERTYPE_OFFSET)
  #define RTL8373_PKTGEN3_CTRL4_STREAM_PAYLOAD_MOD_OFFSET                                                     (3)
  #define RTL8373_PKTGEN3_CTRL4_STREAM_PAYLOAD_MOD_MASK                                                       (0x1 << RTL8373_PKTGEN3_CTRL4_STREAM_PAYLOAD_MOD_OFFSET)
  #define RTL8373_PKTGEN3_CTRL4_STREAM_PAYLOAD_MASK_OFFSET                                                    (0)
  #define RTL8373_PKTGEN3_CTRL4_STREAM_PAYLOAD_MASK_MASK                                                      (0x7 << RTL8373_PKTGEN3_CTRL4_STREAM_PAYLOAD_MASK_OFFSET)

#define RTL8373_PKTGEN3_CTRL5_ADDR                                                                            (0xA10)
  #define RTL8373_PKTGEN3_CTRL5_STREAM_FIX_DMAC_L_OFFSET                                                      (0)
  #define RTL8373_PKTGEN3_CTRL5_STREAM_FIX_DMAC_L_MASK                                                        (0xFFFFFFFF << RTL8373_PKTGEN3_CTRL5_STREAM_FIX_DMAC_L_OFFSET)

#define RTL8373_PKTGEN3_CTRL6_ADDR                                                                            (0xA14)
  #define RTL8373_PKTGEN3_CTRL6_STREAM_FIX_DMAC_H_OFFSET                                                      (16)
  #define RTL8373_PKTGEN3_CTRL6_STREAM_FIX_DMAC_H_MASK                                                        (0xFFFF << RTL8373_PKTGEN3_CTRL6_STREAM_FIX_DMAC_H_OFFSET)
  #define RTL8373_PKTGEN3_CTRL6_STREAM_FIX_SMAC_H_OFFSET                                                      (0)
  #define RTL8373_PKTGEN3_CTRL6_STREAM_FIX_SMAC_H_MASK                                                        (0xFFFF << RTL8373_PKTGEN3_CTRL6_STREAM_FIX_SMAC_H_OFFSET)

#define RTL8373_PKTGEN3_CTRL7_ADDR                                                                            (0xA18)
  #define RTL8373_PKTGEN3_CTRL7_STREAM_FIX_SMAC_L_OFFSET                                                      (0)
  #define RTL8373_PKTGEN3_CTRL7_STREAM_FIX_SMAC_L_MASK                                                        (0xFFFFFFFF << RTL8373_PKTGEN3_CTRL7_STREAM_FIX_SMAC_L_OFFSET)

#define RTL8373_PKTGEN0_CTRL15_ADDR                                                                           (0xA1C)
  #define RTL8373_PKTGEN0_CTRL15_BURST_CNT_DBG_OFFSET                                                         (0)
  #define RTL8373_PKTGEN0_CTRL15_BURST_CNT_DBG_MASK                                                           (0xFFFFFFFF << RTL8373_PKTGEN0_CTRL15_BURST_CNT_DBG_OFFSET)

#define RTL8373_PKTGEN1_CTRL15_ADDR                                                                           (0xA20)
  #define RTL8373_PKTGEN1_CTRL15_BURST_CNT_DBG_OFFSET                                                         (0)
  #define RTL8373_PKTGEN1_CTRL15_BURST_CNT_DBG_MASK                                                           (0xFFFFFFFF << RTL8373_PKTGEN1_CTRL15_BURST_CNT_DBG_OFFSET)

#define RTL8373_PKTGEN2_CTRL15_ADDR                                                                           (0xA24)
  #define RTL8373_PKTGEN2_CTRL15_BURST_CNT_DBG_OFFSET                                                         (0)
  #define RTL8373_PKTGEN2_CTRL15_BURST_CNT_DBG_MASK                                                           (0xFFFFFFFF << RTL8373_PKTGEN2_CTRL15_BURST_CNT_DBG_OFFSET)

#define RTL8373_PKTGEN3_CTRL15_ADDR                                                                           (0xA28)
  #define RTL8373_PKTGEN3_CTRL15_BURST_CNT_DBG_OFFSET                                                         (0)
  #define RTL8373_PKTGEN3_CTRL15_BURST_CNT_DBG_MASK                                                           (0xFFFFFFFF << RTL8373_PKTGEN3_CTRL15_BURST_CNT_DBG_OFFSET)

#define RTL8373_PHY_MODEL_ID_REV_CTRL_ADDR                                                                    (0xBC4)
  #define RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_OUI_BIT19_BIT24_OFFSET                                        (26)
  #define RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_OUI_BIT19_BIT24_MASK                                          (0x3F << RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_OUI_BIT19_BIT24_OFFSET)
  #define RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_MODEL_NO_OFFSET                                               (20)
  #define RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_MODEL_NO_MASK                                                 (0x3F << RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_MODEL_NO_OFFSET)
  #define RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_REVISION_NUM_OFFSET                                           (16)
  #define RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_REVISION_NUM_MASK                                             (0xF << RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_REVISION_NUM_OFFSET)
  #define RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_OUI_BIT3_BIT18_OFFSET                                         (0)
  #define RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_OUI_BIT3_BIT18_MASK                                           (0xFFFF << RTL8373_PHY_MODEL_ID_REV_CTRL_CFG_PHY_OUI_BIT3_BIT18_OFFSET)

/*
 * Feature: SDS
 */
#define RTL8373_SDS_MODE_SEL_ADDR                                                                             (0x7B20)
  #define RTL8373_SDS_MODE_SEL_CFG_MAC8_8221B_OFFSET                                                          (22)
  #define RTL8373_SDS_MODE_SEL_CFG_MAC8_8221B_MASK                                                            (0x1 << RTL8373_SDS_MODE_SEL_CFG_MAC8_8221B_OFFSET)
  #define RTL8373_SDS_MODE_SEL_CFG_MAC3_8221B_OFFSET                                                          (21)
  #define RTL8373_SDS_MODE_SEL_CFG_MAC3_8221B_MASK                                                            (0x1 << RTL8373_SDS_MODE_SEL_CFG_MAC3_8221B_OFFSET)
  #define RTL8373_SDS_MODE_SEL_SDS1_USX_SUB_MODE_OFFSET                                                       (16)
  #define RTL8373_SDS_MODE_SEL_SDS1_USX_SUB_MODE_MASK                                                         (0x1F << RTL8373_SDS_MODE_SEL_SDS1_USX_SUB_MODE_OFFSET)
  #define RTL8373_SDS_MODE_SEL_SDS0_USX_SUB_MODE_OFFSET                                                       (10)
  #define RTL8373_SDS_MODE_SEL_SDS0_USX_SUB_MODE_MASK                                                         (0x1F << RTL8373_SDS_MODE_SEL_SDS0_USX_SUB_MODE_OFFSET)
  #define RTL8373_SDS_MODE_SEL_SDS1_MODE_SEL_OFFSET                                                           (5)
  #define RTL8373_SDS_MODE_SEL_SDS1_MODE_SEL_MASK                                                             (0x1F << RTL8373_SDS_MODE_SEL_SDS1_MODE_SEL_OFFSET)
  #define RTL8373_SDS_MODE_SEL_SDS0_MODE_SEL_OFFSET                                                           (0)
  #define RTL8373_SDS_MODE_SEL_SDS0_MODE_SEL_MASK                                                             (0x1F << RTL8373_SDS_MODE_SEL_SDS0_MODE_SEL_OFFSET)

#define RTL8373_SDS_INDACS_CMD_ADDR                                                                           (0x3F8)
  #define RTL8373_SDS_INDACS_CMD_SDS_CMD_OFFSET                                                               (15)
  #define RTL8373_SDS_INDACS_CMD_SDS_CMD_MASK                                                                 (0x1 << RTL8373_SDS_INDACS_CMD_SDS_CMD_OFFSET)
  #define RTL8373_SDS_INDACS_CMD_SDS_RWOP_OFFSET                                                              (14)
  #define RTL8373_SDS_INDACS_CMD_SDS_RWOP_MASK                                                                (0x1 << RTL8373_SDS_INDACS_CMD_SDS_RWOP_OFFSET)
  #define RTL8373_SDS_INDACS_CMD_SDS_REGAD_OFFSET                                                             (7)
  #define RTL8373_SDS_INDACS_CMD_SDS_REGAD_MASK                                                               (0x1F << RTL8373_SDS_INDACS_CMD_SDS_REGAD_OFFSET)
  #define RTL8373_SDS_INDACS_CMD_SDS_PAGE_OFFSET                                                              (1)
  #define RTL8373_SDS_INDACS_CMD_SDS_PAGE_MASK                                                                (0x3F << RTL8373_SDS_INDACS_CMD_SDS_PAGE_OFFSET)
  #define RTL8373_SDS_INDACS_CMD_SDS_INDEX_OFFSET                                                             (0)
  #define RTL8373_SDS_INDACS_CMD_SDS_INDEX_MASK                                                               (0x1 << RTL8373_SDS_INDACS_CMD_SDS_INDEX_OFFSET)

#define RTL8373_SDS_INDACS_RD_ADDR                                                                            (0x3FC)
  #define RTL8373_SDS_INDACS_RD_SDS_RD_OFFSET                                                                 (0)
  #define RTL8373_SDS_INDACS_RD_SDS_RD_MASK                                                                   (0xFFFF << RTL8373_SDS_INDACS_RD_SDS_RD_OFFSET)

#define RTL8373_SDS_INDACS_WD_ADDR                                                                            (0x400)
  #define RTL8373_SDS_INDACS_WD_SDS_WD_OFFSET                                                                 (0)
  #define RTL8373_SDS_INDACS_WD_SDS_WD_MASK                                                                   (0xFFFF << RTL8373_SDS_INDACS_WD_SDS_WD_OFFSET)

#define RTL8373_SDS0_STATUS_ADDR                                                                              (0x7B24)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS1_TGXR0_CH0_OFFSET                                                (12)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS1_TGXR0_CH0_MASK                                                  (0x7 << RTL8373_SDS0_STATUS_LINK_FAULT_SDS1_TGXR0_CH0_OFFSET)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH3_OFFSET                                                (9)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH3_MASK                                                  (0x7 << RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH3_OFFSET)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH2_OFFSET                                                (6)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH2_MASK                                                  (0x7 << RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH2_OFFSET)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH1_OFFSET                                                (3)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH1_MASK                                                  (0x7 << RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH1_OFFSET)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH0_OFFSET                                                (0)
  #define RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH0_MASK                                                  (0x7 << RTL8373_SDS0_STATUS_LINK_FAULT_SDS0_TGXR0_CH0_OFFSET)

#define RTL8373_SDS0_CH0_RO_ABLTY_ADDR                                                                        (0x7B28)
  #define RTL8373_SDS0_CH0_RO_ABLTY_SDS0_CH0_RO_ABLTY_OFFSET                                                  (0)
  #define RTL8373_SDS0_CH0_RO_ABLTY_SDS0_CH0_RO_ABLTY_MASK                                                    (0x1FFFF << RTL8373_SDS0_CH0_RO_ABLTY_SDS0_CH0_RO_ABLTY_OFFSET)

#define RTL8373_SDS0_CH1_RO_ABLTY_ADDR                                                                        (0x7B2C)
  #define RTL8373_SDS0_CH1_RO_ABLTY_SDS0_CH1_RO_ABLTY_OFFSET                                                  (0)
  #define RTL8373_SDS0_CH1_RO_ABLTY_SDS0_CH1_RO_ABLTY_MASK                                                    (0x1FFFF << RTL8373_SDS0_CH1_RO_ABLTY_SDS0_CH1_RO_ABLTY_OFFSET)

#define RTL8373_SDS0_CH2_RO_ABLTY_ADDR                                                                        (0x7B30)
  #define RTL8373_SDS0_CH2_RO_ABLTY_SDS0_CH2_RO_ABLTY_OFFSET                                                  (0)
  #define RTL8373_SDS0_CH2_RO_ABLTY_SDS0_CH2_RO_ABLTY_MASK                                                    (0x1FFFF << RTL8373_SDS0_CH2_RO_ABLTY_SDS0_CH2_RO_ABLTY_OFFSET)

#define RTL8373_SDS0_CH3_3_RO_ABLTY_ADDR                                                                      (0x7B34)
  #define RTL8373_SDS0_CH3_3_RO_ABLTY_SDS0_CH3_RO_ABLTY_OFFSET                                                (0)
  #define RTL8373_SDS0_CH3_3_RO_ABLTY_SDS0_CH3_RO_ABLTY_MASK                                                  (0x1FFFF << RTL8373_SDS0_CH3_3_RO_ABLTY_SDS0_CH3_RO_ABLTY_OFFSET)

#define RTL8373_SDS1_CH0_RO_ABLTY_ADDR                                                                        (0x7B38)
  #define RTL8373_SDS1_CH0_RO_ABLTY_SDS1_CH0_RO_ABLTY_OFFSET                                                  (0)
  #define RTL8373_SDS1_CH0_RO_ABLTY_SDS1_CH0_RO_ABLTY_MASK                                                    (0x1FFFF << RTL8373_SDS1_CH0_RO_ABLTY_SDS1_CH0_RO_ABLTY_OFFSET)

#define RTL8373_SDS0_1_MODE_RO_ADDR                                                                           (0x7B3C)
  #define RTL8373_SDS0_1_MODE_RO_SDS1_SUB_MODE_RO_OFFSET                                                      (21)
  #define RTL8373_SDS0_1_MODE_RO_SDS1_SUB_MODE_RO_MASK                                                        (0x1F << RTL8373_SDS0_1_MODE_RO_SDS1_SUB_MODE_RO_OFFSET)
  #define RTL8373_SDS0_1_MODE_RO_SDS1_MODE_RO_OFFSET                                                          (16)
  #define RTL8373_SDS0_1_MODE_RO_SDS1_MODE_RO_MASK                                                            (0x1F << RTL8373_SDS0_1_MODE_RO_SDS1_MODE_RO_OFFSET)
  #define RTL8373_SDS0_1_MODE_RO_SDS0_SUB_MODE_RO_OFFSET                                                      (5)
  #define RTL8373_SDS0_1_MODE_RO_SDS0_SUB_MODE_RO_MASK                                                        (0x1F << RTL8373_SDS0_1_MODE_RO_SDS0_SUB_MODE_RO_OFFSET)
  #define RTL8373_SDS0_1_MODE_RO_SDS0_MODE_RO_OFFSET                                                          (0)
  #define RTL8373_SDS0_1_MODE_RO_SDS0_MODE_RO_MASK                                                            (0x1F << RTL8373_SDS0_1_MODE_RO_SDS0_MODE_RO_OFFSET)

#define RTL8373_CFG_DMY_SDS_0_ADDR                                                                            (0x7B40)
  #define RTL8373_CFG_DMY_SDS_0_CFG_DMY_0_OFFSET                                                              (0)
  #define RTL8373_CFG_DMY_SDS_0_CFG_DMY_0_MASK                                                                (0xFFFFFFFF << RTL8373_CFG_DMY_SDS_0_CFG_DMY_0_OFFSET)

#define RTL8373_CFG_DMY_SDS_1_ADDR                                                                            (0x7B44)
  #define RTL8373_CFG_DMY_SDS_1_CFG_DMY_1_OFFSET                                                              (0)
  #define RTL8373_CFG_DMY_SDS_1_CFG_DMY_1_MASK                                                                (0xFFFFFFFF << RTL8373_CFG_DMY_SDS_1_CFG_DMY_1_OFFSET)

#define RTL8373_SDS_OUI_ADDR                                                                                  (0x7B48)
  #define RTL8373_SDS_OUI_SDS_RTK_OUI_OFFSET                                                                  (0)
  #define RTL8373_SDS_OUI_SDS_RTK_OUI_MASK                                                                    (0xFFFFFF << RTL8373_SDS_OUI_SDS_RTK_OUI_OFFSET)

#define RTL8373_SDS_VERSION_ADDR                                                                              (0x7B4C)
  #define RTL8373_SDS_VERSION_SDS_MODEL_NO_OFFSET                                                             (4)
  #define RTL8373_SDS_VERSION_SDS_MODEL_NO_MASK                                                               (0x3F << RTL8373_SDS_VERSION_SDS_MODEL_NO_OFFSET)
  #define RTL8373_SDS_VERSION_SDS_REVISION_NO_OFFSET                                                          (0)
  #define RTL8373_SDS_VERSION_SDS_REVISION_NO_MASK                                                            (0xF << RTL8373_SDS_VERSION_SDS_REVISION_NO_OFFSET)

#define RTL8373_SDS_OUI_TGR_ADDR                                                                              (0x7B50)
  #define RTL8373_SDS_OUI_TGR_SDS_RTK_OUI_TGR_OFFSET                                                          (0)
  #define RTL8373_SDS_OUI_TGR_SDS_RTK_OUI_TGR_MASK                                                            (0xFFFFFF << RTL8373_SDS_OUI_TGR_SDS_RTK_OUI_TGR_OFFSET)

#define RTL8373_SDS_VERSION_TGR_ADDR                                                                          (0x7B54)
  #define RTL8373_SDS_VERSION_TGR_SDS_MODEL_NO_TGR_OFFSET                                                     (4)
  #define RTL8373_SDS_VERSION_TGR_SDS_MODEL_NO_TGR_MASK                                                       (0x3F << RTL8373_SDS_VERSION_TGR_SDS_MODEL_NO_TGR_OFFSET)
  #define RTL8373_SDS_VERSION_TGR_SDS_REVISION_NO_TGR_OFFSET                                                  (0)
  #define RTL8373_SDS_VERSION_TGR_SDS_REVISION_NO_TGR_MASK                                                    (0xF << RTL8373_SDS_VERSION_TGR_SDS_REVISION_NO_TGR_OFFSET)

#define RTL8373_SDS_INTF_CTRL1_ADDR(port)                                                                     (0x7B58 + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_SDS_INTF_CTRL1_SDS01_SDS_FRC_LD_OFFSET                                                      (31)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_SDS_FRC_LD_MASK                                                        (0x1 << RTL8373_SDS_INTF_CTRL1_SDS01_SDS_FRC_LD_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_SILENT_EN_INI_OFFSET                                                   (30)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_SILENT_EN_INI_MASK                                                     (0x1 << RTL8373_SDS_INTF_CTRL1_SDS01_SILENT_EN_INI_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_PDOWN_EN_INI_OFFSET                                                    (29)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_PDOWN_EN_INI_MASK                                                      (0x1 << RTL8373_SDS_INTF_CTRL1_SDS01_PDOWN_EN_INI_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_AUTONEG_EN_INI_OFFSET                                                  (28)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_AUTONEG_EN_INI_MASK                                                    (0x1 << RTL8373_SDS_INTF_CTRL1_SDS01_AUTONEG_EN_INI_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_AUTODET_EN_INI_OFFSET                                                  (27)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_AUTODET_EN_INI_MASK                                                    (0x1 << RTL8373_SDS_INTF_CTRL1_SDS01_AUTODET_EN_INI_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_SDS_RX_DISABLE_OFFSET                                                  (26)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_SDS_RX_DISABLE_MASK                                                    (0x1 << RTL8373_SDS_INTF_CTRL1_SDS01_SDS_RX_DISABLE_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_SDS_TX_DISABLE_OFFSET                                                  (25)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_SDS_TX_DISABLE_MASK                                                    (0x1 << RTL8373_SDS_INTF_CTRL1_SDS01_SDS_TX_DISABLE_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_FRC_REG4_FIB100_OFFSET                                                 (24)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_FRC_REG4_FIB100_MASK                                                   (0x1 << RTL8373_SDS_INTF_CTRL1_SDS01_FRC_REG4_FIB100_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_FRC_REG4_EN_OFFSET                                                     (23)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_FRC_REG4_EN_MASK                                                       (0x1 << RTL8373_SDS_INTF_CTRL1_SDS01_FRC_REG4_EN_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_CMD_STOP_GLI_CLK_OFFSET                                                (15)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_CMD_STOP_GLI_CLK_MASK                                                  (0xFF << RTL8373_SDS_INTF_CTRL1_SDS01_CMD_STOP_GLI_CLK_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_STS_UPD_TX_OFFSET                                                      (7)
  #define RTL8373_SDS_INTF_CTRL1_SDS01_STS_UPD_TX_MASK                                                        (0xFF << RTL8373_SDS_INTF_CTRL1_SDS01_STS_UPD_TX_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_LOAD_SYS_PAR_OFFSET                                                          (6)
  #define RTL8373_SDS_INTF_CTRL1_LOAD_SYS_PAR_MASK                                                            (0x1 << RTL8373_SDS_INTF_CTRL1_LOAD_SYS_PAR_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_PDOWN_EN_INI_TGR_OFFSET                                                      (5)
  #define RTL8373_SDS_INTF_CTRL1_PDOWN_EN_INI_TGR_MASK                                                        (0x1 << RTL8373_SDS_INTF_CTRL1_PDOWN_EN_INI_TGR_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_CFG_FB_ON_OFFSET                                                             (4)
  #define RTL8373_SDS_INTF_CTRL1_CFG_FB_ON_MASK                                                               (0x1 << RTL8373_SDS_INTF_CTRL1_CFG_FB_ON_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_INTP_SRC_TGR0_OFFSET                                                         (3)
  #define RTL8373_SDS_INTF_CTRL1_INTP_SRC_TGR0_MASK                                                           (0x1 << RTL8373_SDS_INTF_CTRL1_INTP_SRC_TGR0_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_CFG_UNIDIR_EN_TGXR0_OFFSET                                                   (2)
  #define RTL8373_SDS_INTF_CTRL1_CFG_UNIDIR_EN_TGXR0_MASK                                                     (0x1 << RTL8373_SDS_INTF_CTRL1_CFG_UNIDIR_EN_TGXR0_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_TGR_ECC_EN_OFFSET                                                            (1)
  #define RTL8373_SDS_INTF_CTRL1_TGR_ECC_EN_MASK                                                              (0x1 << RTL8373_SDS_INTF_CTRL1_TGR_ECC_EN_OFFSET)
  #define RTL8373_SDS_INTF_CTRL1_SD_OFFSET                                                                    (0)
  #define RTL8373_SDS_INTF_CTRL1_SD_MASK                                                                      (0x1 << RTL8373_SDS_INTF_CTRL1_SD_OFFSET)

#define RTL8373_SDS_INTF_CTRL2_ADDR(port)                                                                     (0x7B60 + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_SDS_INTF_CTRL2_RSTR_ORI_AUTO_DET_SG_OFFSET                                                  (15)
  #define RTL8373_SDS_INTF_CTRL2_RSTR_ORI_AUTO_DET_SG_MASK                                                    (0x1 << RTL8373_SDS_INTF_CTRL2_RSTR_ORI_AUTO_DET_SG_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG3_UPD_EN_OFFSET                                                   (14)
  #define RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG3_UPD_EN_MASK                                                     (0x1 << RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG3_UPD_EN_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG2_UPD_EN_OFFSET                                                   (13)
  #define RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG2_UPD_EN_MASK                                                     (0x1 << RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG2_UPD_EN_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG1_UPD_EN_OFFSET                                                   (12)
  #define RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG1_UPD_EN_MASK                                                     (0x1 << RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG1_UPD_EN_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG0_UPD_EN_OFFSET                                                   (11)
  #define RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG0_UPD_EN_MASK                                                     (0x1 << RTL8373_SDS_INTF_CTRL2_AUTO_DET_SG0_UPD_EN_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_CFG_SDSREG_BCST_ON_OFFSET                                                    (10)
  #define RTL8373_SDS_INTF_CTRL2_CFG_SDSREG_BCST_ON_MASK                                                      (0x1 << RTL8373_SDS_INTF_CTRL2_CFG_SDSREG_BCST_ON_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_CFG_SDS_BCST_IDX_OFFSET                                                      (5)
  #define RTL8373_SDS_INTF_CTRL2_CFG_SDS_BCST_IDX_MASK                                                        (0x1F << RTL8373_SDS_INTF_CTRL2_CFG_SDS_BCST_IDX_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_SDS01_LPI_GMII_SEL_OFFSET                                                    (4)
  #define RTL8373_SDS_INTF_CTRL2_SDS01_LPI_GMII_SEL_MASK                                                      (0x1 << RTL8373_SDS_INTF_CTRL2_SDS01_LPI_GMII_SEL_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_SDS01_SDS_PHY_MODE_OFFSET                                                    (3)
  #define RTL8373_SDS_INTF_CTRL2_SDS01_SDS_PHY_MODE_MASK                                                      (0x1 << RTL8373_SDS_INTF_CTRL2_SDS01_SDS_PHY_MODE_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_SDS01_UNIDIR_TX_ABLE_OFFSET                                                  (2)
  #define RTL8373_SDS_INTF_CTRL2_SDS01_UNIDIR_TX_ABLE_MASK                                                    (0x1 << RTL8373_SDS_INTF_CTRL2_SDS01_UNIDIR_TX_ABLE_OFFSET)
  #define RTL8373_SDS_INTF_CTRL2_SDS01_PAUSE_INI_OFFSET                                                       (0)
  #define RTL8373_SDS_INTF_CTRL2_SDS01_PAUSE_INI_MASK                                                         (0x3 << RTL8373_SDS_INTF_CTRL2_SDS01_PAUSE_INI_OFFSET)

#define RTL8373_SDS_INTF_OUT1_ADDR(port)                                                                      (0x7B68 + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_SDS_INTF_OUT1_SDS01_SDS_LINK_OK_SUM_OFFSET                                                  (15)
  #define RTL8373_SDS_INTF_OUT1_SDS01_SDS_LINK_OK_SUM_MASK                                                    (0x1 << RTL8373_SDS_INTF_OUT1_SDS01_SDS_LINK_OK_SUM_OFFSET)
  #define RTL8373_SDS_INTF_OUT1_SDS01_FIB_ISO_OFFSET                                                          (14)
  #define RTL8373_SDS_INTF_OUT1_SDS01_FIB_ISO_MASK                                                            (0x1 << RTL8373_SDS_INTF_OUT1_SDS01_FIB_ISO_OFFSET)
  #define RTL8373_SDS_INTF_OUT1_SDS01_FIB100_SDET_OFFSET                                                      (13)
  #define RTL8373_SDS_INTF_OUT1_SDS01_FIB100_SDET_MASK                                                        (0x1 << RTL8373_SDS_INTF_OUT1_SDS01_FIB100_SDET_OFFSET)
  #define RTL8373_SDS_INTF_OUT1_SDS01_FIB100_DET_OFFSET                                                       (12)
  #define RTL8373_SDS_INTF_OUT1_SDS01_FIB100_DET_MASK                                                         (0x1 << RTL8373_SDS_INTF_OUT1_SDS01_FIB100_DET_OFFSET)
  #define RTL8373_SDS_INTF_OUT1_SDS01_SDS_SDET_OUT_OFFSET                                                     (11)
  #define RTL8373_SDS_INTF_OUT1_SDS01_SDS_SDET_OUT_MASK                                                       (0x1 << RTL8373_SDS_INTF_OUT1_SDS01_SDS_SDET_OUT_OFFSET)
  #define RTL8373_SDS_INTF_OUT1_RX_SYM_ERR_TGXR0_OFFSET                                                       (10)
  #define RTL8373_SDS_INTF_OUT1_RX_SYM_ERR_TGXR0_MASK                                                         (0x1 << RTL8373_SDS_INTF_OUT1_RX_SYM_ERR_TGXR0_OFFSET)
  #define RTL8373_SDS_INTF_OUT1_RXIDLE_D_OFFSET                                                               (9)
  #define RTL8373_SDS_INTF_OUT1_RXIDLE_D_MASK                                                                 (0x1 << RTL8373_SDS_INTF_OUT1_RXIDLE_D_OFFSET)
  #define RTL8373_SDS_INTF_OUT1_SDS01_SDS_RX_SYM_ERR_ALL_OFFSET                                               (8)
  #define RTL8373_SDS_INTF_OUT1_SDS01_SDS_RX_SYM_ERR_ALL_MASK                                                 (0x1 << RTL8373_SDS_INTF_OUT1_SDS01_SDS_RX_SYM_ERR_ALL_OFFSET)
  #define RTL8373_SDS_INTF_OUT1_SDS01_SDS_LINK_OK_OFFSET                                                      (4)
  #define RTL8373_SDS_INTF_OUT1_SDS01_SDS_LINK_OK_MASK                                                        (0xF << RTL8373_SDS_INTF_OUT1_SDS01_SDS_LINK_OK_OFFSET)
  #define RTL8373_SDS_INTF_OUT1_SDS01_STS_UPD_RX_OFFSET                                                       (0)
  #define RTL8373_SDS_INTF_OUT1_SDS01_STS_UPD_RX_MASK                                                         (0xF << RTL8373_SDS_INTF_OUT1_SDS01_STS_UPD_RX_OFFSET)

/*
 * Feature: LED
 */
#define RTL8373_LED_GLB_CTRL_ADDR                                                                             (0x6520)
  #define RTL8373_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET                                                          (21)
  #define RTL8373_LED_GLB_CTRL_BLINK_TIME_SEL_MASK                                                            (0x7 << RTL8373_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET)
  #define RTL8373_LED_GLB_CTRL_LED_LOAD_EN_OFFSET                                                             (18)
  #define RTL8373_LED_GLB_CTRL_LED_LOAD_EN_MASK                                                               (0x1 << RTL8373_LED_GLB_CTRL_LED_LOAD_EN_OFFSET)
  #define RTL8373_LED_GLB_CTRL_SYS_LED_MODE_OFFSET                                                            (16)
  #define RTL8373_LED_GLB_CTRL_SYS_LED_MODE_MASK                                                              (0x3 << RTL8373_LED_GLB_CTRL_SYS_LED_MODE_OFFSET)
  #define RTL8373_LED_GLB_CTRL_SYS_LED_EN_OFFSET                                                              (15)
  #define RTL8373_LED_GLB_CTRL_SYS_LED_EN_MASK                                                                (0x1 << RTL8373_LED_GLB_CTRL_SYS_LED_EN_OFFSET)
  #define RTL8373_LED_GLB_CTRL_FIB_UNIDIR_LED_EN_OFFSET                                                       (14)
  #define RTL8373_LED_GLB_CTRL_FIB_UNIDIR_LED_EN_MASK                                                         (0x1 << RTL8373_LED_GLB_CTRL_FIB_UNIDIR_LED_EN_OFFSET)
  #define RTL8373_LED_GLB_CTRL_POB_EN_OFFSET                                                                  (13)
  #define RTL8373_LED_GLB_CTRL_POB_EN_MASK                                                                    (0x1 << RTL8373_LED_GLB_CTRL_POB_EN_OFFSET)
  #define RTL8373_LED_GLB_CTRL_STP2_PWR_ON_LED_OFFSET                                                         (9)
  #define RTL8373_LED_GLB_CTRL_STP2_PWR_ON_LED_MASK                                                           (0xF << RTL8373_LED_GLB_CTRL_STP2_PWR_ON_LED_OFFSET)
  #define RTL8373_LED_GLB_CTRL_STP1_PWR_ON_LED_OFFSET                                                         (5)
  #define RTL8373_LED_GLB_CTRL_STP1_PWR_ON_LED_MASK                                                           (0xF << RTL8373_LED_GLB_CTRL_STP1_PWR_ON_LED_OFFSET)
  #define RTL8373_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET                                                        (3)
  #define RTL8373_LED_GLB_CTRL_PWR_ON_BLINK_SEL_MASK                                                          (0x3 << RTL8373_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET)

#define RTL8373_LED3_0_SET3_2_CTRL1_ADDR                                                                      (0x6524)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED3_SEL1_OFFSET                                                   (28)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED3_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED3_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED2_SEL1_OFFSET                                                   (24)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED2_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED2_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED1_SEL1_OFFSET                                                   (20)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED1_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED1_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED0_SEL1_OFFSET                                                   (16)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED0_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET3_2_CTRL1_SET3_LED0_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED3_SEL1_OFFSET                                                   (12)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED3_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED3_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED2_SEL1_OFFSET                                                   (8)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED2_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED2_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED1_SEL1_OFFSET                                                   (4)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED1_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED1_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED0_SEL1_OFFSET                                                   (0)
  #define RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED0_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET3_2_CTRL1_SET2_LED0_SEL1_OFFSET)

#define RTL8373_LED3_0_SET1_0_CTRL1_ADDR                                                                      (0x6528)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED3_SEL1_OFFSET                                                   (28)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED3_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED3_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED2_SEL1_OFFSET                                                   (24)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED2_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED2_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED1_SEL1_OFFSET                                                   (20)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED1_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED1_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED0_SEL1_OFFSET                                                   (16)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED0_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET1_0_CTRL1_SET1_LED0_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED3_SEL1_OFFSET                                                   (12)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED3_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED3_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED2_SEL1_OFFSET                                                   (8)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED2_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED2_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED1_SEL1_OFFSET                                                   (4)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED1_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED1_SEL1_OFFSET)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED0_SEL1_OFFSET                                                   (0)
  #define RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED0_SEL1_MASK                                                     (0xF << RTL8373_LED3_0_SET1_0_CTRL1_SET0_LED0_SEL1_OFFSET)

#define RTL8373_LED3_2_SET3_CTRL0_ADDR                                                                        (0x652C)
  #define RTL8373_LED3_2_SET3_CTRL0_SET3_LED3_SEL0_OFFSET                                                     (16)
  #define RTL8373_LED3_2_SET3_CTRL0_SET3_LED3_SEL0_MASK                                                       (0xFFFF << RTL8373_LED3_2_SET3_CTRL0_SET3_LED3_SEL0_OFFSET)
  #define RTL8373_LED3_2_SET3_CTRL0_SET3_LED2_SEL0_OFFSET                                                     (0)
  #define RTL8373_LED3_2_SET3_CTRL0_SET3_LED2_SEL0_MASK                                                       (0xFFFF << RTL8373_LED3_2_SET3_CTRL0_SET3_LED2_SEL0_OFFSET)

#define RTL8373_LED1_0_SET3_CTRL0_ADDR                                                                        (0x6530)
  #define RTL8373_LED1_0_SET3_CTRL0_SET3_LED1_SEL0_OFFSET                                                     (16)
  #define RTL8373_LED1_0_SET3_CTRL0_SET3_LED1_SEL0_MASK                                                       (0xFFFF << RTL8373_LED1_0_SET3_CTRL0_SET3_LED1_SEL0_OFFSET)
  #define RTL8373_LED1_0_SET3_CTRL0_SET3_LED0_SEL0_OFFSET                                                     (0)
  #define RTL8373_LED1_0_SET3_CTRL0_SET3_LED0_SEL0_MASK                                                       (0xFFFF << RTL8373_LED1_0_SET3_CTRL0_SET3_LED0_SEL0_OFFSET)

#define RTL8373_LED3_2_SET2_CTRL0_ADDR                                                                        (0x6534)
  #define RTL8373_LED3_2_SET2_CTRL0_SET2_LED3_SEL0_OFFSET                                                     (16)
  #define RTL8373_LED3_2_SET2_CTRL0_SET2_LED3_SEL0_MASK                                                       (0xFFFF << RTL8373_LED3_2_SET2_CTRL0_SET2_LED3_SEL0_OFFSET)
  #define RTL8373_LED3_2_SET2_CTRL0_SET2_LED2_SEL0_OFFSET                                                     (0)
  #define RTL8373_LED3_2_SET2_CTRL0_SET2_LED2_SEL0_MASK                                                       (0xFFFF << RTL8373_LED3_2_SET2_CTRL0_SET2_LED2_SEL0_OFFSET)

#define RTL8373_LED1_0_SET2_CTRL0_ADDR                                                                        (0x6538)
  #define RTL8373_LED1_0_SET2_CTRL0_SET2_LED1_SEL0_OFFSET                                                     (16)
  #define RTL8373_LED1_0_SET2_CTRL0_SET2_LED1_SEL0_MASK                                                       (0xFFFF << RTL8373_LED1_0_SET2_CTRL0_SET2_LED1_SEL0_OFFSET)
  #define RTL8373_LED1_0_SET2_CTRL0_SET2_LED0_SEL0_OFFSET                                                     (0)
  #define RTL8373_LED1_0_SET2_CTRL0_SET2_LED0_SEL0_MASK                                                       (0xFFFF << RTL8373_LED1_0_SET2_CTRL0_SET2_LED0_SEL0_OFFSET)

#define RTL8373_LED3_2_SET1_CTRL0_ADDR                                                                        (0x653C)
  #define RTL8373_LED3_2_SET1_CTRL0_SET1_LED3_SEL0_OFFSET                                                     (16)
  #define RTL8373_LED3_2_SET1_CTRL0_SET1_LED3_SEL0_MASK                                                       (0xFFFF << RTL8373_LED3_2_SET1_CTRL0_SET1_LED3_SEL0_OFFSET)
  #define RTL8373_LED3_2_SET1_CTRL0_SET1_LED2_SEL0_OFFSET                                                     (0)
  #define RTL8373_LED3_2_SET1_CTRL0_SET1_LED2_SEL0_MASK                                                       (0xFFFF << RTL8373_LED3_2_SET1_CTRL0_SET1_LED2_SEL0_OFFSET)

#define RTL8373_LED1_0_SET1_CTRL0_ADDR                                                                        (0x6540)
  #define RTL8373_LED1_0_SET1_CTRL0_SET1_LED1_SEL0_OFFSET                                                     (16)
  #define RTL8373_LED1_0_SET1_CTRL0_SET1_LED1_SEL0_MASK                                                       (0xFFFF << RTL8373_LED1_0_SET1_CTRL0_SET1_LED1_SEL0_OFFSET)
  #define RTL8373_LED1_0_SET1_CTRL0_SET1_LED0_SEL0_OFFSET                                                     (0)
  #define RTL8373_LED1_0_SET1_CTRL0_SET1_LED0_SEL0_MASK                                                       (0xFFFF << RTL8373_LED1_0_SET1_CTRL0_SET1_LED0_SEL0_OFFSET)

#define RTL8373_LED3_2_SET0_CTRL0_ADDR                                                                        (0x6544)
  #define RTL8373_LED3_2_SET0_CTRL0_SET0_LED3_SEL0_OFFSET                                                     (16)
  #define RTL8373_LED3_2_SET0_CTRL0_SET0_LED3_SEL0_MASK                                                       (0xFFFF << RTL8373_LED3_2_SET0_CTRL0_SET0_LED3_SEL0_OFFSET)
  #define RTL8373_LED3_2_SET0_CTRL0_SET0_LED2_SEL0_OFFSET                                                     (0)
  #define RTL8373_LED3_2_SET0_CTRL0_SET0_LED2_SEL0_MASK                                                       (0xFFFF << RTL8373_LED3_2_SET0_CTRL0_SET0_LED2_SEL0_OFFSET)

#define RTL8373_LED1_0_SET0_CTRL0_ADDR                                                                        (0x6548)
  #define RTL8373_LED1_0_SET0_CTRL0_SET0_LED1_SEL0_OFFSET                                                     (16)
  #define RTL8373_LED1_0_SET0_CTRL0_SET0_LED1_SEL0_MASK                                                       (0xFFFF << RTL8373_LED1_0_SET0_CTRL0_SET0_LED1_SEL0_OFFSET)
  #define RTL8373_LED1_0_SET0_CTRL0_SET0_LED0_SEL0_OFFSET                                                     (0)
  #define RTL8373_LED1_0_SET0_CTRL0_SET0_LED0_SEL0_MASK                                                       (0xFFFF << RTL8373_LED1_0_SET0_CTRL0_SET0_LED0_SEL0_OFFSET)

#define RTL8373_LED_PORT_SET_SEL_CTRL_ADDR(port)                                                              (0x654C + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_LED_PORT_SET_SEL_CTRL_LED_SET_PSEL_OFFSET(port)                                             ((port % 0x9) << 1)
  #define RTL8373_LED_PORT_SET_SEL_CTRL_LED_SET_PSEL_MASK(port)                                               (0x3 << RTL8373_LED_PORT_SET_SEL_CTRL_LED_SET_PSEL_OFFSET(port))

#define RTL8373_SW_LED_LOAD_ADDR                                                                              (0x6550)
  #define RTL8373_SW_LED_LOAD_SW_LED_LOAD_OFFSET                                                              (0)
  #define RTL8373_SW_LED_LOAD_SW_LED_LOAD_MASK                                                                (0x1 << RTL8373_SW_LED_LOAD_SW_LED_LOAD_OFFSET)

#define RTL8373_LED_PORT_SW_EN_CTRL_ADDR(port)                                                                (0x6554 + (((port >> 3) << 2))) /* port: 0-8 */
  #define RTL8373_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port)                                             ((port & 0x7) << 2)
  #define RTL8373_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_MASK(port)                                               (0xF << RTL8373_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port))

#define RTL8373_LED_PORT_SW_CTRL_ADDR(port)                                                                   (0x655C + (((port) << 2))) /* port: 0-8 */
  #define RTL8373_LED_PORT_SW_CTRL_SW_LED3_MODE_OFFSET                                                        (9)
  #define RTL8373_LED_PORT_SW_CTRL_SW_LED3_MODE_MASK                                                          (0x7 << RTL8373_LED_PORT_SW_CTRL_SW_LED3_MODE_OFFSET)
  #define RTL8373_LED_PORT_SW_CTRL_SW_LED2_MODE_OFFSET                                                        (6)
  #define RTL8373_LED_PORT_SW_CTRL_SW_LED2_MODE_MASK                                                          (0x7 << RTL8373_LED_PORT_SW_CTRL_SW_LED2_MODE_OFFSET)
  #define RTL8373_LED_PORT_SW_CTRL_SW_LED1_MODE_OFFSET                                                        (3)
  #define RTL8373_LED_PORT_SW_CTRL_SW_LED1_MODE_MASK                                                          (0x7 << RTL8373_LED_PORT_SW_CTRL_SW_LED1_MODE_OFFSET)
  #define RTL8373_LED_PORT_SW_CTRL_SW_LED0_MODE_OFFSET                                                        (0)
  #define RTL8373_LED_PORT_SW_CTRL_SW_LED0_MODE_MASK                                                          (0x7 << RTL8373_LED_PORT_SW_CTRL_SW_LED0_MODE_OFFSET)

#define RTL8373_LED_LOAD_LV1_10G_ADDR                                                                         (0x6580)
  #define RTL8373_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET                                                         (0)
  #define RTL8373_LED_LOAD_LV1_10G_LV1_THR_10G_MASK                                                           (0xFFFFFF << RTL8373_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET)

#define RTL8373_LED_LOAD_LV2_10G_ADDR                                                                         (0x6584)
  #define RTL8373_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET                                                         (0)
  #define RTL8373_LED_LOAD_LV2_10G_LV2_THR_10G_MASK                                                           (0xFFFFFF << RTL8373_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET)

#define RTL8373_LED_LOAD_LV3_10G_ADDR                                                                         (0x6588)
  #define RTL8373_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET                                                         (0)
  #define RTL8373_LED_LOAD_LV3_10G_LV3_THR_10G_MASK                                                           (0xFFFFFF << RTL8373_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET)

#define RTL8373_LED_LOAD_LV1_5G_ADDR                                                                          (0x658C)
  #define RTL8373_LED_LOAD_LV1_5G_LV1_THR_5G_OFFSET                                                           (0)
  #define RTL8373_LED_LOAD_LV1_5G_LV1_THR_5G_MASK                                                             (0xFFFFFF << RTL8373_LED_LOAD_LV1_5G_LV1_THR_5G_OFFSET)

#define RTL8373_LED_LOAD_LV2_5G_ADDR                                                                          (0x6590)
  #define RTL8373_LED_LOAD_LV2_5G_LV2_THR_5G_OFFSET                                                           (0)
  #define RTL8373_LED_LOAD_LV2_5G_LV2_THR_5G_MASK                                                             (0xFFFFFF << RTL8373_LED_LOAD_LV2_5G_LV2_THR_5G_OFFSET)

#define RTL8373_LED_LOAD_LV3_5G_ADDR                                                                          (0x6594)
  #define RTL8373_LED_LOAD_LV3_5G_LV3_THR_5G_OFFSET                                                           (0)
  #define RTL8373_LED_LOAD_LV3_5G_LV3_THR_5G_MASK                                                             (0xFFFFFF << RTL8373_LED_LOAD_LV3_5G_LV3_THR_5G_OFFSET)

#define RTL8373_LED_LOAD_LV1_2P5G_ADDR                                                                        (0x6598)
  #define RTL8373_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_OFFSET                                                       (0)
  #define RTL8373_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_MASK                                                         (0xFFFFFF << RTL8373_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_OFFSET)

#define RTL8373_LED_LOAD_LV2_2P5G_ADDR                                                                        (0x659C)
  #define RTL8373_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_OFFSET                                                       (0)
  #define RTL8373_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_MASK                                                         (0xFFFFFF << RTL8373_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_OFFSET)

#define RTL8373_LED_LOAD_LV3_2P5G_ADDR                                                                        (0x65A0)
  #define RTL8373_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_OFFSET                                                       (0)
  #define RTL8373_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_MASK                                                         (0xFFFFFF << RTL8373_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_OFFSET)

#define RTL8373_LED_LOAD_LV1_1G_ADDR                                                                          (0x65A4)
  #define RTL8373_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET                                                           (0)
  #define RTL8373_LED_LOAD_LV1_1G_LV1_THR_1G_MASK                                                             (0xFFFFFF << RTL8373_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET)

#define RTL8373_LED_LOAD_LV2_1G_ADDR                                                                          (0x65A8)
  #define RTL8373_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET                                                           (0)
  #define RTL8373_LED_LOAD_LV2_1G_LV2_THR_1G_MASK                                                             (0xFFFFFF << RTL8373_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET)

#define RTL8373_LED_LOAD_LV3_1G_ADDR                                                                          (0x65AC)
  #define RTL8373_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET                                                           (0)
  #define RTL8373_LED_LOAD_LV3_1G_LV3_THR_1G_MASK                                                             (0xFFFFFF << RTL8373_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET)

#define RTL8373_LED_LOAD_LV1_500M_ADDR                                                                        (0x65B0)
  #define RTL8373_LED_LOAD_LV1_500M_LV1_THR_500M_OFFSET                                                       (0)
  #define RTL8373_LED_LOAD_LV1_500M_LV1_THR_500M_MASK                                                         (0xFFFFFF << RTL8373_LED_LOAD_LV1_500M_LV1_THR_500M_OFFSET)

#define RTL8373_LED_LOAD_LV2_500M_ADDR                                                                        (0x65B4)
  #define RTL8373_LED_LOAD_LV2_500M_LV2_THR_500M_OFFSET                                                       (0)
  #define RTL8373_LED_LOAD_LV2_500M_LV2_THR_500M_MASK                                                         (0xFFFFFF << RTL8373_LED_LOAD_LV2_500M_LV2_THR_500M_OFFSET)

#define RTL8373_LED_LOAD_LV3_500M_ADDR                                                                        (0x65B8)
  #define RTL8373_LED_LOAD_LV3_500M_LV3_THR_500M_OFFSET                                                       (0)
  #define RTL8373_LED_LOAD_LV3_500M_LV3_THR_500M_MASK                                                         (0xFFFFFF << RTL8373_LED_LOAD_LV3_500M_LV3_THR_500M_OFFSET)

#define RTL8373_LED_LOAD_LV1_100M_ADDR                                                                        (0x65BC)
  #define RTL8373_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET                                                       (0)
  #define RTL8373_LED_LOAD_LV1_100M_LV1_THR_100M_MASK                                                         (0xFFFFF << RTL8373_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET)

#define RTL8373_LED_LOAD_LV2_100M_ADDR                                                                        (0x65C0)
  #define RTL8373_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET                                                       (0)
  #define RTL8373_LED_LOAD_LV2_100M_LV2_THR_100M_MASK                                                         (0xFFFFF << RTL8373_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET)

#define RTL8373_LED_LOAD_LV3_100M_ADDR                                                                        (0x65C4)
  #define RTL8373_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET                                                       (0)
  #define RTL8373_LED_LOAD_LV3_100M_LV3_THR_100M_MASK                                                         (0xFFFFF << RTL8373_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET)

#define RTL8373_LED_LOAD_LV1_10M_ADDR                                                                         (0x65C8)
  #define RTL8373_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET                                                         (0)
  #define RTL8373_LED_LOAD_LV1_10M_LV1_THR_10M_MASK                                                           (0x1FFFF << RTL8373_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET)

#define RTL8373_LED_LOAD_LV2_10M_ADDR                                                                         (0x65CC)
  #define RTL8373_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET                                                         (0)
  #define RTL8373_LED_LOAD_LV2_10M_LV2_THR_10M_MASK                                                           (0x1FFFF << RTL8373_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET)

#define RTL8373_LED_LOAD_LV3_10M_ADDR                                                                         (0x65D0)
  #define RTL8373_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET                                                         (0)
  #define RTL8373_LED_LOAD_LV3_10M_LV3_THR_10M_MASK                                                           (0x1FFFF << RTL8373_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET)

#define RTL8373_LED_P_LOAD_CTRL_ADDR                                                                          (0x65D4)
  #define RTL8373_LED_P_LOAD_CTRL_DV_SPEEDUP_LED_OFFSET                                                       (29)
  #define RTL8373_LED_P_LOAD_CTRL_DV_SPEEDUP_LED_MASK                                                         (0x1 << RTL8373_LED_P_LOAD_CTRL_DV_SPEEDUP_LED_OFFSET)
  #define RTL8373_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET                                                      (24)
  #define RTL8373_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_MASK                                                        (0x1F << RTL8373_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET)
  #define RTL8373_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET                                                          (0)
  #define RTL8373_LED_P_LOAD_CTRL_P_LOAD_CNTR_MASK                                                            (0xFFFFFF << RTL8373_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET)

#define RTL8373_LED_GLB_ACTIVE_ADDR                                                                           (0x65D8)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED29_ACTIVE_LOW_OFFSET                                              (29)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED29_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED29_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED28_ACTIVE_LOW_OFFSET                                              (28)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED28_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED28_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED27_ACTIVE_LOW_OFFSET                                              (27)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED27_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED27_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED26_ACTIVE_LOW_OFFSET                                              (26)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED26_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED26_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED25_ACTIVE_LOW_OFFSET                                              (25)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED25_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED25_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED24_ACTIVE_LOW_OFFSET                                              (24)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED24_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED24_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED23_ACTIVE_LOW_OFFSET                                              (23)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED23_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED23_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED22_ACTIVE_LOW_OFFSET                                              (22)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED22_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED22_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED21_ACTIVE_LOW_OFFSET                                              (21)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED21_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED21_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED20_ACTIVE_LOW_OFFSET                                              (20)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED20_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED20_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED19_ACTIVE_LOW_OFFSET                                              (19)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED19_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED19_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED18_ACTIVE_LOW_OFFSET                                              (18)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED18_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED18_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED17_ACTIVE_LOW_OFFSET                                              (17)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED17_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED17_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED16_ACTIVE_LOW_OFFSET                                              (16)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED16_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED16_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED15_ACTIVE_LOW_OFFSET                                              (15)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED15_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED15_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED14_ACTIVE_LOW_OFFSET                                              (14)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED14_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED14_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED13_ACTIVE_LOW_OFFSET                                              (13)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED13_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED13_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED12_ACTIVE_LOW_OFFSET                                              (12)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED12_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED12_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED11_ACTIVE_LOW_OFFSET                                              (11)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED11_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED11_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED10_ACTIVE_LOW_OFFSET                                              (10)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED10_ACTIVE_LOW_MASK                                                (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED10_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED9_ACTIVE_LOW_OFFSET                                               (9)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED9_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED9_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED8_ACTIVE_LOW_OFFSET                                               (8)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED8_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED8_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED7_ACTIVE_LOW_OFFSET                                               (7)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED7_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED7_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED6_ACTIVE_LOW_OFFSET                                               (6)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED6_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED6_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED5_ACTIVE_LOW_OFFSET                                               (5)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED5_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED5_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED4_ACTIVE_LOW_OFFSET                                               (4)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED4_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED4_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED3_ACTIVE_LOW_OFFSET                                               (3)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED3_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED3_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED2_ACTIVE_LOW_OFFSET                                               (2)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED2_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED2_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED1_ACTIVE_LOW_OFFSET                                               (1)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED1_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED1_ACTIVE_LOW_OFFSET)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED0_ACTIVE_LOW_OFFSET                                               (0)
  #define RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED0_ACTIVE_LOW_MASK                                                 (0x1 << RTL8373_LED_GLB_ACTIVE_CFG_PAD_LED0_ACTIVE_LOW_OFFSET)

#define RTL8373_LED_GLB_IO_EN_ADDR                                                                            (0x65DC)
  #define RTL8373_LED_GLB_IO_EN_LED_PAD_EN_OFFSET                                                             (30)
  #define RTL8373_LED_GLB_IO_EN_LED_PAD_EN_MASK                                                               (0x1 << RTL8373_LED_GLB_IO_EN_LED_PAD_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED29_IO_EN_OFFSET                                                   (29)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED29_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED29_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED28_IO_EN_OFFSET                                                   (28)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED28_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED28_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED27_IO_EN_OFFSET                                                   (27)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED27_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED27_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED26_IO_EN_OFFSET                                                   (26)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED26_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED26_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED25_IO_EN_OFFSET                                                   (25)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED25_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED25_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED24_IO_EN_OFFSET                                                   (24)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED24_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED24_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED23_IO_EN_OFFSET                                                   (23)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED23_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED23_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED22_IO_EN_OFFSET                                                   (22)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED22_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED22_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED21_IO_EN_OFFSET                                                   (21)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED21_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED21_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED20_IO_EN_OFFSET                                                   (20)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED20_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED20_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED19_IO_EN_OFFSET                                                   (19)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED19_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED19_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED18_IO_EN_OFFSET                                                   (18)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED18_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED18_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED17_IO_EN_OFFSET                                                   (17)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED17_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED17_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED16_IO_EN_OFFSET                                                   (16)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED16_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED16_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED15_IO_EN_OFFSET                                                   (15)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED15_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED15_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED14_IO_EN_OFFSET                                                   (14)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED14_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED14_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED13_IO_EN_OFFSET                                                   (13)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED13_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED13_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED12_IO_EN_OFFSET                                                   (12)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED12_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED12_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED11_IO_EN_OFFSET                                                   (11)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED11_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED11_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED10_IO_EN_OFFSET                                                   (10)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED10_IO_EN_MASK                                                     (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED10_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED9_IO_EN_OFFSET                                                    (9)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED9_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED9_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED8_IO_EN_OFFSET                                                    (8)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED8_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED8_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED7_IO_EN_OFFSET                                                    (7)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED7_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED7_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED6_IO_EN_OFFSET                                                    (6)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED6_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED6_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED5_IO_EN_OFFSET                                                    (5)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED5_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED5_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED4_IO_EN_OFFSET                                                    (4)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED4_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED4_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED3_IO_EN_OFFSET                                                    (3)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED3_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED3_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED2_IO_EN_OFFSET                                                    (2)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED2_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED2_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED1_IO_EN_OFFSET                                                    (1)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED1_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED1_IO_EN_OFFSET)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED0_IO_EN_OFFSET                                                    (0)
  #define RTL8373_LED_GLB_IO_EN_CFG_PARA_LED0_IO_EN_MASK                                                      (0x1 << RTL8373_LED_GLB_IO_EN_CFG_PARA_LED0_IO_EN_OFFSET)

#define RTL8373_LED_GLB_MUX_1_ADDR                                                                            (0x65E0)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED4_MUX_OFFSET                                                       (24)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED4_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_1_CFG_PAD_LED4_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED3_MUX_OFFSET                                                       (18)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED3_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_1_CFG_PAD_LED3_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED2_MUX_OFFSET                                                       (12)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED2_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_1_CFG_PAD_LED2_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED1_MUX_OFFSET                                                       (6)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED1_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_1_CFG_PAD_LED1_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED0_MUX_OFFSET                                                       (0)
  #define RTL8373_LED_GLB_MUX_1_CFG_PAD_LED0_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_1_CFG_PAD_LED0_MUX_OFFSET)

#define RTL8373_LED_GLB_MUX_2_ADDR                                                                            (0x65E4)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED9_MUX_OFFSET                                                       (24)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED9_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_2_CFG_PAD_LED9_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED8_MUX_OFFSET                                                       (18)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED8_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_2_CFG_PAD_LED8_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED7_MUX_OFFSET                                                       (12)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED7_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_2_CFG_PAD_LED7_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED6_MUX_OFFSET                                                       (6)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED6_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_2_CFG_PAD_LED6_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED5_MUX_OFFSET                                                       (0)
  #define RTL8373_LED_GLB_MUX_2_CFG_PAD_LED5_MUX_MASK                                                         (0x3F << RTL8373_LED_GLB_MUX_2_CFG_PAD_LED5_MUX_OFFSET)

#define RTL8373_LED_GLB_MUX_3_ADDR                                                                            (0x65E8)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED14_MUX_OFFSET                                                      (24)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED14_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_3_CFG_PAD_LED14_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED13_MUX_OFFSET                                                      (18)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED13_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_3_CFG_PAD_LED13_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED12_MUX_OFFSET                                                      (12)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED12_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_3_CFG_PAD_LED12_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED11_MUX_OFFSET                                                      (6)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED11_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_3_CFG_PAD_LED11_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED10_MUX_OFFSET                                                      (0)
  #define RTL8373_LED_GLB_MUX_3_CFG_PAD_LED10_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_3_CFG_PAD_LED10_MUX_OFFSET)

#define RTL8373_LED_GLB_MUX_4_ADDR                                                                            (0x65EC)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED19_MUX_OFFSET                                                      (24)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED19_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_4_CFG_PAD_LED19_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED18_MUX_OFFSET                                                      (18)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED18_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_4_CFG_PAD_LED18_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED17_MUX_OFFSET                                                      (12)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED17_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_4_CFG_PAD_LED17_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED16_MUX_OFFSET                                                      (6)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED16_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_4_CFG_PAD_LED16_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED15_MUX_OFFSET                                                      (0)
  #define RTL8373_LED_GLB_MUX_4_CFG_PAD_LED15_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_4_CFG_PAD_LED15_MUX_OFFSET)

#define RTL8373_LED_GLB_MUX_5_ADDR                                                                            (0x65F0)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED24_MUX_OFFSET                                                      (24)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED24_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_5_CFG_PAD_LED24_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED23_MUX_OFFSET                                                      (18)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED23_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_5_CFG_PAD_LED23_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED22_MUX_OFFSET                                                      (12)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED22_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_5_CFG_PAD_LED22_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED21_MUX_OFFSET                                                      (6)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED21_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_5_CFG_PAD_LED21_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED20_MUX_OFFSET                                                      (0)
  #define RTL8373_LED_GLB_MUX_5_CFG_PAD_LED20_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_5_CFG_PAD_LED20_MUX_OFFSET)

#define RTL8373_LED_GLB_MUX_6_ADDR                                                                            (0x65F4)
  #define RTL8373_LED_GLB_MUX_6_CFG_PAD_LED27_MUX_OFFSET                                                      (12)
  #define RTL8373_LED_GLB_MUX_6_CFG_PAD_LED27_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_6_CFG_PAD_LED27_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_6_CFG_PAD_LED26_MUX_OFFSET                                                      (6)
  #define RTL8373_LED_GLB_MUX_6_CFG_PAD_LED26_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_6_CFG_PAD_LED26_MUX_OFFSET)
  #define RTL8373_LED_GLB_MUX_6_CFG_PAD_LED25_MUX_OFFSET                                                      (0)
  #define RTL8373_LED_GLB_MUX_6_CFG_PAD_LED25_MUX_MASK                                                        (0x3F << RTL8373_LED_GLB_MUX_6_CFG_PAD_LED25_MUX_OFFSET)

#define RTL8373_LED_RLDP_CTRL_1_ADDR                                                                          (0x65F8)
  #define RTL8373_LED_RLDP_CTRL_1_LOOP_DETECT_RATE_OFFSET                                                     (2)
  #define RTL8373_LED_RLDP_CTRL_1_LOOP_DETECT_RATE_MASK                                                       (0x7 << RTL8373_LED_RLDP_CTRL_1_LOOP_DETECT_RATE_OFFSET)
  #define RTL8373_LED_RLDP_CTRL_1_RLDP_LED_ENABLE_OFFSET                                                      (1)
  #define RTL8373_LED_RLDP_CTRL_1_RLDP_LED_ENABLE_MASK                                                        (0x1 << RTL8373_LED_RLDP_CTRL_1_RLDP_LED_ENABLE_OFFSET)
  #define RTL8373_LED_RLDP_CTRL_1_GLB_RLDP_LED_ENABLE_OFFSET                                                  (0)
  #define RTL8373_LED_RLDP_CTRL_1_GLB_RLDP_LED_ENABLE_MASK                                                    (0x1 << RTL8373_LED_RLDP_CTRL_1_GLB_RLDP_LED_ENABLE_OFFSET)

#define RTL8373_LED_RLDP_CTRL_2_ADDR                                                                          (0x65FC)
  #define RTL8373_LED_RLDP_CTRL_2_P7_LED3_0_RLDP_MASK_OFFSET                                                  (28)
  #define RTL8373_LED_RLDP_CTRL_2_P7_LED3_0_RLDP_MASK_MASK                                                    (0xF << RTL8373_LED_RLDP_CTRL_2_P7_LED3_0_RLDP_MASK_OFFSET)
  #define RTL8373_LED_RLDP_CTRL_2_P6_LED3_0_RLDP_MASK_OFFSET                                                  (24)
  #define RTL8373_LED_RLDP_CTRL_2_P6_LED3_0_RLDP_MASK_MASK                                                    (0xF << RTL8373_LED_RLDP_CTRL_2_P6_LED3_0_RLDP_MASK_OFFSET)
  #define RTL8373_LED_RLDP_CTRL_2_P5_LED3_0_RLDP_MASK_OFFSET                                                  (20)
  #define RTL8373_LED_RLDP_CTRL_2_P5_LED3_0_RLDP_MASK_MASK                                                    (0xF << RTL8373_LED_RLDP_CTRL_2_P5_LED3_0_RLDP_MASK_OFFSET)
  #define RTL8373_LED_RLDP_CTRL_2_P4_LED3_0_RLDP_MASK_OFFSET                                                  (16)
  #define RTL8373_LED_RLDP_CTRL_2_P4_LED3_0_RLDP_MASK_MASK                                                    (0xF << RTL8373_LED_RLDP_CTRL_2_P4_LED3_0_RLDP_MASK_OFFSET)
  #define RTL8373_LED_RLDP_CTRL_2_P3_LED3_0_RLDP_MASK_OFFSET                                                  (12)
  #define RTL8373_LED_RLDP_CTRL_2_P3_LED3_0_RLDP_MASK_MASK                                                    (0xF << RTL8373_LED_RLDP_CTRL_2_P3_LED3_0_RLDP_MASK_OFFSET)
  #define RTL8373_LED_RLDP_CTRL_2_P2_LED3_0_RLDP_MASK_OFFSET                                                  (8)
  #define RTL8373_LED_RLDP_CTRL_2_P2_LED3_0_RLDP_MASK_MASK                                                    (0xF << RTL8373_LED_RLDP_CTRL_2_P2_LED3_0_RLDP_MASK_OFFSET)
  #define RTL8373_LED_RLDP_CTRL_2_P1_LED3_0_RLDP_MASK_OFFSET                                                  (4)
  #define RTL8373_LED_RLDP_CTRL_2_P1_LED3_0_RLDP_MASK_MASK                                                    (0xF << RTL8373_LED_RLDP_CTRL_2_P1_LED3_0_RLDP_MASK_OFFSET)
  #define RTL8373_LED_RLDP_CTRL_2_P0_LED3_0_RLDP_MASK_OFFSET                                                  (0)
  #define RTL8373_LED_RLDP_CTRL_2_P0_LED3_0_RLDP_MASK_MASK                                                    (0xF << RTL8373_LED_RLDP_CTRL_2_P0_LED3_0_RLDP_MASK_OFFSET)

#define RTL8373_LED_RLDP_CTRL_3_ADDR                                                                          (0x6600)
  #define RTL8373_LED_RLDP_CTRL_3_P8_LED3_0_RLDP_MASK_OFFSET                                                  (0)
  #define RTL8373_LED_RLDP_CTRL_3_P8_LED3_0_RLDP_MASK_MASK                                                    (0xF << RTL8373_LED_RLDP_CTRL_3_P8_LED3_0_RLDP_MASK_OFFSET)

/*
 * Feature: Smart Packet Generator
 */
#define RTL8373_SPG_GLB_CTRL_ADDR                                                                             (0x4434)
  #define RTL8373_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET                                                              (1)
  #define RTL8373_SPG_GLB_CTRL_GRP_TX_CMD_MASK                                                                (0x3 << RTL8373_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET)
  #define RTL8373_SPG_GLB_CTRL_SPG_MODE_OFFSET                                                                (0)
  #define RTL8373_SPG_GLB_CTRL_SPG_MODE_MASK                                                                  (0x1 << RTL8373_SPG_GLB_CTRL_SPG_MODE_OFFSET)

#define RTL8373_PKB_ACC_DEBUG_CTRL_ADDR                                                                       (0x756C)
  #define RTL8373_PKB_ACC_DEBUG_CTRL_DBG_ACC_PKB_EN_OFFSET                                                    (0)
  #define RTL8373_PKB_ACC_DEBUG_CTRL_DBG_ACC_PKB_EN_MASK                                                      (0x1 << RTL8373_PKB_ACC_DEBUG_CTRL_DBG_ACC_PKB_EN_OFFSET)

#define RTL8373_SPG_PORT_TX_GRP_CTRL_ADDR                                                                     (0x4438)
  #define RTL8373_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET                                                     (0)
  #define RTL8373_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_MASK                                                       (0x1FF << RTL8373_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET)

#define RTL8373_SPG_GLOBAL_STS_ADDR                                                                           (0x443C)
  #define RTL8373_SPG_GLOBAL_STS_TX_DONE_PORT_OFFSET                                                          (0)
  #define RTL8373_SPG_GLOBAL_STS_TX_DONE_PORT_MASK                                                            (0x1FF << RTL8373_SPG_GLOBAL_STS_TX_DONE_PORT_OFFSET)

#define RTL8373_SPG_PORT_IBG_CTRL0_ADDR(port)                                                                 (0x1210 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_IBG_CTRL0_IBG_LEN_OFFSET                                                           (0)
  #define RTL8373_SPG_PORT_IBG_CTRL0_IBG_LEN_MASK                                                             (0xFFFFFFFF << RTL8373_SPG_PORT_IBG_CTRL0_IBG_LEN_OFFSET)

#define RTL8373_SPG_PORT_IBG_CTRL1_ADDR(port)                                                                 (0x1214 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_IBG_CTRL1_IBG_SIZE_OFFSET                                                          (0)
  #define RTL8373_SPG_PORT_IBG_CTRL1_IBG_SIZE_MASK                                                            (0xFFFF << RTL8373_SPG_PORT_IBG_CTRL1_IBG_SIZE_OFFSET)

#define RTL8373_SPG_PORT_IPG_CTRL_ADDR(port)                                                                  (0x1218 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_IPG_CTRL_IPG_LEN_OFFSET                                                            (0)
  #define RTL8373_SPG_PORT_IPG_CTRL_IPG_LEN_MASK                                                              (0xFFFFF << RTL8373_SPG_PORT_IPG_CTRL_IPG_LEN_OFFSET)

#define RTL8373_SPG_PORT_PKT_CNT_H_ADDR(port)                                                                 (0x1C10 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_PKT_CNT_H_PKT_CNT_HIGH_OFFSET                                                      (0)
  #define RTL8373_SPG_PORT_PKT_CNT_H_PKT_CNT_HIGH_MASK                                                        (0xFFFFFFFF << RTL8373_SPG_PORT_PKT_CNT_H_PKT_CNT_HIGH_OFFSET)

#define RTL8373_SPG_PORT_PKT_CNT_L_ADDR(port)                                                                 (0x1C14 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_PKT_CNT_L_PKT_CNT_LOW_OFFSET                                                       (0)
  #define RTL8373_SPG_PORT_PKT_CNT_L_PKT_CNT_LOW_MASK                                                         (0xFFFFFFFF << RTL8373_SPG_PORT_PKT_CNT_L_PKT_CNT_LOW_OFFSET)

#define RTL8373_SPG_PORT_PKT_CNT_DBG_H_ADDR(port)                                                             (0x1C18 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_PKT_CNT_DBG_H_PKT_CNT_DBG_HIGH_OFFSET                                              (0)
  #define RTL8373_SPG_PORT_PKT_CNT_DBG_H_PKT_CNT_DBG_HIGH_MASK                                                (0xFFFFFFFF << RTL8373_SPG_PORT_PKT_CNT_DBG_H_PKT_CNT_DBG_HIGH_OFFSET)

#define RTL8373_SPG_PORT_PKT_CNT_DBG_L_ADDR(port)                                                             (0x1C1C + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_PKT_CNT_DBG_L_PKT_CNT_DBG_LOW_OFFSET                                               (0)
  #define RTL8373_SPG_PORT_PKT_CNT_DBG_L_PKT_CNT_DBG_LOW_MASK                                                 (0xFFFFFFFF << RTL8373_SPG_PORT_PKT_CNT_DBG_L_PKT_CNT_DBG_LOW_OFFSET)

#define RTL8373_SPG_PORT_STREAM0_CTRL0_ADDR(port)                                                             (0x1C20 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_BAD_CRC_EN_0_OFFSET                                                  (13)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_BAD_CRC_EN_0_MASK                                                    (0x1 << RTL8373_SPG_PORT_STREAM0_CTRL0_BAD_CRC_EN_0_OFFSET)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_DA_MOD_0_OFFSET                                               (11)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_DA_MOD_0_MASK                                                 (0x3 << RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_DA_MOD_0_OFFSET)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_SA_MOD_0_OFFSET                                               (9)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_SA_MOD_0_MASK                                                 (0x3 << RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_SA_MOD_0_OFFSET)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_LEN_TYPE_0_OFFSET                                             (7)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_LEN_TYPE_0_MASK                                               (0x3 << RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_LEN_TYPE_0_OFFSET)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_OFFSET_0_OFFSET                                       (2)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_OFFSET_0_MASK                                         (0x1F << RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_OFFSET_0_OFFSET)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_MOD_0_OFFSET                                          (0)
  #define RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_MOD_0_MASK                                            (0x3 << RTL8373_SPG_PORT_STREAM0_CTRL0_STREAM_CONTENT_MOD_0_OFFSET)

#define RTL8373_SPG_PORT_STREAM0_CTRL1_ADDR(port)                                                             (0x1C24 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_STREAM0_CTRL1_STREAM_LEN_RNG_START_0_OFFSET                                        (16)
  #define RTL8373_SPG_PORT_STREAM0_CTRL1_STREAM_LEN_RNG_START_0_MASK                                          (0x3FFF << RTL8373_SPG_PORT_STREAM0_CTRL1_STREAM_LEN_RNG_START_0_OFFSET)
  #define RTL8373_SPG_PORT_STREAM0_CTRL1_STREAM_LEN_RNG_END_0_OFFSET                                          (0)
  #define RTL8373_SPG_PORT_STREAM0_CTRL1_STREAM_LEN_RNG_END_0_MASK                                            (0x3FFF << RTL8373_SPG_PORT_STREAM0_CTRL1_STREAM_LEN_RNG_END_0_OFFSET)

#define RTL8373_SPG_PORT_STREAM0_CTRL2_ADDR(port)                                                             (0x1C28 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_STREAM0_CTRL2_STREAM_DA_ADD_CNT_0_OFFSET                                           (16)
  #define RTL8373_SPG_PORT_STREAM0_CTRL2_STREAM_DA_ADD_CNT_0_MASK                                             (0x7FFF << RTL8373_SPG_PORT_STREAM0_CTRL2_STREAM_DA_ADD_CNT_0_OFFSET)
  #define RTL8373_SPG_PORT_STREAM0_CTRL2_STREAM_SA_ADD_CNT_0_OFFSET                                           (0)
  #define RTL8373_SPG_PORT_STREAM0_CTRL2_STREAM_SA_ADD_CNT_0_MASK                                             (0x7FFF << RTL8373_SPG_PORT_STREAM0_CTRL2_STREAM_SA_ADD_CNT_0_OFFSET)

#define RTL8373_SPG_PORT_STREAM0_CTRL3_ADDR(port)                                                             (0x1C2C + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_STREAM0_CTRL3_STREAM_REPEAT_CONTENT_0_OFFSET                                       (0)
  #define RTL8373_SPG_PORT_STREAM0_CTRL3_STREAM_REPEAT_CONTENT_0_MASK                                         (0xFFFFFFFF << RTL8373_SPG_PORT_STREAM0_CTRL3_STREAM_REPEAT_CONTENT_0_OFFSET)

#define RTL8373_SPG_PB_ACCESS_CTRL0_ADDR                                                                      (0x7570)
  #define RTL8373_SPG_PB_ACCESS_CTRL0_PB_INDEX_OFFSET                                                         (0)
  #define RTL8373_SPG_PB_ACCESS_CTRL0_PB_INDEX_MASK                                                           (0x3F << RTL8373_SPG_PB_ACCESS_CTRL0_PB_INDEX_OFFSET)

#define RTL8373_SPG_PB_ACCESS_CTRL1_ADDR                                                                      (0x7574)
  #define RTL8373_SPG_PB_ACCESS_CTRL1_ACCESS_DATA_OFFSET                                                      (0)
  #define RTL8373_SPG_PB_ACCESS_CTRL1_ACCESS_DATA_MASK                                                        (0xFFFFFFFF << RTL8373_SPG_PB_ACCESS_CTRL1_ACCESS_DATA_OFFSET)

#define RTL8373_SPG_PB_ACCESS_CTRL2_ADDR                                                                      (0x7578)
  #define RTL8373_SPG_PB_ACCESS_CTRL2_PB_TRIG_OFFSET                                                          (31)
  #define RTL8373_SPG_PB_ACCESS_CTRL2_PB_TRIG_MASK                                                            (0x1 << RTL8373_SPG_PB_ACCESS_CTRL2_PB_TRIG_OFFSET)
  #define RTL8373_SPG_PB_ACCESS_CTRL2_PB_TYPE_OFFSET                                                          (30)
  #define RTL8373_SPG_PB_ACCESS_CTRL2_PB_TYPE_MASK                                                            (0x1 << RTL8373_SPG_PB_ACCESS_CTRL2_PB_TYPE_OFFSET)
  #define RTL8373_SPG_PB_ACCESS_CTRL2_PB_CELL_INDEX_OFFSET                                                    (8)
  #define RTL8373_SPG_PB_ACCESS_CTRL2_PB_CELL_INDEX_MASK                                                      (0xFF << RTL8373_SPG_PB_ACCESS_CTRL2_PB_CELL_INDEX_OFFSET)
  #define RTL8373_SPG_PB_ACCESS_CTRL2_PB_BYTE_INDEX_OFFSET                                                    (0)
  #define RTL8373_SPG_PB_ACCESS_CTRL2_PB_BYTE_INDEX_MASK                                                      (0xFF << RTL8373_SPG_PB_ACCESS_CTRL2_PB_BYTE_INDEX_OFFSET)

#define RTL8373_SPG_PORT_INDEX_CTRL0_ADDR(port)                                                               (0x1C30 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_SPG_PORT_INDEX_CTRL0_PORTN_INDEX_OFFSET                                                     (0)
  #define RTL8373_SPG_PORT_INDEX_CTRL0_PORTN_INDEX_MASK                                                       (0xFFF << RTL8373_SPG_PORT_INDEX_CTRL0_PORTN_INDEX_OFFSET)

#define RTL8373_SPG_GLOBAL_INDEX_CTRL0_ADDR(port)                                                             (0x757C + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_OFFSET                                                     (0)
  #define RTL8373_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_MASK                                                       (0xFFF << RTL8373_SPG_GLOBAL_INDEX_CTRL0_PKT_INDEX_OFFSET)

#define RTL8373_SPG_PREAMBLE_LENGTH_CTRL_ADDR(port)                                                           (0x121C + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_SPG_PREAMBLE_LENGTH_CTRL_SPG_PREAMBLE_LENGTH_OFFSET                                         (0)
  #define RTL8373_SPG_PREAMBLE_LENGTH_CTRL_SPG_PREAMBLE_LENGTH_MASK                                           (0xF << RTL8373_SPG_PREAMBLE_LENGTH_CTRL_SPG_PREAMBLE_LENGTH_OFFSET)

#define RTL8373_SPG_PREAMBLE_CONTENT_CTRL2_ADDR(port)                                                         (0x1220 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_SPG_PREAMBLE_CONTENT_CTRL2_SPG_PREAMBLE_CONTENT2_OFFSET                                     (0)
  #define RTL8373_SPG_PREAMBLE_CONTENT_CTRL2_SPG_PREAMBLE_CONTENT2_MASK                                       (0xFFFF << RTL8373_SPG_PREAMBLE_CONTENT_CTRL2_SPG_PREAMBLE_CONTENT2_OFFSET)

#define RTL8373_SPG_PREAMBLE_CONTENT_CTRL1_ADDR(port)                                                         (0x1224 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_SPG_PREAMBLE_CONTENT_CTRL1_SPG_PREAMBLE_CONTENT1_OFFSET                                     (0)
  #define RTL8373_SPG_PREAMBLE_CONTENT_CTRL1_SPG_PREAMBLE_CONTENT1_MASK                                       (0xFFFFFFFF << RTL8373_SPG_PREAMBLE_CONTENT_CTRL1_SPG_PREAMBLE_CONTENT1_OFFSET)

#define RTL8373_SPG_PREAMBLE_CONTENT_CTRL0_ADDR(port)                                                         (0x1228 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_SPG_PREAMBLE_CONTENT_CTRL0_SPG_PREAMBLE_CONTENT0_OFFSET                                     (0)
  #define RTL8373_SPG_PREAMBLE_CONTENT_CTRL0_SPG_PREAMBLE_CONTENT0_MASK                                       (0xFFFFFFFF << RTL8373_SPG_PREAMBLE_CONTENT_CTRL0_SPG_PREAMBLE_CONTENT0_OFFSET)

/*
 * Feature: Interface
 */
#define RTL8373_I2C_SLV_CTRL_ADDR                                                                             (0x404)
  #define RTL8373_I2C_SLV_CTRL_CFG_SDA_DLY_OFFSET                                                             (1)
  #define RTL8373_I2C_SLV_CTRL_CFG_SDA_DLY_MASK                                                               (0x3F << RTL8373_I2C_SLV_CTRL_CFG_SDA_DLY_OFFSET)
  #define RTL8373_I2C_SLV_CTRL_I2C_DATA_ENDIAN_SEL_OFFSET                                                     (0)
  #define RTL8373_I2C_SLV_CTRL_I2C_DATA_ENDIAN_SEL_MASK                                                       (0x1 << RTL8373_I2C_SLV_CTRL_I2C_DATA_ENDIAN_SEL_OFFSET)

#define RTL8373_MAC_SLV_TIMEOUT_ADDR                                                                          (0x408)
  #define RTL8373_MAC_SLV_TIMEOUT_I2C_TIMEOUT_SET_OFFSET                                                      (16)
  #define RTL8373_MAC_SLV_TIMEOUT_I2C_TIMEOUT_SET_MASK                                                        (0x3FFF << RTL8373_MAC_SLV_TIMEOUT_I2C_TIMEOUT_SET_OFFSET)
  #define RTL8373_MAC_SLV_TIMEOUT_I2C_TIMEOUT_FLAG_OFFSET                                                     (15)
  #define RTL8373_MAC_SLV_TIMEOUT_I2C_TIMEOUT_FLAG_MASK                                                       (0x1 << RTL8373_MAC_SLV_TIMEOUT_I2C_TIMEOUT_FLAG_OFFSET)
  #define RTL8373_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_OFFSET                                                      (1)
  #define RTL8373_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_MASK                                                        (0x3FFF << RTL8373_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_OFFSET)
  #define RTL8373_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_OFFSET                                                     (0)
  #define RTL8373_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_MASK                                                       (0x1 << RTL8373_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_OFFSET)

#define RTL8373_MAC_IF_CTRL_ADDR                                                                              (0x40C)
  #define RTL8373_MAC_IF_CTRL_DW8051_INDIRECT_EE_EN_OFFSET                                                    (3)
  #define RTL8373_MAC_IF_CTRL_DW8051_INDIRECT_EE_EN_MASK                                                      (0x1 << RTL8373_MAC_IF_CTRL_DW8051_INDIRECT_EE_EN_OFFSET)
  #define RTL8373_MAC_IF_CTRL_SPI_SO_REF_OFFSET                                                               (2)
  #define RTL8373_MAC_IF_CTRL_SPI_SO_REF_MASK                                                                 (0x1 << RTL8373_MAC_IF_CTRL_SPI_SO_REF_OFFSET)
  #define RTL8373_MAC_IF_CTRL_REG_IF_SEL_OFFSET                                                               (0)
  #define RTL8373_MAC_IF_CTRL_REG_IF_SEL_MASK                                                                 (0x3 << RTL8373_MAC_IF_CTRL_REG_IF_SEL_OFFSET)

#define RTL8373_SLV_MDX_CTRL_ADDR                                                                             (0x410)
  #define RTL8373_SLV_MDX_CTRL_CFG_PRMB_SUPP_OFFSET                                                           (6)
  #define RTL8373_SLV_MDX_CTRL_CFG_PRMB_SUPP_MASK                                                             (0x1 << RTL8373_SLV_MDX_CTRL_CFG_PRMB_SUPP_OFFSET)
  #define RTL8373_SLV_MDX_CTRL_CFG_SHORT_PRMB_OFFSET                                                          (5)
  #define RTL8373_SLV_MDX_CTRL_CFG_SHORT_PRMB_MASK                                                            (0x1 << RTL8373_SLV_MDX_CTRL_CFG_SHORT_PRMB_OFFSET)
  #define RTL8373_SLV_MDX_CTRL_CFG_TA_CHK_EN_OFFSET                                                           (4)
  #define RTL8373_SLV_MDX_CTRL_CFG_TA_CHK_EN_MASK                                                             (0x1 << RTL8373_SLV_MDX_CTRL_CFG_TA_CHK_EN_OFFSET)
  #define RTL8373_SLV_MDX_CTRL_CFG_SLV_EDGE_SEL_OFFSET                                                        (3)
  #define RTL8373_SLV_MDX_CTRL_CFG_SLV_EDGE_SEL_MASK                                                          (0x1 << RTL8373_SLV_MDX_CTRL_CFG_SLV_EDGE_SEL_OFFSET)
  #define RTL8373_SLV_MDX_CTRL_CFG_SLV_MDIO_DLY_OFFSET                                                        (1)
  #define RTL8373_SLV_MDX_CTRL_CFG_SLV_MDIO_DLY_MASK                                                          (0x3 << RTL8373_SLV_MDX_CTRL_CFG_SLV_MDIO_DLY_OFFSET)
  #define RTL8373_SLV_MDX_CTRL_STRP_EN_SLV_MDC_DEG_OFFSET                                                     (0)
  #define RTL8373_SLV_MDX_CTRL_STRP_EN_SLV_MDC_DEG_MASK                                                       (0x1 << RTL8373_SLV_MDX_CTRL_STRP_EN_SLV_MDC_DEG_OFFSET)

#define RTL8373_I2C_MST_IF_CTRL_ADDR                                                                          (0x414)
  #define RTL8373_I2C_MST_IF_CTRL_CFG_DATA_HOLD_TIME_1_OFFSET                                                 (17)
  #define RTL8373_I2C_MST_IF_CTRL_CFG_DATA_HOLD_TIME_1_MASK                                                   (0x1 << RTL8373_I2C_MST_IF_CTRL_CFG_DATA_HOLD_TIME_1_OFFSET)
  #define RTL8373_I2C_MST_IF_CTRL_CFG_SCK_I_DLY_1_OFFSET                                                      (13)
  #define RTL8373_I2C_MST_IF_CTRL_CFG_SCK_I_DLY_1_MASK                                                        (0xF << RTL8373_I2C_MST_IF_CTRL_CFG_SCK_I_DLY_1_OFFSET)
  #define RTL8373_I2C_MST_IF_CTRL_CFG_WAIT_SCK_MODE_1_OFFSET                                                  (11)
  #define RTL8373_I2C_MST_IF_CTRL_CFG_WAIT_SCK_MODE_1_MASK                                                    (0x3 << RTL8373_I2C_MST_IF_CTRL_CFG_WAIT_SCK_MODE_1_OFFSET)
  #define RTL8373_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SCK_1_OFFSET                                                   (6)
  #define RTL8373_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SCK_1_MASK                                                     (0x1F << RTL8373_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SCK_1_OFFSET)
  #define RTL8373_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SDA_1_OFFSET                                                   (0)
  #define RTL8373_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SDA_1_MASK                                                     (0x3F << RTL8373_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SDA_1_OFFSET)

#define RTL8373_I2C_MST1_CTRL1_ADDR                                                                           (0x418)
  #define RTL8373_I2C_MST1_CTRL1_READ_MODE_OFFSET                                                             (22)
  #define RTL8373_I2C_MST1_CTRL1_READ_MODE_MASK                                                               (0x1 << RTL8373_I2C_MST1_CTRL1_READ_MODE_OFFSET)
  #define RTL8373_I2C_MST1_CTRL1_MEM_ADDR_WIDTH_OFFSET                                                        (20)
  #define RTL8373_I2C_MST1_CTRL1_MEM_ADDR_WIDTH_MASK                                                          (0x3 << RTL8373_I2C_MST1_CTRL1_MEM_ADDR_WIDTH_OFFSET)
  #define RTL8373_I2C_MST1_CTRL1_DATA_WIDTH_OFFSET                                                            (16)
  #define RTL8373_I2C_MST1_CTRL1_DATA_WIDTH_MASK                                                              (0xF << RTL8373_I2C_MST1_CTRL1_DATA_WIDTH_OFFSET)
  #define RTL8373_I2C_MST1_CTRL1_SCL_OUT_SEL_OFFSET                                                           (13)
  #define RTL8373_I2C_MST1_CTRL1_SCL_OUT_SEL_MASK                                                             (0x7 << RTL8373_I2C_MST1_CTRL1_SCL_OUT_SEL_OFFSET)
  #define RTL8373_I2C_MST1_CTRL1_SDA_OUT_SEL_OFFSET                                                           (10)
  #define RTL8373_I2C_MST1_CTRL1_SDA_OUT_SEL_MASK                                                             (0x7 << RTL8373_I2C_MST1_CTRL1_SDA_OUT_SEL_OFFSET)
  #define RTL8373_I2C_MST1_CTRL1_DEV_ADDR_OFFSET                                                              (3)
  #define RTL8373_I2C_MST1_CTRL1_DEV_ADDR_MASK                                                                (0x7F << RTL8373_I2C_MST1_CTRL1_DEV_ADDR_OFFSET)
  #define RTL8373_I2C_MST1_CTRL1_RWOP_OFFSET                                                                  (2)
  #define RTL8373_I2C_MST1_CTRL1_RWOP_MASK                                                                    (0x1 << RTL8373_I2C_MST1_CTRL1_RWOP_OFFSET)
  #define RTL8373_I2C_MST1_CTRL1_I2C_FAIL_OFFSET                                                              (1)
  #define RTL8373_I2C_MST1_CTRL1_I2C_FAIL_MASK                                                                (0x1 << RTL8373_I2C_MST1_CTRL1_I2C_FAIL_OFFSET)
  #define RTL8373_I2C_MST1_CTRL1_I2C_TRIG_OFFSET                                                              (0)
  #define RTL8373_I2C_MST1_CTRL1_I2C_TRIG_MASK                                                                (0x1 << RTL8373_I2C_MST1_CTRL1_I2C_TRIG_OFFSET)

#define RTL8373_I2C_MST1_CTRL2_ADDR                                                                           (0x41C)
  #define RTL8373_I2C_MST1_CTRL2_MST_CODE_OFFSET                                                              (16)
  #define RTL8373_I2C_MST1_CTRL2_MST_CODE_MASK                                                                (0x7 << RTL8373_I2C_MST1_CTRL2_MST_CODE_OFFSET)
  #define RTL8373_I2C_MST1_CTRL2_I2C_MST_CODE_OFFSET                                                          (15)
  #define RTL8373_I2C_MST1_CTRL2_I2C_MST_CODE_MASK                                                            (0x1 << RTL8373_I2C_MST1_CTRL2_I2C_MST_CODE_OFFSET)
  #define RTL8373_I2C_MST1_CTRL2_I2C_RESET_OFFSET                                                             (14)
  #define RTL8373_I2C_MST1_CTRL2_I2C_RESET_MASK                                                               (0x1 << RTL8373_I2C_MST1_CTRL2_I2C_RESET_OFFSET)
  #define RTL8373_I2C_MST1_CTRL2_CHK_ACK_DLY_OFFSET                                                           (10)
  #define RTL8373_I2C_MST1_CTRL2_CHK_ACK_DLY_MASK                                                             (0xF << RTL8373_I2C_MST1_CTRL2_CHK_ACK_DLY_OFFSET)
  #define RTL8373_I2C_MST1_CTRL2_DRV_ACK_DLY_OFFSET                                                           (6)
  #define RTL8373_I2C_MST1_CTRL2_DRV_ACK_DLY_MASK                                                             (0xF << RTL8373_I2C_MST1_CTRL2_DRV_ACK_DLY_OFFSET)
  #define RTL8373_I2C_MST1_CTRL2_BYTE_TO_BYTE_DLY_OFFSET                                                      (4)
  #define RTL8373_I2C_MST1_CTRL2_BYTE_TO_BYTE_DLY_MASK                                                        (0x3 << RTL8373_I2C_MST1_CTRL2_BYTE_TO_BYTE_DLY_OFFSET)
  #define RTL8373_I2C_MST1_CTRL2_TBUF_DELAY_OFFSET                                                            (3)
  #define RTL8373_I2C_MST1_CTRL2_TBUF_DELAY_MASK                                                              (0x1 << RTL8373_I2C_MST1_CTRL2_TBUF_DELAY_OFFSET)
  #define RTL8373_I2C_MST1_CTRL2_SCL_FREQ_OFFSET                                                              (0)
  #define RTL8373_I2C_MST1_CTRL2_SCL_FREQ_MASK                                                                (0x3 << RTL8373_I2C_MST1_CTRL2_SCL_FREQ_OFFSET)

#define RTL8373_I2C_MST1_MEMADDR_CTRL_ADDR                                                                    (0x420)
  #define RTL8373_I2C_MST1_MEMADDR_CTRL_MEM_ADDR_OFFSET                                                       (0)
  #define RTL8373_I2C_MST1_MEMADDR_CTRL_MEM_ADDR_MASK                                                         (0xFFFFFF << RTL8373_I2C_MST1_MEMADDR_CTRL_MEM_ADDR_OFFSET)

#define RTL8373_I2C_MST1_DATA_CTRL_ADDR(index)                                                                (0x424 + (((index >> 2) << 2))) /* index: 0-15 */
  #define RTL8373_I2C_MST1_DATA_CTRL_DATA_OFFSET(index)                                                       ((index & 0x3) << 3)
  #define RTL8373_I2C_MST1_DATA_CTRL_DATA_MASK(index)                                                         (0xFF << RTL8373_I2C_MST1_DATA_CTRL_DATA_OFFSET(index))

#define RTL8373_SPI_CTRL0_ADDR                                                                                (0x434)
  #define RTL8373_SPI_CTRL0_SPI_OUT_SEL_OFFSET                                                                (20)
  #define RTL8373_SPI_CTRL0_SPI_OUT_SEL_MASK                                                                  (0x1 << RTL8373_SPI_CTRL0_SPI_OUT_SEL_OFFSET)
  #define RTL8373_SPI_CTRL0_SPI_RX_DLY_OFFSET                                                                 (17)
  #define RTL8373_SPI_CTRL0_SPI_RX_DLY_MASK                                                                   (0x7 << RTL8373_SPI_CTRL0_SPI_RX_DLY_OFFSET)
  #define RTL8373_SPI_CTRL0_SPI_CLK_DLY_OFFSET                                                                (14)
  #define RTL8373_SPI_CTRL0_SPI_CLK_DLY_MASK                                                                  (0x7 << RTL8373_SPI_CTRL0_SPI_CLK_DLY_OFFSET)
  #define RTL8373_SPI_CTRL0_SPI_TX_DLY_OFFSET                                                                 (11)
  #define RTL8373_SPI_CTRL0_SPI_TX_DLY_MASK                                                                   (0x7 << RTL8373_SPI_CTRL0_SPI_TX_DLY_OFFSET)
  #define RTL8373_SPI_CTRL0_SPI_CLK_DIV_OFFSET                                                                (8)
  #define RTL8373_SPI_CTRL0_SPI_CLK_DIV_MASK                                                                  (0x7 << RTL8373_SPI_CTRL0_SPI_CLK_DIV_OFFSET)
  #define RTL8373_SPI_CTRL0_SPI_CPHA_OFFSET                                                                   (7)
  #define RTL8373_SPI_CTRL0_SPI_CPHA_MASK                                                                     (0x1 << RTL8373_SPI_CTRL0_SPI_CPHA_OFFSET)
  #define RTL8373_SPI_CTRL0_SPI_CPOL_OFFSET                                                                   (6)
  #define RTL8373_SPI_CTRL0_SPI_CPOL_MASK                                                                     (0x1 << RTL8373_SPI_CTRL0_SPI_CPOL_OFFSET)
  #define RTL8373_SPI_CTRL0_SPI_TSLCH_OFFSET                                                                  (3)
  #define RTL8373_SPI_CTRL0_SPI_TSLCH_MASK                                                                    (0x7 << RTL8373_SPI_CTRL0_SPI_TSLCH_OFFSET)
  #define RTL8373_SPI_CTRL0_SPI_TCHSH_OFFSET                                                                  (0)
  #define RTL8373_SPI_CTRL0_SPI_TCHSH_MASK                                                                    (0x7 << RTL8373_SPI_CTRL0_SPI_TCHSH_OFFSET)

#define RTL8373_SPI_CTRL1_ADDR                                                                                (0x438)
  #define RTL8373_SPI_CTRL1_ADDR_WIDTH_OFFSET                                                                 (20)
  #define RTL8373_SPI_CTRL1_ADDR_WIDTH_MASK                                                                   (0x7 << RTL8373_SPI_CTRL1_ADDR_WIDTH_OFFSET)
  #define RTL8373_SPI_CTRL1_DATA_WIDTH_OFFSET                                                                 (11)
  #define RTL8373_SPI_CTRL1_DATA_WIDTH_MASK                                                                   (0x1FF << RTL8373_SPI_CTRL1_DATA_WIDTH_OFFSET)
  #define RTL8373_SPI_CTRL1_BYPASS_DATA_BYTE_OFFSET                                                           (10)
  #define RTL8373_SPI_CTRL1_BYPASS_DATA_BYTE_MASK                                                             (0x1 << RTL8373_SPI_CTRL1_BYPASS_DATA_BYTE_OFFSET)
  #define RTL8373_SPI_CTRL1_SPI_CMD_TYPE_OFFSET                                                               (9)
  #define RTL8373_SPI_CTRL1_SPI_CMD_TYPE_MASK                                                                 (0x1 << RTL8373_SPI_CTRL1_SPI_CMD_TYPE_OFFSET)
  #define RTL8373_SPI_CTRL1_SPI_CMD_OFFSET                                                                    (1)
  #define RTL8373_SPI_CTRL1_SPI_CMD_MASK                                                                      (0xFF << RTL8373_SPI_CTRL1_SPI_CMD_OFFSET)
  #define RTL8373_SPI_CTRL1_SPI_TRIG_OFFSET                                                                   (0)
  #define RTL8373_SPI_CTRL1_SPI_TRIG_MASK                                                                     (0x1 << RTL8373_SPI_CTRL1_SPI_TRIG_OFFSET)

#define RTL8373_SPI_DATA_ADDR(index)                                                                          (0x4F0 + (((index) << 2))) /* index: 0-127 */
  #define RTL8373_SPI_DATA_SPI_DATA_OFFSET                                                                    (0)
  #define RTL8373_SPI_DATA_SPI_DATA_MASK                                                                      (0xFFFFFFFF << RTL8373_SPI_DATA_SPI_DATA_OFFSET)

#define RTL8373_SPI_ADDR_ADDR                                                                                 (0x43C)
  #define RTL8373_SPI_ADDR_SPI_ADDR_OFFSET                                                                    (0)
  #define RTL8373_SPI_ADDR_SPI_ADDR_MASK                                                                      (0xFFFFFFFF << RTL8373_SPI_ADDR_SPI_ADDR_OFFSET)

#define RTL8373_GPIO_OUT0_ADDR                                                                                (0x3C)
  #define RTL8373_GPIO_OUT0_GPIO_OUT_31_0_OFFSET                                                              (0)
  #define RTL8373_GPIO_OUT0_GPIO_OUT_31_0_MASK                                                                (0xFFFFFFFF << RTL8373_GPIO_OUT0_GPIO_OUT_31_0_OFFSET)

#define RTL8373_GPIO_OUT1_ADDR                                                                                (0x40)
  #define RTL8373_GPIO_OUT1_GPIO_OUT_62_32_OFFSET                                                             (0)
  #define RTL8373_GPIO_OUT1_GPIO_OUT_62_32_MASK                                                               (0x7FFFFFFF << RTL8373_GPIO_OUT1_GPIO_OUT_62_32_OFFSET)

#define RTL8373_GPIO_IN0_ADDR                                                                                 (0x44)
  #define RTL8373_GPIO_IN0_GPIO_IN_31_0_OFFSET                                                                (0)
  #define RTL8373_GPIO_IN0_GPIO_IN_31_0_MASK                                                                  (0xFFFFFFFF << RTL8373_GPIO_IN0_GPIO_IN_31_0_OFFSET)

#define RTL8373_GPIO_IN1_ADDR                                                                                 (0x48)
  #define RTL8373_GPIO_IN1_GPIO_IN_62_32_OFFSET                                                               (0)
  #define RTL8373_GPIO_IN1_GPIO_IN_62_32_MASK                                                                 (0x7FFFFFFF << RTL8373_GPIO_IN1_GPIO_IN_62_32_OFFSET)

#define RTL8373_GPIO_OE0_ADDR                                                                                 (0x4C)
  #define RTL8373_GPIO_OE0_GPIO_OE_31_0_OFFSET                                                                (0)
  #define RTL8373_GPIO_OE0_GPIO_OE_31_0_MASK                                                                  (0xFFFFFFFF << RTL8373_GPIO_OE0_GPIO_OE_31_0_OFFSET)

#define RTL8373_GPIO_OE1_ADDR                                                                                 (0x50)
  #define RTL8373_GPIO_OE1_GPIO_OE_62_32_OFFSET                                                               (0)
  #define RTL8373_GPIO_OE1_GPIO_OE_62_32_MASK                                                                 (0x7FFFFFFF << RTL8373_GPIO_OE1_GPIO_OE_62_32_OFFSET)

#define RTL8373_GPIO_IMODE_54_52_ADDR                                                                         (0x54)
  #define RTL8373_GPIO_IMODE_54_52_IMODE_GPIO_54_OFFSET                                                       (4)
  #define RTL8373_GPIO_IMODE_54_52_IMODE_GPIO_54_MASK                                                         (0x3 << RTL8373_GPIO_IMODE_54_52_IMODE_GPIO_54_OFFSET)
  #define RTL8373_GPIO_IMODE_54_52_IMODE_GPIO_53_OFFSET                                                       (2)
  #define RTL8373_GPIO_IMODE_54_52_IMODE_GPIO_53_MASK                                                         (0x3 << RTL8373_GPIO_IMODE_54_52_IMODE_GPIO_53_OFFSET)
  #define RTL8373_GPIO_IMODE_54_52_IMODE_GPIO_52_OFFSET                                                       (0)
  #define RTL8373_GPIO_IMODE_54_52_IMODE_GPIO_52_MASK                                                         (0x3 << RTL8373_GPIO_IMODE_54_52_IMODE_GPIO_52_OFFSET)

#define RTL8373_INI_MODE_ADDR                                                                                 (0x58)
  #define RTL8373_INI_MODE_INI_MODE_OFFSET                                                                    (0)
  #define RTL8373_INI_MODE_INI_MODE_MASK                                                                      (0x3 << RTL8373_INI_MODE_INI_MODE_OFFSET)

#define RTL8373_PWM_CTRL_ADDR                                                                                 (0x5C)
  #define RTL8373_PWM_CTRL_PWM_OE_OFFSET                                                                      (11)
  #define RTL8373_PWM_CTRL_PWM_OE_MASK                                                                        (0x1 << RTL8373_PWM_CTRL_PWM_OE_OFFSET)
  #define RTL8373_PWM_CTRL_PWM_DUTY_RATIO_OFFSET                                                              (3)
  #define RTL8373_PWM_CTRL_PWM_DUTY_RATIO_MASK                                                                (0xFF << RTL8373_PWM_CTRL_PWM_DUTY_RATIO_OFFSET)
  #define RTL8373_PWM_CTRL_PWM_CLK_SEL_OFFSET                                                                 (0)
  #define RTL8373_PWM_CTRL_PWM_CLK_SEL_MASK                                                                   (0x7 << RTL8373_PWM_CTRL_PWM_CLK_SEL_OFFSET)

#define RTL8373_REGIF_TIMEOUT_INFO_ADDR                                                                       (0x440)
  #define RTL8373_REGIF_TIMEOUT_INFO_REGIF_TIME_OUT_OFFSET                                                    (19)
  #define RTL8373_REGIF_TIMEOUT_INFO_REGIF_TIME_OUT_MASK                                                      (0x1 << RTL8373_REGIF_TIMEOUT_INFO_REGIF_TIME_OUT_OFFSET)
  #define RTL8373_REGIF_TIMEOUT_INFO_REGIF_AC_SOUR_OFFSET                                                     (16)
  #define RTL8373_REGIF_TIMEOUT_INFO_REGIF_AC_SOUR_MASK                                                       (0x7 << RTL8373_REGIF_TIMEOUT_INFO_REGIF_AC_SOUR_OFFSET)
  #define RTL8373_REGIF_TIMEOUT_INFO_REGIF_AC_ADDR_OFFSET                                                     (0)
  #define RTL8373_REGIF_TIMEOUT_INFO_REGIF_AC_ADDR_MASK                                                       (0xFFFF << RTL8373_REGIF_TIMEOUT_INFO_REGIF_AC_ADDR_OFFSET)

/*
 * Feature: TM
 */
#define RTL8373_TM0_CTRL0_ADDR                                                                                (0x2D0)
  #define RTL8373_TM0_CTRL0_DUMY_TM0_CTRL0_OFFSET                                                             (0)
  #define RTL8373_TM0_CTRL0_DUMY_TM0_CTRL0_MASK                                                               (0xFFFFFFFF << RTL8373_TM0_CTRL0_DUMY_TM0_CTRL0_OFFSET)

#define RTL8373_TM0_CTRL1_ADDR                                                                                (0x2D4)
  #define RTL8373_TM0_CTRL1_DUMY_TM0_CTRL1_OFFSET                                                             (0)
  #define RTL8373_TM0_CTRL1_DUMY_TM0_CTRL1_MASK                                                               (0xFFFFFFFF << RTL8373_TM0_CTRL1_DUMY_TM0_CTRL1_OFFSET)

#define RTL8373_TM0_CTRL2_ADDR                                                                                (0x2D8)
  #define RTL8373_TM0_CTRL2_REG_EN_LATCH_OFFSET                                                               (2)
  #define RTL8373_TM0_CTRL2_REG_EN_LATCH_MASK                                                                 (0x1 << RTL8373_TM0_CTRL2_REG_EN_LATCH_OFFSET)

#define RTL8373_TM0_CTRL3_ADDR                                                                                (0x2DC)
  #define RTL8373_TM0_CTRL3_TM_HIGHCMP_EN_OFFSET                                                              (19)
  #define RTL8373_TM0_CTRL3_TM_HIGHCMP_EN_MASK                                                                (0x1 << RTL8373_TM0_CTRL3_TM_HIGHCMP_EN_OFFSET)
  #define RTL8373_TM0_CTRL3_TM_HIGH_THR_OFFSET                                                                (10)
  #define RTL8373_TM0_CTRL3_TM_HIGH_THR_MASK                                                                  (0x1FF << RTL8373_TM0_CTRL3_TM_HIGH_THR_OFFSET)
  #define RTL8373_TM0_CTRL3_TM_LOWCMP_EN_OFFSET                                                               (9)
  #define RTL8373_TM0_CTRL3_TM_LOWCMP_EN_MASK                                                                 (0x1 << RTL8373_TM0_CTRL3_TM_LOWCMP_EN_OFFSET)
  #define RTL8373_TM0_CTRL3_TM_LOW_THR_OFFSET                                                                 (0)
  #define RTL8373_TM0_CTRL3_TM_LOW_THR_MASK                                                                   (0x1FF << RTL8373_TM0_CTRL3_TM_LOW_THR_OFFSET)

#define RTL8373_TM0_RESULT0_ADDR                                                                              (0x2E0)
  #define RTL8373_TM0_RESULT0_TM_OUT_2_0_OFFSET                                                               (16)
  #define RTL8373_TM0_RESULT0_TM_OUT_2_0_MASK                                                                 (0x7 << RTL8373_TM0_RESULT0_TM_OUT_2_0_OFFSET)
  #define RTL8373_TM0_RESULT0_TM_OUT_18_3_OFFSET                                                              (0)
  #define RTL8373_TM0_RESULT0_TM_OUT_18_3_MASK                                                                (0xFFFF << RTL8373_TM0_RESULT0_TM_OUT_18_3_OFFSET)

#define RTL8373_TM0_RESULT1_ADDR                                                                              (0x2E4)
  #define RTL8373_TM0_RESULT1_TM_ADC_OUT_OFFSET                                                               (0)
  #define RTL8373_TM0_RESULT1_TM_ADC_OUT_MASK                                                                 (0x3FFFFF << RTL8373_TM0_RESULT1_TM_ADC_OUT_OFFSET)

#define RTL8373_TM0_RESULT2_ADDR                                                                              (0x2E8)
  #define RTL8373_TM0_RESULT2_EN_TM_MAX_OFFSET                                                                (19)
  #define RTL8373_TM0_RESULT2_EN_TM_MAX_MASK                                                                  (0x1 << RTL8373_TM0_RESULT2_EN_TM_MAX_OFFSET)
  #define RTL8373_TM0_RESULT2_TM_MAX_2_0_OFFSET                                                               (16)
  #define RTL8373_TM0_RESULT2_TM_MAX_2_0_MASK                                                                 (0x7 << RTL8373_TM0_RESULT2_TM_MAX_2_0_OFFSET)
  #define RTL8373_TM0_RESULT2_TM_MAX_18_3_OFFSET                                                              (0)
  #define RTL8373_TM0_RESULT2_TM_MAX_18_3_MASK                                                                (0xFFFF << RTL8373_TM0_RESULT2_TM_MAX_18_3_OFFSET)

#define RTL8373_TM0_RESULT3_ADDR                                                                              (0x2EC)
  #define RTL8373_TM0_RESULT3_EN_TM_MIN_OFFSET                                                                (19)
  #define RTL8373_TM0_RESULT3_EN_TM_MIN_MASK                                                                  (0x1 << RTL8373_TM0_RESULT3_EN_TM_MIN_OFFSET)
  #define RTL8373_TM0_RESULT3_TM_MIN_2_0_OFFSET                                                               (16)
  #define RTL8373_TM0_RESULT3_TM_MIN_2_0_MASK                                                                 (0x7 << RTL8373_TM0_RESULT3_TM_MIN_2_0_OFFSET)
  #define RTL8373_TM0_RESULT3_TM_MIN_18_3_OFFSET                                                              (0)
  #define RTL8373_TM0_RESULT3_TM_MIN_18_3_MASK                                                                (0xFFFF << RTL8373_TM0_RESULT3_TM_MIN_18_3_OFFSET)

#define RTL8373_TM0_RESULT4_ADDR                                                                              (0x2F0)
  #define RTL8373_TM0_RESULT4_TEMP_OUT_POWERON_2_0_OFFSET                                                     (16)
  #define RTL8373_TM0_RESULT4_TEMP_OUT_POWERON_2_0_MASK                                                       (0x7 << RTL8373_TM0_RESULT4_TEMP_OUT_POWERON_2_0_OFFSET)
  #define RTL8373_TM0_RESULT4_TEMP_OUT_POWERON_18_3_OFFSET                                                    (0)
  #define RTL8373_TM0_RESULT4_TEMP_OUT_POWERON_18_3_MASK                                                      (0xFFFF << RTL8373_TM0_RESULT4_TEMP_OUT_POWERON_18_3_OFFSET)

#define RTL8373_TM1_CTRL0_ADDR                                                                                (0x330)
  #define RTL8373_TM1_CTRL0_REG_A_OFFSET                                                                      (0)
  #define RTL8373_TM1_CTRL0_REG_A_MASK                                                                        (0x1FFFFFFF << RTL8373_TM1_CTRL0_REG_A_OFFSET)

#define RTL8373_TM1_CTRL1_ADDR                                                                                (0x334)
  #define RTL8373_TM1_CTRL1_REG_B_OFFSET                                                                      (0)
  #define RTL8373_TM1_CTRL1_REG_B_MASK                                                                        (0x3FFFFF << RTL8373_TM1_CTRL1_REG_B_OFFSET)

#define RTL8373_TM1_CTRL2_ADDR                                                                                (0x338)
  #define RTL8373_TM1_CTRL2_RSTB_TM_OFFSET                                                                    (14)
  #define RTL8373_TM1_CTRL2_RSTB_TM_MASK                                                                      (0x1 << RTL8373_TM1_CTRL2_RSTB_TM_OFFSET)
  #define RTL8373_TM1_CTRL2_REG_CHOPFREQSEL_OFFSET                                                            (10)
  #define RTL8373_TM1_CTRL2_REG_CHOPFREQSEL_MASK                                                              (0xF << RTL8373_TM1_CTRL2_REG_CHOPFREQSEL_OFFSET)
  #define RTL8373_TM1_CTRL2_REG_OSR_OFFSET                                                                    (7)
  #define RTL8373_TM1_CTRL2_REG_OSR_MASK                                                                      (0x7 << RTL8373_TM1_CTRL2_REG_OSR_OFFSET)
  #define RTL8373_TM1_CTRL2_REG_HOLD_EN_OFFSET                                                                (6)
  #define RTL8373_TM1_CTRL2_REG_HOLD_EN_MASK                                                                  (0x1 << RTL8373_TM1_CTRL2_REG_HOLD_EN_OFFSET)
  #define RTL8373_TM1_CTRL2_REG_HOLD_DLY_OFFSET                                                               (4)
  #define RTL8373_TM1_CTRL2_REG_HOLD_DLY_MASK                                                                 (0x3 << RTL8373_TM1_CTRL2_REG_HOLD_DLY_OFFSET)
  #define RTL8373_TM1_CTRL2_REG_CHOPEN_OFFSET                                                                 (3)
  #define RTL8373_TM1_CTRL2_REG_CHOPEN_MASK                                                                   (0x1 << RTL8373_TM1_CTRL2_REG_CHOPEN_OFFSET)
  #define RTL8373_TM1_CTRL2_REG_EN_LATCH_OFFSET                                                               (2)
  #define RTL8373_TM1_CTRL2_REG_EN_LATCH_MASK                                                                 (0x1 << RTL8373_TM1_CTRL2_REG_EN_LATCH_OFFSET)
  #define RTL8373_TM1_CTRL2_REG_BIASDEM_EN_OFFSET                                                             (1)
  #define RTL8373_TM1_CTRL2_REG_BIASDEM_EN_MASK                                                               (0x1 << RTL8373_TM1_CTRL2_REG_BIASDEM_EN_OFFSET)
  #define RTL8373_TM1_CTRL2_REG_ADCCKSEL_OFFSET                                                               (0)
  #define RTL8373_TM1_CTRL2_REG_ADCCKSEL_MASK                                                                 (0x1 << RTL8373_TM1_CTRL2_REG_ADCCKSEL_OFFSET)

#define RTL8373_TM1_CTRL3_ADDR                                                                                (0x33C)
  #define RTL8373_TM1_CTRL3_TM_HIGHCMP_EN_OFFSET                                                              (19)
  #define RTL8373_TM1_CTRL3_TM_HIGHCMP_EN_MASK                                                                (0x1 << RTL8373_TM1_CTRL3_TM_HIGHCMP_EN_OFFSET)
  #define RTL8373_TM1_CTRL3_TM_HIGH_THR_OFFSET                                                                (10)
  #define RTL8373_TM1_CTRL3_TM_HIGH_THR_MASK                                                                  (0x1FF << RTL8373_TM1_CTRL3_TM_HIGH_THR_OFFSET)
  #define RTL8373_TM1_CTRL3_TM_LOWCMP_EN_OFFSET                                                               (9)
  #define RTL8373_TM1_CTRL3_TM_LOWCMP_EN_MASK                                                                 (0x1 << RTL8373_TM1_CTRL3_TM_LOWCMP_EN_OFFSET)
  #define RTL8373_TM1_CTRL3_TM_LOW_THR_OFFSET                                                                 (0)
  #define RTL8373_TM1_CTRL3_TM_LOW_THR_MASK                                                                   (0x1FF << RTL8373_TM1_CTRL3_TM_LOW_THR_OFFSET)

#define RTL8373_TM1_RESULT0_ADDR                                                                              (0x340)
  #define RTL8373_TM1_RESULT0_TM_OUT_2_0_OFFSET                                                               (16)
  #define RTL8373_TM1_RESULT0_TM_OUT_2_0_MASK                                                                 (0x7 << RTL8373_TM1_RESULT0_TM_OUT_2_0_OFFSET)
  #define RTL8373_TM1_RESULT0_TM_OUT_18_3_OFFSET                                                              (0)
  #define RTL8373_TM1_RESULT0_TM_OUT_18_3_MASK                                                                (0xFFFF << RTL8373_TM1_RESULT0_TM_OUT_18_3_OFFSET)

#define RTL8373_TM1_RESULT1_ADDR                                                                              (0x344)
  #define RTL8373_TM1_RESULT1_TM_ADC_OUT_OFFSET                                                               (0)
  #define RTL8373_TM1_RESULT1_TM_ADC_OUT_MASK                                                                 (0x3FFFFF << RTL8373_TM1_RESULT1_TM_ADC_OUT_OFFSET)

#define RTL8373_TM1_RESULT2_ADDR                                                                              (0x348)
  #define RTL8373_TM1_RESULT2_EN_TM_MAX_OFFSET                                                                (19)
  #define RTL8373_TM1_RESULT2_EN_TM_MAX_MASK                                                                  (0x1 << RTL8373_TM1_RESULT2_EN_TM_MAX_OFFSET)
  #define RTL8373_TM1_RESULT2_TM_MAX_2_0_OFFSET                                                               (16)
  #define RTL8373_TM1_RESULT2_TM_MAX_2_0_MASK                                                                 (0x7 << RTL8373_TM1_RESULT2_TM_MAX_2_0_OFFSET)
  #define RTL8373_TM1_RESULT2_TM_MAX_18_3_OFFSET                                                              (0)
  #define RTL8373_TM1_RESULT2_TM_MAX_18_3_MASK                                                                (0xFFFF << RTL8373_TM1_RESULT2_TM_MAX_18_3_OFFSET)

#define RTL8373_TM1_RESULT3_ADDR                                                                              (0x34C)
  #define RTL8373_TM1_RESULT3_EN_TM_MIN_OFFSET                                                                (19)
  #define RTL8373_TM1_RESULT3_EN_TM_MIN_MASK                                                                  (0x1 << RTL8373_TM1_RESULT3_EN_TM_MIN_OFFSET)
  #define RTL8373_TM1_RESULT3_TM_MIN_2_0_OFFSET                                                               (16)
  #define RTL8373_TM1_RESULT3_TM_MIN_2_0_MASK                                                                 (0x7 << RTL8373_TM1_RESULT3_TM_MIN_2_0_OFFSET)
  #define RTL8373_TM1_RESULT3_TM_MIN_18_3_OFFSET                                                              (0)
  #define RTL8373_TM1_RESULT3_TM_MIN_18_3_MASK                                                                (0xFFFF << RTL8373_TM1_RESULT3_TM_MIN_18_3_OFFSET)

#define RTL8373_TM1_RESULT4_ADDR                                                                              (0x350)
  #define RTL8373_TM1_RESULT4_TEMP_OUT_POWERON_2_0_OFFSET                                                     (16)
  #define RTL8373_TM1_RESULT4_TEMP_OUT_POWERON_2_0_MASK                                                       (0x7 << RTL8373_TM1_RESULT4_TEMP_OUT_POWERON_2_0_OFFSET)
  #define RTL8373_TM1_RESULT4_TEMP_OUT_POWERON_18_3_OFFSET                                                    (0)
  #define RTL8373_TM1_RESULT4_TEMP_OUT_POWERON_18_3_MASK                                                      (0xFFFF << RTL8373_TM1_RESULT4_TEMP_OUT_POWERON_18_3_OFFSET)

/*
 * Feature: EFUSE&EEPROM
 */
#define RTL8373_EFUSE_ACCESS_EN_ADDR                                                                          (0x7FE0)
  #define RTL8373_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_OFFSET                                                      (0)
  #define RTL8373_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_MASK                                                        (0xFFFF << RTL8373_EFUSE_ACCESS_EN_EFUSE_ACCESS_EN_OFFSET)

#define RTL8373_EFUSE_AUTOLOAD_CTRL_ADDR                                                                      (0x7FE4)
  #define RTL8373_EFUSE_AUTOLOAD_CTRL_EFUSE_AUTOLOAD_TIMER_OFFSET                                             (12)
  #define RTL8373_EFUSE_AUTOLOAD_CTRL_EFUSE_AUTOLOAD_TIMER_MASK                                               (0xFFFFF << RTL8373_EFUSE_AUTOLOAD_CTRL_EFUSE_AUTOLOAD_TIMER_OFFSET)
  #define RTL8373_EFUSE_AUTOLOAD_CTRL_EFUSE_AUTOLOAD_CNT_OFFSET                                               (1)
  #define RTL8373_EFUSE_AUTOLOAD_CTRL_EFUSE_AUTOLOAD_CNT_MASK                                                 (0x7FF << RTL8373_EFUSE_AUTOLOAD_CTRL_EFUSE_AUTOLOAD_CNT_OFFSET)
  #define RTL8373_EFUSE_AUTOLOAD_CTRL_EFUSE_RE_AUTOLOAD_OFFSET                                                (0)
  #define RTL8373_EFUSE_AUTOLOAD_CTRL_EFUSE_RE_AUTOLOAD_MASK                                                  (0x1 << RTL8373_EFUSE_AUTOLOAD_CTRL_EFUSE_RE_AUTOLOAD_OFFSET)

#define RTL8373_EFUSE_ACCESS_CTRL_ADDR                                                                        (0x7FE8)
  #define RTL8373_EFUSE_ACCESS_CTRL_EFUSE_MODE_OFFSET                                                         (12)
  #define RTL8373_EFUSE_ACCESS_CTRL_EFUSE_MODE_MASK                                                           (0xF << RTL8373_EFUSE_ACCESS_CTRL_EFUSE_MODE_OFFSET)
  #define RTL8373_EFUSE_ACCESS_CTRL_EFUSE_CMD_OFFSET                                                          (11)
  #define RTL8373_EFUSE_ACCESS_CTRL_EFUSE_CMD_MASK                                                            (0x1 << RTL8373_EFUSE_ACCESS_CTRL_EFUSE_CMD_OFFSET)
  #define RTL8373_EFUSE_ACCESS_CTRL_EFUSE_ADDR_OFFSET                                                         (0)
  #define RTL8373_EFUSE_ACCESS_CTRL_EFUSE_ADDR_MASK                                                           (0x7FF << RTL8373_EFUSE_ACCESS_CTRL_EFUSE_ADDR_OFFSET)

#define RTL8373_EFUSE_WDATA_CTRL_ADDR                                                                         (0x7FEC)
  #define RTL8373_EFUSE_WDATA_CTRL_EFUSE_WDATA_OFFSET                                                         (0)
  #define RTL8373_EFUSE_WDATA_CTRL_EFUSE_WDATA_MASK                                                           (0xFF << RTL8373_EFUSE_WDATA_CTRL_EFUSE_WDATA_OFFSET)

#define RTL8373_EFUSE_RDATA_CTRL_ADDR                                                                         (0x7FF0)
  #define RTL8373_EFUSE_RDATA_CTRL_EFUSE_RDATA_OFFSET                                                         (0)
  #define RTL8373_EFUSE_RDATA_CTRL_EFUSE_RDATA_MASK                                                           (0xFF << RTL8373_EFUSE_RDATA_CTRL_EFUSE_RDATA_OFFSET)

#define RTL8373_EFUSE_CP_MISC_ADDR                                                                            (0x7FF4)
  #define RTL8373_EFUSE_CP_MISC_EFUSE_CP_CHK_OFFSET                                                           (2)
  #define RTL8373_EFUSE_CP_MISC_EFUSE_CP_CHK_MASK                                                             (0x1 << RTL8373_EFUSE_CP_MISC_EFUSE_CP_CHK_OFFSET)
  #define RTL8373_EFUSE_CP_MISC_EFUSE_REPAIR_CHK_OFFSET                                                       (0)
  #define RTL8373_EFUSE_CP_MISC_EFUSE_REPAIR_CHK_MASK                                                         (0x3 << RTL8373_EFUSE_CP_MISC_EFUSE_REPAIR_CHK_OFFSET)

#define RTL8373_EFUSE_MARGIN_RD_CFG_ADDR                                                                      (0x7FF8)
  #define RTL8373_EFUSE_MARGIN_RD_CFG_EFUSE_MARGIN_RD_ERR_CNT_OFFSET                                          (16)
  #define RTL8373_EFUSE_MARGIN_RD_CFG_EFUSE_MARGIN_RD_ERR_CNT_MASK                                            (0xFFF << RTL8373_EFUSE_MARGIN_RD_CFG_EFUSE_MARGIN_RD_ERR_CNT_OFFSET)
  #define RTL8373_EFUSE_MARGIN_RD_CFG_EFUSE_MARGIN_RD_END_ADR_OFFSET                                          (0)
  #define RTL8373_EFUSE_MARGIN_RD_CFG_EFUSE_MARGIN_RD_END_ADR_MASK                                            (0x7FF << RTL8373_EFUSE_MARGIN_RD_CFG_EFUSE_MARGIN_RD_END_ADR_OFFSET)

#define RTL8373_EFUSE_MARGIN_RD_ERR_1_ADDR                                                                    (0x7FFC)
  #define RTL8373_EFUSE_MARGIN_RD_ERR_1_EFUSE_MARGIN_RD_ERR_DAT1_OFFSET                                       (16)
  #define RTL8373_EFUSE_MARGIN_RD_ERR_1_EFUSE_MARGIN_RD_ERR_DAT1_MASK                                         (0xFF << RTL8373_EFUSE_MARGIN_RD_ERR_1_EFUSE_MARGIN_RD_ERR_DAT1_OFFSET)
  #define RTL8373_EFUSE_MARGIN_RD_ERR_1_EFUSE_MARGIN_RD_ERR_ADR1_OFFSET                                       (0)
  #define RTL8373_EFUSE_MARGIN_RD_ERR_1_EFUSE_MARGIN_RD_ERR_ADR1_MASK                                         (0x7FF << RTL8373_EFUSE_MARGIN_RD_ERR_1_EFUSE_MARGIN_RD_ERR_ADR1_OFFSET)

#define RTL8373_EFUSE_MARGIN_RD_ERR_2_ADDR                                                                    (0x8000)
  #define RTL8373_EFUSE_MARGIN_RD_ERR_2_EFUSE_MARGIN_RD_ERR_DAT2_OFFSET                                       (16)
  #define RTL8373_EFUSE_MARGIN_RD_ERR_2_EFUSE_MARGIN_RD_ERR_DAT2_MASK                                         (0xFF << RTL8373_EFUSE_MARGIN_RD_ERR_2_EFUSE_MARGIN_RD_ERR_DAT2_OFFSET)
  #define RTL8373_EFUSE_MARGIN_RD_ERR_2_EFUSE_MARGIN_RD_ERR_ADR2_OFFSET                                       (0)
  #define RTL8373_EFUSE_MARGIN_RD_ERR_2_EFUSE_MARGIN_RD_ERR_ADR2_MASK                                         (0x7FF << RTL8373_EFUSE_MARGIN_RD_ERR_2_EFUSE_MARGIN_RD_ERR_ADR2_OFFSET)

#define RTL8373_EFUSE_FREQ_SEL_ADDR                                                                           (0x8004)
  #define RTL8373_EFUSE_FREQ_SEL_EFUSE_FREQ_SEL_OFFSET                                                        (0)
  #define RTL8373_EFUSE_FREQ_SEL_EFUSE_FREQ_SEL_MASK                                                          (0x1 << RTL8373_EFUSE_FREQ_SEL_EFUSE_FREQ_SEL_OFFSET)

#define RTL8373_EFUSE_MASS_OPERATION_CFG_ADDR                                                                 (0x8008)
  #define RTL8373_EFUSE_MASS_OPERATION_CFG_EFUSE_COMP_ERR_CNT_OFFSET                                          (16)
  #define RTL8373_EFUSE_MASS_OPERATION_CFG_EFUSE_COMP_ERR_CNT_MASK                                            (0xFFF << RTL8373_EFUSE_MASS_OPERATION_CFG_EFUSE_COMP_ERR_CNT_OFFSET)
  #define RTL8373_EFUSE_MASS_OPERATION_CFG_EFUSE_MASS_OP_END_ADR_OFFSET                                       (0)
  #define RTL8373_EFUSE_MASS_OPERATION_CFG_EFUSE_MASS_OP_END_ADR_MASK                                         (0x7FF << RTL8373_EFUSE_MASS_OPERATION_CFG_EFUSE_MASS_OP_END_ADR_OFFSET)

#define RTL8373_EFUSE_MASS_COMP_ERR_1_ADDR                                                                    (0x800C)
  #define RTL8373_EFUSE_MASS_COMP_ERR_1_EFUSE_MASS_COMP_ERR_DAT1_OFFSET                                       (16)
  #define RTL8373_EFUSE_MASS_COMP_ERR_1_EFUSE_MASS_COMP_ERR_DAT1_MASK                                         (0xFF << RTL8373_EFUSE_MASS_COMP_ERR_1_EFUSE_MASS_COMP_ERR_DAT1_OFFSET)
  #define RTL8373_EFUSE_MASS_COMP_ERR_1_EFUSE_MASS_COMP_ERR_ADR1_OFFSET                                       (0)
  #define RTL8373_EFUSE_MASS_COMP_ERR_1_EFUSE_MASS_COMP_ERR_ADR1_MASK                                         (0x7FF << RTL8373_EFUSE_MASS_COMP_ERR_1_EFUSE_MASS_COMP_ERR_ADR1_OFFSET)

#define RTL8373_EFUSE_MASS_COMP_ERR_2_ADDR                                                                    (0x8010)
  #define RTL8373_EFUSE_MASS_COMP_ERR_2_EFUSE_MASS_COMP_ERR_DAT2_OFFSET                                       (16)
  #define RTL8373_EFUSE_MASS_COMP_ERR_2_EFUSE_MASS_COMP_ERR_DAT2_MASK                                         (0xFF << RTL8373_EFUSE_MASS_COMP_ERR_2_EFUSE_MASS_COMP_ERR_DAT2_OFFSET)
  #define RTL8373_EFUSE_MASS_COMP_ERR_2_EFUSE_MASS_COMP_ERR_ADR2_OFFSET                                       (0)
  #define RTL8373_EFUSE_MASS_COMP_ERR_2_EFUSE_MASS_COMP_ERR_ADR2_MASK                                         (0x7FF << RTL8373_EFUSE_MASS_COMP_ERR_2_EFUSE_MASS_COMP_ERR_ADR2_OFFSET)

#define RTL8373_EFUSE_MASS_DATA_REG_ADDR(index)                                                               (0x8014 + (((index) << 2))) /* index: 0-31 */
  #define RTL8373_EFUSE_MASS_DATA_REG_EFUSE_MASS_DATA_OFFSET                                                  (0)
  #define RTL8373_EFUSE_MASS_DATA_REG_EFUSE_MASS_DATA_MASK                                                    (0xFFFFFFFF << RTL8373_EFUSE_MASS_DATA_REG_EFUSE_MASS_DATA_OFFSET)

#define RTL8373_MAC_EEPROM_DOWN_LOAD_FREQ_ADDR                                                                (0x5F20)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_FREQ_SCK_FREQ_SEL_OFFSET                                               (0)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_FREQ_SCK_FREQ_SEL_MASK                                                 (0x3 << RTL8373_MAC_EEPROM_DOWN_LOAD_FREQ_SCK_FREQ_SEL_OFFSET)

#define RTL8373_MAC_EEPROM_DOWN_LOAD_STS_ADDR                                                                 (0x5F24)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_AUTO_LOAD_LEN_OFFSET                                        (16)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_AUTO_LOAD_LEN_MASK                                          (0xFFFF << RTL8373_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_AUTO_LOAD_LEN_OFFSET)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_OFFSET                                           (2)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_MASK                                             (0x1 << RTL8373_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_VALID_FAIL_OFFSET)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_OFFSET                                                (1)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_MASK                                                  (0x1 << RTL8373_MAC_EEPROM_DOWN_LOAD_STS_EEPROM_COMPL_OFFSET)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_OFFSET                                                    (0)
  #define RTL8373_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_MASK                                                      (0x1 << RTL8373_MAC_EEPROM_DOWN_LOAD_STS_NOEEPROM_OFFSET)

#define RTL8373_EEPROM_VER_INFO_ADDR                                                                          (0x5F28)
  #define RTL8373_EEPROM_VER_INFO_EEPROM_CODE_VER_OFFSET                                                      (24)
  #define RTL8373_EEPROM_VER_INFO_EEPROM_CODE_VER_MASK                                                        (0xFF << RTL8373_EEPROM_VER_INFO_EEPROM_CODE_VER_OFFSET)
  #define RTL8373_EEPROM_VER_INFO_EEPROM_CODE_DATE_2_OFFSET                                                   (16)
  #define RTL8373_EEPROM_VER_INFO_EEPROM_CODE_DATE_2_MASK                                                     (0xFF << RTL8373_EEPROM_VER_INFO_EEPROM_CODE_DATE_2_OFFSET)
  #define RTL8373_EEPROM_VER_INFO_EEPROM_CODE_DATE_1_OFFSET                                                   (8)
  #define RTL8373_EEPROM_VER_INFO_EEPROM_CODE_DATE_1_MASK                                                     (0xFF << RTL8373_EEPROM_VER_INFO_EEPROM_CODE_DATE_1_OFFSET)
  #define RTL8373_EEPROM_VER_INFO_EEPROM_CODE_DATE_0_OFFSET                                                   (0)
  #define RTL8373_EEPROM_VER_INFO_EEPROM_CODE_DATE_0_MASK                                                     (0xFF << RTL8373_EEPROM_VER_INFO_EEPROM_CODE_DATE_0_OFFSET)

#define RTL8373_EEPROM_AUTOLOAD_TIMER_ADDR                                                                    (0x5F2C)
  #define RTL8373_EEPROM_AUTOLOAD_TIMER_EEPROM_AUTOLOAD_TIMER_OFFSET                                          (0)
  #define RTL8373_EEPROM_AUTOLOAD_TIMER_EEPROM_AUTOLOAD_TIMER_MASK                                            (0xFFFFFFFF << RTL8373_EEPROM_AUTOLOAD_TIMER_EEPROM_AUTOLOAD_TIMER_OFFSET)

#define RTL8373_MAC_EEPROM_ADDR_LEN_ADDR                                                                      (0x5F30)
  #define RTL8373_MAC_EEPROM_ADDR_LEN_EEPROM_ADDR_LEN_OFFSET                                                  (0)
  #define RTL8373_MAC_EEPROM_ADDR_LEN_EEPROM_ADDR_LEN_MASK                                                    (0x1 << RTL8373_MAC_EEPROM_ADDR_LEN_EEPROM_ADDR_LEN_OFFSET)

/*
 * Feature: Interrupt
 */
#define RTL8373_IMR_INT_PORT_LINK_STS_CHG_ADDR                                                                (0x5F34)
  #define RTL8373_IMR_INT_PORT_LINK_STS_CHG_IMR_INT_PORT_LINK_STS_CHG_10_0_OFFSET                             (0)
  #define RTL8373_IMR_INT_PORT_LINK_STS_CHG_IMR_INT_PORT_LINK_STS_CHG_10_0_MASK                               (0x3FF << RTL8373_IMR_INT_PORT_LINK_STS_CHG_IMR_INT_PORT_LINK_STS_CHG_10_0_OFFSET)

#define RTL8373_IMR_INT_GPHY_ADDR                                                                             (0x5F38)
  #define RTL8373_IMR_INT_GPHY_IMR_INT_GPHY_3_0_OFFSET                                                        (0)
  #define RTL8373_IMR_INT_GPHY_IMR_INT_GPHY_3_0_MASK                                                          (0xF << RTL8373_IMR_INT_GPHY_IMR_INT_GPHY_3_0_OFFSET)

#define RTL8373_IMR_INT_LEARNOVER_ADDR                                                                        (0x5F3C)
  #define RTL8373_IMR_INT_LEARNOVER_IMR_INT_LEARN_OVER_PORT_9_0_OFFSET                                        (0)
  #define RTL8373_IMR_INT_LEARNOVER_IMR_INT_LEARN_OVER_PORT_9_0_MASK                                          (0x3FF << RTL8373_IMR_INT_LEARNOVER_IMR_INT_LEARN_OVER_PORT_9_0_OFFSET)

#define RTL8373_IMR_INT_RLFD_ADDR                                                                             (0x5F40)
  #define RTL8373_IMR_INT_RLFD_IMR_INT_RLFD_PORT_8_0_OFFSET                                                   (0)
  #define RTL8373_IMR_INT_RLFD_IMR_INT_RLFD_PORT_8_0_MASK                                                     (0x1FF << RTL8373_IMR_INT_RLFD_IMR_INT_RLFD_PORT_8_0_OFFSET)

#define RTL8373_IMR_INT_WOL_ADDR                                                                              (0x5F44)
  #define RTL8373_IMR_INT_WOL_IMR_INT_PHYWOL_PORT_3_0_OFFSET                                                  (9)
  #define RTL8373_IMR_INT_WOL_IMR_INT_PHYWOL_PORT_3_0_MASK                                                    (0xF << RTL8373_IMR_INT_WOL_IMR_INT_PHYWOL_PORT_3_0_OFFSET)
  #define RTL8373_IMR_INT_WOL_IMR_INT_WOL_PORT_8_0_OFFSET                                                     (0)
  #define RTL8373_IMR_INT_WOL_IMR_INT_WOL_PORT_8_0_MASK                                                       (0x1FF << RTL8373_IMR_INT_WOL_IMR_INT_WOL_PORT_8_0_OFFSET)

#define RTL8373_IMR_INT_SERDES_LINK_FAULT_P_ADDR                                                              (0x5F48)
  #define RTL8373_IMR_INT_SERDES_LINK_FAULT_P_IMR_INT_SERDES_LINK_FAULT_PORT_OFFSET                           (0)
  #define RTL8373_IMR_INT_SERDES_LINK_FAULT_P_IMR_INT_SERDES_LINK_FAULT_PORT_MASK                             (0x1F << RTL8373_IMR_INT_SERDES_LINK_FAULT_P_IMR_INT_SERDES_LINK_FAULT_PORT_OFFSET)

#define RTL8373_IMR_INT_SDS_UPD_PHYSTS0_ADDR                                                                  (0x5F4C)
  #define RTL8373_IMR_INT_SDS_UPD_PHYSTS0_IMR_INT_SDS_UPD_PHYSTS_OFFSET                                       (0)
  #define RTL8373_IMR_INT_SDS_UPD_PHYSTS0_IMR_INT_SDS_UPD_PHYSTS_MASK                                         (0x1F << RTL8373_IMR_INT_SDS_UPD_PHYSTS0_IMR_INT_SDS_UPD_PHYSTS_OFFSET)

#define RTL8373_IMR_INT_GPIO_ADDR                                                                             (0x5F50)
  #define RTL8373_IMR_INT_GPIO_IMR_INT_GPIO_OFFSET                                                            (0)
  #define RTL8373_IMR_INT_GPIO_IMR_INT_GPIO_MASK                                                              (0x7 << RTL8373_IMR_INT_GPIO_IMR_INT_GPIO_OFFSET)

#define RTL8373_IMR_INT_MISC_ADDR                                                                             (0x5F54)
  #define RTL8373_IMR_INT_MISC_IMR_EXT_CPUIDE_EXT_OFFSET                                                      (24)
  #define RTL8373_IMR_INT_MISC_IMR_EXT_CPUIDE_EXT_MASK                                                        (0x1 << RTL8373_IMR_INT_MISC_IMR_EXT_CPUIDE_EXT_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_EXT_CPUIDE_ENR_OFFSET                                                      (23)
  #define RTL8373_IMR_INT_MISC_IMR_EXT_CPUIDE_ENR_MASK                                                        (0x1 << RTL8373_IMR_INT_MISC_IMR_EXT_CPUIDE_ENR_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_MACSECWRP_3_0_OFFSET                                                   (19)
  #define RTL8373_IMR_INT_MISC_IMR_INT_MACSECWRP_3_0_MASK                                                     (0xF << RTL8373_IMR_INT_MISC_IMR_INT_MACSECWRP_3_0_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_PTP1588_OFFSET                                                         (18)
  #define RTL8373_IMR_INT_MISC_IMR_INT_PTP1588_MASK                                                           (0x1 << RTL8373_IMR_INT_MISC_IMR_INT_PTP1588_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_ROUT_PBUF_OFFSET                                                       (17)
  #define RTL8373_IMR_INT_MISC_IMR_INT_ROUT_PBUF_MASK                                                         (0x1 << RTL8373_IMR_INT_MISC_IMR_INT_ROUT_PBUF_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_METER_EXCEED_OFFSET                                                    (16)
  #define RTL8373_IMR_INT_MISC_IMR_INT_METER_EXCEED_MASK                                                      (0x1 << RTL8373_IMR_INT_MISC_IMR_INT_METER_EXCEED_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_LOOP_DETECTION_OFFSET                                                  (15)
  #define RTL8373_IMR_INT_MISC_IMR_INT_LOOP_DETECTION_MASK                                                    (0x1 << RTL8373_IMR_INT_MISC_IMR_INT_LOOP_DETECTION_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_ACL_OFFSET                                                             (13)
  #define RTL8373_IMR_INT_MISC_IMR_INT_ACL_MASK                                                               (0x1 << RTL8373_IMR_INT_MISC_IMR_INT_ACL_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_AUTO_REC_OFFSET                                                        (11)
  #define RTL8373_IMR_INT_MISC_IMR_INT_AUTO_REC_MASK                                                          (0x1 << RTL8373_IMR_INT_MISC_IMR_INT_AUTO_REC_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_SAMOVE_OFFSET                                                          (10)
  #define RTL8373_IMR_INT_MISC_IMR_INT_SAMOVE_MASK                                                            (0x1 << RTL8373_IMR_INT_MISC_IMR_INT_SAMOVE_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_SERDES_RX_SYM_ERR_1_0_OFFSET                                           (7)
  #define RTL8373_IMR_INT_MISC_IMR_INT_SERDES_RX_SYM_ERR_1_0_MASK                                             (0x3 << RTL8373_IMR_INT_MISC_IMR_INT_SERDES_RX_SYM_ERR_1_0_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_SMI_CHECK_REG_4_0_OFFSET                                               (2)
  #define RTL8373_IMR_INT_MISC_IMR_INT_SMI_CHECK_REG_4_0_MASK                                                 (0x1F << RTL8373_IMR_INT_MISC_IMR_INT_SMI_CHECK_REG_4_0_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_TM_LOW_OFFSET                                                          (1)
  #define RTL8373_IMR_INT_MISC_IMR_INT_TM_LOW_MASK                                                            (0x1 << RTL8373_IMR_INT_MISC_IMR_INT_TM_LOW_OFFSET)
  #define RTL8373_IMR_INT_MISC_IMR_INT_TM_HIGH_OFFSET                                                         (0)
  #define RTL8373_IMR_INT_MISC_IMR_INT_TM_HIGH_MASK                                                           (0x1 << RTL8373_IMR_INT_MISC_IMR_INT_TM_HIGH_OFFSET)

#define RTL8373_IMR_EXT_PORT_LINK_STS_CHG_ADDR                                                                (0x5F58)
  #define RTL8373_IMR_EXT_PORT_LINK_STS_CHG_IMR_EXT_PORT_LINK_STS_CHG_10_0_OFFSET                             (0)
  #define RTL8373_IMR_EXT_PORT_LINK_STS_CHG_IMR_EXT_PORT_LINK_STS_CHG_10_0_MASK                               (0x3FF << RTL8373_IMR_EXT_PORT_LINK_STS_CHG_IMR_EXT_PORT_LINK_STS_CHG_10_0_OFFSET)

#define RTL8373_IMR_EXT_GPHY_ADDR                                                                             (0x5F5C)
  #define RTL8373_IMR_EXT_GPHY_IMR_EXT_GPHY_3_0_OFFSET                                                        (0)
  #define RTL8373_IMR_EXT_GPHY_IMR_EXT_GPHY_3_0_MASK                                                          (0xF << RTL8373_IMR_EXT_GPHY_IMR_EXT_GPHY_3_0_OFFSET)

#define RTL8373_IMR_EXT_LEARNOVER_ADDR                                                                        (0x5F60)
  #define RTL8373_IMR_EXT_LEARNOVER_IMR_EXT_LEARN_OVER_PORT_9_0_OFFSET                                        (0)
  #define RTL8373_IMR_EXT_LEARNOVER_IMR_EXT_LEARN_OVER_PORT_9_0_MASK                                          (0x3FF << RTL8373_IMR_EXT_LEARNOVER_IMR_EXT_LEARN_OVER_PORT_9_0_OFFSET)

#define RTL8373_IMR_EXT_RLFD_ADDR                                                                             (0x5F64)
  #define RTL8373_IMR_EXT_RLFD_IMR_EXT_RLFD_PORT_8_0_OFFSET                                                   (0)
  #define RTL8373_IMR_EXT_RLFD_IMR_EXT_RLFD_PORT_8_0_MASK                                                     (0x1FF << RTL8373_IMR_EXT_RLFD_IMR_EXT_RLFD_PORT_8_0_OFFSET)

#define RTL8373_IMR_EXT_WOL_ADDR                                                                              (0x5F68)
  #define RTL8373_IMR_EXT_WOL_IMR_EXT_PHYWOL_PORT_3_0_OFFSET                                                  (9)
  #define RTL8373_IMR_EXT_WOL_IMR_EXT_PHYWOL_PORT_3_0_MASK                                                    (0xF << RTL8373_IMR_EXT_WOL_IMR_EXT_PHYWOL_PORT_3_0_OFFSET)
  #define RTL8373_IMR_EXT_WOL_IMR_EXT_WOL_PORT_8_0_OFFSET                                                     (0)
  #define RTL8373_IMR_EXT_WOL_IMR_EXT_WOL_PORT_8_0_MASK                                                       (0x1FF << RTL8373_IMR_EXT_WOL_IMR_EXT_WOL_PORT_8_0_OFFSET)

#define RTL8373_IMR_EXT_SERDES_LINK_FAULT_P_ADDR                                                              (0x5F6C)
  #define RTL8373_IMR_EXT_SERDES_LINK_FAULT_P_IMR_EXT_SERDES_LINK_FAULT_PORT_OFFSET                           (0)
  #define RTL8373_IMR_EXT_SERDES_LINK_FAULT_P_IMR_EXT_SERDES_LINK_FAULT_PORT_MASK                             (0x1F << RTL8373_IMR_EXT_SERDES_LINK_FAULT_P_IMR_EXT_SERDES_LINK_FAULT_PORT_OFFSET)

#define RTL8373_IMR_EXT_SDS_UPD_PHYSTS0_ADDR                                                                  (0x5F70)
  #define RTL8373_IMR_EXT_SDS_UPD_PHYSTS0_IMR_EXT_SDS_UPD_PHYSTS_OFFSET                                       (0)
  #define RTL8373_IMR_EXT_SDS_UPD_PHYSTS0_IMR_EXT_SDS_UPD_PHYSTS_MASK                                         (0x1F << RTL8373_IMR_EXT_SDS_UPD_PHYSTS0_IMR_EXT_SDS_UPD_PHYSTS_OFFSET)

#define RTL8373_IMR_EXT_GPIO_ADDR                                                                             (0x5F74)
  #define RTL8373_IMR_EXT_GPIO_IMR_EXT_GPIO_OFFSET                                                            (0)
  #define RTL8373_IMR_EXT_GPIO_IMR_EXT_GPIO_MASK                                                              (0x7 << RTL8373_IMR_EXT_GPIO_IMR_EXT_GPIO_OFFSET)

#define RTL8373_IMR_EXT_MISC_ADDR                                                                             (0x5F78)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_MACSECWRP_3_0_OFFSET                                                   (19)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_MACSECWRP_3_0_MASK                                                     (0xF << RTL8373_IMR_EXT_MISC_IMR_EXT_MACSECWRP_3_0_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_PTP1588_OFFSET                                                         (18)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_PTP1588_MASK                                                           (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_PTP1588_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_ROUT_PBUF_OFFSET                                                       (17)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_ROUT_PBUF_MASK                                                         (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_ROUT_PBUF_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_METER_EXCEED_OFFSET                                                    (16)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_METER_EXCEED_MASK                                                      (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_METER_EXCEED_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_LOOP_DETECTION_OFFSET                                                  (15)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_LOOP_DETECTION_MASK                                                    (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_LOOP_DETECTION_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_8051_OFFSET                                                            (14)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_8051_MASK                                                              (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_8051_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_ACL_OFFSET                                                             (13)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_ACL_MASK                                                               (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_ACL_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_AUTO_REC_OFFSET                                                        (11)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_AUTO_REC_MASK                                                          (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_AUTO_REC_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_SAMOVE_OFFSET                                                          (10)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_SAMOVE_MASK                                                            (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_SAMOVE_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_SERDES_RX_SYM_ERR_1_0_OFFSET                                           (7)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_SERDES_RX_SYM_ERR_1_0_MASK                                             (0x3 << RTL8373_IMR_EXT_MISC_IMR_EXT_SERDES_RX_SYM_ERR_1_0_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_SMI_CHECK_REG_4_0_OFFSET                                               (2)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_SMI_CHECK_REG_4_0_MASK                                                 (0x1F << RTL8373_IMR_EXT_MISC_IMR_EXT_SMI_CHECK_REG_4_0_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_TM_LOW_OFFSET                                                          (1)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_TM_LOW_MASK                                                            (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_TM_LOW_OFFSET)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_TM_HIGH_OFFSET                                                         (0)
  #define RTL8373_IMR_EXT_MISC_IMR_EXT_TM_HIGH_MASK                                                           (0x1 << RTL8373_IMR_EXT_MISC_IMR_EXT_TM_HIGH_OFFSET)

#define RTL8373_ISR_INT_GLB_ADDR                                                                              (0x5F7C)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_LINK_CHG_OFFSET                                                     (31)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_LINK_CHG_MASK                                                       (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_LINK_CHG_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_LEARN_OVER_OFFSET                                                   (30)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_LEARN_OVER_MASK                                                     (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_LEARN_OVER_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_GPHY_OFFSET                                                         (29)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_GPHY_MASK                                                           (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_GPHY_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_RLFD_OFFSET                                                         (28)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_RLFD_MASK                                                           (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_RLFD_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_WOL_OFFSET                                                          (27)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_WOL_MASK                                                            (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_WOL_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SERDES_LINK_FAULT_P_OFFSET                                          (26)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SERDES_LINK_FAULT_P_MASK                                            (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_SERDES_LINK_FAULT_P_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SDS_UPD_PHYSTS_OFFSET                                               (25)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SDS_UPD_PHYSTS_MASK                                                 (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_SDS_UPD_PHYSTS_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_ROUT_PBUF_OFFSET                                                    (24)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_ROUT_PBUF_MASK                                                      (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_ROUT_PBUF_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_PHYWOL_OFFSET                                                       (16)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_PHYWOL_MASK                                                         (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_PHYWOL_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_MACSECWRP_OFFSET                                                    (15)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_MACSECWRP_MASK                                                      (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_MACSECWRP_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_PTP1588_OFFSET                                                      (14)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_PTP1588_MASK                                                        (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_PTP1588_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_METER_EXCEED_OFFSET                                                 (13)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_METER_EXCEED_MASK                                                   (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_METER_EXCEED_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_LOOP_DETECTION_OFFSET                                               (12)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_LOOP_DETECTION_MASK                                                 (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_LOOP_DETECTION_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_ACL_OFFSET                                                          (10)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_ACL_MASK                                                            (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_ACL_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_AUTO_REC_OFFSET                                                     (8)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_AUTO_REC_MASK                                                       (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_AUTO_REC_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SAMOVE_OFFSET                                                       (7)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SAMOVE_MASK                                                         (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_SAMOVE_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_GPIO_OFFSET                                                         (5)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_GPIO_MASK                                                           (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_GPIO_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SDS_RX_SYM_ERR_OFFSET                                               (4)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SDS_RX_SYM_ERR_MASK                                                 (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_SDS_RX_SYM_ERR_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SMI_CHECK_OFFSET                                                    (2)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_SMI_CHECK_MASK                                                      (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_SMI_CHECK_OFFSET)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_TERMAL_DETECT_OFFSET                                                (0)
  #define RTL8373_ISR_INT_GLB_ISR_INT_GLB_TERMAL_DETECT_MASK                                                  (0x1 << RTL8373_ISR_INT_GLB_ISR_INT_GLB_TERMAL_DETECT_OFFSET)

#define RTL8373_ISR_EXT_GLB_ADDR                                                                              (0x5F80)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_LINK_CHG_OFFSET                                                     (31)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_LINK_CHG_MASK                                                       (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_LINK_CHG_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_LEARN_OVER_OFFSET                                                   (30)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_LEARN_OVER_MASK                                                     (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_LEARN_OVER_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_GPHY_OFFSET                                                         (29)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_GPHY_MASK                                                           (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_GPHY_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_RLFD_OFFSET                                                         (28)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_RLFD_MASK                                                           (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_RLFD_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_WOL_OFFSET                                                          (27)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_WOL_MASK                                                            (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_WOL_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SERDES_LINK_FAULT_P_OFFSET                                          (26)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SERDES_LINK_FAULT_P_MASK                                            (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SERDES_LINK_FAULT_P_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SDS_UPD_PHYSTS_OFFSET                                               (25)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SDS_UPD_PHYSTS_MASK                                                 (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SDS_UPD_PHYSTS_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_ROUT_PBUF_OFFSET                                                    (24)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_ROUT_PBUF_MASK                                                      (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_ROUT_PBUF_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_CPUIDE_EXT_OFFSET                                                   (18)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_CPUIDE_EXT_MASK                                                     (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_CPUIDE_EXT_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_CPUIDE_ENR_OFFSET                                                   (17)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_CPUIDE_ENR_MASK                                                     (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_CPUIDE_ENR_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_PHYWOL_OFFSET                                                       (16)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_PHYWOL_MASK                                                         (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_PHYWOL_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_MACSECWRP_OFFSET                                                    (15)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_MACSECWRP_MASK                                                      (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_MACSECWRP_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_PTP1588_OFFSET                                                      (14)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_PTP1588_MASK                                                        (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_PTP1588_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_METER_EXCEED_OFFSET                                                 (13)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_METER_EXCEED_MASK                                                   (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_METER_EXCEED_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_LOOP_DETECTION_OFFSET                                               (12)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_LOOP_DETECTION_MASK                                                 (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_LOOP_DETECTION_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_8051_OFFSET                                                         (11)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_8051_MASK                                                           (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_8051_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_ACL_OFFSET                                                          (10)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_ACL_MASK                                                            (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_ACL_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_AUTO_REC_OFFSET                                                     (8)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_AUTO_REC_MASK                                                       (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_AUTO_REC_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SAMOVE_OFFSET                                                       (7)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SAMOVE_MASK                                                         (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SAMOVE_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_GPIO_OFFSET                                                         (5)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_GPIO_MASK                                                           (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_GPIO_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SDS_RX_SYM_ERR_OFFSET                                               (4)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SDS_RX_SYM_ERR_MASK                                                 (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SDS_RX_SYM_ERR_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SMI_CHECK_OFFSET                                                    (2)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SMI_CHECK_MASK                                                      (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_SMI_CHECK_OFFSET)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_TERMAL_DETECT_OFFSET                                                (0)
  #define RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_TERMAL_DETECT_MASK                                                  (0x1 << RTL8373_ISR_EXT_GLB_ISR_EXT_GLB_TERMAL_DETECT_OFFSET)

#define RTL8373_ISR_SW_INT_MODE_ADDR                                                                          (0x5F84)
  #define RTL8373_ISR_SW_INT_MODE_INTP_OUT_SDS_CTRL_OFFSET                                                    (7)
  #define RTL8373_ISR_SW_INT_MODE_INTP_OUT_SDS_CTRL_MASK                                                      (0x1 << RTL8373_ISR_SW_INT_MODE_INTP_OUT_SDS_CTRL_OFFSET)
  #define RTL8373_ISR_SW_INT_MODE_SWITCH_IE_OFFSET                                                            (6)
  #define RTL8373_ISR_SW_INT_MODE_SWITCH_IE_MASK                                                              (0x1 << RTL8373_ISR_SW_INT_MODE_SWITCH_IE_OFFSET)
  #define RTL8373_ISR_SW_INT_MODE_SW_INT_PULSE_INTERVAL_OFFSET                                                (3)
  #define RTL8373_ISR_SW_INT_MODE_SW_INT_PULSE_INTERVAL_MASK                                                  (0x7 << RTL8373_ISR_SW_INT_MODE_SW_INT_PULSE_INTERVAL_OFFSET)
  #define RTL8373_ISR_SW_INT_MODE_SW_INT_MODE_OFFSET                                                          (1)
  #define RTL8373_ISR_SW_INT_MODE_SW_INT_MODE_MASK                                                            (0x3 << RTL8373_ISR_SW_INT_MODE_SW_INT_MODE_OFFSET)
  #define RTL8373_ISR_SW_INT_MODE_SW_INT_OD_OFFSET                                                            (0)
  #define RTL8373_ISR_SW_INT_MODE_SW_INT_OD_MASK                                                              (0x1 << RTL8373_ISR_SW_INT_MODE_SW_INT_OD_OFFSET)

#define RTL8373_ISR_INT_PORT_LINK_STS_CHG_ADDR                                                                (0x5F88)
  #define RTL8373_ISR_INT_PORT_LINK_STS_CHG_ISR_INT_PORT_LINK_STS_CHG_9_0_OFFSET                              (0)
  #define RTL8373_ISR_INT_PORT_LINK_STS_CHG_ISR_INT_PORT_LINK_STS_CHG_9_0_MASK                                (0x3FF << RTL8373_ISR_INT_PORT_LINK_STS_CHG_ISR_INT_PORT_LINK_STS_CHG_9_0_OFFSET)

#define RTL8373_ISR_INT_GPHY_ADDR                                                                             (0x5F8C)
  #define RTL8373_ISR_INT_GPHY_ISR_INT_GPHY_OFFSET                                                            (0)
  #define RTL8373_ISR_INT_GPHY_ISR_INT_GPHY_MASK                                                              (0xF << RTL8373_ISR_INT_GPHY_ISR_INT_GPHY_OFFSET)

#define RTL8373_ISR_INT_LEARNOVER_ADDR                                                                        (0x5F90)
  #define RTL8373_ISR_INT_LEARNOVER_ISR_INT_LEARN_OVER_PORT_9_0_OFFSET                                        (0)
  #define RTL8373_ISR_INT_LEARNOVER_ISR_INT_LEARN_OVER_PORT_9_0_MASK                                          (0x3FF << RTL8373_ISR_INT_LEARNOVER_ISR_INT_LEARN_OVER_PORT_9_0_OFFSET)

#define RTL8373_ISR_INT_TM_RLFD_ADDR                                                                          (0x5F94)
  #define RTL8373_ISR_INT_TM_RLFD_ISR_INT_RLFD_PORT_8_0_OFFSET                                                (0)
  #define RTL8373_ISR_INT_TM_RLFD_ISR_INT_RLFD_PORT_8_0_MASK                                                  (0x1FF << RTL8373_ISR_INT_TM_RLFD_ISR_INT_RLFD_PORT_8_0_OFFSET)

#define RTL8373_ISR_INT_WOL_ADDR                                                                              (0x5F98)
  #define RTL8373_ISR_INT_WOL_ISR_INT_PHYWOL_PORT_3_0_OFFSET                                                  (9)
  #define RTL8373_ISR_INT_WOL_ISR_INT_PHYWOL_PORT_3_0_MASK                                                    (0xF << RTL8373_ISR_INT_WOL_ISR_INT_PHYWOL_PORT_3_0_OFFSET)
  #define RTL8373_ISR_INT_WOL_ISR_INT_WOL_PORT_8_0_OFFSET                                                     (0)
  #define RTL8373_ISR_INT_WOL_ISR_INT_WOL_PORT_8_0_MASK                                                       (0x1FF << RTL8373_ISR_INT_WOL_ISR_INT_WOL_PORT_8_0_OFFSET)

#define RTL8373_ISR_INT_SERDES_LINK_FAULT_P_ADDR                                                              (0x5F9C)
  #define RTL8373_ISR_INT_SERDES_LINK_FAULT_P_ISR_INT_SERDES_LINK_FAULT_PORT_OFFSET                           (0)
  #define RTL8373_ISR_INT_SERDES_LINK_FAULT_P_ISR_INT_SERDES_LINK_FAULT_PORT_MASK                             (0x1F << RTL8373_ISR_INT_SERDES_LINK_FAULT_P_ISR_INT_SERDES_LINK_FAULT_PORT_OFFSET)

#define RTL8373_ISR_INT_SDS_UPD_PHYSTS0_ADDR                                                                  (0x5FA0)
  #define RTL8373_ISR_INT_SDS_UPD_PHYSTS0_ISR_INT_SDS_UPD_PHYSTS_OFFSET                                       (0)
  #define RTL8373_ISR_INT_SDS_UPD_PHYSTS0_ISR_INT_SDS_UPD_PHYSTS_MASK                                         (0x1F << RTL8373_ISR_INT_SDS_UPD_PHYSTS0_ISR_INT_SDS_UPD_PHYSTS_OFFSET)

#define RTL8373_ISR_INT_GPIO_ADDR                                                                             (0x5FA4)
  #define RTL8373_ISR_INT_GPIO_ISR_INT_GPIO_OFFSET                                                            (0)
  #define RTL8373_ISR_INT_GPIO_ISR_INT_GPIO_MASK                                                              (0x7 << RTL8373_ISR_INT_GPIO_ISR_INT_GPIO_OFFSET)

#define RTL8373_ISR_INT_MISC_ADDR                                                                             (0x5FA8)
  #define RTL8373_ISR_INT_MISC_ISR_INT_MACSECWRP_3_0_OFFSET                                                   (19)
  #define RTL8373_ISR_INT_MISC_ISR_INT_MACSECWRP_3_0_MASK                                                     (0xF << RTL8373_ISR_INT_MISC_ISR_INT_MACSECWRP_3_0_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_PTP1588_OFFSET                                                         (18)
  #define RTL8373_ISR_INT_MISC_ISR_INT_PTP1588_MASK                                                           (0x1 << RTL8373_ISR_INT_MISC_ISR_INT_PTP1588_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_ROUT_PBUF_OFFSET                                                       (17)
  #define RTL8373_ISR_INT_MISC_ISR_INT_ROUT_PBUF_MASK                                                         (0x1 << RTL8373_ISR_INT_MISC_ISR_INT_ROUT_PBUF_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_METER_EXCEED_OFFSET                                                    (16)
  #define RTL8373_ISR_INT_MISC_ISR_INT_METER_EXCEED_MASK                                                      (0x1 << RTL8373_ISR_INT_MISC_ISR_INT_METER_EXCEED_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_LOOP_DETECTION_OFFSET                                                  (15)
  #define RTL8373_ISR_INT_MISC_ISR_INT_LOOP_DETECTION_MASK                                                    (0x1 << RTL8373_ISR_INT_MISC_ISR_INT_LOOP_DETECTION_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_ACL_OFFSET                                                             (13)
  #define RTL8373_ISR_INT_MISC_ISR_INT_ACL_MASK                                                               (0x1 << RTL8373_ISR_INT_MISC_ISR_INT_ACL_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_AUTO_REC_OFFSET                                                        (11)
  #define RTL8373_ISR_INT_MISC_ISR_INT_AUTO_REC_MASK                                                          (0x1 << RTL8373_ISR_INT_MISC_ISR_INT_AUTO_REC_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_SAMOVE_OFFSET                                                          (10)
  #define RTL8373_ISR_INT_MISC_ISR_INT_SAMOVE_MASK                                                            (0x1 << RTL8373_ISR_INT_MISC_ISR_INT_SAMOVE_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_SERDES_RX_SYM_ERR_1_0_OFFSET                                           (7)
  #define RTL8373_ISR_INT_MISC_ISR_INT_SERDES_RX_SYM_ERR_1_0_MASK                                             (0x3 << RTL8373_ISR_INT_MISC_ISR_INT_SERDES_RX_SYM_ERR_1_0_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_SMI_CHECK_REG_4_0_OFFSET                                               (2)
  #define RTL8373_ISR_INT_MISC_ISR_INT_SMI_CHECK_REG_4_0_MASK                                                 (0x1F << RTL8373_ISR_INT_MISC_ISR_INT_SMI_CHECK_REG_4_0_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_TM_LOW_OFFSET                                                          (1)
  #define RTL8373_ISR_INT_MISC_ISR_INT_TM_LOW_MASK                                                            (0x1 << RTL8373_ISR_INT_MISC_ISR_INT_TM_LOW_OFFSET)
  #define RTL8373_ISR_INT_MISC_ISR_INT_TM_HIGH_OFFSET                                                         (0)
  #define RTL8373_ISR_INT_MISC_ISR_INT_TM_HIGH_MASK                                                           (0x1 << RTL8373_ISR_INT_MISC_ISR_INT_TM_HIGH_OFFSET)

#define RTL8373_ISR_EXT_PORT_LINK_STS_CHG_ADDR                                                                (0x5FAC)
  #define RTL8373_ISR_EXT_PORT_LINK_STS_CHG_ISR_EXT_PORT_LINK_STS_CHG_9_0_OFFSET                              (0)
  #define RTL8373_ISR_EXT_PORT_LINK_STS_CHG_ISR_EXT_PORT_LINK_STS_CHG_9_0_MASK                                (0x3FF << RTL8373_ISR_EXT_PORT_LINK_STS_CHG_ISR_EXT_PORT_LINK_STS_CHG_9_0_OFFSET)

#define RTL8373_ISR_EXT_GPHY_ADDR                                                                             (0x5FB0)
  #define RTL8373_ISR_EXT_GPHY_ISR_EXT_GPHY_OFFSET                                                            (0)
  #define RTL8373_ISR_EXT_GPHY_ISR_EXT_GPHY_MASK                                                              (0xF << RTL8373_ISR_EXT_GPHY_ISR_EXT_GPHY_OFFSET)

#define RTL8373_ISR_EXT_LEARNOVER_ADDR                                                                        (0x5FB4)
  #define RTL8373_ISR_EXT_LEARNOVER_ISR_EXT_LEARN_OVER_PORT_9_0_OFFSET                                        (0)
  #define RTL8373_ISR_EXT_LEARNOVER_ISR_EXT_LEARN_OVER_PORT_9_0_MASK                                          (0x3FF << RTL8373_ISR_EXT_LEARNOVER_ISR_EXT_LEARN_OVER_PORT_9_0_OFFSET)

#define RTL8373_ISR_EXT_TM_RLFD_ADDR                                                                          (0x5FB8)
  #define RTL8373_ISR_EXT_TM_RLFD_ISR_EXT_RLFD_PORT_8_0_OFFSET                                                (0)
  #define RTL8373_ISR_EXT_TM_RLFD_ISR_EXT_RLFD_PORT_8_0_MASK                                                  (0x1FF << RTL8373_ISR_EXT_TM_RLFD_ISR_EXT_RLFD_PORT_8_0_OFFSET)

#define RTL8373_ISR_EXT_WOL_ADDR                                                                              (0x5FBC)
  #define RTL8373_ISR_EXT_WOL_ISR_EXT_PHYWOL_PORT_3_0_OFFSET                                                  (9)
  #define RTL8373_ISR_EXT_WOL_ISR_EXT_PHYWOL_PORT_3_0_MASK                                                    (0xF << RTL8373_ISR_EXT_WOL_ISR_EXT_PHYWOL_PORT_3_0_OFFSET)
  #define RTL8373_ISR_EXT_WOL_ISR_EXT_WOL_PORT_8_0_OFFSET                                                     (0)
  #define RTL8373_ISR_EXT_WOL_ISR_EXT_WOL_PORT_8_0_MASK                                                       (0x1FF << RTL8373_ISR_EXT_WOL_ISR_EXT_WOL_PORT_8_0_OFFSET)

#define RTL8373_ISR_EXT_SERDES_LINK_FAULT_P_ADDR                                                              (0x5FC0)
  #define RTL8373_ISR_EXT_SERDES_LINK_FAULT_P_ISR_EXT_SERDES_LINK_FAULT_PORT_OFFSET                           (0)
  #define RTL8373_ISR_EXT_SERDES_LINK_FAULT_P_ISR_EXT_SERDES_LINK_FAULT_PORT_MASK                             (0x1F << RTL8373_ISR_EXT_SERDES_LINK_FAULT_P_ISR_EXT_SERDES_LINK_FAULT_PORT_OFFSET)

#define RTL8373_ISR_EXT_SDS_UPD_PHYSTS0_ADDR                                                                  (0x5FC4)
  #define RTL8373_ISR_EXT_SDS_UPD_PHYSTS0_ISR_EXT_SDS_UPD_PHYSTS_OFFSET                                       (0)
  #define RTL8373_ISR_EXT_SDS_UPD_PHYSTS0_ISR_EXT_SDS_UPD_PHYSTS_MASK                                         (0x1F << RTL8373_ISR_EXT_SDS_UPD_PHYSTS0_ISR_EXT_SDS_UPD_PHYSTS_OFFSET)

#define RTL8373_ISR_EXT_GPIO_ADDR                                                                             (0x5FC8)
  #define RTL8373_ISR_EXT_GPIO_ISR_EXT_GPIO_OFFSET                                                            (0)
  #define RTL8373_ISR_EXT_GPIO_ISR_EXT_GPIO_MASK                                                              (0x7 << RTL8373_ISR_EXT_GPIO_ISR_EXT_GPIO_OFFSET)

#define RTL8373_ISR_EXT_MISC_ADDR                                                                             (0x5FCC)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_MACSECWRP_3_0_OFFSET                                                   (19)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_MACSECWRP_3_0_MASK                                                     (0xF << RTL8373_ISR_EXT_MISC_ISR_EXT_MACSECWRP_3_0_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_PTP1588_OFFSET                                                         (18)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_PTP1588_MASK                                                           (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_PTP1588_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_ROUT_PBUF_OFFSET                                                       (17)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_ROUT_PBUF_MASK                                                         (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_ROUT_PBUF_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_METER_EXCEED_OFFSET                                                    (16)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_METER_EXCEED_MASK                                                      (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_METER_EXCEED_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_LOOP_DETECTION_OFFSET                                                  (15)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_LOOP_DETECTION_MASK                                                    (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_LOOP_DETECTION_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_8051_OFFSET                                                            (14)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_8051_MASK                                                              (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_8051_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_ACL_OFFSET                                                             (13)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_ACL_MASK                                                               (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_ACL_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_AUTO_REC_OFFSET                                                        (11)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_AUTO_REC_MASK                                                          (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_AUTO_REC_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_SAMOVE_OFFSET                                                          (10)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_SAMOVE_MASK                                                            (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_SAMOVE_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_SERDES_RX_SYM_ERR_1_0_OFFSET                                           (7)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_SERDES_RX_SYM_ERR_1_0_MASK                                             (0x3 << RTL8373_ISR_EXT_MISC_ISR_EXT_SERDES_RX_SYM_ERR_1_0_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_SMI_CHECK_REG_4_0_OFFSET                                               (2)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_SMI_CHECK_REG_4_0_MASK                                                 (0x1F << RTL8373_ISR_EXT_MISC_ISR_EXT_SMI_CHECK_REG_4_0_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_TM_LOW_OFFSET                                                          (1)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_TM_LOW_MASK                                                            (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_TM_LOW_OFFSET)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_TM_HIGH_OFFSET                                                         (0)
  #define RTL8373_ISR_EXT_MISC_ISR_EXT_TM_HIGH_MASK                                                           (0x1 << RTL8373_ISR_EXT_MISC_ISR_EXT_TM_HIGH_OFFSET)

/*
 * Feature: MIB Control
 */
#define RTL8373_STAT_RST_ADDR                                                                                 (0xF48)
  #define RTL8373_STAT_RST_RST_MIB_VAL_OFFSET                                                                 (1)
  #define RTL8373_STAT_RST_RST_MIB_VAL_MASK                                                                   (0x1 << RTL8373_STAT_RST_RST_MIB_VAL_OFFSET)
  #define RTL8373_STAT_RST_RST_GLB_MIB_OFFSET                                                                 (0)
  #define RTL8373_STAT_RST_RST_GLB_MIB_MASK                                                                   (0x1 << RTL8373_STAT_RST_RST_GLB_MIB_OFFSET)

#define RTL8373_STAT_PORT_RST_ADDR                                                                            (0xF4C)
  #define RTL8373_STAT_PORT_RST_RST_PORT_FLAG_OFFSET                                                          (4)
  #define RTL8373_STAT_PORT_RST_RST_PORT_FLAG_MASK                                                            (0x1 << RTL8373_STAT_PORT_RST_RST_PORT_FLAG_OFFSET)
  #define RTL8373_STAT_PORT_RST_RST_PORT_MIB_OFFSET                                                           (0)
  #define RTL8373_STAT_PORT_RST_RST_PORT_MIB_MASK                                                             (0xF << RTL8373_STAT_PORT_RST_RST_PORT_MIB_OFFSET)

#define RTL8373_STAT_CTRL_ADDR                                                                                (0xF50)
  #define RTL8373_STAT_CTRL_TX_CNT_TAG_OFFSET                                                                 (1)
  #define RTL8373_STAT_CTRL_TX_CNT_TAG_MASK                                                                   (0x1 << RTL8373_STAT_CTRL_TX_CNT_TAG_OFFSET)
  #define RTL8373_STAT_CTRL_RX_CNT_TAG_OFFSET                                                                 (0)
  #define RTL8373_STAT_CTRL_RX_CNT_TAG_MASK                                                                   (0x1 << RTL8373_STAT_CTRL_RX_CNT_TAG_OFFSET)

#define RTL8373_STAT_CNT_SET1_CTRL_ADDR                                                                       (0xF54)
  #define RTL8373_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_OFFSET                                                  (14)
  #define RTL8373_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_MASK                                                    (0x3FFF << RTL8373_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_OFFSET)
  #define RTL8373_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_OFFSET                                                  (0)
  #define RTL8373_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_MASK                                                    (0x3FFF << RTL8373_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_OFFSET)

#define RTL8373_STAT_CNT_SET0_CTRL_ADDR                                                                       (0xF58)
  #define RTL8373_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_OFFSET                                                  (14)
  #define RTL8373_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_MASK                                                    (0x3FFF << RTL8373_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_OFFSET)
  #define RTL8373_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_OFFSET                                                  (0)
  #define RTL8373_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_MASK                                                    (0x3FFF << RTL8373_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_OFFSET)

#define RTL8373_PHY_MIB_GLOBAL_CONFIG_ADDR                                                                    (0x6F0)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_START_MIB_OFFSET                                                      (11)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_START_MIB_MASK                                                        (0x1 << RTL8373_PHY_MIB_GLOBAL_CONFIG_START_MIB_OFFSET)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_EN_LATCH_OFFSET                                                       (10)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_EN_LATCH_MASK                                                         (0x1 << RTL8373_PHY_MIB_GLOBAL_CONFIG_EN_LATCH_OFFSET)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_MIB_RESET_VALUE_OFFSET                                                (9)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_MIB_RESET_VALUE_MASK                                                  (0x1 << RTL8373_PHY_MIB_GLOBAL_CONFIG_MIB_RESET_VALUE_OFFSET)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_MIB_GLOBAL_RESET_OFFSET                                               (8)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_MIB_GLOBAL_RESET_MASK                                                 (0x1 << RTL8373_PHY_MIB_GLOBAL_CONFIG_MIB_GLOBAL_RESET_OFFSET)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_MIB_PORTN_RESET_OFFSET                                                (0)
  #define RTL8373_PHY_MIB_GLOBAL_CONFIG_MIB_PORTN_RESET_MASK                                                  (0xFF << RTL8373_PHY_MIB_GLOBAL_CONFIG_MIB_PORTN_RESET_OFFSET)

#define RTL8373_DEBUG_MIB_RST_ADDR(port)                                                                      (0xF5C + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_DEBUG_MIB_RST_WRAP_MIB_RST_OFFSET(port)                                                     (port % 0xA)
  #define RTL8373_DEBUG_MIB_RST_WRAP_MIB_RST_MASK(port)                                                       (0x1 << RTL8373_DEBUG_MIB_RST_WRAP_MIB_RST_OFFSET(port))

#define RTL8373_INDIRECT_ACCESS_CTRL_ADDR                                                                     (0xF60)
  #define RTL8373_INDIRECT_ACCESS_CTRL_MIB_ID_OFFSET                                                          (5)
  #define RTL8373_INDIRECT_ACCESS_CTRL_MIB_ID_MASK                                                            (0x3F << RTL8373_INDIRECT_ACCESS_CTRL_MIB_ID_OFFSET)
  #define RTL8373_INDIRECT_ACCESS_CTRL_PORT_ID_OFFSET                                                         (1)
  #define RTL8373_INDIRECT_ACCESS_CTRL_PORT_ID_MASK                                                           (0xF << RTL8373_INDIRECT_ACCESS_CTRL_PORT_ID_OFFSET)
  #define RTL8373_INDIRECT_ACCESS_CTRL_ACC_CMD_OFFSET                                                         (0)
  #define RTL8373_INDIRECT_ACCESS_CTRL_ACC_CMD_MASK                                                           (0x1 << RTL8373_INDIRECT_ACCESS_CTRL_ACC_CMD_OFFSET)

#define RTL8373_INDIRECT_ACCESS_CNT_L_ADDR                                                                    (0xF64)
  #define RTL8373_INDIRECT_ACCESS_CNT_L_MIB_COUNTER_L_OFFSET                                                  (0)
  #define RTL8373_INDIRECT_ACCESS_CNT_L_MIB_COUNTER_L_MASK                                                    (0xFFFFFFFF << RTL8373_INDIRECT_ACCESS_CNT_L_MIB_COUNTER_L_OFFSET)

#define RTL8373_INDIRECT_ACCESS_CNT_H_ADDR                                                                    (0xF68)
  #define RTL8373_INDIRECT_ACCESS_CNT_H_MIB_COUNTER_H_OFFSET                                                  (0)
  #define RTL8373_INDIRECT_ACCESS_CNT_H_MIB_COUNTER_H_MASK                                                    (0xFFFFFFFF << RTL8373_INDIRECT_ACCESS_CNT_H_MIB_COUNTER_H_OFFSET)

/*
 * Feature: MIB Counter
 */
#define RTL8373_PHY0_RX_MIB_CNTR0_ADDR                                                                        (0x710)
  #define RTL8373_PHY0_RX_MIB_CNTR0_PHY0_RX_TOTAL_PKTS_H_OFFSET                                               (16)
  #define RTL8373_PHY0_RX_MIB_CNTR0_PHY0_RX_TOTAL_PKTS_H_MASK                                                 (0xFFFF << RTL8373_PHY0_RX_MIB_CNTR0_PHY0_RX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_PHY0_RX_MIB_CNTR0_PHY0_RX_TOTAL_PKTS_L_OFFSET                                               (0)
  #define RTL8373_PHY0_RX_MIB_CNTR0_PHY0_RX_TOTAL_PKTS_L_MASK                                                 (0xFFFF << RTL8373_PHY0_RX_MIB_CNTR0_PHY0_RX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_PHY0_RX_MIB_CNTR1_ADDR                                                                        (0x714)
  #define RTL8373_PHY0_RX_MIB_CNTR1_PHY0_RX_GOOD_OCTETS_H_OFFSET                                              (16)
  #define RTL8373_PHY0_RX_MIB_CNTR1_PHY0_RX_GOOD_OCTETS_H_MASK                                                (0xFFFF << RTL8373_PHY0_RX_MIB_CNTR1_PHY0_RX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_PHY0_RX_MIB_CNTR1_PHY0_RX_GOOD_OCTETS_L_OFFSET                                              (0)
  #define RTL8373_PHY0_RX_MIB_CNTR1_PHY0_RX_GOOD_OCTETS_L_MASK                                                (0xFFFF << RTL8373_PHY0_RX_MIB_CNTR1_PHY0_RX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_PHY0_RX_MIB_CNTR2_ADDR                                                                        (0x718)
  #define RTL8373_PHY0_RX_MIB_CNTR2_PHY0_RX_GOOD_PKTS_H_OFFSET                                                (16)
  #define RTL8373_PHY0_RX_MIB_CNTR2_PHY0_RX_GOOD_PKTS_H_MASK                                                  (0xFFFF << RTL8373_PHY0_RX_MIB_CNTR2_PHY0_RX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_PHY0_RX_MIB_CNTR2_PHY0_RX_GOOD_PKTS_L_OFFSET                                                (0)
  #define RTL8373_PHY0_RX_MIB_CNTR2_PHY0_RX_GOOD_PKTS_L_MASK                                                  (0xFFFF << RTL8373_PHY0_RX_MIB_CNTR2_PHY0_RX_GOOD_PKTS_L_OFFSET)

#define RTL8373_PHY0_RX_MIB_CNTR3_ADDR                                                                        (0x71C)
  #define RTL8373_PHY0_RX_MIB_CNTR3_PHY0_RX_CRC_ERRORS_OFFSET                                                 (16)
  #define RTL8373_PHY0_RX_MIB_CNTR3_PHY0_RX_CRC_ERRORS_MASK                                                   (0xFFFF << RTL8373_PHY0_RX_MIB_CNTR3_PHY0_RX_CRC_ERRORS_OFFSET)
  #define RTL8373_PHY0_RX_MIB_CNTR3_PHY0_RX_SYMBOL_ERRORS_OFFSET                                              (0)
  #define RTL8373_PHY0_RX_MIB_CNTR3_PHY0_RX_SYMBOL_ERRORS_MASK                                                (0xFFFF << RTL8373_PHY0_RX_MIB_CNTR3_PHY0_RX_SYMBOL_ERRORS_OFFSET)

#define RTL8373_PHY0_TX_MIB_CNTR0_ADDR                                                                        (0x730)
  #define RTL8373_PHY0_TX_MIB_CNTR0_PHY0_TX_TOTAL_PKTS_H_OFFSET                                               (16)
  #define RTL8373_PHY0_TX_MIB_CNTR0_PHY0_TX_TOTAL_PKTS_H_MASK                                                 (0xFFFF << RTL8373_PHY0_TX_MIB_CNTR0_PHY0_TX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_PHY0_TX_MIB_CNTR0_PHY0_TX_TOTAL_PKTS_L_OFFSET                                               (0)
  #define RTL8373_PHY0_TX_MIB_CNTR0_PHY0_TX_TOTAL_PKTS_L_MASK                                                 (0xFFFF << RTL8373_PHY0_TX_MIB_CNTR0_PHY0_TX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_PHY0_TX_MIB_CNTR1_ADDR                                                                        (0x734)
  #define RTL8373_PHY0_TX_MIB_CNTR1_PHY0_TX_GOOD_OCTETS_H_OFFSET                                              (16)
  #define RTL8373_PHY0_TX_MIB_CNTR1_PHY0_TX_GOOD_OCTETS_H_MASK                                                (0xFFFF << RTL8373_PHY0_TX_MIB_CNTR1_PHY0_TX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_PHY0_TX_MIB_CNTR1_PHY0_TX_GOOD_OCTETS_L_OFFSET                                              (0)
  #define RTL8373_PHY0_TX_MIB_CNTR1_PHY0_TX_GOOD_OCTETS_L_MASK                                                (0xFFFF << RTL8373_PHY0_TX_MIB_CNTR1_PHY0_TX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_PHY0_TX_MIB_CNTR2_ADDR                                                                        (0x738)
  #define RTL8373_PHY0_TX_MIB_CNTR2_PHY0_TX_GOOD_PKTS_H_OFFSET                                                (16)
  #define RTL8373_PHY0_TX_MIB_CNTR2_PHY0_TX_GOOD_PKTS_H_MASK                                                  (0xFFFF << RTL8373_PHY0_TX_MIB_CNTR2_PHY0_TX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_PHY0_TX_MIB_CNTR2_PHY0_TX_GOOD_PKTS_L_OFFSET                                                (0)
  #define RTL8373_PHY0_TX_MIB_CNTR2_PHY0_TX_GOOD_PKTS_L_MASK                                                  (0xFFFF << RTL8373_PHY0_TX_MIB_CNTR2_PHY0_TX_GOOD_PKTS_L_OFFSET)

#define RTL8373_PHY0_TX_MIB_CNTR3_ADDR                                                                        (0x73C)
  #define RTL8373_PHY0_TX_MIB_CNTR3_PHY0_TX_CRC_ERRORS_OFFSET                                                 (0)
  #define RTL8373_PHY0_TX_MIB_CNTR3_PHY0_TX_CRC_ERRORS_MASK                                                   (0xFFFF << RTL8373_PHY0_TX_MIB_CNTR3_PHY0_TX_CRC_ERRORS_OFFSET)

#define RTL8373_PHY1_RX_MIB_CNTR0_ADDR                                                                        (0x750)
  #define RTL8373_PHY1_RX_MIB_CNTR0_PHY1_RX_TOTAL_PKTS_H_OFFSET                                               (16)
  #define RTL8373_PHY1_RX_MIB_CNTR0_PHY1_RX_TOTAL_PKTS_H_MASK                                                 (0xFFFF << RTL8373_PHY1_RX_MIB_CNTR0_PHY1_RX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_PHY1_RX_MIB_CNTR0_PHY1_RX_TOTAL_PKTS_L_OFFSET                                               (0)
  #define RTL8373_PHY1_RX_MIB_CNTR0_PHY1_RX_TOTAL_PKTS_L_MASK                                                 (0xFFFF << RTL8373_PHY1_RX_MIB_CNTR0_PHY1_RX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_PHY1_RX_MIB_CNTR1_ADDR                                                                        (0x754)
  #define RTL8373_PHY1_RX_MIB_CNTR1_PHY1_RX_GOOD_OCTETS_H_OFFSET                                              (16)
  #define RTL8373_PHY1_RX_MIB_CNTR1_PHY1_RX_GOOD_OCTETS_H_MASK                                                (0xFFFF << RTL8373_PHY1_RX_MIB_CNTR1_PHY1_RX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_PHY1_RX_MIB_CNTR1_PHY1_RX_GOOD_OCTETS_L_OFFSET                                              (0)
  #define RTL8373_PHY1_RX_MIB_CNTR1_PHY1_RX_GOOD_OCTETS_L_MASK                                                (0xFFFF << RTL8373_PHY1_RX_MIB_CNTR1_PHY1_RX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_PHY1_RX_MIB_CNTR2_ADDR                                                                        (0x758)
  #define RTL8373_PHY1_RX_MIB_CNTR2_PHY1_RX_GOOD_PKTS_H_OFFSET                                                (16)
  #define RTL8373_PHY1_RX_MIB_CNTR2_PHY1_RX_GOOD_PKTS_H_MASK                                                  (0xFFFF << RTL8373_PHY1_RX_MIB_CNTR2_PHY1_RX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_PHY1_RX_MIB_CNTR2_PHY1_RX_GOOD_PKTS_L_OFFSET                                                (0)
  #define RTL8373_PHY1_RX_MIB_CNTR2_PHY1_RX_GOOD_PKTS_L_MASK                                                  (0xFFFF << RTL8373_PHY1_RX_MIB_CNTR2_PHY1_RX_GOOD_PKTS_L_OFFSET)

#define RTL8373_PHY1_RX_MIB_CNTR3_ADDR                                                                        (0x75C)
  #define RTL8373_PHY1_RX_MIB_CNTR3_PHY1_RX_CRC_ERRORS_OFFSET                                                 (16)
  #define RTL8373_PHY1_RX_MIB_CNTR3_PHY1_RX_CRC_ERRORS_MASK                                                   (0xFFFF << RTL8373_PHY1_RX_MIB_CNTR3_PHY1_RX_CRC_ERRORS_OFFSET)
  #define RTL8373_PHY1_RX_MIB_CNTR3_PHY1_RX_SYMBOL_ERRORS_OFFSET                                              (0)
  #define RTL8373_PHY1_RX_MIB_CNTR3_PHY1_RX_SYMBOL_ERRORS_MASK                                                (0xFFFF << RTL8373_PHY1_RX_MIB_CNTR3_PHY1_RX_SYMBOL_ERRORS_OFFSET)

#define RTL8373_PHY1_TX_MIB_CNTR0_ADDR                                                                        (0x770)
  #define RTL8373_PHY1_TX_MIB_CNTR0_PHY1_TX_TOTAL_PKTS_H_OFFSET                                               (16)
  #define RTL8373_PHY1_TX_MIB_CNTR0_PHY1_TX_TOTAL_PKTS_H_MASK                                                 (0xFFFF << RTL8373_PHY1_TX_MIB_CNTR0_PHY1_TX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_PHY1_TX_MIB_CNTR0_PHY1_TX_TOTAL_PKTS_L_OFFSET                                               (0)
  #define RTL8373_PHY1_TX_MIB_CNTR0_PHY1_TX_TOTAL_PKTS_L_MASK                                                 (0xFFFF << RTL8373_PHY1_TX_MIB_CNTR0_PHY1_TX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_PHY1_TX_MIB_CNTR1_ADDR                                                                        (0x774)
  #define RTL8373_PHY1_TX_MIB_CNTR1_PHY1_TX_GOOD_OCTETS_H_OFFSET                                              (16)
  #define RTL8373_PHY1_TX_MIB_CNTR1_PHY1_TX_GOOD_OCTETS_H_MASK                                                (0xFFFF << RTL8373_PHY1_TX_MIB_CNTR1_PHY1_TX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_PHY1_TX_MIB_CNTR1_PHY1_TX_GOOD_OCTETS_L_OFFSET                                              (0)
  #define RTL8373_PHY1_TX_MIB_CNTR1_PHY1_TX_GOOD_OCTETS_L_MASK                                                (0xFFFF << RTL8373_PHY1_TX_MIB_CNTR1_PHY1_TX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_PHY1_TX_MIB_CNTR2_ADDR                                                                        (0x778)
  #define RTL8373_PHY1_TX_MIB_CNTR2_PHY1_TX_GOOD_PKTS_H_OFFSET                                                (16)
  #define RTL8373_PHY1_TX_MIB_CNTR2_PHY1_TX_GOOD_PKTS_H_MASK                                                  (0xFFFF << RTL8373_PHY1_TX_MIB_CNTR2_PHY1_TX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_PHY1_TX_MIB_CNTR2_PHY1_TX_GOOD_PKTS_L_OFFSET                                                (0)
  #define RTL8373_PHY1_TX_MIB_CNTR2_PHY1_TX_GOOD_PKTS_L_MASK                                                  (0xFFFF << RTL8373_PHY1_TX_MIB_CNTR2_PHY1_TX_GOOD_PKTS_L_OFFSET)

#define RTL8373_PHY1_TX_MIB_CNTR3_ADDR                                                                        (0x77C)
  #define RTL8373_PHY1_TX_MIB_CNTR3_PHY1_TX_CRC_ERRORS_OFFSET                                                 (0)
  #define RTL8373_PHY1_TX_MIB_CNTR3_PHY1_TX_CRC_ERRORS_MASK                                                   (0xFFFF << RTL8373_PHY1_TX_MIB_CNTR3_PHY1_TX_CRC_ERRORS_OFFSET)

#define RTL8373_PHY2_RX_MIB_CNTR0_ADDR                                                                        (0x790)
  #define RTL8373_PHY2_RX_MIB_CNTR0_PHY2_RX_TOTAL_PKTS_H_OFFSET                                               (16)
  #define RTL8373_PHY2_RX_MIB_CNTR0_PHY2_RX_TOTAL_PKTS_H_MASK                                                 (0xFFFF << RTL8373_PHY2_RX_MIB_CNTR0_PHY2_RX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_PHY2_RX_MIB_CNTR0_PHY2_RX_TOTAL_PKTS_L_OFFSET                                               (0)
  #define RTL8373_PHY2_RX_MIB_CNTR0_PHY2_RX_TOTAL_PKTS_L_MASK                                                 (0xFFFF << RTL8373_PHY2_RX_MIB_CNTR0_PHY2_RX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_PHY2_RX_MIB_CNTR1_ADDR                                                                        (0x794)
  #define RTL8373_PHY2_RX_MIB_CNTR1_PHY2_RX_GOOD_OCTETS_H_OFFSET                                              (16)
  #define RTL8373_PHY2_RX_MIB_CNTR1_PHY2_RX_GOOD_OCTETS_H_MASK                                                (0xFFFF << RTL8373_PHY2_RX_MIB_CNTR1_PHY2_RX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_PHY2_RX_MIB_CNTR1_PHY2_RX_GOOD_OCTETS_L_OFFSET                                              (0)
  #define RTL8373_PHY2_RX_MIB_CNTR1_PHY2_RX_GOOD_OCTETS_L_MASK                                                (0xFFFF << RTL8373_PHY2_RX_MIB_CNTR1_PHY2_RX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_PHY2_RX_MIB_CNTR2_ADDR                                                                        (0x798)
  #define RTL8373_PHY2_RX_MIB_CNTR2_PHY2_RX_GOOD_PKTS_H_OFFSET                                                (16)
  #define RTL8373_PHY2_RX_MIB_CNTR2_PHY2_RX_GOOD_PKTS_H_MASK                                                  (0xFFFF << RTL8373_PHY2_RX_MIB_CNTR2_PHY2_RX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_PHY2_RX_MIB_CNTR2_PHY2_RX_GOOD_PKTS_L_OFFSET                                                (0)
  #define RTL8373_PHY2_RX_MIB_CNTR2_PHY2_RX_GOOD_PKTS_L_MASK                                                  (0xFFFF << RTL8373_PHY2_RX_MIB_CNTR2_PHY2_RX_GOOD_PKTS_L_OFFSET)

#define RTL8373_PHY2_RX_MIB_CNTR3_ADDR                                                                        (0x79C)
  #define RTL8373_PHY2_RX_MIB_CNTR3_PHY2_RX_CRC_ERRORS_OFFSET                                                 (16)
  #define RTL8373_PHY2_RX_MIB_CNTR3_PHY2_RX_CRC_ERRORS_MASK                                                   (0xFFFF << RTL8373_PHY2_RX_MIB_CNTR3_PHY2_RX_CRC_ERRORS_OFFSET)
  #define RTL8373_PHY2_RX_MIB_CNTR3_PHY2_RX_SYMBOL_ERRORS_OFFSET                                              (0)
  #define RTL8373_PHY2_RX_MIB_CNTR3_PHY2_RX_SYMBOL_ERRORS_MASK                                                (0xFFFF << RTL8373_PHY2_RX_MIB_CNTR3_PHY2_RX_SYMBOL_ERRORS_OFFSET)

#define RTL8373_PHY2_TX_MIB_CNTR0_ADDR                                                                        (0x7B0)
  #define RTL8373_PHY2_TX_MIB_CNTR0_PHY2_TX_TOTAL_PKTS_H_OFFSET                                               (16)
  #define RTL8373_PHY2_TX_MIB_CNTR0_PHY2_TX_TOTAL_PKTS_H_MASK                                                 (0xFFFF << RTL8373_PHY2_TX_MIB_CNTR0_PHY2_TX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_PHY2_TX_MIB_CNTR0_PHY2_TX_TOTAL_PKTS_L_OFFSET                                               (0)
  #define RTL8373_PHY2_TX_MIB_CNTR0_PHY2_TX_TOTAL_PKTS_L_MASK                                                 (0xFFFF << RTL8373_PHY2_TX_MIB_CNTR0_PHY2_TX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_PHY2_TX_MIB_CNTR1_ADDR                                                                        (0x7B4)
  #define RTL8373_PHY2_TX_MIB_CNTR1_PHY2_TX_GOOD_OCTETS_H_OFFSET                                              (16)
  #define RTL8373_PHY2_TX_MIB_CNTR1_PHY2_TX_GOOD_OCTETS_H_MASK                                                (0xFFFF << RTL8373_PHY2_TX_MIB_CNTR1_PHY2_TX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_PHY2_TX_MIB_CNTR1_PHY2_TX_GOOD_OCTETS_L_OFFSET                                              (0)
  #define RTL8373_PHY2_TX_MIB_CNTR1_PHY2_TX_GOOD_OCTETS_L_MASK                                                (0xFFFF << RTL8373_PHY2_TX_MIB_CNTR1_PHY2_TX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_PHY2_TX_MIB_CNTR2_ADDR                                                                        (0x7B8)
  #define RTL8373_PHY2_TX_MIB_CNTR2_PHY2_TX_GOOD_PKTS_H_OFFSET                                                (16)
  #define RTL8373_PHY2_TX_MIB_CNTR2_PHY2_TX_GOOD_PKTS_H_MASK                                                  (0xFFFF << RTL8373_PHY2_TX_MIB_CNTR2_PHY2_TX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_PHY2_TX_MIB_CNTR2_PHY2_TX_GOOD_PKTS_L_OFFSET                                                (0)
  #define RTL8373_PHY2_TX_MIB_CNTR2_PHY2_TX_GOOD_PKTS_L_MASK                                                  (0xFFFF << RTL8373_PHY2_TX_MIB_CNTR2_PHY2_TX_GOOD_PKTS_L_OFFSET)

#define RTL8373_PHY2_TX_MIB_CNTR3_ADDR                                                                        (0x7BC)
  #define RTL8373_PHY2_TX_MIB_CNTR3_PHY2_TX_CRC_ERRORS_OFFSET                                                 (0)
  #define RTL8373_PHY2_TX_MIB_CNTR3_PHY2_TX_CRC_ERRORS_MASK                                                   (0xFFFF << RTL8373_PHY2_TX_MIB_CNTR3_PHY2_TX_CRC_ERRORS_OFFSET)

#define RTL8373_PHY3_RX_MIB_CNTR0_ADDR                                                                        (0x7D0)
  #define RTL8373_PHY3_RX_MIB_CNTR0_PHY3_RX_TOTAL_PKTS_H_OFFSET                                               (16)
  #define RTL8373_PHY3_RX_MIB_CNTR0_PHY3_RX_TOTAL_PKTS_H_MASK                                                 (0xFFFF << RTL8373_PHY3_RX_MIB_CNTR0_PHY3_RX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_PHY3_RX_MIB_CNTR0_PHY3_RX_TOTAL_PKTS_L_OFFSET                                               (0)
  #define RTL8373_PHY3_RX_MIB_CNTR0_PHY3_RX_TOTAL_PKTS_L_MASK                                                 (0xFFFF << RTL8373_PHY3_RX_MIB_CNTR0_PHY3_RX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_PHY3_RX_MIB_CNTR1_ADDR                                                                        (0x7D4)
  #define RTL8373_PHY3_RX_MIB_CNTR1_PHY3_RX_GOOD_OCTETS_H_OFFSET                                              (16)
  #define RTL8373_PHY3_RX_MIB_CNTR1_PHY3_RX_GOOD_OCTETS_H_MASK                                                (0xFFFF << RTL8373_PHY3_RX_MIB_CNTR1_PHY3_RX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_PHY3_RX_MIB_CNTR1_PHY3_RX_GOOD_OCTETS_L_OFFSET                                              (0)
  #define RTL8373_PHY3_RX_MIB_CNTR1_PHY3_RX_GOOD_OCTETS_L_MASK                                                (0xFFFF << RTL8373_PHY3_RX_MIB_CNTR1_PHY3_RX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_PHY3_RX_MIB_CNTR2_ADDR                                                                        (0x7D8)
  #define RTL8373_PHY3_RX_MIB_CNTR2_PHY3_RX_GOOD_PKTS_H_OFFSET                                                (16)
  #define RTL8373_PHY3_RX_MIB_CNTR2_PHY3_RX_GOOD_PKTS_H_MASK                                                  (0xFFFF << RTL8373_PHY3_RX_MIB_CNTR2_PHY3_RX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_PHY3_RX_MIB_CNTR2_PHY3_RX_GOOD_PKTS_L_OFFSET                                                (0)
  #define RTL8373_PHY3_RX_MIB_CNTR2_PHY3_RX_GOOD_PKTS_L_MASK                                                  (0xFFFF << RTL8373_PHY3_RX_MIB_CNTR2_PHY3_RX_GOOD_PKTS_L_OFFSET)

#define RTL8373_PHY3_RX_MIB_CNTR3_ADDR                                                                        (0x7DC)
  #define RTL8373_PHY3_RX_MIB_CNTR3_PHY3_RX_CRC_ERRORS_OFFSET                                                 (16)
  #define RTL8373_PHY3_RX_MIB_CNTR3_PHY3_RX_CRC_ERRORS_MASK                                                   (0xFFFF << RTL8373_PHY3_RX_MIB_CNTR3_PHY3_RX_CRC_ERRORS_OFFSET)
  #define RTL8373_PHY3_RX_MIB_CNTR3_PHY3_RX_SYMBOL_ERRORS_OFFSET                                              (0)
  #define RTL8373_PHY3_RX_MIB_CNTR3_PHY3_RX_SYMBOL_ERRORS_MASK                                                (0xFFFF << RTL8373_PHY3_RX_MIB_CNTR3_PHY3_RX_SYMBOL_ERRORS_OFFSET)

#define RTL8373_PHY3_TX_MIB_CNTR0_ADDR                                                                        (0x7F0)
  #define RTL8373_PHY3_TX_MIB_CNTR0_PHY3_TX_TOTAL_PKTS_H_OFFSET                                               (16)
  #define RTL8373_PHY3_TX_MIB_CNTR0_PHY3_TX_TOTAL_PKTS_H_MASK                                                 (0xFFFF << RTL8373_PHY3_TX_MIB_CNTR0_PHY3_TX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_PHY3_TX_MIB_CNTR0_PHY3_TX_TOTAL_PKTS_L_OFFSET                                               (0)
  #define RTL8373_PHY3_TX_MIB_CNTR0_PHY3_TX_TOTAL_PKTS_L_MASK                                                 (0xFFFF << RTL8373_PHY3_TX_MIB_CNTR0_PHY3_TX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_PHY3_TX_MIB_CNTR1_ADDR                                                                        (0x7F4)
  #define RTL8373_PHY3_TX_MIB_CNTR1_PHY3_TX_GOOD_OCTETS_H_OFFSET                                              (16)
  #define RTL8373_PHY3_TX_MIB_CNTR1_PHY3_TX_GOOD_OCTETS_H_MASK                                                (0xFFFF << RTL8373_PHY3_TX_MIB_CNTR1_PHY3_TX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_PHY3_TX_MIB_CNTR1_PHY3_TX_GOOD_OCTETS_L_OFFSET                                              (0)
  #define RTL8373_PHY3_TX_MIB_CNTR1_PHY3_TX_GOOD_OCTETS_L_MASK                                                (0xFFFF << RTL8373_PHY3_TX_MIB_CNTR1_PHY3_TX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_PHY3_TX_MIB_CNTR2_ADDR                                                                        (0x7F8)
  #define RTL8373_PHY3_TX_MIB_CNTR2_PHY3_TX_GOOD_PKTS_H_OFFSET                                                (16)
  #define RTL8373_PHY3_TX_MIB_CNTR2_PHY3_TX_GOOD_PKTS_H_MASK                                                  (0xFFFF << RTL8373_PHY3_TX_MIB_CNTR2_PHY3_TX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_PHY3_TX_MIB_CNTR2_PHY3_TX_GOOD_PKTS_L_OFFSET                                                (0)
  #define RTL8373_PHY3_TX_MIB_CNTR2_PHY3_TX_GOOD_PKTS_L_MASK                                                  (0xFFFF << RTL8373_PHY3_TX_MIB_CNTR2_PHY3_TX_GOOD_PKTS_L_OFFSET)

#define RTL8373_PHY3_TX_MIB_CNTR3_ADDR                                                                        (0x7FC)
  #define RTL8373_PHY3_TX_MIB_CNTR3_PHY3_TX_CRC_ERRORS_OFFSET                                                 (0)
  #define RTL8373_PHY3_TX_MIB_CNTR3_PHY3_TX_CRC_ERRORS_MASK                                                   (0xFFFF << RTL8373_PHY3_TX_MIB_CNTR3_PHY3_TX_CRC_ERRORS_OFFSET)

#define RTL8373_SDS_CH0_RX_MIB_CNTR0_ADDR                                                                     (0x810)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR0_SDS_CH0_RX_TOTAL_PKTS_H_OFFSET                                         (16)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR0_SDS_CH0_RX_TOTAL_PKTS_H_MASK                                           (0xFFFF << RTL8373_SDS_CH0_RX_MIB_CNTR0_SDS_CH0_RX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR0_SDS_CH0_RX_TOTAL_PKTS_L_OFFSET                                         (0)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR0_SDS_CH0_RX_TOTAL_PKTS_L_MASK                                           (0xFFFF << RTL8373_SDS_CH0_RX_MIB_CNTR0_SDS_CH0_RX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_SDS_CH0_RX_MIB_CNTR1_ADDR                                                                     (0x814)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR1_SDS_CH0_RX_GOOD_OCTETS_H_OFFSET                                        (16)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR1_SDS_CH0_RX_GOOD_OCTETS_H_MASK                                          (0xFFFF << RTL8373_SDS_CH0_RX_MIB_CNTR1_SDS_CH0_RX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR1_SDS_CH0_RX_GOOD_OCTETS_L_OFFSET                                        (0)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR1_SDS_CH0_RX_GOOD_OCTETS_L_MASK                                          (0xFFFF << RTL8373_SDS_CH0_RX_MIB_CNTR1_SDS_CH0_RX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_SDS_CH0_RX_MIB_CNTR2_ADDR                                                                     (0x818)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR2_SDS_CH0_RX_GOOD_PKTS_H_OFFSET                                          (16)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR2_SDS_CH0_RX_GOOD_PKTS_H_MASK                                            (0xFFFF << RTL8373_SDS_CH0_RX_MIB_CNTR2_SDS_CH0_RX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR2_SDS_CH0_RX_GOOD_PKTS_L_OFFSET                                          (0)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR2_SDS_CH0_RX_GOOD_PKTS_L_MASK                                            (0xFFFF << RTL8373_SDS_CH0_RX_MIB_CNTR2_SDS_CH0_RX_GOOD_PKTS_L_OFFSET)

#define RTL8373_SDS_CH0_RX_MIB_CNTR3_ADDR                                                                     (0x81C)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR3_SDS_CH0_RX_CRC_ERRORS_OFFSET                                           (16)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR3_SDS_CH0_RX_CRC_ERRORS_MASK                                             (0xFFFF << RTL8373_SDS_CH0_RX_MIB_CNTR3_SDS_CH0_RX_CRC_ERRORS_OFFSET)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR3_SDS_CH0_RX_SYMBOL_ERRORS_OFFSET                                        (0)
  #define RTL8373_SDS_CH0_RX_MIB_CNTR3_SDS_CH0_RX_SYMBOL_ERRORS_MASK                                          (0xFFFF << RTL8373_SDS_CH0_RX_MIB_CNTR3_SDS_CH0_RX_SYMBOL_ERRORS_OFFSET)

#define RTL8373_SDS_CH0_TX_MIB_CNTR0_ADDR                                                                     (0x830)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR0_SDS_CH0_TX_TOTAL_PKTS_H_OFFSET                                         (16)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR0_SDS_CH0_TX_TOTAL_PKTS_H_MASK                                           (0xFFFF << RTL8373_SDS_CH0_TX_MIB_CNTR0_SDS_CH0_TX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR0_SDS_CH0_TX_TOTAL_PKTS_L_OFFSET                                         (0)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR0_SDS_CH0_TX_TOTAL_PKTS_L_MASK                                           (0xFFFF << RTL8373_SDS_CH0_TX_MIB_CNTR0_SDS_CH0_TX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_SDS_CH0_TX_MIB_CNTR1_ADDR                                                                     (0x834)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR1_SDS_CH0_TX_GOOD_OCTETS_H_OFFSET                                        (16)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR1_SDS_CH0_TX_GOOD_OCTETS_H_MASK                                          (0xFFFF << RTL8373_SDS_CH0_TX_MIB_CNTR1_SDS_CH0_TX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR1_SDS_CH0_TX_GOOD_OCTETS_L_OFFSET                                        (0)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR1_SDS_CH0_TX_GOOD_OCTETS_L_MASK                                          (0xFFFF << RTL8373_SDS_CH0_TX_MIB_CNTR1_SDS_CH0_TX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_SDS_CH0_TX_MIB_CNTR2_ADDR                                                                     (0x838)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR2_SDS_CH0_TX_GOOD_PKTS_H_OFFSET                                          (16)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR2_SDS_CH0_TX_GOOD_PKTS_H_MASK                                            (0xFFFF << RTL8373_SDS_CH0_TX_MIB_CNTR2_SDS_CH0_TX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR2_SDS_CH0_TX_GOOD_PKTS_L_OFFSET                                          (0)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR2_SDS_CH0_TX_GOOD_PKTS_L_MASK                                            (0xFFFF << RTL8373_SDS_CH0_TX_MIB_CNTR2_SDS_CH0_TX_GOOD_PKTS_L_OFFSET)

#define RTL8373_SDS_CH0_TX_MIB_CNTR3_ADDR                                                                     (0x83C)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR3_SDS_CH0_TX_CRC_ERRORS_OFFSET                                           (0)
  #define RTL8373_SDS_CH0_TX_MIB_CNTR3_SDS_CH0_TX_CRC_ERRORS_MASK                                             (0xFFFF << RTL8373_SDS_CH0_TX_MIB_CNTR3_SDS_CH0_TX_CRC_ERRORS_OFFSET)

#define RTL8373_SDS_CH1_RX_MIB_CNTR0_ADDR                                                                     (0x850)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR0_SDS_CH1_RX_TOTAL_PKTS_H_OFFSET                                         (16)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR0_SDS_CH1_RX_TOTAL_PKTS_H_MASK                                           (0xFFFF << RTL8373_SDS_CH1_RX_MIB_CNTR0_SDS_CH1_RX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR0_SDS_CH1_RX_TOTAL_PKTS_L_OFFSET                                         (0)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR0_SDS_CH1_RX_TOTAL_PKTS_L_MASK                                           (0xFFFF << RTL8373_SDS_CH1_RX_MIB_CNTR0_SDS_CH1_RX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_SDS_CH1_RX_MIB_CNTR1_ADDR                                                                     (0x854)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR1_SDS_CH1_RX_GOOD_OCTETS_H_OFFSET                                        (16)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR1_SDS_CH1_RX_GOOD_OCTETS_H_MASK                                          (0xFFFF << RTL8373_SDS_CH1_RX_MIB_CNTR1_SDS_CH1_RX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR1_SDS_CH1_RX_GOOD_OCTETS_L_OFFSET                                        (0)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR1_SDS_CH1_RX_GOOD_OCTETS_L_MASK                                          (0xFFFF << RTL8373_SDS_CH1_RX_MIB_CNTR1_SDS_CH1_RX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_SDS_CH1_RX_MIB_CNTR2_ADDR                                                                     (0x858)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR2_SDS_CH1_RX_GOOD_PKTS_H_OFFSET                                          (16)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR2_SDS_CH1_RX_GOOD_PKTS_H_MASK                                            (0xFFFF << RTL8373_SDS_CH1_RX_MIB_CNTR2_SDS_CH1_RX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR2_SDS_CH1_RX_GOOD_PKTS_L_OFFSET                                          (0)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR2_SDS_CH1_RX_GOOD_PKTS_L_MASK                                            (0xFFFF << RTL8373_SDS_CH1_RX_MIB_CNTR2_SDS_CH1_RX_GOOD_PKTS_L_OFFSET)

#define RTL8373_SDS_CH1_RX_MIB_CNTR3_ADDR                                                                     (0x85C)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR3_SDS_CH1_RX_CRC_ERRORS_OFFSET                                           (16)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR3_SDS_CH1_RX_CRC_ERRORS_MASK                                             (0xFFFF << RTL8373_SDS_CH1_RX_MIB_CNTR3_SDS_CH1_RX_CRC_ERRORS_OFFSET)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR3_SDS_CH1_RX_SYMBOL_ERRORS_OFFSET                                        (0)
  #define RTL8373_SDS_CH1_RX_MIB_CNTR3_SDS_CH1_RX_SYMBOL_ERRORS_MASK                                          (0xFFFF << RTL8373_SDS_CH1_RX_MIB_CNTR3_SDS_CH1_RX_SYMBOL_ERRORS_OFFSET)

#define RTL8373_SDS_CH1_TX_MIB_CNTR0_ADDR                                                                     (0x870)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR0_SDS_CH1_TX_TOTAL_PKTS_H_OFFSET                                         (16)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR0_SDS_CH1_TX_TOTAL_PKTS_H_MASK                                           (0xFFFF << RTL8373_SDS_CH1_TX_MIB_CNTR0_SDS_CH1_TX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR0_SDS_CH1_TX_TOTAL_PKTS_L_OFFSET                                         (0)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR0_SDS_CH1_TX_TOTAL_PKTS_L_MASK                                           (0xFFFF << RTL8373_SDS_CH1_TX_MIB_CNTR0_SDS_CH1_TX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_SDS_CH1_TX_MIB_CNTR1_ADDR                                                                     (0x874)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR1_SDS_CH1_TX_GOOD_OCTETS_H_OFFSET                                        (16)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR1_SDS_CH1_TX_GOOD_OCTETS_H_MASK                                          (0xFFFF << RTL8373_SDS_CH1_TX_MIB_CNTR1_SDS_CH1_TX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR1_SDS_CH1_TX_GOOD_OCTETS_L_OFFSET                                        (0)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR1_SDS_CH1_TX_GOOD_OCTETS_L_MASK                                          (0xFFFF << RTL8373_SDS_CH1_TX_MIB_CNTR1_SDS_CH1_TX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_SDS_CH1_TX_MIB_CNTR2_ADDR                                                                     (0x878)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR2_SDS_CH1_TX_GOOD_PKTS_H_OFFSET                                          (16)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR2_SDS_CH1_TX_GOOD_PKTS_H_MASK                                            (0xFFFF << RTL8373_SDS_CH1_TX_MIB_CNTR2_SDS_CH1_TX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR2_SDS_CH1_TX_GOOD_PKTS_L_OFFSET                                          (0)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR2_SDS_CH1_TX_GOOD_PKTS_L_MASK                                            (0xFFFF << RTL8373_SDS_CH1_TX_MIB_CNTR2_SDS_CH1_TX_GOOD_PKTS_L_OFFSET)

#define RTL8373_SDS_CH1_TX_MIB_CNTR3_ADDR                                                                     (0x87C)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR3_SDS_CH1_TX_CRC_ERRORS_OFFSET                                           (0)
  #define RTL8373_SDS_CH1_TX_MIB_CNTR3_SDS_CH1_TX_CRC_ERRORS_MASK                                             (0xFFFF << RTL8373_SDS_CH1_TX_MIB_CNTR3_SDS_CH1_TX_CRC_ERRORS_OFFSET)

#define RTL8373_SDS_CH2_RX_MIB_CNTR0_ADDR                                                                     (0x890)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR0_SDS_CH2_RX_TOTAL_PKTS_H_OFFSET                                         (16)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR0_SDS_CH2_RX_TOTAL_PKTS_H_MASK                                           (0xFFFF << RTL8373_SDS_CH2_RX_MIB_CNTR0_SDS_CH2_RX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR0_SDS_CH2_RX_TOTAL_PKTS_L_OFFSET                                         (0)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR0_SDS_CH2_RX_TOTAL_PKTS_L_MASK                                           (0xFFFF << RTL8373_SDS_CH2_RX_MIB_CNTR0_SDS_CH2_RX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_SDS_CH2_RX_MIB_CNTR1_ADDR                                                                     (0x894)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR1_SDS_CH2_RX_GOOD_OCTETS_H_OFFSET                                        (16)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR1_SDS_CH2_RX_GOOD_OCTETS_H_MASK                                          (0xFFFF << RTL8373_SDS_CH2_RX_MIB_CNTR1_SDS_CH2_RX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR1_SDS_CH2_RX_GOOD_OCTETS_L_OFFSET                                        (0)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR1_SDS_CH2_RX_GOOD_OCTETS_L_MASK                                          (0xFFFF << RTL8373_SDS_CH2_RX_MIB_CNTR1_SDS_CH2_RX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_SDS_CH2_RX_MIB_CNTR2_ADDR                                                                     (0x898)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR2_SDS_CH2_RX_GOOD_PKTS_H_OFFSET                                          (16)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR2_SDS_CH2_RX_GOOD_PKTS_H_MASK                                            (0xFFFF << RTL8373_SDS_CH2_RX_MIB_CNTR2_SDS_CH2_RX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR2_SDS_CH2_RX_GOOD_PKTS_L_OFFSET                                          (0)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR2_SDS_CH2_RX_GOOD_PKTS_L_MASK                                            (0xFFFF << RTL8373_SDS_CH2_RX_MIB_CNTR2_SDS_CH2_RX_GOOD_PKTS_L_OFFSET)

#define RTL8373_SDS_CH2_RX_MIB_CNTR3_ADDR                                                                     (0x89C)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR3_SDS_CH2_RX_CRC_ERRORS_OFFSET                                           (16)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR3_SDS_CH2_RX_CRC_ERRORS_MASK                                             (0xFFFF << RTL8373_SDS_CH2_RX_MIB_CNTR3_SDS_CH2_RX_CRC_ERRORS_OFFSET)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR3_SDS_CH2_RX_SYMBOL_ERRORS_OFFSET                                        (0)
  #define RTL8373_SDS_CH2_RX_MIB_CNTR3_SDS_CH2_RX_SYMBOL_ERRORS_MASK                                          (0xFFFF << RTL8373_SDS_CH2_RX_MIB_CNTR3_SDS_CH2_RX_SYMBOL_ERRORS_OFFSET)

#define RTL8373_SDS_CH2_TX_MIB_CNTR0_ADDR                                                                     (0x8B0)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR0_SDS_CH2_TX_TOTAL_PKTS_H_OFFSET                                         (16)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR0_SDS_CH2_TX_TOTAL_PKTS_H_MASK                                           (0xFFFF << RTL8373_SDS_CH2_TX_MIB_CNTR0_SDS_CH2_TX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR0_SDS_CH2_TX_TOTAL_PKTS_L_OFFSET                                         (0)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR0_SDS_CH2_TX_TOTAL_PKTS_L_MASK                                           (0xFFFF << RTL8373_SDS_CH2_TX_MIB_CNTR0_SDS_CH2_TX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_SDS_CH2_TX_MIB_CNTR1_ADDR                                                                     (0x8B4)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR1_SDS_CH2_TX_GOOD_OCTETS_H_OFFSET                                        (16)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR1_SDS_CH2_TX_GOOD_OCTETS_H_MASK                                          (0xFFFF << RTL8373_SDS_CH2_TX_MIB_CNTR1_SDS_CH2_TX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR1_SDS_CH2_TX_GOOD_OCTETS_L_OFFSET                                        (0)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR1_SDS_CH2_TX_GOOD_OCTETS_L_MASK                                          (0xFFFF << RTL8373_SDS_CH2_TX_MIB_CNTR1_SDS_CH2_TX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_SDS_CH2_TX_MIB_CNTR2_ADDR                                                                     (0x8B8)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR2_SDS_CH2_TX_GOOD_PKTS_H_OFFSET                                          (16)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR2_SDS_CH2_TX_GOOD_PKTS_H_MASK                                            (0xFFFF << RTL8373_SDS_CH2_TX_MIB_CNTR2_SDS_CH2_TX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR2_SDS_CH2_TX_GOOD_PKTS_L_OFFSET                                          (0)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR2_SDS_CH2_TX_GOOD_PKTS_L_MASK                                            (0xFFFF << RTL8373_SDS_CH2_TX_MIB_CNTR2_SDS_CH2_TX_GOOD_PKTS_L_OFFSET)

#define RTL8373_SDS_CH2_TX_MIB_CNTR3_ADDR                                                                     (0x8BC)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR3_SDS_CH2_TX_CRC_ERRORS_OFFSET                                           (0)
  #define RTL8373_SDS_CH2_TX_MIB_CNTR3_SDS_CH2_TX_CRC_ERRORS_MASK                                             (0xFFFF << RTL8373_SDS_CH2_TX_MIB_CNTR3_SDS_CH2_TX_CRC_ERRORS_OFFSET)

#define RTL8373_SDS_CH3_RX_MIB_CNTR0_ADDR                                                                     (0x8D0)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR0_SDS_CH3_RX_TOTAL_PKTS_H_OFFSET                                         (16)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR0_SDS_CH3_RX_TOTAL_PKTS_H_MASK                                           (0xFFFF << RTL8373_SDS_CH3_RX_MIB_CNTR0_SDS_CH3_RX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR0_SDS_CH3_RX_TOTAL_PKTS_L_OFFSET                                         (0)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR0_SDS_CH3_RX_TOTAL_PKTS_L_MASK                                           (0xFFFF << RTL8373_SDS_CH3_RX_MIB_CNTR0_SDS_CH3_RX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_SDS_CH3_RX_MIB_CNTR1_ADDR                                                                     (0x8D4)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR1_SDS_CH3_RX_GOOD_OCTETS_H_OFFSET                                        (16)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR1_SDS_CH3_RX_GOOD_OCTETS_H_MASK                                          (0xFFFF << RTL8373_SDS_CH3_RX_MIB_CNTR1_SDS_CH3_RX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR1_SDS_CH3_RX_GOOD_OCTETS_L_OFFSET                                        (0)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR1_SDS_CH3_RX_GOOD_OCTETS_L_MASK                                          (0xFFFF << RTL8373_SDS_CH3_RX_MIB_CNTR1_SDS_CH3_RX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_SDS_CH3_RX_MIB_CNTR2_ADDR                                                                     (0x8D8)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR2_SDS_CH3_RX_GOOD_PKTS_H_OFFSET                                          (16)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR2_SDS_CH3_RX_GOOD_PKTS_H_MASK                                            (0xFFFF << RTL8373_SDS_CH3_RX_MIB_CNTR2_SDS_CH3_RX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR2_SDS_CH3_RX_GOOD_PKTS_L_OFFSET                                          (0)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR2_SDS_CH3_RX_GOOD_PKTS_L_MASK                                            (0xFFFF << RTL8373_SDS_CH3_RX_MIB_CNTR2_SDS_CH3_RX_GOOD_PKTS_L_OFFSET)

#define RTL8373_SDS_CH3_RX_MIB_CNTR3_ADDR                                                                     (0x8DC)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR3_SDS_CH3_RX_CRC_ERRORS_OFFSET                                           (16)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR3_SDS_CH3_RX_CRC_ERRORS_MASK                                             (0xFFFF << RTL8373_SDS_CH3_RX_MIB_CNTR3_SDS_CH3_RX_CRC_ERRORS_OFFSET)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR3_SDS_CH3_RX_SYMBOL_ERRORS_OFFSET                                        (0)
  #define RTL8373_SDS_CH3_RX_MIB_CNTR3_SDS_CH3_RX_SYMBOL_ERRORS_MASK                                          (0xFFFF << RTL8373_SDS_CH3_RX_MIB_CNTR3_SDS_CH3_RX_SYMBOL_ERRORS_OFFSET)

#define RTL8373_SDS_CH3_TX_MIB_CNTR0_ADDR                                                                     (0x8F0)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR0_SDS_CH3_TX_TOTAL_PKTS_H_OFFSET                                         (16)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR0_SDS_CH3_TX_TOTAL_PKTS_H_MASK                                           (0xFFFF << RTL8373_SDS_CH3_TX_MIB_CNTR0_SDS_CH3_TX_TOTAL_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR0_SDS_CH3_TX_TOTAL_PKTS_L_OFFSET                                         (0)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR0_SDS_CH3_TX_TOTAL_PKTS_L_MASK                                           (0xFFFF << RTL8373_SDS_CH3_TX_MIB_CNTR0_SDS_CH3_TX_TOTAL_PKTS_L_OFFSET)

#define RTL8373_SDS_CH3_TX_MIB_CNTR1_ADDR                                                                     (0x8F4)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR1_SDS_CH3_TX_GOOD_OCTETS_H_OFFSET                                        (16)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR1_SDS_CH3_TX_GOOD_OCTETS_H_MASK                                          (0xFFFF << RTL8373_SDS_CH3_TX_MIB_CNTR1_SDS_CH3_TX_GOOD_OCTETS_H_OFFSET)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR1_SDS_CH3_TX_GOOD_OCTETS_L_OFFSET                                        (0)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR1_SDS_CH3_TX_GOOD_OCTETS_L_MASK                                          (0xFFFF << RTL8373_SDS_CH3_TX_MIB_CNTR1_SDS_CH3_TX_GOOD_OCTETS_L_OFFSET)

#define RTL8373_SDS_CH3_TX_MIB_CNTR2_ADDR                                                                     (0x8F8)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR2_SDS_CH3_TX_GOOD_PKTS_H_OFFSET                                          (16)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR2_SDS_CH3_TX_GOOD_PKTS_H_MASK                                            (0xFFFF << RTL8373_SDS_CH3_TX_MIB_CNTR2_SDS_CH3_TX_GOOD_PKTS_H_OFFSET)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR2_SDS_CH3_TX_GOOD_PKTS_L_OFFSET                                          (0)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR2_SDS_CH3_TX_GOOD_PKTS_L_MASK                                            (0xFFFF << RTL8373_SDS_CH3_TX_MIB_CNTR2_SDS_CH3_TX_GOOD_PKTS_L_OFFSET)

#define RTL8373_SDS_CH3_TX_MIB_CNTR3_ADDR                                                                     (0x8FC)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR3_SDS_CH3_TX_CRC_ERRORS_OFFSET                                           (0)
  #define RTL8373_SDS_CH3_TX_MIB_CNTR3_SDS_CH3_TX_CRC_ERRORS_MASK                                             (0xFFFF << RTL8373_SDS_CH3_TX_MIB_CNTR3_SDS_CH3_TX_CRC_ERRORS_OFFSET)

#define RTL8373_DMY_REG0_MIB_DATA_ADDR                                                                        (0xF30)
  #define RTL8373_DMY_REG0_MIB_DATA_DUMMY_OFFSET                                                              (0)
  #define RTL8373_DMY_REG0_MIB_DATA_DUMMY_MASK                                                                (0xFFFFFFFF << RTL8373_DMY_REG0_MIB_DATA_DUMMY_OFFSET)

#define RTL8373_DMY_REG1_MIB_DATA_ADDR                                                                        (0xF34)
  #define RTL8373_DMY_REG1_MIB_DATA_DUMMY_OFFSET                                                              (0)
  #define RTL8373_DMY_REG1_MIB_DATA_DUMMY_MASK                                                                (0xFFFFFFFF << RTL8373_DMY_REG1_MIB_DATA_DUMMY_OFFSET)

#define RTL8373_DMY_REG2_MIB_DATA_ADDR                                                                        (0xF38)
  #define RTL8373_DMY_REG2_MIB_DATA_DUMMY_OFFSET                                                              (0)
  #define RTL8373_DMY_REG2_MIB_DATA_DUMMY_MASK                                                                (0xFFFFFFFF << RTL8373_DMY_REG2_MIB_DATA_DUMMY_OFFSET)

#define RTL8373_DMY_REG3_MIB_DATA_ADDR                                                                        (0xF3C)
  #define RTL8373_DMY_REG3_MIB_DATA_DUMMY_OFFSET                                                              (0)
  #define RTL8373_DMY_REG3_MIB_DATA_DUMMY_MASK                                                                (0xFFFFFFFF << RTL8373_DMY_REG3_MIB_DATA_DUMMY_OFFSET)

/*
 * Feature: MAC Control
 */
#define RTL8373_MAC_L2_PORT_TX_MAX_LEN_CTRL_ADDR(port)                                                        (0x4E90 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_MAC_L2_PORT_TX_MAX_LEN_CTRL_MAX_LEN_TX_1G_2P5G_5G_10G_SEL_OFFSET                            (14)
  #define RTL8373_MAC_L2_PORT_TX_MAX_LEN_CTRL_MAX_LEN_TX_1G_2P5G_5G_10G_SEL_MASK                              (0x3FFF << RTL8373_MAC_L2_PORT_TX_MAX_LEN_CTRL_MAX_LEN_TX_1G_2P5G_5G_10G_SEL_OFFSET)
  #define RTL8373_MAC_L2_PORT_TX_MAX_LEN_CTRL_MAX_LEN_TX_100M_10M_SEL_OFFSET                                  (0)
  #define RTL8373_MAC_L2_PORT_TX_MAX_LEN_CTRL_MAX_LEN_TX_100M_10M_SEL_MASK                                    (0x3FFF << RTL8373_MAC_L2_PORT_TX_MAX_LEN_CTRL_MAX_LEN_TX_100M_10M_SEL_OFFSET)

#define RTL8373_SMI_BYPASS_ABLTY_LOCK_CTRL_ADDR(port)                                                         (0x6320 + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_SMI_BYPASS_ABLTY_LOCK_CTRL_BYPASS_ABLTY_LOCK_OFFSET(port)                                   (port % 0x9)
  #define RTL8373_SMI_BYPASS_ABLTY_LOCK_CTRL_BYPASS_ABLTY_LOCK_MASK(port)                                     (0x1 << RTL8373_SMI_BYPASS_ABLTY_LOCK_CTRL_BYPASS_ABLTY_LOCK_OFFSET(port))

#define RTL8373_LINK_DOWN_CTRL_ADDR                                                                           (0x6324)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME_EN2_OFFSET                                                    (26)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME_EN2_MASK                                                      (0x1 << RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME_EN2_OFFSET)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME2_OFFSET                                                       (18)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME2_MASK                                                         (0xFF << RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME2_OFFSET)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME_EN1_OFFSET                                                    (17)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME_EN1_MASK                                                      (0x1 << RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME_EN1_OFFSET)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME1_OFFSET                                                       (9)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME1_MASK                                                         (0xFF << RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME1_OFFSET)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME_EN0_OFFSET                                                    (8)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME_EN0_MASK                                                      (0x1 << RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME_EN0_OFFSET)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME0_OFFSET                                                       (0)
  #define RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME0_MASK                                                         (0xFF << RTL8373_LINK_DOWN_CTRL_LINK_DOWN_TIME0_OFFSET)

#define RTL8373_MAC_GLB_CTRL_ADDR                                                                             (0x5FD0)
  #define RTL8373_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_OFFSET                                                     (13)
  #define RTL8373_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_MASK                                                       (0x1 << RTL8373_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_OFFSET)
  #define RTL8373_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_OFFSET                                                      (10)
  #define RTL8373_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_MASK                                                        (0x1 << RTL8373_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_OFFSET)
  #define RTL8373_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET                                                            (9)
  #define RTL8373_MAC_GLB_CTRL_MAX_RETX_SEL_MASK                                                              (0x1 << RTL8373_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET)
  #define RTL8373_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET                                                       (8)
  #define RTL8373_MAC_GLB_CTRL_LATE_COLI_DROP_EN_MASK                                                         (0x1 << RTL8373_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET)
  #define RTL8373_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET                                                        (7)
  #define RTL8373_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_MASK                                                          (0x1 << RTL8373_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET)
  #define RTL8373_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET                                                             (6)
  #define RTL8373_MAC_GLB_CTRL_BKOFF_SPDUP_MASK                                                               (0x1 << RTL8373_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET)
  #define RTL8373_MAC_GLB_CTRL_BKOFF_SEL_OFFSET                                                               (4)
  #define RTL8373_MAC_GLB_CTRL_BKOFF_SEL_MASK                                                                 (0x3 << RTL8373_MAC_GLB_CTRL_BKOFF_SEL_OFFSET)
  #define RTL8373_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET                                                         (3)
  #define RTL8373_MAC_GLB_CTRL_HALF_48PASS1_EN_MASK                                                           (0x1 << RTL8373_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET)
  #define RTL8373_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET                                                         (2)
  #define RTL8373_MAC_GLB_CTRL_BKPRES_MTHD_SEL_MASK                                                           (0x1 << RTL8373_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET)
  #define RTL8373_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET                                                           (0)
  #define RTL8373_MAC_GLB_CTRL_DEFER_IPG_SEL_MASK                                                             (0x3 << RTL8373_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET)

#define RTL8373_MAC_PORT_CTRL_ADDR(port)                                                                      (0x122C + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_PORT_CTRL_ORIGINAL_CRS_OFFSET                                                           (6)
  #define RTL8373_MAC_PORT_CTRL_ORIGINAL_CRS_MASK                                                             (0x1 << RTL8373_MAC_PORT_CTRL_ORIGINAL_CRS_OFFSET)
  #define RTL8373_MAC_PORT_CTRL_ORIGINAL_COL_OFFSET                                                           (5)
  #define RTL8373_MAC_PORT_CTRL_ORIGINAL_COL_MASK                                                             (0x1 << RTL8373_MAC_PORT_CTRL_ORIGINAL_COL_OFFSET)
  #define RTL8373_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET                                                          (3)
  #define RTL8373_MAC_PORT_CTRL_PRECOLLAT_SEL_MASK                                                            (0x3 << RTL8373_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET)
  #define RTL8373_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET                                                          (1)
  #define RTL8373_MAC_PORT_CTRL_LATE_COLI_THR_MASK                                                            (0x3 << RTL8373_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET)
  #define RTL8373_MAC_PORT_CTRL_BKPRES_EN_OFFSET                                                              (0)
  #define RTL8373_MAC_PORT_CTRL_BKPRES_EN_MASK                                                                (0x1 << RTL8373_MAC_PORT_CTRL_BKPRES_EN_OFFSET)

#define RTL8373_HALF_CHG_CTRL_ADDR(port)                                                                      (0x1230 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_HALF_CHG_CTRL_HALF_TO_FULL_PAUSE_OFFSET                                                     (13)
  #define RTL8373_HALF_CHG_CTRL_HALF_TO_FULL_PAUSE_MASK                                                       (0x1 << RTL8373_HALF_CHG_CTRL_HALF_TO_FULL_PAUSE_OFFSET)
  #define RTL8373_HALF_CHG_CTRL_REF_RX_CONGEST_OFFSET                                                         (12)
  #define RTL8373_HALF_CHG_CTRL_REF_RX_CONGEST_MASK                                                           (0x1 << RTL8373_HALF_CHG_CTRL_REF_RX_CONGEST_OFFSET)
  #define RTL8373_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET                                                            (7)
  #define RTL8373_HALF_CHG_CTRL_CHG_DUP_THR_MASK                                                              (0x1F << RTL8373_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET)
  #define RTL8373_HALF_CHG_CTRL_FULL_DET_EN_OFFSET                                                            (6)
  #define RTL8373_HALF_CHG_CTRL_FULL_DET_EN_MASK                                                              (0x1 << RTL8373_HALF_CHG_CTRL_FULL_DET_EN_OFFSET)
  #define RTL8373_HALF_CHG_CTRL_MAC_CHG_DUP_OFFSET                                                            (5)
  #define RTL8373_HALF_CHG_CTRL_MAC_CHG_DUP_MASK                                                              (0x1 << RTL8373_HALF_CHG_CTRL_MAC_CHG_DUP_OFFSET)
  #define RTL8373_HALF_CHG_CTRL_COL_CUR_CNT_OFFSET                                                            (0)
  #define RTL8373_HALF_CHG_CTRL_COL_CUR_CNT_MASK                                                              (0x1F << RTL8373_HALF_CHG_CTRL_COL_CUR_CNT_OFFSET)

#define RTL8373_SMI_GLB_CTRL2_ADDR                                                                            (0x6328)
  #define RTL8373_SMI_GLB_CTRL2_PHY_FORCE_PAUSE_ABLTY_SEL_OFFSET                                              (2)
  #define RTL8373_SMI_GLB_CTRL2_PHY_FORCE_PAUSE_ABLTY_SEL_MASK                                                (0x1 << RTL8373_SMI_GLB_CTRL2_PHY_FORCE_PAUSE_ABLTY_SEL_OFFSET)
  #define RTL8373_SMI_GLB_CTRL2_PHY_FORCE_TX_PAUSE_ABLTY_OFFSET                                               (1)
  #define RTL8373_SMI_GLB_CTRL2_PHY_FORCE_TX_PAUSE_ABLTY_MASK                                                 (0x1 << RTL8373_SMI_GLB_CTRL2_PHY_FORCE_TX_PAUSE_ABLTY_OFFSET)
  #define RTL8373_SMI_GLB_CTRL2_PHY_FORCE_RX_PAUSE_ABLTY_OFFSET                                               (0)
  #define RTL8373_SMI_GLB_CTRL2_PHY_FORCE_RX_PAUSE_ABLTY_MASK                                                 (0x1 << RTL8373_SMI_GLB_CTRL2_PHY_FORCE_RX_PAUSE_ABLTY_OFFSET)

#define RTL8373_SMI_GLB_CTRL_ADDR                                                                             (0x632C)
  #define RTL8373_SMI_GLB_CTRL_SMI_GLB_RST_OFFSET                                                             (21)
  #define RTL8373_SMI_GLB_CTRL_SMI_GLB_RST_MASK                                                               (0x1 << RTL8373_SMI_GLB_CTRL_SMI_GLB_RST_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI_POLLING_MASK_OFFSET                                                        (12)
  #define RTL8373_SMI_GLB_CTRL_SMI_POLLING_MASK_MASK                                                          (0x1FF << RTL8373_SMI_GLB_CTRL_SMI_POLLING_MASK_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI2_FREQ_SEL_OFFSET                                                           (10)
  #define RTL8373_SMI_GLB_CTRL_SMI2_FREQ_SEL_MASK                                                             (0x3 << RTL8373_SMI_GLB_CTRL_SMI2_FREQ_SEL_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI1_FREQ_SEL_OFFSET                                                           (8)
  #define RTL8373_SMI_GLB_CTRL_SMI1_FREQ_SEL_MASK                                                             (0x3 << RTL8373_SMI_GLB_CTRL_SMI1_FREQ_SEL_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI0_FREQ_SEL_OFFSET                                                           (6)
  #define RTL8373_SMI_GLB_CTRL_SMI0_FREQ_SEL_MASK                                                             (0x3 << RTL8373_SMI_GLB_CTRL_SMI0_FREQ_SEL_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI2_PREAMBLE_SEL_OFFSET                                                       (5)
  #define RTL8373_SMI_GLB_CTRL_SMI2_PREAMBLE_SEL_MASK                                                         (0x1 << RTL8373_SMI_GLB_CTRL_SMI2_PREAMBLE_SEL_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI1_PREAMBLE_SEL_OFFSET                                                       (4)
  #define RTL8373_SMI_GLB_CTRL_SMI1_PREAMBLE_SEL_MASK                                                         (0x1 << RTL8373_SMI_GLB_CTRL_SMI1_PREAMBLE_SEL_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI0_PREAMBLE_SEL_OFFSET                                                       (3)
  #define RTL8373_SMI_GLB_CTRL_SMI0_PREAMBLE_SEL_MASK                                                         (0x1 << RTL8373_SMI_GLB_CTRL_SMI0_PREAMBLE_SEL_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI2_BROADCAST_SET_EN_OFFSET                                                   (2)
  #define RTL8373_SMI_GLB_CTRL_SMI2_BROADCAST_SET_EN_MASK                                                     (0x1 << RTL8373_SMI_GLB_CTRL_SMI2_BROADCAST_SET_EN_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI1_BROADCAST_SET_EN_OFFSET                                                   (1)
  #define RTL8373_SMI_GLB_CTRL_SMI1_BROADCAST_SET_EN_MASK                                                     (0x1 << RTL8373_SMI_GLB_CTRL_SMI1_BROADCAST_SET_EN_OFFSET)
  #define RTL8373_SMI_GLB_CTRL_SMI0_BROADCAST_SET_EN_OFFSET                                                   (0)
  #define RTL8373_SMI_GLB_CTRL_SMI0_BROADCAST_SET_EN_MASK                                                     (0x1 << RTL8373_SMI_GLB_CTRL_SMI0_BROADCAST_SET_EN_OFFSET)

#define RTL8373_SMI_MAC_TYPE_CTRL_ADDR                                                                        (0x6330)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT8_TYPE_OFFSET                                                     (16)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT8_TYPE_MASK                                                       (0x3 << RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT8_TYPE_OFFSET)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT7_TYPE_OFFSET                                                     (14)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT7_TYPE_MASK                                                       (0x3 << RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT7_TYPE_OFFSET)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT6_TYPE_OFFSET                                                     (12)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT6_TYPE_MASK                                                       (0x3 << RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT6_TYPE_OFFSET)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT5_TYPE_OFFSET                                                     (10)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT5_TYPE_MASK                                                       (0x3 << RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT5_TYPE_OFFSET)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT4_TYPE_OFFSET                                                     (8)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT4_TYPE_MASK                                                       (0x3 << RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT4_TYPE_OFFSET)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT3_TYPE_OFFSET                                                     (6)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT3_TYPE_MASK                                                       (0x3 << RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT3_TYPE_OFFSET)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT2_TYPE_OFFSET                                                     (4)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT2_TYPE_MASK                                                       (0x3 << RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT2_TYPE_OFFSET)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT1_TYPE_OFFSET                                                     (2)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT1_TYPE_MASK                                                       (0x3 << RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT1_TYPE_OFFSET)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT0_TYPE_OFFSET                                                     (0)
  #define RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT0_TYPE_MASK                                                       (0x3 << RTL8373_SMI_MAC_TYPE_CTRL_MAC_PORT0_TYPE_OFFSET)

#define RTL8373_SMI_PORT_POLLING_SEL_ADDR                                                                     (0x6334)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL8_OFFSET                                                (8)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL8_MASK                                                  (0x1 << RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL8_OFFSET)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL7_OFFSET                                                (7)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL7_MASK                                                  (0x1 << RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL7_OFFSET)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL6_OFFSET                                                (6)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL6_MASK                                                  (0x1 << RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL6_OFFSET)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL5_OFFSET                                                (5)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL5_MASK                                                  (0x1 << RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL5_OFFSET)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL4_OFFSET                                                (4)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL4_MASK                                                  (0x1 << RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL4_OFFSET)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL3_OFFSET                                                (3)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL3_MASK                                                  (0x1 << RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL3_OFFSET)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL2_OFFSET                                                (2)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL2_MASK                                                  (0x1 << RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL2_OFFSET)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL1_OFFSET                                                (1)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL1_MASK                                                  (0x1 << RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL1_OFFSET)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL0_OFFSET                                                (0)
  #define RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL0_MASK                                                  (0x1 << RTL8373_SMI_PORT_POLLING_SEL_SMI_POLLING_SEL0_OFFSET)

#define RTL8373_SMI_MDIO_FREE_CNT_CTRL_ADDR                                                                   (0x6338)
  #define RTL8373_SMI_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_OFFSET                                             (1)
  #define RTL8373_SMI_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_MASK                                               (0xFFF << RTL8373_SMI_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_OFFSET)
  #define RTL8373_SMI_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_OFFSET                                              (0)
  #define RTL8373_SMI_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_MASK                                                (0x1 << RTL8373_SMI_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_OFFSET)

#define RTL8373_SMI_PRVTE_POLLING_CTRL_ADDR                                                                   (0x633C)
  #define RTL8373_SMI_PRVTE_POLLING_CTRL_SMI_PRVTE1_POLLING8_0_OFFSET                                         (9)
  #define RTL8373_SMI_PRVTE_POLLING_CTRL_SMI_PRVTE1_POLLING8_0_MASK                                           (0x1FF << RTL8373_SMI_PRVTE_POLLING_CTRL_SMI_PRVTE1_POLLING8_0_OFFSET)
  #define RTL8373_SMI_PRVTE_POLLING_CTRL_SMI_PRVTE_POLLING8_0_OFFSET                                          (0)
  #define RTL8373_SMI_PRVTE_POLLING_CTRL_SMI_PRVTE_POLLING8_0_MASK                                            (0x1FF << RTL8373_SMI_PRVTE_POLLING_CTRL_SMI_PRVTE_POLLING8_0_OFFSET)

#define RTL8373_SMI_10GPHY_POLLING_SEL_0_ADDR                                                                 (0x6340)
  #define RTL8373_SMI_10GPHY_POLLING_SEL_0_INTDEV0_POLLING_10GPHY_OFFSET                                      (16)
  #define RTL8373_SMI_10GPHY_POLLING_SEL_0_INTDEV0_POLLING_10GPHY_MASK                                        (0x1F << RTL8373_SMI_10GPHY_POLLING_SEL_0_INTDEV0_POLLING_10GPHY_OFFSET)
  #define RTL8373_SMI_10GPHY_POLLING_SEL_0_INTREG0_POLLING_10GPHY_OFFSET                                      (0)
  #define RTL8373_SMI_10GPHY_POLLING_SEL_0_INTREG0_POLLING_10GPHY_MASK                                        (0xFFFF << RTL8373_SMI_10GPHY_POLLING_SEL_0_INTREG0_POLLING_10GPHY_OFFSET)

#define RTL8373_MAC_FORCE_MODE_CTRL0_ADDR(port)                                                               (0x6344 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_MAC_FORCE_MODE_CTRL0_FORCE_BYP_LINK_OFFSET                                                  (11)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_FORCE_BYP_LINK_MASK                                                    (0x1 << RTL8373_MAC_FORCE_MODE_CTRL0_FORCE_BYP_LINK_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_MEDIA_SEL_OFFSET                                                       (10)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_MEDIA_SEL_MASK                                                         (0x1 << RTL8373_MAC_FORCE_MODE_CTRL0_MEDIA_SEL_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_SMI_FORCE_FC_EN_OFFSET                                                 (9)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_SMI_FORCE_FC_EN_MASK                                                   (0x1 << RTL8373_MAC_FORCE_MODE_CTRL0_SMI_FORCE_FC_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_RX_PAUSE_EN_OFFSET                                                     (8)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_RX_PAUSE_EN_MASK                                                       (0x1 << RTL8373_MAC_FORCE_MODE_CTRL0_RX_PAUSE_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_TX_PAUSE_EN_OFFSET                                                     (7)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_TX_PAUSE_EN_MASK                                                       (0x1 << RTL8373_MAC_FORCE_MODE_CTRL0_TX_PAUSE_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_SPD_SEL_OFFSET                                                         (3)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_SPD_SEL_MASK                                                           (0xF << RTL8373_MAC_FORCE_MODE_CTRL0_SPD_SEL_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_DUP_SEL_OFFSET                                                         (2)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_DUP_SEL_MASK                                                           (0x1 << RTL8373_MAC_FORCE_MODE_CTRL0_DUP_SEL_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_FORCE_LINK_EN_OFFSET                                                   (1)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_FORCE_LINK_EN_MASK                                                     (0x1 << RTL8373_MAC_FORCE_MODE_CTRL0_FORCE_LINK_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_MAC_FORCE_EN_OFFSET                                                    (0)
  #define RTL8373_MAC_FORCE_MODE_CTRL0_MAC_FORCE_EN_MASK                                                      (0x1 << RTL8373_MAC_FORCE_MODE_CTRL0_MAC_FORCE_EN_OFFSET)

#define RTL8373_MAC_FORCE_MODE_CTRL1_ADDR(port)                                                               (0x636C + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_10G_EN_OFFSET                                                      (8)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_10G_EN_MASK                                                        (0x1 << RTL8373_MAC_FORCE_MODE_CTRL1_EEE_10G_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_10GLITE_EN_OFFSET                                                  (7)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_10GLITE_EN_MASK                                                    (0x1 << RTL8373_MAC_FORCE_MODE_CTRL1_EEE_10GLITE_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_5G_EN_OFFSET                                                       (6)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_5G_EN_MASK                                                         (0x1 << RTL8373_MAC_FORCE_MODE_CTRL1_EEE_5G_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_5GLITE_EN_OFFSET                                                   (5)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_5GLITE_EN_MASK                                                     (0x1 << RTL8373_MAC_FORCE_MODE_CTRL1_EEE_5GLITE_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_2P5G_EN_OFFSET                                                     (4)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_2P5G_EN_MASK                                                       (0x1 << RTL8373_MAC_FORCE_MODE_CTRL1_EEE_2P5G_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_2P5GLITE_EN_OFFSET                                                 (3)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_2P5GLITE_EN_MASK                                                   (0x1 << RTL8373_MAC_FORCE_MODE_CTRL1_EEE_2P5GLITE_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_GIGA_EN_OFFSET                                                     (2)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_GIGA_EN_MASK                                                       (0x1 << RTL8373_MAC_FORCE_MODE_CTRL1_EEE_GIGA_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_500M_EN_OFFSET                                                     (1)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_500M_EN_MASK                                                       (0x1 << RTL8373_MAC_FORCE_MODE_CTRL1_EEE_500M_EN_OFFSET)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_100M_EN_OFFSET                                                     (0)
  #define RTL8373_MAC_FORCE_MODE_CTRL1_EEE_100M_EN_MASK                                                       (0x1 << RTL8373_MAC_FORCE_MODE_CTRL1_EEE_100M_EN_OFFSET)

#define RTL8373_SMI_REG_CHK1_CTRL1_ADDR                                                                       (0x6394)
  #define RTL8373_SMI_REG_CHK1_CTRL1_CHK1_MODE_10G_OFFSET                                                     (21)
  #define RTL8373_SMI_REG_CHK1_CTRL1_CHK1_MODE_10G_MASK                                                       (0x3 << RTL8373_SMI_REG_CHK1_CTRL1_CHK1_MODE_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK1_CTRL1_CHECK1_MMD_REG_OFFSET                                                    (5)
  #define RTL8373_SMI_REG_CHK1_CTRL1_CHECK1_MMD_REG_MASK                                                      (0xFFFF << RTL8373_SMI_REG_CHK1_CTRL1_CHECK1_MMD_REG_OFFSET)
  #define RTL8373_SMI_REG_CHK1_CTRL1_CHECK1_MMD_DEVAD_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK1_CTRL1_CHECK1_MMD_DEVAD_MASK                                                    (0x1F << RTL8373_SMI_REG_CHK1_CTRL1_CHECK1_MMD_DEVAD_OFFSET)

#define RTL8373_SMI_REG_CHK1_PMSK_ADDR                                                                        (0x6398)
  #define RTL8373_SMI_REG_CHK1_PMSK_CHK1_PMSK_OFFSET                                                          (0)
  #define RTL8373_SMI_REG_CHK1_PMSK_CHK1_PMSK_MASK                                                            (0x1FF << RTL8373_SMI_REG_CHK1_PMSK_CHK1_PMSK_OFFSET)

#define RTL8373_SMI_REG_CHK1_DATA_10G_ADDR                                                                    (0x639C)
  #define RTL8373_SMI_REG_CHK1_DATA_10G_CHK1_DMSK_10G_OFFSET                                                  (16)
  #define RTL8373_SMI_REG_CHK1_DATA_10G_CHK1_DMSK_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK1_DATA_10G_CHK1_DMSK_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK1_DATA_10G_CHK1_DATA_10G_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK1_DATA_10G_CHK1_DATA_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK1_DATA_10G_CHK1_DATA_10G_OFFSET)

#define RTL8373_SMI_REG_CHK1_RESULT_ADDR                                                                      (0x63A0)
  #define RTL8373_SMI_REG_CHK1_RESULT_CHK1_RESULT_OFFSET                                                      (0)
  #define RTL8373_SMI_REG_CHK1_RESULT_CHK1_RESULT_MASK                                                        (0x1FF << RTL8373_SMI_REG_CHK1_RESULT_CHK1_RESULT_OFFSET)

#define RTL8373_SMI_REG_CHK2_CTRL1_ADDR                                                                       (0x63A4)
  #define RTL8373_SMI_REG_CHK2_CTRL1_CHK2_MODE_10G_OFFSET                                                     (21)
  #define RTL8373_SMI_REG_CHK2_CTRL1_CHK2_MODE_10G_MASK                                                       (0x3 << RTL8373_SMI_REG_CHK2_CTRL1_CHK2_MODE_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK2_CTRL1_CHECK2_MMD_REG_OFFSET                                                    (5)
  #define RTL8373_SMI_REG_CHK2_CTRL1_CHECK2_MMD_REG_MASK                                                      (0xFFFF << RTL8373_SMI_REG_CHK2_CTRL1_CHECK2_MMD_REG_OFFSET)
  #define RTL8373_SMI_REG_CHK2_CTRL1_CHECK2_MMD_DEVAD_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK2_CTRL1_CHECK2_MMD_DEVAD_MASK                                                    (0x1F << RTL8373_SMI_REG_CHK2_CTRL1_CHECK2_MMD_DEVAD_OFFSET)

#define RTL8373_SMI_REG_CHK2_PMSK_ADDR                                                                        (0x63A8)
  #define RTL8373_SMI_REG_CHK2_PMSK_CHK2_PMSK_OFFSET                                                          (0)
  #define RTL8373_SMI_REG_CHK2_PMSK_CHK2_PMSK_MASK                                                            (0x1FF << RTL8373_SMI_REG_CHK2_PMSK_CHK2_PMSK_OFFSET)

#define RTL8373_SMI_REG_CHK2_DATA_10G_ADDR                                                                    (0x63AC)
  #define RTL8373_SMI_REG_CHK2_DATA_10G_CHK2_DMSK_10G_OFFSET                                                  (16)
  #define RTL8373_SMI_REG_CHK2_DATA_10G_CHK2_DMSK_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK2_DATA_10G_CHK2_DMSK_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK2_DATA_10G_CHK2_DATA_10G_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK2_DATA_10G_CHK2_DATA_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK2_DATA_10G_CHK2_DATA_10G_OFFSET)

#define RTL8373_SMI_REG_CHK2_RESULT_ADDR                                                                      (0x63B0)
  #define RTL8373_SMI_REG_CHK2_RESULT_CHK2_RESULT_OFFSET                                                      (0)
  #define RTL8373_SMI_REG_CHK2_RESULT_CHK2_RESULT_MASK                                                        (0x1FF << RTL8373_SMI_REG_CHK2_RESULT_CHK2_RESULT_OFFSET)

#define RTL8373_SMI_REG_CHK3_CTRL1_ADDR                                                                       (0x63B4)
  #define RTL8373_SMI_REG_CHK3_CTRL1_CHK3_MODE_10G_OFFSET                                                     (21)
  #define RTL8373_SMI_REG_CHK3_CTRL1_CHK3_MODE_10G_MASK                                                       (0x3 << RTL8373_SMI_REG_CHK3_CTRL1_CHK3_MODE_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK3_CTRL1_CHECK3_MMD_REG_OFFSET                                                    (5)
  #define RTL8373_SMI_REG_CHK3_CTRL1_CHECK3_MMD_REG_MASK                                                      (0xFFFF << RTL8373_SMI_REG_CHK3_CTRL1_CHECK3_MMD_REG_OFFSET)
  #define RTL8373_SMI_REG_CHK3_CTRL1_CHECK3_MMD_DEVAD_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK3_CTRL1_CHECK3_MMD_DEVAD_MASK                                                    (0x1F << RTL8373_SMI_REG_CHK3_CTRL1_CHECK3_MMD_DEVAD_OFFSET)

#define RTL8373_SMI_REG_CHK3_PMSK_ADDR                                                                        (0x63B8)
  #define RTL8373_SMI_REG_CHK3_PMSK_CHK3_PMSK_OFFSET                                                          (0)
  #define RTL8373_SMI_REG_CHK3_PMSK_CHK3_PMSK_MASK                                                            (0x1FF << RTL8373_SMI_REG_CHK3_PMSK_CHK3_PMSK_OFFSET)

#define RTL8373_SMI_REG_CHK3_DATA_10G_ADDR                                                                    (0x63BC)
  #define RTL8373_SMI_REG_CHK3_DATA_10G_CHK3_DMSK_10G_OFFSET                                                  (16)
  #define RTL8373_SMI_REG_CHK3_DATA_10G_CHK3_DMSK_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK3_DATA_10G_CHK3_DMSK_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK3_DATA_10G_CHK3_DATA_10G_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK3_DATA_10G_CHK3_DATA_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK3_DATA_10G_CHK3_DATA_10G_OFFSET)

#define RTL8373_SMI_REG_CHK3_RESULT_ADDR                                                                      (0x63C0)
  #define RTL8373_SMI_REG_CHK3_RESULT_CHK3_RESULT_OFFSET                                                      (0)
  #define RTL8373_SMI_REG_CHK3_RESULT_CHK3_RESULT_MASK                                                        (0x1FF << RTL8373_SMI_REG_CHK3_RESULT_CHK3_RESULT_OFFSET)

#define RTL8373_SMI_REG_CHK4_CTRL1_ADDR                                                                       (0x63C4)
  #define RTL8373_SMI_REG_CHK4_CTRL1_CHK4_MODE_10G_OFFSET                                                     (21)
  #define RTL8373_SMI_REG_CHK4_CTRL1_CHK4_MODE_10G_MASK                                                       (0x3 << RTL8373_SMI_REG_CHK4_CTRL1_CHK4_MODE_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK4_CTRL1_CHECK4_MMD_REG_OFFSET                                                    (5)
  #define RTL8373_SMI_REG_CHK4_CTRL1_CHECK4_MMD_REG_MASK                                                      (0xFFFF << RTL8373_SMI_REG_CHK4_CTRL1_CHECK4_MMD_REG_OFFSET)
  #define RTL8373_SMI_REG_CHK4_CTRL1_CHECK4_MMD_DEVAD_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK4_CTRL1_CHECK4_MMD_DEVAD_MASK                                                    (0x1F << RTL8373_SMI_REG_CHK4_CTRL1_CHECK4_MMD_DEVAD_OFFSET)

#define RTL8373_SMI_REG_CHK4_PMSK_ADDR                                                                        (0x63C8)
  #define RTL8373_SMI_REG_CHK4_PMSK_CHK4_PMSK_OFFSET                                                          (0)
  #define RTL8373_SMI_REG_CHK4_PMSK_CHK4_PMSK_MASK                                                            (0x1FF << RTL8373_SMI_REG_CHK4_PMSK_CHK4_PMSK_OFFSET)

#define RTL8373_SMI_REG_CHK4_DATA_10G_ADDR                                                                    (0x63CC)
  #define RTL8373_SMI_REG_CHK4_DATA_10G_CHK4_DMSK_10G_OFFSET                                                  (16)
  #define RTL8373_SMI_REG_CHK4_DATA_10G_CHK4_DMSK_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK4_DATA_10G_CHK4_DMSK_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK4_DATA_10G_CHK4_DATA_10G_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK4_DATA_10G_CHK4_DATA_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK4_DATA_10G_CHK4_DATA_10G_OFFSET)

#define RTL8373_SMI_REG_CHK4_RESULT_ADDR                                                                      (0x63D0)
  #define RTL8373_SMI_REG_CHK4_RESULT_CHK4_RESULT_OFFSET                                                      (0)
  #define RTL8373_SMI_REG_CHK4_RESULT_CHK4_RESULT_MASK                                                        (0x1FF << RTL8373_SMI_REG_CHK4_RESULT_CHK4_RESULT_OFFSET)

#define RTL8373_SMI_REG_CHK5_CTRL1_ADDR                                                                       (0x63D4)
  #define RTL8373_SMI_REG_CHK5_CTRL1_CHK5_MODE_10G_OFFSET                                                     (21)
  #define RTL8373_SMI_REG_CHK5_CTRL1_CHK5_MODE_10G_MASK                                                       (0x3 << RTL8373_SMI_REG_CHK5_CTRL1_CHK5_MODE_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK5_CTRL1_CHECK5_MMD_REG_OFFSET                                                    (5)
  #define RTL8373_SMI_REG_CHK5_CTRL1_CHECK5_MMD_REG_MASK                                                      (0xFFFF << RTL8373_SMI_REG_CHK5_CTRL1_CHECK5_MMD_REG_OFFSET)
  #define RTL8373_SMI_REG_CHK5_CTRL1_CHECK5_MMD_DEVAD_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK5_CTRL1_CHECK5_MMD_DEVAD_MASK                                                    (0x1F << RTL8373_SMI_REG_CHK5_CTRL1_CHECK5_MMD_DEVAD_OFFSET)

#define RTL8373_SMI_REG_CHK5_PMSK_ADDR                                                                        (0x63D8)
  #define RTL8373_SMI_REG_CHK5_PMSK_CHK5_PMSK_OFFSET                                                          (0)
  #define RTL8373_SMI_REG_CHK5_PMSK_CHK5_PMSK_MASK                                                            (0x1FF << RTL8373_SMI_REG_CHK5_PMSK_CHK5_PMSK_OFFSET)

#define RTL8373_SMI_REG_CHK5_DATA_10G_ADDR                                                                    (0x63DC)
  #define RTL8373_SMI_REG_CHK5_DATA_10G_CHK5_DMSK_10G_OFFSET                                                  (16)
  #define RTL8373_SMI_REG_CHK5_DATA_10G_CHK5_DMSK_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK5_DATA_10G_CHK5_DMSK_10G_OFFSET)
  #define RTL8373_SMI_REG_CHK5_DATA_10G_CHK5_DATA_10G_OFFSET                                                  (0)
  #define RTL8373_SMI_REG_CHK5_DATA_10G_CHK5_DATA_10G_MASK                                                    (0xFFFF << RTL8373_SMI_REG_CHK5_DATA_10G_CHK5_DATA_10G_OFFSET)

#define RTL8373_SMI_REG_CHK5_RESULT_ADDR                                                                      (0x63E0)
  #define RTL8373_SMI_REG_CHK5_RESULT_CHK5_RESULT_OFFSET                                                      (0)
  #define RTL8373_SMI_REG_CHK5_RESULT_CHK5_RESULT_MASK                                                        (0x1FF << RTL8373_SMI_REG_CHK5_RESULT_CHK5_RESULT_OFFSET)

#define RTL8373_LINK_DELAY_CTRL_ADDR                                                                          (0x63E4)
  #define RTL8373_LINK_DELAY_CTRL_TX_IDLE_TMR_OFFSET                                                          (17)
  #define RTL8373_LINK_DELAY_CTRL_TX_IDLE_TMR_MASK                                                            (0xFF << RTL8373_LINK_DELAY_CTRL_TX_IDLE_TMR_OFFSET)
  #define RTL8373_LINK_DELAY_CTRL_DOWN2UP_DLY_EN_OFFSET                                                       (8)
  #define RTL8373_LINK_DELAY_CTRL_DOWN2UP_DLY_EN_MASK                                                         (0x1FF << RTL8373_LINK_DELAY_CTRL_DOWN2UP_DLY_EN_OFFSET)
  #define RTL8373_LINK_DELAY_CTRL_LNKDN_FRC_DIS_OFFSET                                                        (7)
  #define RTL8373_LINK_DELAY_CTRL_LNKDN_FRC_DIS_MASK                                                          (0x1 << RTL8373_LINK_DELAY_CTRL_LNKDN_FRC_DIS_OFFSET)
  #define RTL8373_LINK_DELAY_CTRL_LINKUP_DELAY_10G_5G_OFFSET                                                  (5)
  #define RTL8373_LINK_DELAY_CTRL_LINKUP_DELAY_10G_5G_MASK                                                    (0x3 << RTL8373_LINK_DELAY_CTRL_LINKUP_DELAY_10G_5G_OFFSET)
  #define RTL8373_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_OFFSET                                         (3)
  #define RTL8373_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_MASK                                           (0x3 << RTL8373_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_OFFSET)
  #define RTL8373_LINK_DELAY_CTRL_LINKUP_DELAY_10M_OFFSET                                                     (0)
  #define RTL8373_LINK_DELAY_CTRL_LINKUP_DELAY_10M_MASK                                                       (0x7 << RTL8373_LINK_DELAY_CTRL_LINKUP_DELAY_10M_OFFSET)

#define RTL8373_MAC_LINK_STS_ADDR                                                                             (0x63E8)
  #define RTL8373_MAC_LINK_STS_MAC_LINK_STS_9_0_OFFSET                                                        (16)
  #define RTL8373_MAC_LINK_STS_MAC_LINK_STS_9_0_MASK                                                          (0x3FF << RTL8373_MAC_LINK_STS_MAC_LINK_STS_9_0_OFFSET)
  #define RTL8373_MAC_LINK_STS_LINK_STS_9_0_OFFSET                                                            (0)
  #define RTL8373_MAC_LINK_STS_LINK_STS_9_0_MASK                                                              (0x3FF << RTL8373_MAC_LINK_STS_LINK_STS_9_0_OFFSET)

#define RTL8373_MAC_LINK_MEDIA_STS_ADDR                                                                       (0x63EC)
  #define RTL8373_MAC_LINK_MEDIA_STS_MEDIA_STS_9_0_OFFSET                                                     (0)
  #define RTL8373_MAC_LINK_MEDIA_STS_MEDIA_STS_9_0_MASK                                                       (0x3FF << RTL8373_MAC_LINK_MEDIA_STS_MEDIA_STS_9_0_OFFSET)

#define RTL8373_MAC_LINK_SPD_STS_ADDR(port)                                                                   (0x63F0 + (((port >> 3) << 2))) /* port: 0-9 */
  #define RTL8373_MAC_LINK_SPD_STS_SPD_STS_9_0_OFFSET(port)                                                   ((port & 0x7) << 2)
  #define RTL8373_MAC_LINK_SPD_STS_SPD_STS_9_0_MASK(port)                                                     (0xF << RTL8373_MAC_LINK_SPD_STS_SPD_STS_9_0_OFFSET(port))

#define RTL8373_MAC_LINK_DUP_STS_ADDR                                                                         (0x63F8)
  #define RTL8373_MAC_LINK_DUP_STS_DUP_STS_9_0_OFFSET                                                         (0)
  #define RTL8373_MAC_LINK_DUP_STS_DUP_STS_9_0_MASK                                                           (0x3FF << RTL8373_MAC_LINK_DUP_STS_DUP_STS_9_0_OFFSET)

#define RTL8373_MAC_TX_PAUSE_STS_ADDR                                                                         (0x63FC)
  #define RTL8373_MAC_TX_PAUSE_STS_TX_PAUSE_STS_9_0_OFFSET                                                    (0)
  #define RTL8373_MAC_TX_PAUSE_STS_TX_PAUSE_STS_9_0_MASK                                                      (0x3FF << RTL8373_MAC_TX_PAUSE_STS_TX_PAUSE_STS_9_0_OFFSET)

#define RTL8373_MAC_RX_PAUSE_STS_ADDR                                                                         (0x6400)
  #define RTL8373_MAC_RX_PAUSE_STS_RX_PAUSE_STS_9_0_OFFSET                                                    (0)
  #define RTL8373_MAC_RX_PAUSE_STS_RX_PAUSE_STS_9_0_MASK                                                      (0x3FF << RTL8373_MAC_RX_PAUSE_STS_RX_PAUSE_STS_9_0_OFFSET)

#define RTL8373_MAC_EEE_ABLTY_ADDR                                                                            (0x6404)
  #define RTL8373_MAC_EEE_ABLTY_EEE_ABLTY_9_0_OFFSET                                                          (0)
  #define RTL8373_MAC_EEE_ABLTY_EEE_ABLTY_9_0_MASK                                                            (0x3FF << RTL8373_MAC_EEE_ABLTY_EEE_ABLTY_9_0_OFFSET)

#define RTL8373_MAC_MSTR_SLV_STS_ADDR                                                                         (0x6408)
  #define RTL8373_MAC_MSTR_SLV_STS_MSTR_SLV_STS_8_0_OFFSET                                                    (0)
  #define RTL8373_MAC_MSTR_SLV_STS_MSTR_SLV_STS_8_0_MASK                                                      (0x1FF << RTL8373_MAC_MSTR_SLV_STS_MSTR_SLV_STS_8_0_OFFSET)

#define RTL8373_MAC_MSTR_SLV_FAULT_STS_ADDR                                                                   (0x640C)
  #define RTL8373_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_8_0_OFFSET                                        (0)
  #define RTL8373_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_8_0_MASK                                          (0x1FF << RTL8373_MAC_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_8_0_OFFSET)

#define RTL8373_PHY_LINK_STS_ADDR                                                                             (0x6410)
  #define RTL8373_PHY_LINK_STS_LINK_STS_8_0_OFFSET                                                            (0)
  #define RTL8373_PHY_LINK_STS_LINK_STS_8_0_MASK                                                              (0x1FF << RTL8373_PHY_LINK_STS_LINK_STS_8_0_OFFSET)

#define RTL8373_PHY_LINK_MEDIA_STS_ADDR                                                                       (0x6414)
  #define RTL8373_PHY_LINK_MEDIA_STS_MEDIA_STS_8_0_OFFSET                                                     (0)
  #define RTL8373_PHY_LINK_MEDIA_STS_MEDIA_STS_8_0_MASK                                                       (0x1FF << RTL8373_PHY_LINK_MEDIA_STS_MEDIA_STS_8_0_OFFSET)

#define RTL8373_PHY_LINK_SPD_STS_ADDR(port)                                                                   (0x6418 + (((port >> 3) << 2))) /* port: 0-8 */
  #define RTL8373_PHY_LINK_SPD_STS_SPD_STS_8_0_OFFSET(port)                                                   ((port & 0x7) << 2)
  #define RTL8373_PHY_LINK_SPD_STS_SPD_STS_8_0_MASK(port)                                                     (0xF << RTL8373_PHY_LINK_SPD_STS_SPD_STS_8_0_OFFSET(port))

#define RTL8373_PHY_LINK_DUP_STS_ADDR                                                                         (0x6420)
  #define RTL8373_PHY_LINK_DUP_STS_DUP_STS_8_0_OFFSET                                                         (0)
  #define RTL8373_PHY_LINK_DUP_STS_DUP_STS_8_0_MASK                                                           (0x1FF << RTL8373_PHY_LINK_DUP_STS_DUP_STS_8_0_OFFSET)

#define RTL8373_PHY_TX_PAUSE_STS_ADDR                                                                         (0x6424)
  #define RTL8373_PHY_TX_PAUSE_STS_TX_PAUSE_STS_8_0_OFFSET                                                    (0)
  #define RTL8373_PHY_TX_PAUSE_STS_TX_PAUSE_STS_8_0_MASK                                                      (0x1FF << RTL8373_PHY_TX_PAUSE_STS_TX_PAUSE_STS_8_0_OFFSET)

#define RTL8373_PHY_RX_PAUSE_STS_ADDR                                                                         (0x6428)
  #define RTL8373_PHY_RX_PAUSE_STS_RX_PAUSE_STS_8_0_OFFSET                                                    (0)
  #define RTL8373_PHY_RX_PAUSE_STS_RX_PAUSE_STS_8_0_MASK                                                      (0x1FF << RTL8373_PHY_RX_PAUSE_STS_RX_PAUSE_STS_8_0_OFFSET)

#define RTL8373_PHY_EEE_ABLTY_ADDR                                                                            (0x642C)
  #define RTL8373_PHY_EEE_ABLTY_EEE_ABLTY_8_0_OFFSET                                                          (0)
  #define RTL8373_PHY_EEE_ABLTY_EEE_ABLTY_8_0_MASK                                                            (0x1FF << RTL8373_PHY_EEE_ABLTY_EEE_ABLTY_8_0_OFFSET)

#define RTL8373_PHY_MSTR_SLV_STS_ADDR                                                                         (0x6430)
  #define RTL8373_PHY_MSTR_SLV_STS_MSTR_SLV_STS_8_0_OFFSET                                                    (0)
  #define RTL8373_PHY_MSTR_SLV_STS_MSTR_SLV_STS_8_0_MASK                                                      (0x1FF << RTL8373_PHY_MSTR_SLV_STS_MSTR_SLV_STS_8_0_OFFSET)

#define RTL8373_PHY_MSTR_SLV_FAULT_STS_ADDR                                                                   (0x6434)
  #define RTL8373_PHY_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_8_0_OFFSET                                        (0)
  #define RTL8373_PHY_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_8_0_MASK                                          (0x1FF << RTL8373_PHY_MSTR_SLV_FAULT_STS_MSTR_SLV_FAULT_STS_8_0_OFFSET)

#define RTL8373_SMI_ACCESS_PHY_CTRL_0_ADDR                                                                    (0x6438)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_0_PHY_BRDCAST_OFFSET                                                    (9)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_0_PHY_BRDCAST_MASK                                                      (0x1 << RTL8373_SMI_ACCESS_PHY_CTRL_0_PHY_BRDCAST_OFFSET)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_OFFSET                                                       (0)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_MASK                                                         (0x1FF << RTL8373_SMI_ACCESS_PHY_CTRL_0_PHY_MASK_OFFSET)

#define RTL8373_SMI_ACCESS_PHY_CTRL_1_ADDR                                                                    (0x643C)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_FAIL_OFFSET                                                           (24)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_FAIL_MASK                                                             (0x7 << RTL8373_SMI_ACCESS_PHY_CTRL_1_FAIL_OFFSET)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_MMD_DEVAD_4_0_OFFSET                                                  (19)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_MMD_DEVAD_4_0_MASK                                                    (0x1F << RTL8373_SMI_ACCESS_PHY_CTRL_1_MMD_DEVAD_4_0_OFFSET)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_MMD_REG_15_0_OFFSET                                                   (3)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_MMD_REG_15_0_MASK                                                     (0xFFFF << RTL8373_SMI_ACCESS_PHY_CTRL_1_MMD_REG_15_0_OFFSET)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_RWOP_OFFSET                                                           (2)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_RWOP_MASK                                                             (0x1 << RTL8373_SMI_ACCESS_PHY_CTRL_1_RWOP_OFFSET)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_TYPE_OFFSET                                                           (1)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_TYPE_MASK                                                             (0x1 << RTL8373_SMI_ACCESS_PHY_CTRL_1_TYPE_OFFSET)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_CMD_OFFSET                                                            (0)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_1_CMD_MASK                                                              (0x1 << RTL8373_SMI_ACCESS_PHY_CTRL_1_CMD_OFFSET)

#define RTL8373_SMI_ACCESS_PHY_CTRL_2_ADDR                                                                    (0x6440)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_OFFSET                                                      (0)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_MASK                                                        (0xFFFF << RTL8373_SMI_ACCESS_PHY_CTRL_2_DATA_15_0_OFFSET)

#define RTL8373_SMI_ACCESS_PHY_CTRL_3_ADDR                                                                    (0x6444)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_3_INDATA_15_0_OFFSET                                                    (0)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_3_INDATA_15_0_MASK                                                      (0xFFFF << RTL8373_SMI_ACCESS_PHY_CTRL_3_INDATA_15_0_OFFSET)

#define RTL8373_SMI_ACCESS_PHY_CTRL_4_ADDR                                                                    (0x6448)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_4_REG_ADDR_4_0_OFFSET                                                   (17)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_4_REG_ADDR_4_0_MASK                                                     (0x1F << RTL8373_SMI_ACCESS_PHY_CTRL_4_REG_ADDR_4_0_OFFSET)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_4_PARK_PAGE_4_0_OFFSET                                                  (12)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_4_PARK_PAGE_4_0_MASK                                                    (0x1F << RTL8373_SMI_ACCESS_PHY_CTRL_4_PARK_PAGE_4_0_OFFSET)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_4_MAIN_PAGE_11_0_OFFSET                                                 (0)
  #define RTL8373_SMI_ACCESS_PHY_CTRL_4_MAIN_PAGE_11_0_MASK                                                   (0xFFF << RTL8373_SMI_ACCESS_PHY_CTRL_4_MAIN_PAGE_11_0_OFFSET)

#define RTL8373_SMI_PORT0_5_ADDR_CTRL_ADDR                                                                    (0x644C)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_OFFSET                                                     (25)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_MASK                                                       (0x1F << RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT5_ADDR_OFFSET)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_OFFSET                                                     (20)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_MASK                                                       (0x1F << RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT4_ADDR_OFFSET)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_OFFSET                                                     (15)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_MASK                                                       (0x1F << RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT3_ADDR_OFFSET)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_OFFSET                                                     (10)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_MASK                                                       (0x1F << RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT2_ADDR_OFFSET)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_OFFSET                                                     (5)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_MASK                                                       (0x1F << RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT1_ADDR_OFFSET)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_OFFSET                                                     (0)
  #define RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_MASK                                                       (0x1F << RTL8373_SMI_PORT0_5_ADDR_CTRL_PORT0_ADDR_OFFSET)

#define RTL8373_SMI_PORT6_9_ADDR_CTRL_ADDR                                                                    (0x6450)
  #define RTL8373_SMI_PORT6_9_ADDR_CTRL_PORT8_ADDR_OFFSET                                                     (10)
  #define RTL8373_SMI_PORT6_9_ADDR_CTRL_PORT8_ADDR_MASK                                                       (0x1F << RTL8373_SMI_PORT6_9_ADDR_CTRL_PORT8_ADDR_OFFSET)
  #define RTL8373_SMI_PORT6_9_ADDR_CTRL_PORT7_ADDR_OFFSET                                                     (5)
  #define RTL8373_SMI_PORT6_9_ADDR_CTRL_PORT7_ADDR_MASK                                                       (0x1F << RTL8373_SMI_PORT6_9_ADDR_CTRL_PORT7_ADDR_OFFSET)
  #define RTL8373_SMI_PORT6_9_ADDR_CTRL_PORT6_ADDR_OFFSET                                                     (0)
  #define RTL8373_SMI_PORT6_9_ADDR_CTRL_PORT6_ADDR_MASK                                                       (0x1F << RTL8373_SMI_PORT6_9_ADDR_CTRL_PORT6_ADDR_OFFSET)

#define RTL8373_SMI_CTRL_ADDR                                                                                 (0x6454)
  #define RTL8373_SMI_CTRL_SMI2_MDC_EN_OFFSET                                                                 (14)
  #define RTL8373_SMI_CTRL_SMI2_MDC_EN_MASK                                                                   (0x1 << RTL8373_SMI_CTRL_SMI2_MDC_EN_OFFSET)
  #define RTL8373_SMI_CTRL_SMI1_MDC_EN_OFFSET                                                                 (13)
  #define RTL8373_SMI_CTRL_SMI1_MDC_EN_MASK                                                                   (0x1 << RTL8373_SMI_CTRL_SMI1_MDC_EN_OFFSET)
  #define RTL8373_SMI_CTRL_SMI0_MDC_EN_OFFSET                                                                 (12)
  #define RTL8373_SMI_CTRL_SMI0_MDC_EN_MASK                                                                   (0x1 << RTL8373_SMI_CTRL_SMI0_MDC_EN_OFFSET)
  #define RTL8373_SMI_CTRL_SMI2_DLY_CFG_OFFSET                                                                (8)
  #define RTL8373_SMI_CTRL_SMI2_DLY_CFG_MASK                                                                  (0xF << RTL8373_SMI_CTRL_SMI2_DLY_CFG_OFFSET)
  #define RTL8373_SMI_CTRL_SMI1_DLY_CFG_OFFSET                                                                (4)
  #define RTL8373_SMI_CTRL_SMI1_DLY_CFG_MASK                                                                  (0xF << RTL8373_SMI_CTRL_SMI1_DLY_CFG_OFFSET)
  #define RTL8373_SMI_CTRL_SMI0_DLY_CFG_OFFSET                                                                (0)
  #define RTL8373_SMI_CTRL_SMI0_DLY_CFG_MASK                                                                  (0xF << RTL8373_SMI_CTRL_SMI0_DLY_CFG_OFFSET)

#define RTL8373_RLFD_CTRL_ADDR                                                                                (0x6458)
  #define RTL8373_RLFD_CTRL_RLFD_SEL_OFFSET                                                                   (10)
  #define RTL8373_RLFD_CTRL_RLFD_SEL_MASK                                                                     (0x1 << RTL8373_RLFD_CTRL_RLFD_SEL_OFFSET)
  #define RTL8373_RLFD_CTRL_RLFD_EN_OFFSET                                                                    (9)
  #define RTL8373_RLFD_CTRL_RLFD_EN_MASK                                                                      (0x1 << RTL8373_RLFD_CTRL_RLFD_EN_OFFSET)
  #define RTL8373_RLFD_CTRL_RLFD_STS_OFFSET                                                                   (0)
  #define RTL8373_RLFD_CTRL_RLFD_STS_MASK                                                                     (0x1FF << RTL8373_RLFD_CTRL_RLFD_STS_OFFSET)

#define RTL8373_RLFD_10G_ADDR_ADDR                                                                            (0x645C)
  #define RTL8373_RLFD_10G_ADDR_RLFD_DEV_2P5G_10GPHY_OFFSET                                                   (20)
  #define RTL8373_RLFD_10G_ADDR_RLFD_DEV_2P5G_10GPHY_MASK                                                     (0x1F << RTL8373_RLFD_10G_ADDR_RLFD_DEV_2P5G_10GPHY_OFFSET)
  #define RTL8373_RLFD_10G_ADDR_RLFD_REG_2P5G_10GPHY_OFFSET                                                   (4)
  #define RTL8373_RLFD_10G_ADDR_RLFD_REG_2P5G_10GPHY_MASK                                                     (0xFFFF << RTL8373_RLFD_10G_ADDR_RLFD_REG_2P5G_10GPHY_OFFSET)
  #define RTL8373_RLFD_10G_ADDR_RLFD_BIT_2P5G_10GPHY_OFFSET                                                   (0)
  #define RTL8373_RLFD_10G_ADDR_RLFD_BIT_2P5G_10GPHY_MASK                                                     (0xF << RTL8373_RLFD_10G_ADDR_RLFD_BIT_2P5G_10GPHY_OFFSET)

#define RTL8373_UNI_DIR_CTRL_ADDR                                                                             (0x6460)
  #define RTL8373_UNI_DIR_CTRL_UNIDIR_WIN_DLY_OFFSET                                                          (11)
  #define RTL8373_UNI_DIR_CTRL_UNIDIR_WIN_DLY_MASK                                                            (0x3 << RTL8373_UNI_DIR_CTRL_UNIDIR_WIN_DLY_OFFSET)
  #define RTL8373_UNI_DIR_CTRL_FIB_UNIDIR_ONLY_CPUTX_EN_OFFSET                                                (10)
  #define RTL8373_UNI_DIR_CTRL_FIB_UNIDIR_ONLY_CPUTX_EN_MASK                                                  (0x1 << RTL8373_UNI_DIR_CTRL_FIB_UNIDIR_ONLY_CPUTX_EN_OFFSET)
  #define RTL8373_UNI_DIR_CTRL_FIB_UNIDIR_EN_OFFSET                                                           (0)
  #define RTL8373_UNI_DIR_CTRL_FIB_UNIDIR_EN_MASK                                                             (0x3FF << RTL8373_UNI_DIR_CTRL_FIB_UNIDIR_EN_OFFSET)

#define RTL8373_SMI_10GPHY_POLLING_SEL_1_ADDR                                                                 (0x6464)
  #define RTL8373_SMI_10GPHY_POLLING_SEL_1_INTDEV1_POLLING_10GPHY_OFFSET                                      (16)
  #define RTL8373_SMI_10GPHY_POLLING_SEL_1_INTDEV1_POLLING_10GPHY_MASK                                        (0x1F << RTL8373_SMI_10GPHY_POLLING_SEL_1_INTDEV1_POLLING_10GPHY_OFFSET)
  #define RTL8373_SMI_10GPHY_POLLING_SEL_1_INTREG1_POLLING_10GPHY_OFFSET                                      (0)
  #define RTL8373_SMI_10GPHY_POLLING_SEL_1_INTREG1_POLLING_10GPHY_MASK                                        (0xFFFF << RTL8373_SMI_10GPHY_POLLING_SEL_1_INTREG1_POLLING_10GPHY_OFFSET)

#define RTL8373_SMI_10GPHY_POLLING_REG0_CFG_ADDR(port)                                                        (0x6468 + (((port) << 2))) /* port: 0-2 */
  #define RTL8373_SMI_10GPHY_POLLING_REG0_CFG_REG0_BIT_2P5G_10GPHY_OFFSET                                     (21)
  #define RTL8373_SMI_10GPHY_POLLING_REG0_CFG_REG0_BIT_2P5G_10GPHY_MASK                                       (0xF << RTL8373_SMI_10GPHY_POLLING_REG0_CFG_REG0_BIT_2P5G_10GPHY_OFFSET)
  #define RTL8373_SMI_10GPHY_POLLING_REG0_CFG_REG0_DEV_2P5G_10GPHY_OFFSET                                     (16)
  #define RTL8373_SMI_10GPHY_POLLING_REG0_CFG_REG0_DEV_2P5G_10GPHY_MASK                                       (0x1F << RTL8373_SMI_10GPHY_POLLING_REG0_CFG_REG0_DEV_2P5G_10GPHY_OFFSET)
  #define RTL8373_SMI_10GPHY_POLLING_REG0_CFG_REG0_REG_2P5G_10GPHY_OFFSET                                     (0)
  #define RTL8373_SMI_10GPHY_POLLING_REG0_CFG_REG0_REG_2P5G_10GPHY_MASK                                       (0xFFFF << RTL8373_SMI_10GPHY_POLLING_REG0_CFG_REG0_REG_2P5G_10GPHY_OFFSET)

#define RTL8373_SMI_10GPHY_POLLING_REG9_CFG_ADDR(port)                                                        (0x6474 + (((port) << 2))) /* port: 0-2 */
  #define RTL8373_SMI_10GPHY_POLLING_REG9_CFG_REG9_BIT_2P5G_10GPHY_OFFSET                                     (21)
  #define RTL8373_SMI_10GPHY_POLLING_REG9_CFG_REG9_BIT_2P5G_10GPHY_MASK                                       (0xF << RTL8373_SMI_10GPHY_POLLING_REG9_CFG_REG9_BIT_2P5G_10GPHY_OFFSET)
  #define RTL8373_SMI_10GPHY_POLLING_REG9_CFG_REG9_DEV_2P5G_10GPHY_OFFSET                                     (16)
  #define RTL8373_SMI_10GPHY_POLLING_REG9_CFG_REG9_DEV_2P5G_10GPHY_MASK                                       (0x1F << RTL8373_SMI_10GPHY_POLLING_REG9_CFG_REG9_DEV_2P5G_10GPHY_OFFSET)
  #define RTL8373_SMI_10GPHY_POLLING_REG9_CFG_REG9_REG_2P5G_10GPHY_OFFSET                                     (0)
  #define RTL8373_SMI_10GPHY_POLLING_REG9_CFG_REG9_REG_2P5G_10GPHY_MASK                                       (0xFFFF << RTL8373_SMI_10GPHY_POLLING_REG9_CFG_REG9_REG_2P5G_10GPHY_OFFSET)

#define RTL8373_SMI_10GPHY_POLLING_REG10_CFG_ADDR(port)                                                       (0x6480 + (((port) << 2))) /* port: 0-2 */
  #define RTL8373_SMI_10GPHY_POLLING_REG10_CFG_REG10_BIT_2P5G_10GPHY_OFFSET                                   (21)
  #define RTL8373_SMI_10GPHY_POLLING_REG10_CFG_REG10_BIT_2P5G_10GPHY_MASK                                     (0xF << RTL8373_SMI_10GPHY_POLLING_REG10_CFG_REG10_BIT_2P5G_10GPHY_OFFSET)
  #define RTL8373_SMI_10GPHY_POLLING_REG10_CFG_REG10_DEV_2P5G_10GPHY_OFFSET                                   (16)
  #define RTL8373_SMI_10GPHY_POLLING_REG10_CFG_REG10_DEV_2P5G_10GPHY_MASK                                     (0x1F << RTL8373_SMI_10GPHY_POLLING_REG10_CFG_REG10_DEV_2P5G_10GPHY_OFFSET)
  #define RTL8373_SMI_10GPHY_POLLING_REG10_CFG_REG10_REG_2P5G_10GPHY_OFFSET                                   (0)
  #define RTL8373_SMI_10GPHY_POLLING_REG10_CFG_REG10_REG_2P5G_10GPHY_MASK                                     (0xFFFF << RTL8373_SMI_10GPHY_POLLING_REG10_CFG_REG10_REG_2P5G_10GPHY_OFFSET)

#define RTL8373_MAC_CTRL_1_ADDR                                                                               (0x648C)
  #define RTL8373_MAC_CTRL_1_MAC_SPD_ABLTY2_OFFSET                                                            (16)
  #define RTL8373_MAC_CTRL_1_MAC_SPD_ABLTY2_MASK                                                              (0xFF << RTL8373_MAC_CTRL_1_MAC_SPD_ABLTY2_OFFSET)
  #define RTL8373_MAC_CTRL_1_MAC_SPD_ABLTY1_OFFSET                                                            (8)
  #define RTL8373_MAC_CTRL_1_MAC_SPD_ABLTY1_MASK                                                              (0xFF << RTL8373_MAC_CTRL_1_MAC_SPD_ABLTY1_OFFSET)
  #define RTL8373_MAC_CTRL_1_MAC_SPD_ABLTY0_OFFSET                                                            (0)
  #define RTL8373_MAC_CTRL_1_MAC_SPD_ABLTY0_MASK                                                              (0xFF << RTL8373_MAC_CTRL_1_MAC_SPD_ABLTY0_OFFSET)

#define RTL8373_MAC_CTRL_2_ADDR                                                                               (0x6490)
  #define RTL8373_MAC_CTRL_2_MAC_SPD_ABLTY_BYP_OFFSET                                                         (0)
  #define RTL8373_MAC_CTRL_2_MAC_SPD_ABLTY_BYP_MASK                                                           (0x3FF << RTL8373_MAC_CTRL_2_MAC_SPD_ABLTY_BYP_OFFSET)

#define RTL8373_MAC8_RTL8226B_CTRL_ADDR                                                                       (0x6494)
  #define RTL8373_MAC8_RTL8226B_CTRL_MAC3_SDS0_MODE_OFFSET                                                    (5)
  #define RTL8373_MAC8_RTL8226B_CTRL_MAC3_SDS0_MODE_MASK                                                      (0x1F << RTL8373_MAC8_RTL8226B_CTRL_MAC3_SDS0_MODE_OFFSET)
  #define RTL8373_MAC8_RTL8226B_CTRL_MAC8_SDS1_MODE_OFFSET                                                    (0)
  #define RTL8373_MAC8_RTL8226B_CTRL_MAC8_SDS1_MODE_MASK                                                      (0x1F << RTL8373_MAC8_RTL8226B_CTRL_MAC8_SDS1_MODE_OFFSET)

#define RTL8373_TX_RX_IDLE_ADDR                                                                               (0x6498)
  #define RTL8373_TX_RX_IDLE_WAIT_FOR_TX_IDLE_OFFSET                                                          (18)
  #define RTL8373_TX_RX_IDLE_WAIT_FOR_TX_IDLE_MASK                                                            (0x1FF << RTL8373_TX_RX_IDLE_WAIT_FOR_TX_IDLE_OFFSET)
  #define RTL8373_TX_RX_IDLE_WAIT_FOR_RX_IDLE_OFFSET                                                          (9)
  #define RTL8373_TX_RX_IDLE_WAIT_FOR_RX_IDLE_MASK                                                            (0x1FF << RTL8373_TX_RX_IDLE_WAIT_FOR_RX_IDLE_OFFSET)
  #define RTL8373_TX_RX_IDLE_REF_RX_IDLE_OFFSET                                                               (0)
  #define RTL8373_TX_RX_IDLE_REF_RX_IDLE_MASK                                                                 (0x1FF << RTL8373_TX_RX_IDLE_REF_RX_IDLE_OFFSET)

#define RTL8373_IDLE_DLY_CTRL_ADDR                                                                            (0x101C)
  #define RTL8373_IDLE_DLY_CTRL_TX_IDLE_TIMER_OFFSET                                                          (8)
  #define RTL8373_IDLE_DLY_CTRL_TX_IDLE_TIMER_MASK                                                            (0xFF << RTL8373_IDLE_DLY_CTRL_TX_IDLE_TIMER_OFFSET)
  #define RTL8373_IDLE_DLY_CTRL_RX_IDLE_TIMER_OFFSET                                                          (0)
  #define RTL8373_IDLE_DLY_CTRL_RX_IDLE_TIMER_MASK                                                            (0xFF << RTL8373_IDLE_DLY_CTRL_RX_IDLE_TIMER_OFFSET)

#define RTL8373_MAC_IPG_COMPS_CTRL_ADDR(port)                                                                 (0x1234 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_IPG_COMPS_CTRL_IPG_COMPS_EN_OFFSET                                                      (2)
  #define RTL8373_MAC_IPG_COMPS_CTRL_IPG_COMPS_EN_MASK                                                        (0x1 << RTL8373_MAC_IPG_COMPS_CTRL_IPG_COMPS_EN_OFFSET)
  #define RTL8373_MAC_IPG_COMPS_CTRL_IPG_COMPS_SEL_OFFSET                                                     (1)
  #define RTL8373_MAC_IPG_COMPS_CTRL_IPG_COMPS_SEL_MASK                                                       (0x1 << RTL8373_MAC_IPG_COMPS_CTRL_IPG_COMPS_SEL_OFFSET)
  #define RTL8373_MAC_IPG_COMPS_CTRL_IPG_4N_BYTE_COMPS_EN_OFFSET                                              (0)
  #define RTL8373_MAC_IPG_COMPS_CTRL_IPG_4N_BYTE_COMPS_EN_MASK                                                (0x1 << RTL8373_MAC_IPG_COMPS_CTRL_IPG_4N_BYTE_COMPS_EN_OFFSET)

#define RTL8373_MAC_L2_GLOBAL_CTRL0_ADDR                                                                      (0x5FD4)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_PAUSE_EN_OFFSET                                                     (21)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_PAUSE_EN_MASK                                                       (0x1 << RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_PAUSE_EN_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_INVLD_MAC_CTRL_EN_OFFSET                                            (20)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_INVLD_MAC_CTRL_EN_MASK                                              (0x1 << RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_INVLD_MAC_CTRL_EN_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_UNKN_OPCODE_EN_OFFSET                                               (19)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_UNKN_OPCODE_EN_MASK                                                 (0x1 << RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_UNKN_OPCODE_EN_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_PAUSE_EN_OFFSET                                                   (17)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_PAUSE_EN_MASK                                                     (0x3 << RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_PAUSE_EN_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_CRC_CPU_RC_EN_OFFSET                                                    (15)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_CRC_CPU_RC_EN_MASK                                                      (0x3 << RTL8373_MAC_L2_GLOBAL_CTRL0_CRC_CPU_RC_EN_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_PFC_EN_OFFSET                                                       (14)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_PFC_EN_MASK                                                         (0x1 << RTL8373_MAC_L2_GLOBAL_CTRL0_FWD_PFC_EN_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_PFC_EN_OFFSET                                                     (12)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_PFC_EN_MASK                                                       (0x3 << RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_PFC_EN_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_IOL_LEN_ERR_EN_OFFSET                                                   (11)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_IOL_LEN_ERR_EN_MASK                                                     (0x1 << RTL8373_MAC_L2_GLOBAL_CTRL0_IOL_LEN_ERR_EN_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_IOL_MAX_LEN_EN_OFFSET                                                   (10)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_IOL_MAX_LEN_EN_MASK                                                     (0x1 << RTL8373_MAC_L2_GLOBAL_CTRL0_IOL_MAX_LEN_EN_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_1G_2P5G_OFFSET                                            (5)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_1G_2P5G_MASK                                              (0x1F << RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_1G_2P5G_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10M_100M_OFFSET                                           (0)
  #define RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10M_100M_MASK                                             (0x1F << RTL8373_MAC_L2_GLOBAL_CTRL0_LIMIT_IPG_CFG_10M_100M_OFFSET)

#define RTL8373_MAC_L2_GLOBAL_CTRL1_ADDR                                                                      (0x5FD8)
  #define RTL8373_MAC_L2_GLOBAL_CTRL1_LINKINTRP_TX_EN_8_0_OFFSET                                              (7)
  #define RTL8373_MAC_L2_GLOBAL_CTRL1_LINKINTRP_TX_EN_8_0_MASK                                                (0x1FF << RTL8373_MAC_L2_GLOBAL_CTRL1_LINKINTRP_TX_EN_8_0_OFFSET)
  #define RTL8373_MAC_L2_GLOBAL_CTRL1_CFG_RX_RXDV_CNT_OFFSET                                                  (0)
  #define RTL8373_MAC_L2_GLOBAL_CTRL1_CFG_RX_RXDV_CNT_MASK                                                    (0x7F << RTL8373_MAC_L2_GLOBAL_CTRL1_CFG_RX_RXDV_CNT_OFFSET)

#define RTL8373_MAC_L2_PORT_CTRL_ADDR(port)                                                                   (0x1238 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_L2_PORT_CTRL_PER_PORT_RSTB_OFFSET                                                       (11)
  #define RTL8373_MAC_L2_PORT_CTRL_PER_PORT_RSTB_MASK                                                         (0x1 << RTL8373_MAC_L2_PORT_CTRL_PER_PORT_RSTB_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_PER_PORT_RX_RSTB_OFFSET                                                    (10)
  #define RTL8373_MAC_L2_PORT_CTRL_PER_PORT_RX_RSTB_MASK                                                      (0x1 << RTL8373_MAC_L2_PORT_CTRL_PER_PORT_RX_RSTB_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_PER_PORT_TX_RSTB_OFFSET                                                    (9)
  #define RTL8373_MAC_L2_PORT_CTRL_PER_PORT_TX_RSTB_MASK                                                      (0x1 << RTL8373_MAC_L2_PORT_CTRL_PER_PORT_TX_RSTB_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_CLOCK_SWITCH_OFFSET                                                        (8)
  #define RTL8373_MAC_L2_PORT_CTRL_CLOCK_SWITCH_MASK                                                          (0x1 << RTL8373_MAC_L2_PORT_CTRL_CLOCK_SWITCH_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_CFG_PORT_L_LPBK_OFFSET                                                     (7)
  #define RTL8373_MAC_L2_PORT_CTRL_CFG_PORT_L_LPBK_MASK                                                       (0x1 << RTL8373_MAC_L2_PORT_CTRL_CFG_PORT_L_LPBK_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_ALWAYS_TX_CRC_RC_EN_OFFSET                                                 (6)
  #define RTL8373_MAC_L2_PORT_CTRL_ALWAYS_TX_CRC_RC_EN_MASK                                                   (0x1 << RTL8373_MAC_L2_PORT_CTRL_ALWAYS_TX_CRC_RC_EN_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_OFFSET                                                 (5)
  #define RTL8373_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_MASK                                                   (0x1 << RTL8373_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_RX_CHK_CRC_EN_OFFSET                                                       (4)
  #define RTL8373_MAC_L2_PORT_CTRL_RX_CHK_CRC_EN_MASK                                                         (0x1 << RTL8373_MAC_L2_PORT_CTRL_RX_CHK_CRC_EN_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET                                                    (3)
  #define RTL8373_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_MASK                                                      (0x1 << RTL8373_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_BYP_TX_CRC_OFFSET                                                          (2)
  #define RTL8373_MAC_L2_PORT_CTRL_BYP_TX_CRC_MASK                                                            (0x1 << RTL8373_MAC_L2_PORT_CTRL_BYP_TX_CRC_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_TX_EN_OFFSET                                                               (1)
  #define RTL8373_MAC_L2_PORT_CTRL_TX_EN_MASK                                                                 (0x1 << RTL8373_MAC_L2_PORT_CTRL_TX_EN_OFFSET)
  #define RTL8373_MAC_L2_PORT_CTRL_RX_EN_OFFSET                                                               (0)
  #define RTL8373_MAC_L2_PORT_CTRL_RX_EN_MASK                                                                 (0x1 << RTL8373_MAC_L2_PORT_CTRL_RX_EN_OFFSET)

#define RTL8373_MAC_MACSEC_IPG_CFG_ADDR(port)                                                                 (0x123C + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_MACSEC_IPG_CFG_MACSEC_IPG_LENGTH_OFFSET                                                 (2)
  #define RTL8373_MAC_MACSEC_IPG_CFG_MACSEC_IPG_LENGTH_MASK                                                   (0x7F << RTL8373_MAC_MACSEC_IPG_CFG_MACSEC_IPG_LENGTH_OFFSET)
  #define RTL8373_MAC_MACSEC_IPG_CFG_MACSEC_IPG_MODE_OFFSET                                                   (0)
  #define RTL8373_MAC_MACSEC_IPG_CFG_MACSEC_IPG_MODE_MASK                                                     (0x3 << RTL8373_MAC_MACSEC_IPG_CFG_MACSEC_IPG_MODE_OFFSET)

#define RTL8373_MAC_MACSEC_ETH_1_0_ADDR(port)                                                                 (0x1240 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_MACSEC_ETH_1_0_MACSEC_ETH_1_OFFSET                                                      (16)
  #define RTL8373_MAC_MACSEC_ETH_1_0_MACSEC_ETH_1_MASK                                                        (0xFFFF << RTL8373_MAC_MACSEC_ETH_1_0_MACSEC_ETH_1_OFFSET)
  #define RTL8373_MAC_MACSEC_ETH_1_0_MACSEC_ETH_0_OFFSET                                                      (0)
  #define RTL8373_MAC_MACSEC_ETH_1_0_MACSEC_ETH_0_MASK                                                        (0xFFFF << RTL8373_MAC_MACSEC_ETH_1_0_MACSEC_ETH_0_OFFSET)

#define RTL8373_MAC_MACSEC_ETH_3_2_ADDR(port)                                                                 (0x1244 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_MACSEC_ETH_3_2_MACSEC_ETH_3_OFFSET                                                      (16)
  #define RTL8373_MAC_MACSEC_ETH_3_2_MACSEC_ETH_3_MASK                                                        (0xFFFF << RTL8373_MAC_MACSEC_ETH_3_2_MACSEC_ETH_3_OFFSET)
  #define RTL8373_MAC_MACSEC_ETH_3_2_MACSEC_ETH_2_OFFSET                                                      (0)
  #define RTL8373_MAC_MACSEC_ETH_3_2_MACSEC_ETH_2_MASK                                                        (0xFFFF << RTL8373_MAC_MACSEC_ETH_3_2_MACSEC_ETH_2_OFFSET)

#define RTL8373_MAC_MACSEC_ETH_5_4_ADDR(port)                                                                 (0x1248 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_MACSEC_ETH_5_4_MACSEC_ETH_5_OFFSET                                                      (16)
  #define RTL8373_MAC_MACSEC_ETH_5_4_MACSEC_ETH_5_MASK                                                        (0xFFFF << RTL8373_MAC_MACSEC_ETH_5_4_MACSEC_ETH_5_OFFSET)
  #define RTL8373_MAC_MACSEC_ETH_5_4_MACSEC_ETH_4_OFFSET                                                      (0)
  #define RTL8373_MAC_MACSEC_ETH_5_4_MACSEC_ETH_4_MASK                                                        (0xFFFF << RTL8373_MAC_MACSEC_ETH_5_4_MACSEC_ETH_4_OFFSET)

#define RTL8373_MAC_MACSEC_ETH_7_6_ADDR(port)                                                                 (0x124C + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_MACSEC_ETH_7_6_MACSEC_ETH_7_OFFSET                                                      (16)
  #define RTL8373_MAC_MACSEC_ETH_7_6_MACSEC_ETH_7_MASK                                                        (0xFFFF << RTL8373_MAC_MACSEC_ETH_7_6_MACSEC_ETH_7_OFFSET)
  #define RTL8373_MAC_MACSEC_ETH_7_6_MACSEC_ETH_6_OFFSET                                                      (0)
  #define RTL8373_MAC_MACSEC_ETH_7_6_MACSEC_ETH_6_MASK                                                        (0xFFFF << RTL8373_MAC_MACSEC_ETH_7_6_MACSEC_ETH_6_OFFSET)

#define RTL8373_MAC_L2_PADDING_SEL_ADDR                                                                       (0x5FDC)
  #define RTL8373_MAC_L2_PADDING_SEL_PADDING_SEL_OFFSET                                                       (0)
  #define RTL8373_MAC_L2_PADDING_SEL_PADDING_SEL_MASK                                                         (0xFF << RTL8373_MAC_L2_PADDING_SEL_PADDING_SEL_OFFSET)

#define RTL8373_MAC_L2_ADDR_CTRL_ADDR                                                                         (0x5FE0)
  #define RTL8373_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET                                                   (0)
  #define RTL8373_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_MASK                                                     (0xFFFF << RTL8373_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET)
  #define RTL8373_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET                                                    (32)
  #define RTL8373_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_MASK                                                      (0xFFFFFFFF << RTL8373_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET)

#define RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_ADDR(port)                                                           (0x1250 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET                                             (28)
  #define RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_MASK                                               (0x1 << RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET)
  #define RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_5G_10G_SEL_OFFSET                                  (14)
  #define RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_5G_10G_SEL_MASK                                    (0x3FFF << RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_5G_10G_SEL_OFFSET)
  #define RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET                                        (0)
  #define RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_MASK                                          (0x3FFF << RTL8373_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET)

#define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_ADDR(port)                                                            (0x1254 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PRMB_6BYTE_MODE_OFFSET                                          (30)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PRMB_6BYTE_MODE_MASK                                            (0x1 << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PRMB_6BYTE_MODE_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PRMB_RCVY_EN_OFFSET                                             (29)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PRMB_RCVY_EN_MASK                                               (0x1 << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PRMB_RCVY_EN_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_FRAG_FLT_OFFSET                                              (28)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_FRAG_FLT_MASK                                                (0x1 << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_FRAG_FLT_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_CUR_PRMB_OFFSET                                              (24)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_CUR_PRMB_MASK                                                (0xF << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_CUR_PRMB_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MAX_PRMB_OFFSET                                              (20)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MAX_PRMB_MASK                                                (0xF << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MAX_PRMB_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MIN_PRMB_OFFSET                                              (16)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MIN_PRMB_MASK                                                (0xF << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MIN_PRMB_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_DBG_INFO_OFF_OFFSET                                          (15)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_DBG_INFO_OFF_MASK                                            (0x1 << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_DBG_INFO_OFF_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_CUR_IPG_OFFSET                                               (10)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_CUR_IPG_MASK                                                 (0x1F << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_CUR_IPG_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MAX_IPG_OFFSET                                               (5)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MAX_IPG_MASK                                                 (0x1F << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MAX_IPG_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MIN_IPG_OFFSET                                               (0)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MIN_IPG_MASK                                                 (0x1F << RTL8373_MAC_L2_TGPORT_PRMB_DBG0_CFG_PN_MIN_IPG_OFFSET)

#define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_ADDR(port)                                                            (0x1258 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_TG_SFD_FB_DIS_TX_OFFSET                                             (14)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_TG_SFD_FB_DIS_TX_MASK                                               (0x1 << RTL8373_MAC_L2_TGPORT_PRMB_DBG1_TG_SFD_FB_DIS_TX_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_TG_SFD_FB_DIS_RX_OFFSET                                             (13)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_TG_SFD_FB_DIS_RX_MASK                                               (0x1 << RTL8373_MAC_L2_TGPORT_PRMB_DBG1_TG_SFD_FB_DIS_RX_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_PRMB_RCVY_OVTHR_MON_OFFSET                                          (12)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_PRMB_RCVY_OVTHR_MON_MASK                                            (0x1 << RTL8373_MAC_L2_TGPORT_PRMB_DBG1_PRMB_RCVY_OVTHR_MON_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_CFG_PN_CUR_THR_OFFSET                                               (6)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_CFG_PN_CUR_THR_MASK                                                 (0x3F << RTL8373_MAC_L2_TGPORT_PRMB_DBG1_CFG_PN_CUR_THR_OFFSET)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_CFG_PN_MAX_THR_OFFSET                                               (0)
  #define RTL8373_MAC_L2_TGPORT_PRMB_DBG1_CFG_PN_MAX_THR_MASK                                                 (0x3F << RTL8373_MAC_L2_TGPORT_PRMB_DBG1_CFG_PN_MAX_THR_OFFSET)

#define RTL8373_PHY_CFG_8224_ADDR                                                                             (0x444)
  #define RTL8373_PHY_CFG_8224_SMI_DGL_EN_8224_OFFSET                                                         (5)
  #define RTL8373_PHY_CFG_8224_SMI_DGL_EN_8224_MASK                                                           (0x1 << RTL8373_PHY_CFG_8224_SMI_DGL_EN_8224_OFFSET)
  #define RTL8373_PHY_CFG_8224_BASE_PHY_ADDR_8224_OFFSET                                                      (0)
  #define RTL8373_PHY_CFG_8224_BASE_PHY_ADDR_8224_MASK                                                        (0x1F << RTL8373_PHY_CFG_8224_BASE_PHY_ADDR_8224_OFFSET)

#define RTL8373_MDX_CTRL_8224_ADDR                                                                            (0x448)
  #define RTL8373_MDX_CTRL_8224_SLV_CLK_EDGE_SEL_OFFSET                                                       (8)
  #define RTL8373_MDX_CTRL_8224_SLV_CLK_EDGE_SEL_MASK                                                         (0x1 << RTL8373_MDX_CTRL_8224_SLV_CLK_EDGE_SEL_OFFSET)
  #define RTL8373_MDX_CTRL_8224_CFG_PRMB_SUPP_8224_OFFSET                                                     (7)
  #define RTL8373_MDX_CTRL_8224_CFG_PRMB_SUPP_8224_MASK                                                       (0x1 << RTL8373_MDX_CTRL_8224_CFG_PRMB_SUPP_8224_OFFSET)
  #define RTL8373_MDX_CTRL_8224_CFG_TA_CHK_EN_8224_OFFSET                                                     (6)
  #define RTL8373_MDX_CTRL_8224_CFG_TA_CHK_EN_8224_MASK                                                       (0x1 << RTL8373_MDX_CTRL_8224_CFG_TA_CHK_EN_8224_OFFSET)
  #define RTL8373_MDX_CTRL_8224_CFG_MULTI_GPHY_MDIO_DLY_8224_OFFSET                                           (4)
  #define RTL8373_MDX_CTRL_8224_CFG_MULTI_GPHY_MDIO_DLY_8224_MASK                                             (0x3 << RTL8373_MDX_CTRL_8224_CFG_MULTI_GPHY_MDIO_DLY_8224_OFFSET)
  #define RTL8373_MDX_CTRL_8224_CFG_TOP_MDIO_DLY_8224_OFFSET                                                  (2)
  #define RTL8373_MDX_CTRL_8224_CFG_TOP_MDIO_DLY_8224_MASK                                                    (0x3 << RTL8373_MDX_CTRL_8224_CFG_TOP_MDIO_DLY_8224_OFFSET)
  #define RTL8373_MDX_CTRL_8224_CFG_MULTI_GPHY_MDC_DEGLITCH_EN_8224_OFFSET                                    (1)
  #define RTL8373_MDX_CTRL_8224_CFG_MULTI_GPHY_MDC_DEGLITCH_EN_8224_MASK                                      (0x1 << RTL8373_MDX_CTRL_8224_CFG_MULTI_GPHY_MDC_DEGLITCH_EN_8224_OFFSET)
  #define RTL8373_MDX_CTRL_8224_CFG_TOP_MDC_DEGLITCH_EN_8224_OFFSET                                           (0)
  #define RTL8373_MDX_CTRL_8224_CFG_TOP_MDC_DEGLITCH_EN_8224_MASK                                             (0x1 << RTL8373_MDX_CTRL_8224_CFG_TOP_MDC_DEGLITCH_EN_8224_OFFSET)

#define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_ADDR                                                              (0xBC8)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_ADDR_OFFSET                                  (16)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_ADDR_MASK                                    (0xFFFF << RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_ADDR_OFFSET)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_PHYADR_OFFSET                                (4)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_PHYADR_MASK                                  (0x1F << RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_PHYADR_OFFSET)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_FAIL_OFFSET                                  (2)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_FAIL_MASK                                    (0x1 << RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_FAIL_OFFSET)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_RW_OFFSET                                    (1)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_RW_MASK                                      (0x1 << RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_RW_OFFSET)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_CMD_OFFSET                                   (0)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_CMD_MASK                                     (0x1 << RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_0_INT_PHY_OCP_INDACC_CMD_OFFSET)

#define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_1_ADDR                                                              (0xBCC)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_1_INT_PHY_OCP_INDACC_RDDATA_OFFSET                                (0)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_1_INT_PHY_OCP_INDACC_RDDATA_MASK                                  (0xFFFF << RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_1_INT_PHY_OCP_INDACC_RDDATA_OFFSET)

#define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_2_ADDR                                                              (0xBD0)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_2_INT_PHY_OCP_INDACC_WRDATA_OFFSET                                (0)
  #define RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_2_INT_PHY_OCP_INDACC_WRDATA_MASK                                  (0xFFFF << RTL8373_INT_PHY_OCP_INDR_ACC_CTRL_2_INT_PHY_OCP_INDACC_WRDATA_OFFSET)

#define RTL8373_MAC_PFC_FORCE_FC_ADDR                                                                         (0x5FE8)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC3_PFC_FRC_FC_EN_OFFSET                                                  (5)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC3_PFC_FRC_FC_EN_MASK                                                    (0x1 << RTL8373_MAC_PFC_FORCE_FC_MAC3_PFC_FRC_FC_EN_OFFSET)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC3_PFC_FRC_FC_RX_OFFSET                                                  (4)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC3_PFC_FRC_FC_RX_MASK                                                    (0x1 << RTL8373_MAC_PFC_FORCE_FC_MAC3_PFC_FRC_FC_RX_OFFSET)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC3_PFC_FRC_FC_TX_OFFSET                                                  (3)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC3_PFC_FRC_FC_TX_MASK                                                    (0x1 << RTL8373_MAC_PFC_FORCE_FC_MAC3_PFC_FRC_FC_TX_OFFSET)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC8_PFC_FRC_FC_EN_OFFSET                                                  (2)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC8_PFC_FRC_FC_EN_MASK                                                    (0x1 << RTL8373_MAC_PFC_FORCE_FC_MAC8_PFC_FRC_FC_EN_OFFSET)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC8_PFC_FRC_FC_RX_OFFSET                                                  (1)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC8_PFC_FRC_FC_RX_MASK                                                    (0x1 << RTL8373_MAC_PFC_FORCE_FC_MAC8_PFC_FRC_FC_RX_OFFSET)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC8_PFC_FRC_FC_TX_OFFSET                                                  (0)
  #define RTL8373_MAC_PFC_FORCE_FC_MAC8_PFC_FRC_FC_TX_MASK                                                    (0x1 << RTL8373_MAC_PFC_FORCE_FC_MAC8_PFC_FRC_FC_TX_OFFSET)

#define RTL8373_MAC_TXFIFO_FULTH_CTRL_0_ADDR                                                                  (0x1020)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_0_MAC0_TXFIFO_THR_CTRL_OFFSET                                         (16)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_0_MAC0_TXFIFO_THR_CTRL_MASK                                           (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_0_MAC0_TXFIFO_THR_CTRL_OFFSET)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_0_MAC1_TXFIFO_THR_CTRL_OFFSET                                         (0)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_0_MAC1_TXFIFO_THR_CTRL_MASK                                           (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_0_MAC1_TXFIFO_THR_CTRL_OFFSET)

#define RTL8373_MAC_TXFIFO_FULTH_CTRL_1_ADDR                                                                  (0x1024)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_1_MAC2_TXFIFO_THR_CTRL_OFFSET                                         (16)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_1_MAC2_TXFIFO_THR_CTRL_MASK                                           (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_1_MAC2_TXFIFO_THR_CTRL_OFFSET)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_1_MAC3_TXFIFO_THR_CTRL_1G_OFFSET                                      (0)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_1_MAC3_TXFIFO_THR_CTRL_1G_MASK                                        (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_1_MAC3_TXFIFO_THR_CTRL_1G_OFFSET)

#define RTL8373_MAC_TXFIFO_FULTH_CTRL_2_ADDR                                                                  (0x1028)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_2_MAC3_TXFIFO_THR_CTRL_TG_OFFSET                                      (16)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_2_MAC3_TXFIFO_THR_CTRL_TG_MASK                                        (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_2_MAC3_TXFIFO_THR_CTRL_TG_OFFSET)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_2_MAC4_TXFIFO_THR_CTRL_OFFSET                                         (0)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_2_MAC4_TXFIFO_THR_CTRL_MASK                                           (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_2_MAC4_TXFIFO_THR_CTRL_OFFSET)

#define RTL8373_MAC_TXFIFO_FULTH_CTRL_3_ADDR                                                                  (0x102C)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_3_MAC5_TXFIFO_THR_CTRL_OFFSET                                         (16)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_3_MAC5_TXFIFO_THR_CTRL_MASK                                           (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_3_MAC5_TXFIFO_THR_CTRL_OFFSET)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_3_MAC6_TXFIFO_THR_CTRL_OFFSET                                         (0)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_3_MAC6_TXFIFO_THR_CTRL_MASK                                           (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_3_MAC6_TXFIFO_THR_CTRL_OFFSET)

#define RTL8373_MAC_TXFIFO_FULTH_CTRL_4_ADDR                                                                  (0x1030)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_4_MAC7_TXFIFO_THR_CTRL_OFFSET                                         (16)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_4_MAC7_TXFIFO_THR_CTRL_MASK                                           (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_4_MAC7_TXFIFO_THR_CTRL_OFFSET)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_4_MAC8_TXFIFO_THR_CTRL_TG_OFFSET                                      (0)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_4_MAC8_TXFIFO_THR_CTRL_TG_MASK                                        (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_4_MAC8_TXFIFO_THR_CTRL_TG_OFFSET)

#define RTL8373_MAC_TXFIFO_FULTH_CTRL_5_ADDR                                                                  (0x1034)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_5_MAC8_TXFIFO_THR_CTRL_1G_OFFSET                                      (16)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_5_MAC8_TXFIFO_THR_CTRL_1G_MASK                                        (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_5_MAC8_TXFIFO_THR_CTRL_1G_OFFSET)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_5_MAC9_TXFIFO_THR_CTRL_OFFSET                                         (0)
  #define RTL8373_MAC_TXFIFO_FULTH_CTRL_5_MAC9_TXFIFO_THR_CTRL_MASK                                           (0xFFFF << RTL8373_MAC_TXFIFO_FULTH_CTRL_5_MAC9_TXFIFO_THR_CTRL_OFFSET)

#define RTL8373_MACSEC_REG_GLB_SET1_PORT4_ADDR                                                                (0xC0F0)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_GATING_OFFSET                                                  (31)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_GATING_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_GATING_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_GATING_OFFSET                                                  (30)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_GATING_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_GATING_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_DBG_EN_OFFSET                                                     (29)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_DBG_EN_MASK                                                       (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_DBG_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_DBG_SEL_OFFSET                                                    (24)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_DBG_SEL_MASK                                                      (0x1F << RTL8373_MACSEC_REG_GLB_SET1_PORT4_DBG_SEL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_DBG_SPD_SEL_OFFSET                                                (23)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_DBG_SPD_SEL_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_DBG_SPD_SEL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_G_IOSAMEPMB_OFFSET                                             (22)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_G_IOSAMEPMB_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_G_IOSAMEPMB_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_G_IOSAMEPMB_OFFSET                                             (21)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_G_IOSAMEPMB_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_G_IOSAMEPMB_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_MIBCNT_MODE_OFFSET                                                (20)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_MIBCNT_MODE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_MIBCNT_MODE_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_XGDIC_EN_OFFSET                                                (18)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_XGDIC_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_XGDIC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_XGDIC_EN_OFFSET                                                (17)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_XGDIC_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_XGDIC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_MIBCNT_SWRST_N_OFFSET                                             (16)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_MIBCNT_SWRST_N_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_MIBCNT_SWRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_PTPBYPASS_EN_OFFSET                                               (14)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_PTPBYPASS_EN_MASK                                                 (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_PTPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_SYSLPBK_EN_OFFSET                                                 (13)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_SYSLPBK_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_SYSLPBK_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_PHY2MAC_EN_OFFSET                                                 (12)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_PHY2MAC_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_PHY2MAC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_IPRST_N_OFFSET                                                 (11)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_IPRST_N_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_IPRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_IPBYPASS_EN_OFFSET                                             (10)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_IPBYPASS_EN_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_IPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_MACSECBYPASS_EN_OFFSET                                         (9)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_MACSECBYPASS_EN_MASK                                           (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_MACSECBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_SWRST_EN_OFFSET                                                (8)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_SWRST_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_RX_SWRST_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_LINELPBK_EN_OFFSET                                                (5)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_LINELPBK_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_LINELPBK_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_MAC2PHY_EN_OFFSET                                                 (4)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_MAC2PHY_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_MAC2PHY_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_IPRST_N_OFFSET                                                 (3)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_IPRST_N_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_IPRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_IPBYPASS_EN_OFFSET                                             (2)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_IPBYPASS_EN_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_IPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_MACSECBYPASS_EN_OFFSET                                         (1)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_MACSECBYPASS_EN_MASK                                           (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_MACSECBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_SWRST_EN_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_SWRST_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT4_TX_SWRST_EN_OFFSET)

#define RTL8373_MACSEC_REG_GLB_IMR_PORT4_ADDR                                                                 (0xC0F4)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPILOCK_XG_IMR_OFFSET                                           (11)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPILOCK_XG_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPILOCK_XG_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPILOCK_IMR_OFFSET                                              (10)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPILOCK_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPILOCK_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPISECFAIL_IMR_OFFSET                                           (9)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPISECFAIL_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPISECFAIL_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPI_GLB_IMR_OFFSET                                              (8)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPI_GLB_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT4_RX_IPI_GLB_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPELOCK_XG_IMR_OFFSET                                           (3)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPELOCK_XG_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPELOCK_XG_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPELOCK_IMR_OFFSET                                              (2)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPELOCK_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPELOCK_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPESECFAIL_IMR_OFFSET                                           (1)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPESECFAIL_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPESECFAIL_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPE_GLB_IMR_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPE_GLB_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT4_TX_IPE_GLB_IMR_OFFSET)

#define RTL8373_MACSEC_REG_GLB_ISR_PORT4_ADDR                                                                 (0xC0F8)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPILOCK_XG_ISR_OFFSET                                           (11)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPILOCK_XG_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPILOCK_XG_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPILOCK_ISR_OFFSET                                              (10)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPILOCK_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPILOCK_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPISECFAIL_ISR_OFFSET                                           (9)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPISECFAIL_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPISECFAIL_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPI_GLB_ISR_OFFSET                                              (8)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPI_GLB_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT4_RX_IPI_GLB_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPELOCK_XG_ISR_OFFSET                                           (3)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPELOCK_XG_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPELOCK_XG_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPELOCK_ISR_OFFSET                                              (2)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPELOCK_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPELOCK_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPESECFAIL_ISR_OFFSET                                           (1)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPESECFAIL_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPESECFAIL_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPE_GLB_ISR_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPE_GLB_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT4_TX_IPE_GLB_ISR_OFFSET)

#define RTL8373_UNUSED_000C_PORT4_ADDR                                                                        (0xC0FC)
  #define RTL8373_UNUSED_000C_PORT4_UNUSED_000C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_000C_PORT4_UNUSED_000C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_000C_PORT4_UNUSED_000C_PORT4_OFFSET)

#define RTL8373_MACSEC_PM_CTRL_PORT4_ADDR                                                                     (0xC100)
  #define RTL8373_MACSEC_PM_CTRL_PORT4_MACSEC_RX_ICG_EN_OFFSET                                                (1)
  #define RTL8373_MACSEC_PM_CTRL_PORT4_MACSEC_RX_ICG_EN_MASK                                                  (0x1 << RTL8373_MACSEC_PM_CTRL_PORT4_MACSEC_RX_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_PM_CTRL_PORT4_MACSEC_TX_ICG_EN_OFFSET                                                (0)
  #define RTL8373_MACSEC_PM_CTRL_PORT4_MACSEC_TX_ICG_EN_MASK                                                  (0x1 << RTL8373_MACSEC_PM_CTRL_PORT4_MACSEC_TX_ICG_EN_OFFSET)

#define RTL8373_MACSEC_REG_GLB_MASK_PORT4_ADDR                                                                (0xC104)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_RX_MTU_OFFSET                                                     (24)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_RX_MTU_MASK                                                       (0x3F << RTL8373_MACSEC_REG_GLB_MASK_PORT4_RX_MTU_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_TX_MTU_OFFSET                                                     (16)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_TX_MTU_MASK                                                       (0x3F << RTL8373_MACSEC_REG_GLB_MASK_PORT4_TX_MTU_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_RX_XGMASK_OFFSET                                                  (12)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_RX_XGMASK_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT4_RX_XGMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_RXDV_GMASK_OFFSET                                                 (8)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_RXDV_GMASK_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT4_RXDV_GMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_TX_XGMASK_OFFSET                                                  (4)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_TX_XGMASK_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT4_TX_XGMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_TXEN_GMASK_OFFSET                                                 (0)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT4_TXEN_GMASK_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT4_TXEN_GMASK_OFFSET)

#define RTL8373_MACSEC_REG_GLB_SET4_PORT4_ADDR                                                                (0xC108)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT4_TXMSKDELAY_VAL_OFFSET                                             (16)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT4_TXMSKDELAY_VAL_MASK                                               (0x7FFF << RTL8373_MACSEC_REG_GLB_SET4_PORT4_TXMSKDELAY_VAL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT4_RXMSKDELAY_VAL_OFFSET                                             (0)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT4_RXMSKDELAY_VAL_MASK                                               (0x7FFF << RTL8373_MACSEC_REG_GLB_SET4_PORT4_RXMSKDELAY_VAL_OFFSET)

#define RTL8373_MACSEC_REG_IP_PROBE_PORT4_ADDR                                                                (0xC10C)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT4_PROBE_SEL_AE_OFFSET                                               (8)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT4_PROBE_SEL_AE_MASK                                                 (0xFF << RTL8373_MACSEC_REG_IP_PROBE_PORT4_PROBE_SEL_AE_OFFSET)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT4_PROBE_SEL_AI_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT4_PROBE_SEL_AI_MASK                                                 (0xFF << RTL8373_MACSEC_REG_IP_PROBE_PORT4_PROBE_SEL_AI_OFFSET)

#define RTL8373_UNUSED_0020_PORT4_ADDR                                                                        (0xC110)
  #define RTL8373_UNUSED_0020_PORT4_UNUSED_0020_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0020_PORT4_UNUSED_0020_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0020_PORT4_UNUSED_0020_PORT4_OFFSET)

#define RTL8373_UNUSED_0024_PORT4_ADDR                                                                        (0xC114)
  #define RTL8373_UNUSED_0024_PORT4_UNUSED_0024_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0024_PORT4_UNUSED_0024_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0024_PORT4_UNUSED_0024_PORT4_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_ADDR                                                               (0xC118)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_MODE_MACSEC_SA_AE_OFFSET                                    (29)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_MODE_MACSEC_SA_AE_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_BIST_MODE_MACSEC_SA_AE_OFFSET                                (28)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_BIST_MODE_MACSEC_SA_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_BIST_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_RSTN_MACSEC_SA_AE_OFFSET                                    (27)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_RSTN_MACSEC_SA_AE_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_RSTN_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_SA_AE_OFFSET                               (26)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_SA_AE_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DYN_READ_EN_MACSEC_SA_AE_OFFSET                                  (25)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DYN_READ_EN_MACSEC_SA_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DYN_READ_EN_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_SA_AE_OFFSET                              (24)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_SA_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_MODE_MACSEC_SA_AI_OFFSET                                    (23)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_MODE_MACSEC_SA_AI_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_BIST_MODE_MACSEC_SA_AI_OFFSET                                (22)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_BIST_MODE_MACSEC_SA_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_BIST_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_RSTN_MACSEC_SA_AI_OFFSET                                    (21)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_RSTN_MACSEC_SA_AI_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_RSTN_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_SA_AI_OFFSET                               (20)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_SA_AI_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DYN_READ_EN_MACSEC_SA_AI_OFFSET                                  (19)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DYN_READ_EN_MACSEC_SA_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DYN_READ_EN_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_SA_AI_OFFSET                              (18)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_SA_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_MACSEC_SA_AE_ICG_EN_OFFSET                                       (17)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_MACSEC_SA_AE_ICG_EN_MASK                                         (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_MACSEC_SA_AE_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_MACSEC_SA_AI_ICG_EN_OFFSET                                       (16)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_MACSEC_SA_AI_ICG_EN_MASK                                         (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT4_MACSEC_SA_AI_ICG_EN_OFFSET)

#define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_ADDR                                                             (0xC11C)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_SA_AE_OFFSET                            (27)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_SA_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_SA_AE_OFFSET                                  (26)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_SA_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_SA_AE_OFFSET                              (25)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_SA_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_SA_AI_OFFSET                            (24)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_SA_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_SA_AI_OFFSET                                  (23)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_SA_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_SA_AI_OFFSET                              (22)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_SA_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_STAT_AE_OFFSET                          (21)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_STAT_AE_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_STAT_AE_OFFSET                                (20)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_STAT_AE_OFFSET                            (19)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_STAT_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_STAT_AI_OFFSET                          (18)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_STAT_AI_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_START_PAUSE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_STAT_AI_OFFSET                                (17)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_DONE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_STAT_AI_OFFSET                            (16)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_STAT_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_DONE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_MODE_MACSEC_STAT_AE_OFFSET                                (13)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_MODE_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_MODE_MACSEC_STAT_AE_OFFSET                            (12)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_MODE_MACSEC_STAT_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_RSTN_MACSEC_STAT_AE_OFFSET                                (11)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_RSTN_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_RSTN_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_STAT_AE_OFFSET                           (10)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_STAT_AE_MASK                             (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DYN_READ_EN_MACSEC_STAT_AE_OFFSET                              (9)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DYN_READ_EN_MACSEC_STAT_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DYN_READ_EN_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_STAT_AE_OFFSET                          (8)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_STAT_AE_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_MODE_MACSEC_STAT_AI_OFFSET                                (7)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_MODE_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_MODE_MACSEC_STAT_AI_OFFSET                            (6)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_MODE_MACSEC_STAT_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_BIST_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_RSTN_MACSEC_STAT_AI_OFFSET                                (5)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_RSTN_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_RSTN_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_STAT_AI_OFFSET                           (4)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_STAT_AI_MASK                             (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_BIST_LOOP_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DYN_READ_EN_MACSEC_STAT_AI_OFFSET                              (3)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DYN_READ_EN_MACSEC_STAT_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DYN_READ_EN_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_STAT_AI_OFFSET                          (2)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_STAT_AI_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_DRF_TESS_RESUME_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_MACSEC_STAT_AE_ICG_EN_OFFSET                                   (1)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_MACSEC_STAT_AE_ICG_EN_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_MACSEC_STAT_AE_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_MACSEC_STAT_AI_ICG_EN_OFFSET                                   (0)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_MACSEC_STAT_AI_ICG_EN_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT4_MACSEC_STAT_AI_ICG_EN_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_ADDR                                                            (0xC120)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_DVSE_OFFSET                                      (27)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_DVSE_MASK                                        (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_DVS_OFFSET                                       (23)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_DVS_MASK                                         (0xF << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_LS_OFFSET                                        (22)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_LS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_DS_OFFSET                                        (21)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_DS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_SD_OFFSET                                        (20)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_SD_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI3_TEST1_OFFSET                                    (19)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI3_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI3_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI2_TEST1_OFFSET                                    (18)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI2_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI2_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI1_TEST1_OFFSET                                    (17)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI1_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI1_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI0_TEST1_OFFSET                                    (16)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI0_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AI0_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_DVSE_OFFSET                                      (11)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_DVSE_MASK                                        (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_DVS_OFFSET                                       (7)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_DVS_MASK                                         (0xF << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_LS_OFFSET                                        (6)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_LS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_DS_OFFSET                                        (5)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_DS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_SD_OFFSET                                        (4)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_SD_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE3_TEST1_OFFSET                                    (3)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE3_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE3_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE2_TEST1_OFFSET                                    (2)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE2_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE2_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE1_TEST1_OFFSET                                    (1)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE1_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE1_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE0_TEST1_OFFSET                                    (0)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE0_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT4_MACSEC_SA_AE0_TEST1_OFFSET)

#define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_ADDR                                                          (0xC124)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_DVSE_OFFSET                                  (25)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_DVSE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_DVS_OFFSET                                   (21)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_DVS_MASK                                     (0xF << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_LS_OFFSET                                    (20)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_LS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_DS_OFFSET                                    (19)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_DS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_SD_OFFSET                                    (18)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_SD_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_TEST1_OFFSET                                 (17)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_TEST1_MASK                                   (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_TESTRWM_OFFSET                               (16)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_TESTRWM_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AI_TESTRWM_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_DVSE_OFFSET                                  (9)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_DVSE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_DVS_OFFSET                                   (5)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_DVS_MASK                                     (0xF << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_LS_OFFSET                                    (4)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_LS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_DS_OFFSET                                    (3)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_DS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_SD_OFFSET                                    (2)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_SD_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_TEST1_OFFSET                                 (1)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_TEST1_MASK                                   (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_TESTRWM_OFFSET                               (0)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_TESTRWM_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT4_MACSEC_STAT_AE_TESTRWM_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_ADDR                                                               (0xC128)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_STAT_AE_OFFSET                                  (19)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_STAT_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_STAT_AE_OFFSET                              (18)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_STAT_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_STAT_AI_OFFSET                                  (17)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_STAT_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_STAT_AI_OFFSET                              (16)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_STAT_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE3_OFFSET                                   (15)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE3_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE3_OFFSET                               (14)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE3_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE2_OFFSET                                   (13)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE2_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE2_OFFSET                               (12)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE2_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE1_OFFSET                                   (11)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE1_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE1_OFFSET                               (10)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE1_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE0_OFFSET                                   (9)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE0_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AE0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE0_OFFSET                               (8)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE0_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AE0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI3_OFFSET                                   (7)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI3_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI3_OFFSET                               (6)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI3_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI2_OFFSET                                   (5)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI2_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI2_OFFSET                               (4)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI2_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI1_OFFSET                                   (3)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI1_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI1_OFFSET                               (2)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI1_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI0_OFFSET                                   (1)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI0_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_BIST_FAIL_MACSEC_SA_AI0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI0_OFFSET                               (0)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI0_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT4_DRF_BIST_FAIL_MACSEC_SA_AI0_OFFSET)

#define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_ADDR                                                              (0xC12C)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_WATER_LEVEL_ST_OFFSET                                       (28)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_WATER_LEVEL_ST_MASK                                         (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_WATER_LEVEL_ST_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_WATER_LEVEL_H_OFFSET                                        (24)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_WATER_LEVEL_H_MASK                                          (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_WATER_LEVEL_H_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_WATER_LEVEL_L_OFFSET                                        (20)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_WATER_LEVEL_L_MASK                                          (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_WATER_LEVEL_L_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_FAULT_ON_OFFSET                                             (19)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_FAULT_ON_MASK                                               (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_FAULT_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_ERROR_ON_OFFSET                                             (18)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_ERROR_ON_MASK                                               (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_ERROR_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_SEQ_RSV_ON_OFFSET                                           (17)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_SEQ_RSV_ON_MASK                                             (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_SEQ_RSV_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_CLR_FIFO_OVTHR_OFFSET                                       (16)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_CLR_FIFO_OVTHR_MASK                                         (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_CFG_CLR_FIFO_OVTHR_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_XGLBK_FIFO_DBG_EN_OFFSET                                        (4)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_XGLBK_FIFO_DBG_EN_MASK                                          (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_XGLBK_FIFO_DBG_EN_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_XGLBK_FIFO_DBG_SEL_OFFSET                                       (0)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_XGLBK_FIFO_DBG_SEL_MASK                                         (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT4_XGLBK_FIFO_DBG_SEL_OFFSET)

#define RTL8373_MACSEC_REG_RWDH_AE_PORT4_ADDR                                                                 (0xC130)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT4_REG_DATA_AE_L_OFFSET                                               (16)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT4_REG_DATA_AE_L_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDH_AE_PORT4_REG_DATA_AE_L_OFFSET)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT4_REG_DATA_AE_H_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT4_REG_DATA_AE_H_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDH_AE_PORT4_REG_DATA_AE_H_OFFSET)

#define RTL8373_MACSEC_REG_ADDR_AE_PORT4_ADDR                                                                 (0xC134)
  #define RTL8373_MACSEC_REG_ADDR_AE_PORT4_REG_ADDR_AE_OFFSET                                                 (16)
  #define RTL8373_MACSEC_REG_ADDR_AE_PORT4_REG_ADDR_AE_MASK                                                   (0xFFFF << RTL8373_MACSEC_REG_ADDR_AE_PORT4_REG_ADDR_AE_OFFSET)

#define RTL8373_MACSEC_REG_CMD_AE_PORT4_ADDR                                                                  (0xC138)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT4_REG_DATA_AI_H_OFFSET                                                (16)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT4_REG_DATA_AI_H_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_CMD_AE_PORT4_REG_DATA_AI_H_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT4_REG_RD_REQ_AE_OFFSET                                                (4)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT4_REG_RD_REQ_AE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_CMD_AE_PORT4_REG_RD_REQ_AE_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT4_REG_WR_REQ_AE_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT4_REG_WR_REQ_AE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_CMD_AE_PORT4_REG_WR_REQ_AE_OFFSET)

#define RTL8373_MACSEC_REG_RWDL_AI_PORT4_ADDR                                                                 (0xC13C)
  #define RTL8373_MACSEC_REG_RWDL_AI_PORT4_REG_DATA_AI_L_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_RWDL_AI_PORT4_REG_DATA_AI_L_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDL_AI_PORT4_REG_DATA_AI_L_OFFSET)

#define RTL8373_MACSEC_REG_ADDR_AI_PORT4_ADDR                                                                 (0xC140)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT4_REG_RD_REQ_AI_OFFSET                                               (20)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT4_REG_RD_REQ_AI_MASK                                                 (0x1 << RTL8373_MACSEC_REG_ADDR_AI_PORT4_REG_RD_REQ_AI_OFFSET)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT4_REG_WR_REQ_AI_OFFSET                                               (16)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT4_REG_WR_REQ_AI_MASK                                                 (0x1 << RTL8373_MACSEC_REG_ADDR_AI_PORT4_REG_WR_REQ_AI_OFFSET)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT4_REG_ADDR_AI_OFFSET                                                 (0)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT4_REG_ADDR_AI_MASK                                                   (0xFFFF << RTL8373_MACSEC_REG_ADDR_AI_PORT4_REG_ADDR_AI_OFFSET)

#define RTL8373_MACSEC_REG_RWD_PTP_PORT4_ADDR                                                                 (0xC144)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT4_REG_ADDR_PTP_OFFSET                                                (16)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT4_REG_ADDR_PTP_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_RWD_PTP_PORT4_REG_ADDR_PTP_OFFSET)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT4_REG_DATA_PTP_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT4_REG_DATA_PTP_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_RWD_PTP_PORT4_REG_DATA_PTP_OFFSET)

#define RTL8373_MACSEC_REG_CMD_PTP_PORT4_ADDR                                                                 (0xC148)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT4_REG_RD_REQ_PTP_OFFSET                                              (4)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT4_REG_RD_REQ_PTP_MASK                                                (0x1 << RTL8373_MACSEC_REG_CMD_PTP_PORT4_REG_RD_REQ_PTP_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT4_REG_WR_REQ_PTP_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT4_REG_WR_REQ_PTP_MASK                                                (0x1 << RTL8373_MACSEC_REG_CMD_PTP_PORT4_REG_WR_REQ_PTP_OFFSET)

#define RTL8373_UNUSED_005C_PORT4_ADDR                                                                        (0xC14C)
  #define RTL8373_UNUSED_005C_PORT4_UNUSED_005C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_005C_PORT4_UNUSED_005C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_005C_PORT4_UNUSED_005C_PORT4_OFFSET)

#define RTL8373_UNUSED_0060_PORT4_ADDR                                                                        (0xC150)
  #define RTL8373_UNUSED_0060_PORT4_UNUSED_0060_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0060_PORT4_UNUSED_0060_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0060_PORT4_UNUSED_0060_PORT4_OFFSET)

#define RTL8373_UNUSED_0064_PORT4_ADDR                                                                        (0xC154)
  #define RTL8373_UNUSED_0064_PORT4_UNUSED_0064_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0064_PORT4_UNUSED_0064_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0064_PORT4_UNUSED_0064_PORT4_OFFSET)

#define RTL8373_UNUSED_0068_PORT4_ADDR                                                                        (0xC158)
  #define RTL8373_UNUSED_0068_PORT4_UNUSED_0068_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0068_PORT4_UNUSED_0068_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0068_PORT4_UNUSED_0068_PORT4_OFFSET)

#define RTL8373_UNUSED_006C_PORT4_ADDR                                                                        (0xC15C)
  #define RTL8373_UNUSED_006C_PORT4_UNUSED_006C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_006C_PORT4_UNUSED_006C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_006C_PORT4_UNUSED_006C_PORT4_OFFSET)

#define RTL8373_UNUSED_0070_PORT4_ADDR                                                                        (0xC160)
  #define RTL8373_UNUSED_0070_PORT4_UNUSED_0070_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0070_PORT4_UNUSED_0070_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0070_PORT4_UNUSED_0070_PORT4_OFFSET)

#define RTL8373_UNUSED_0074_PORT4_ADDR                                                                        (0xC164)
  #define RTL8373_UNUSED_0074_PORT4_UNUSED_0074_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0074_PORT4_UNUSED_0074_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0074_PORT4_UNUSED_0074_PORT4_OFFSET)

#define RTL8373_RESERVED_0078_PORT4_ADDR                                                                      (0xC168)
  #define RTL8373_RESERVED_0078_PORT4_RESERVED_0078_PORT4_OFFSET                                              (0)
  #define RTL8373_RESERVED_0078_PORT4_RESERVED_0078_PORT4_MASK                                                (0xFFFFFFFF << RTL8373_RESERVED_0078_PORT4_RESERVED_0078_PORT4_OFFSET)

#define RTL8373_RESERVED_007C_PORT4_ADDR                                                                      (0xC16C)
  #define RTL8373_RESERVED_007C_PORT4_RESERVED_007C_PORT4_OFFSET                                              (0)
  #define RTL8373_RESERVED_007C_PORT4_RESERVED_007C_PORT4_MASK                                                (0xFFFFFFFF << RTL8373_RESERVED_007C_PORT4_RESERVED_007C_PORT4_OFFSET)

#define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT4_ADDR                                                             (0xC170)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT4_TXSYS_CRCERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT4_TXSYS_CRCERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT4_TXSYS_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT4_TXSYS_CRCERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT4_TXSYS_CRCERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT4_TXSYS_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT4_ADDR                                                             (0xC174)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT4_TXSYS_PKTERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT4_TXSYS_PKTERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT4_TXSYS_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT4_TXSYS_PKTERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT4_TXSYS_PKTERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT4_TXSYS_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT4_ADDR                                                               (0xC178)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT4_TXSYS_OK_CNT_1_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT4_TXSYS_OK_CNT_1_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_0_PORT4_TXSYS_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT4_TXSYS_OK_CNT_0_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT4_TXSYS_OK_CNT_0_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_0_PORT4_TXSYS_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT4_ADDR                                                               (0xC17C)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT4_TXSYS_OK_CNT_3_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT4_TXSYS_OK_CNT_3_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_2_PORT4_TXSYS_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT4_TXSYS_OK_CNT_2_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT4_TXSYS_OK_CNT_2_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_2_PORT4_TXSYS_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_TXSYSGERR_CNT_PORT4_ADDR                                                               (0xC180)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT4_TXSYS_GERR_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT4_TXSYS_GERR_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_TXSYSGERR_CNT_PORT4_TXSYS_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT4_TXSYS_GERR_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT4_TXSYS_GERR_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_TXSYSGERR_CNT_PORT4_TXSYS_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT4_ADDR                                                            (0xC184)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT4_TXSYS_GLPIERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT4_TXSYS_GLPIERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT4_TXSYS_GLPIERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT4_TXSYS_GLPIERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT4_TXSYS_GLPIERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT4_TXSYS_GLPIERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYS_DBG_PORT4_ADDR                                                                   (0xC188)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT4_TXSYS_XG2IP_FSM_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT4_TXSYS_XG2IP_FSM_MASK                                                 (0xF << RTL8373_MACSEC_TXSYS_DBG_PORT4_TXSYS_XG2IP_FSM_OFFSET)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT4_TXSYS_WRP2IP_FSM_OFFSET                                              (0)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT4_TXSYS_WRP2IP_FSM_MASK                                                (0xF << RTL8373_MACSEC_TXSYS_DBG_PORT4_TXSYS_WRP2IP_FSM_OFFSET)

#define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_ADDR                                                              (0xC18C)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_UNDERRUN_CNT_INCR_OFFSET                                  (27)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_UNDERRUN_CNT_INCR_MASK                                    (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_UNDERRUN_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_DROP_CNT_INCR_OFFSET                                      (26)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_DROP_CNT_INCR_MASK                                        (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_DROP_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_PKTERR_CNT_INCR_OFFSET                                    (25)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_PKTERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_CRCERR_CNT_INCR_OFFSET                                    (24)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_CRCERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXSYS_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXLINE_OVERFLOW_CNT_INCR_OFFSET                                 (18)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXLINE_OVERFLOW_CNT_INCR_MASK                                   (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXLINE_OVERFLOW_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXLINE_PKTERR_CNT_INCR_OFFSET                                   (17)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXLINE_PKTERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXLINE_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXLINE_CRCERR_CNT_INCR_OFFSET                                   (16)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXLINE_CRCERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_RXLINE_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_UNDERRUN_CNT_INCR_OFFSET                                 (11)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_UNDERRUN_CNT_INCR_MASK                                   (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_UNDERRUN_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_DROP_CNT_INCR_OFFSET                                     (10)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_DROP_CNT_INCR_MASK                                       (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_DROP_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_PKTERR_CNT_INCR_OFFSET                                   (9)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_PKTERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_CRCERR_CNT_INCR_OFFSET                                   (8)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_CRCERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXLINE_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXSYS_OVERFLOW_CNT_INCR_OFFSET                                  (2)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXSYS_OVERFLOW_CNT_INCR_MASK                                    (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXSYS_OVERFLOW_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXSYS_PKTERR_CNT_INCR_OFFSET                                    (1)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXSYS_PKTERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXSYS_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXSYS_CRCERR_CNT_INCR_OFFSET                                    (0)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXSYS_CRCERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT4_TXSYS_CRCERR_CNT_INCR_OFFSET)

#define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT4_ADDR                                                            (0xC190)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT4_TXLINE_CRCERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT4_TXLINE_CRCERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINECRCERR_CNT_PORT4_TXLINE_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT4_TXLINE_CRCERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT4_TXLINE_CRCERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINECRCERR_CNT_PORT4_TXLINE_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT4_ADDR                                                            (0xC194)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT4_TXLINE_PKTERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT4_TXLINE_PKTERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT4_TXLINE_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT4_TXLINE_PKTERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT4_TXLINE_PKTERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT4_TXLINE_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT4_ADDR                                                              (0xC198)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT4_TXLINE_OK_CNT_1_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT4_TXLINE_OK_CNT_1_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_0_PORT4_TXLINE_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT4_TXLINE_OK_CNT_0_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT4_TXLINE_OK_CNT_0_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_0_PORT4_TXLINE_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT4_ADDR                                                              (0xC19C)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT4_TXLINE_OK_CNT_3_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT4_TXLINE_OK_CNT_3_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_2_PORT4_TXLINE_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT4_TXLINE_OK_CNT_2_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT4_TXLINE_OK_CNT_2_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_2_PORT4_TXLINE_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_TXLINEDROP_CNT_PORT4_ADDR                                                              (0xC1A0)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT4_TXLINE_DROP_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT4_TXLINE_DROP_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEDROP_CNT_PORT4_TXLINE_DROP_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT4_TXLINE_DROP_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT4_TXLINE_DROP_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEDROP_CNT_PORT4_TXLINE_DROP_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINESRT_CNT_PORT4_ADDR                                                               (0xC1A4)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT4_TXLINE_SRTPKT_CNT_H_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT4_TXLINE_SRTPKT_CNT_H_MASK                                         (0xFFFF << RTL8373_MACSEC_TXLINESRT_CNT_PORT4_TXLINE_SRTPKT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT4_TXLINE_SRTPKT_CNT_L_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT4_TXLINE_SRTPKT_CNT_L_MASK                                         (0xFFFF << RTL8373_MACSEC_TXLINESRT_CNT_PORT4_TXLINE_SRTPKT_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEGERR_CNT_PORT4_ADDR                                                              (0xC1A8)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT4_TXLINE_GERR_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT4_TXLINE_GERR_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEGERR_CNT_PORT4_TXLINE_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT4_TXLINE_GERR_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT4_TXLINE_GERR_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEGERR_CNT_PORT4_TXLINE_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINE_DBG_PORT4_ADDR                                                                  (0xC1AC)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT4_TXLINE_IP2XG_FSM_OFFSET                                             (16)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT4_TXLINE_IP2XG_FSM_MASK                                               (0x1F << RTL8373_MACSEC_TXLINE_DBG_PORT4_TXLINE_IP2XG_FSM_OFFSET)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT4_TXLINE_IP2WRP_FSM_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT4_TXLINE_IP2WRP_FSM_MASK                                              (0xF << RTL8373_MACSEC_TXLINE_DBG_PORT4_TXLINE_IP2WRP_FSM_OFFSET)

#define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT4_ADDR                                                            (0xC1B0)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT4_RXLINE_CRCERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT4_RXLINE_CRCERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINECRCERR_CNT_PORT4_RXLINE_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT4_RXLINE_CRCERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT4_RXLINE_CRCERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINECRCERR_CNT_PORT4_RXLINE_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT4_ADDR                                                            (0xC1B4)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT4_RXLINE_PKTERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT4_RXLINE_PKTERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT4_RXLINE_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT4_RXLINE_PKTERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT4_RXLINE_PKTERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT4_RXLINE_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT4_ADDR                                                              (0xC1B8)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT4_RXLINE_OK_CNT_1_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT4_RXLINE_OK_CNT_1_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_0_PORT4_RXLINE_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT4_RXLINE_OK_CNT_0_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT4_RXLINE_OK_CNT_0_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_0_PORT4_RXLINE_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT4_ADDR                                                              (0xC1BC)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT4_RXLINE_OK_CNT_3_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT4_RXLINE_OK_CNT_3_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_2_PORT4_RXLINE_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT4_RXLINE_OK_CNT_2_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT4_RXLINE_OK_CNT_2_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_2_PORT4_RXLINE_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_RXLINESRT_CNT_PORT4_ADDR                                                               (0xC1C0)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT4_RXLINE_SHORTPKT_CNT_H_OFFSET                                     (16)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT4_RXLINE_SHORTPKT_CNT_H_MASK                                       (0xFFFF << RTL8373_MACSEC_RXLINESRT_CNT_PORT4_RXLINE_SHORTPKT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT4_RXLINE_SHORTPKT_CNT_L_OFFSET                                     (0)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT4_RXLINE_SHORTPKT_CNT_L_MASK                                       (0xFFFF << RTL8373_MACSEC_RXLINESRT_CNT_PORT4_RXLINE_SHORTPKT_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEGERR_CNT_PORT4_ADDR                                                              (0xC1C4)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT4_RXLINE_GERR_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT4_RXLINE_GERR_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_RXLINEGERR_CNT_PORT4_RXLINE_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT4_RXLINE_GERR_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT4_RXLINE_GERR_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_RXLINEGERR_CNT_PORT4_RXLINE_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT4_ADDR                                                           (0xC1C8)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT4_RXLINE_GLPIERR_CNT_H_OFFSET                                  (16)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT4_RXLINE_GLPIERR_CNT_H_MASK                                    (0xFFFF << RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT4_RXLINE_GLPIERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT4_RXLINE_GLPIERR_CNT_L_OFFSET                                  (0)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT4_RXLINE_GLPIERR_CNT_L_MASK                                    (0xFFFF << RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT4_RXLINE_GLPIERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINE_DBG_PORT4_ADDR                                                                  (0xC1CC)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT4_RXLINE_XG2IP_FSM_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT4_RXLINE_XG2IP_FSM_MASK                                               (0xF << RTL8373_MACSEC_RXLINE_DBG_PORT4_RXLINE_XG2IP_FSM_OFFSET)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT4_RXLINE_WRP2IP_FSM_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT4_RXLINE_WRP2IP_FSM_MASK                                              (0xF << RTL8373_MACSEC_RXLINE_DBG_PORT4_RXLINE_WRP2IP_FSM_OFFSET)

#define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT4_ADDR                                                             (0xC1D0)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT4_RXSYS_CRCERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT4_RXSYS_CRCERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT4_RXSYS_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT4_RXSYS_CRCERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT4_RXSYS_CRCERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT4_RXSYS_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT4_ADDR                                                             (0xC1D4)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT4_RXSYS_PKTERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT4_RXSYS_PKTERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT4_RXSYS_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT4_RXSYS_PKTERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT4_RXSYS_PKTERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT4_RXSYS_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT4_ADDR                                                               (0xC1D8)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT4_RXSYS_OK_CNT_1_OFFSET                                            (16)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT4_RXSYS_OK_CNT_1_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_0_PORT4_RXSYS_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT4_RXSYS_OK_CNT_0_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT4_RXSYS_OK_CNT_0_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_0_PORT4_RXSYS_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT4_ADDR                                                               (0xC1DC)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT4_RXSYS_OK_CNT_3_OFFSET                                            (16)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT4_RXSYS_OK_CNT_3_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_2_PORT4_RXSYS_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT4_RXSYS_OK_CNT_2_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT4_RXSYS_OK_CNT_2_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_2_PORT4_RXSYS_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_RXSYSDROP_CNT_PORT4_ADDR                                                               (0xC1E0)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT4_RXSYS_DROP_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT4_RXSYS_DROP_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSDROP_CNT_PORT4_RXSYS_DROP_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT4_RXSYS_DROP_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT4_RXSYS_DROP_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSDROP_CNT_PORT4_RXSYS_DROP_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSSRT_CNT_PORT4_ADDR                                                                (0xC1E4)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT4_RXSYS_DECRYPTSRT_CNT_H_OFFSET                                     (16)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT4_RXSYS_DECRYPTSRT_CNT_H_MASK                                       (0xFFFF << RTL8373_MACSEC_RXSYSSRT_CNT_PORT4_RXSYS_DECRYPTSRT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT4_RXSYS_DECRYPTSRT_CNT_L_OFFSET                                     (0)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT4_RXSYS_DECRYPTSRT_CNT_L_MASK                                       (0xFFFF << RTL8373_MACSEC_RXSYSSRT_CNT_PORT4_RXSYS_DECRYPTSRT_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSGERR_CNT_PORT4_ADDR                                                               (0xC1E8)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT4_RXSYS_GERR_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT4_RXSYS_GERR_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSGERR_CNT_PORT4_RXSYS_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT4_RXSYS_GERR_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT4_RXSYS_GERR_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSGERR_CNT_PORT4_RXSYS_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYS_DBG_PORT4_ADDR                                                                   (0xC1EC)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT4_RXSYS_IP2XG_FSM_OFFSET                                               (16)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT4_RXSYS_IP2XG_FSM_MASK                                                 (0x1F << RTL8373_MACSEC_RXSYS_DBG_PORT4_RXSYS_IP2XG_FSM_OFFSET)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT4_RXSYS_IP2WRP_FSM_OFFSET                                              (0)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT4_RXSYS_IP2WRP_FSM_MASK                                                (0xF << RTL8373_MACSEC_RXSYS_DBG_PORT4_RXSYS_IP2WRP_FSM_OFFSET)

#define RTL8373_MACSEC_TXSYS_CFG1_PORT4_ADDR                                                                  (0xC1F0)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT4_TXSYS_XGMINIFG_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT4_TXSYS_XGMINIFG_MASK                                                 (0x1F << RTL8373_MACSEC_TXSYS_CFG1_PORT4_TXSYS_XGMINIFG_OFFSET)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT4_TXSYS_MINIFG_OFFSET                                                 (8)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT4_TXSYS_MINIFG_MASK                                                   (0xF << RTL8373_MACSEC_TXSYS_CFG1_PORT4_TXSYS_MINIFG_OFFSET)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT4_TXSYS_PMBNUM_OFFSET                                                 (0)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT4_TXSYS_PMBNUM_MASK                                                   (0x7 << RTL8373_MACSEC_TXSYS_CFG1_PORT4_TXSYS_PMBNUM_OFFSET)

#define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_ADDR                                                                (0xC1F4)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_TXSYS_OUTERVLAN1_OFFSET                                           (16)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_TXSYS_OUTERVLAN1_MASK                                             (0xFFFF << RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_TXSYS_OUTERVLAN1_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_PTP_UDP_EN_OFFSET                                                 (13)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_PTP_UDP_EN_MASK                                                   (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_PTP_UDP_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_PTP_ETH_EN_OFFSET                                                 (12)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_PTP_ETH_EN_MASK                                                   (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_PTP_ETH_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_TXSYS_PTPCRYPT_EN_OFFSET                                          (8)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_TXSYS_PTPCRYPT_EN_MASK                                            (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_TXSYS_PTPCRYPT_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_TXSYS_FLOWID_OFFSET                                               (0)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_TXSYS_FLOWID_MASK                                                 (0x3F << RTL8373_MACSEC_TXSYS_PTPCFG_PORT4_TXSYS_FLOWID_OFFSET)

#define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT4_ADDR                                                            (0xC1F8)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT4_TXSYS_OUTERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT4_TXSYS_OUTERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT4_TXSYS_OUTERVLAN3_OFFSET)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT4_TXSYS_OUTERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT4_TXSYS_OUTERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT4_TXSYS_OUTERVLAN2_OFFSET)

#define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT4_ADDR                                                            (0xC1FC)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT4_TXSYS_INNERVLAN1_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT4_TXSYS_INNERVLAN1_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT4_TXSYS_INNERVLAN1_OFFSET)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT4_TXSYS_OUTERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT4_TXSYS_OUTERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT4_TXSYS_OUTERVLAN4_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT4_ADDR                                                            (0xC200)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT4_TXSYS_INNERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT4_TXSYS_INNERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT4_TXSYS_INNERVLAN3_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT4_TXSYS_INNERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT4_TXSYS_INNERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT4_TXSYS_INNERVLAN2_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT4_ADDR                                                            (0xC204)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT4_TXSYS_INNERVLAN5_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT4_TXSYS_INNERVLAN5_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT4_TXSYS_INNERVLAN5_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT4_TXSYS_INNERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT4_TXSYS_INNERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT4_TXSYS_INNERVLAN4_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT4_ADDR                                                            (0xC208)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT4_TXSYS_INNERVLAN7_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT4_TXSYS_INNERVLAN7_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT4_TXSYS_INNERVLAN7_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT4_TXSYS_INNERVLAN6_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT4_TXSYS_INNERVLAN6_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT4_TXSYS_INNERVLAN6_OFFSET)

#define RTL8373_UNUSED_011C_PORT4_ADDR                                                                        (0xC20C)
  #define RTL8373_UNUSED_011C_PORT4_UNUSED_011C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_011C_PORT4_UNUSED_011C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_011C_PORT4_UNUSED_011C_PORT4_OFFSET)

#define RTL8373_UNUSED_0120_PORT4_ADDR                                                                        (0xC210)
  #define RTL8373_UNUSED_0120_PORT4_UNUSED_0120_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0120_PORT4_UNUSED_0120_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0120_PORT4_UNUSED_0120_PORT4_OFFSET)

#define RTL8373_UNUSED_0124_PORT4_ADDR                                                                        (0xC214)
  #define RTL8373_UNUSED_0124_PORT4_UNUSED_0124_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0124_PORT4_UNUSED_0124_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0124_PORT4_UNUSED_0124_PORT4_OFFSET)

#define RTL8373_UNUSED_0128_PORT4_ADDR                                                                        (0xC218)
  #define RTL8373_UNUSED_0128_PORT4_UNUSED_0128_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0128_PORT4_UNUSED_0128_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0128_PORT4_UNUSED_0128_PORT4_OFFSET)

#define RTL8373_UNUSED_012C_PORT4_ADDR                                                                        (0xC21C)
  #define RTL8373_UNUSED_012C_PORT4_UNUSED_012C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_012C_PORT4_UNUSED_012C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_012C_PORT4_UNUSED_012C_PORT4_OFFSET)

#define RTL8373_UNUSED_0130_PORT4_ADDR                                                                        (0xC220)
  #define RTL8373_UNUSED_0130_PORT4_UNUSED_0130_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0130_PORT4_UNUSED_0130_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0130_PORT4_UNUSED_0130_PORT4_OFFSET)

#define RTL8373_UNUSED_0134_PORT4_ADDR                                                                        (0xC224)
  #define RTL8373_UNUSED_0134_PORT4_UNUSED_0134_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0134_PORT4_UNUSED_0134_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0134_PORT4_UNUSED_0134_PORT4_OFFSET)

#define RTL8373_UNUSED_0138_PORT4_ADDR                                                                        (0xC228)
  #define RTL8373_UNUSED_0138_PORT4_UNUSED_0138_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0138_PORT4_UNUSED_0138_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0138_PORT4_UNUSED_0138_PORT4_OFFSET)

#define RTL8373_UNUSED_013C_PORT4_ADDR                                                                        (0xC22C)
  #define RTL8373_UNUSED_013C_PORT4_UNUSED_013C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_013C_PORT4_UNUSED_013C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_013C_PORT4_UNUSED_013C_PORT4_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG1_PORT4_ADDR                                                                 (0xC230)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT4_TXLINE_WAIT_T_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT4_TXLINE_WAIT_T_MASK                                                 (0xFF << RTL8373_MACSEC_TXLINE_CFG1_PORT4_TXLINE_WAIT_T_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT4_TXLINE_MINIFG_OFFSET                                               (8)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT4_TXLINE_MINIFG_MASK                                                 (0xFF << RTL8373_MACSEC_TXLINE_CFG1_PORT4_TXLINE_MINIFG_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT4_TXLINE_PMBNUM_OFFSET                                               (0)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT4_TXLINE_PMBNUM_MASK                                                 (0xF << RTL8373_MACSEC_TXLINE_CFG1_PORT4_TXLINE_PMBNUM_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG3_PORT4_ADDR                                                                 (0xC234)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_FIFO_TSHD_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_FIFO_TSHD_MASK                                              (0xFF << RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_FIFO_TSHD_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PAD_VLAN_EN_OFFSET                                          (14)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PAD_VLAN_EN_MASK                                            (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PAD_VLAN_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PAD_MACSEC_EN_OFFSET                                        (13)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PAD_MACSEC_EN_MASK                                          (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PAD_MACSEC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PAD_EN_OFFSET                                               (12)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PAD_EN_MASK                                                 (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PAD_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PKTERR_INVRSCRC_EN_OFFSET                                   (8)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PKTERR_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_PKTERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_GMIIER_INVRSCRC_EN_OFFSET                                   (5)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_GMIIER_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_GMIIER_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_CRCERR_INVRSCRC_EN_OFFSET                                   (4)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_CRCERR_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_CRCERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_CLASSDROP_EN_OFFSET                                         (0)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_CLASSDROP_EN_MASK                                           (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT4_TXLINE_CLASSDROP_EN_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG5_PORT4_ADDR                                                                 (0xC238)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT4_TXLINE_AVG_IPG_OFFSET                                              (16)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT4_TXLINE_AVG_IPG_MASK                                                (0xF << RTL8373_MACSEC_TXLINE_CFG5_PORT4_TXLINE_AVG_IPG_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT4_TXLIEN_LPIEXIT_T_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT4_TXLIEN_LPIEXIT_T_MASK                                              (0x7FFF << RTL8373_MACSEC_TXLINE_CFG5_PORT4_TXLIEN_LPIEXIT_T_OFFSET)

#define RTL8373_UNUSED_014C_PORT4_ADDR                                                                        (0xC23C)
  #define RTL8373_UNUSED_014C_PORT4_UNUSED_014C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_014C_PORT4_UNUSED_014C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_014C_PORT4_UNUSED_014C_PORT4_OFFSET)

#define RTL8373_UNUSED_0150_PORT4_ADDR                                                                        (0xC240)
  #define RTL8373_UNUSED_0150_PORT4_UNUSED_0150_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0150_PORT4_UNUSED_0150_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0150_PORT4_UNUSED_0150_PORT4_OFFSET)

#define RTL8373_UNUSED_0154_PORT4_ADDR                                                                        (0xC244)
  #define RTL8373_UNUSED_0154_PORT4_UNUSED_0154_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0154_PORT4_UNUSED_0154_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0154_PORT4_UNUSED_0154_PORT4_OFFSET)

#define RTL8373_UNUSED_0158_PORT4_ADDR                                                                        (0xC248)
  #define RTL8373_UNUSED_0158_PORT4_UNUSED_0158_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0158_PORT4_UNUSED_0158_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0158_PORT4_UNUSED_0158_PORT4_OFFSET)

#define RTL8373_UNUSED_015C_PORT4_ADDR                                                                        (0xC24C)
  #define RTL8373_UNUSED_015C_PORT4_UNUSED_015C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_015C_PORT4_UNUSED_015C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_015C_PORT4_UNUSED_015C_PORT4_OFFSET)

#define RTL8373_UNUSED_0160_PORT4_ADDR                                                                        (0xC250)
  #define RTL8373_UNUSED_0160_PORT4_UNUSED_0160_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0160_PORT4_UNUSED_0160_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0160_PORT4_UNUSED_0160_PORT4_OFFSET)

#define RTL8373_UNUSED_0164_PORT4_ADDR                                                                        (0xC254)
  #define RTL8373_UNUSED_0164_PORT4_UNUSED_0164_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0164_PORT4_UNUSED_0164_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0164_PORT4_UNUSED_0164_PORT4_OFFSET)

#define RTL8373_UNUSED_0168_PORT4_ADDR                                                                        (0xC258)
  #define RTL8373_UNUSED_0168_PORT4_UNUSED_0168_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0168_PORT4_UNUSED_0168_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0168_PORT4_UNUSED_0168_PORT4_OFFSET)

#define RTL8373_UNUSED_016C_PORT4_ADDR                                                                        (0xC25C)
  #define RTL8373_UNUSED_016C_PORT4_UNUSED_016C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_016C_PORT4_UNUSED_016C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_016C_PORT4_UNUSED_016C_PORT4_OFFSET)

#define RTL8373_UNUSED_0170_PORT4_ADDR                                                                        (0xC260)
  #define RTL8373_UNUSED_0170_PORT4_UNUSED_0170_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0170_PORT4_UNUSED_0170_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0170_PORT4_UNUSED_0170_PORT4_OFFSET)

#define RTL8373_UNUSED_0174_PORT4_ADDR                                                                        (0xC264)
  #define RTL8373_UNUSED_0174_PORT4_UNUSED_0174_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0174_PORT4_UNUSED_0174_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0174_PORT4_UNUSED_0174_PORT4_OFFSET)

#define RTL8373_UNUSED_0178_PORT4_ADDR                                                                        (0xC268)
  #define RTL8373_UNUSED_0178_PORT4_UNUSED_0178_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0178_PORT4_UNUSED_0178_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0178_PORT4_UNUSED_0178_PORT4_OFFSET)

#define RTL8373_UNUSED_017C_PORT4_ADDR                                                                        (0xC26C)
  #define RTL8373_UNUSED_017C_PORT4_UNUSED_017C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_017C_PORT4_UNUSED_017C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_017C_PORT4_UNUSED_017C_PORT4_OFFSET)

#define RTL8373_MACSEC_RXLINE_CFG1_PORT4_ADDR                                                                 (0xC270)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT4_RXLINE_XGMINIFG_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT4_RXLINE_XGMINIFG_MASK                                               (0x1F << RTL8373_MACSEC_RXLINE_CFG1_PORT4_RXLINE_XGMINIFG_OFFSET)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT4_RXLINE_MINIPG_OFFSET                                               (8)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT4_RXLINE_MINIPG_MASK                                                 (0xF << RTL8373_MACSEC_RXLINE_CFG1_PORT4_RXLINE_MINIPG_OFFSET)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT4_RXLINE_PMBNUM_OFFSET                                               (0)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT4_RXLINE_PMBNUM_MASK                                                 (0x7 << RTL8373_MACSEC_RXLINE_CFG1_PORT4_RXLINE_PMBNUM_OFFSET)

#define RTL8373_UNUSED_0184_PORT4_ADDR                                                                        (0xC274)
  #define RTL8373_UNUSED_0184_PORT4_UNUSED_0184_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0184_PORT4_UNUSED_0184_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0184_PORT4_UNUSED_0184_PORT4_OFFSET)

#define RTL8373_UNUSED_0188_PORT4_ADDR                                                                        (0xC278)
  #define RTL8373_UNUSED_0188_PORT4_UNUSED_0188_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0188_PORT4_UNUSED_0188_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0188_PORT4_UNUSED_0188_PORT4_OFFSET)

#define RTL8373_UNUSED_018C_PORT4_ADDR                                                                        (0xC27C)
  #define RTL8373_UNUSED_018C_PORT4_UNUSED_018C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_018C_PORT4_UNUSED_018C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_018C_PORT4_UNUSED_018C_PORT4_OFFSET)

#define RTL8373_UNUSED_0190_PORT4_ADDR                                                                        (0xC280)
  #define RTL8373_UNUSED_0190_PORT4_UNUSED_0190_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0190_PORT4_UNUSED_0190_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0190_PORT4_UNUSED_0190_PORT4_OFFSET)

#define RTL8373_UNUSED_0194_PORT4_ADDR                                                                        (0xC284)
  #define RTL8373_UNUSED_0194_PORT4_UNUSED_0194_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0194_PORT4_UNUSED_0194_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0194_PORT4_UNUSED_0194_PORT4_OFFSET)

#define RTL8373_UNUSED_0198_PORT4_ADDR                                                                        (0xC288)
  #define RTL8373_UNUSED_0198_PORT4_UNUSED_0198_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0198_PORT4_UNUSED_0198_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0198_PORT4_UNUSED_0198_PORT4_OFFSET)

#define RTL8373_UNUSED_019C_PORT4_ADDR                                                                        (0xC28C)
  #define RTL8373_UNUSED_019C_PORT4_UNUSED_019C_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_019C_PORT4_UNUSED_019C_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_019C_PORT4_UNUSED_019C_PORT4_OFFSET)

#define RTL8373_UNUSED_01A0_PORT4_ADDR                                                                        (0xC290)
  #define RTL8373_UNUSED_01A0_PORT4_UNUSED_01A0_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A0_PORT4_UNUSED_01A0_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A0_PORT4_UNUSED_01A0_PORT4_OFFSET)

#define RTL8373_UNUSED_01A4_PORT4_ADDR                                                                        (0xC294)
  #define RTL8373_UNUSED_01A4_PORT4_UNUSED_01A4_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A4_PORT4_UNUSED_01A4_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A4_PORT4_UNUSED_01A4_PORT4_OFFSET)

#define RTL8373_UNUSED_01A8_PORT4_ADDR                                                                        (0xC298)
  #define RTL8373_UNUSED_01A8_PORT4_UNUSED_01A8_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A8_PORT4_UNUSED_01A8_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A8_PORT4_UNUSED_01A8_PORT4_OFFSET)

#define RTL8373_UNUSED_01AC_PORT4_ADDR                                                                        (0xC29C)
  #define RTL8373_UNUSED_01AC_PORT4_UNUSED_01AC_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01AC_PORT4_UNUSED_01AC_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01AC_PORT4_UNUSED_01AC_PORT4_OFFSET)

#define RTL8373_UNUSED_01B0_PORT4_ADDR                                                                        (0xC2A0)
  #define RTL8373_UNUSED_01B0_PORT4_UNUSED_01B0_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B0_PORT4_UNUSED_01B0_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B0_PORT4_UNUSED_01B0_PORT4_OFFSET)

#define RTL8373_UNUSED_01B4_PORT4_ADDR                                                                        (0xC2A4)
  #define RTL8373_UNUSED_01B4_PORT4_UNUSED_01B4_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B4_PORT4_UNUSED_01B4_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B4_PORT4_UNUSED_01B4_PORT4_OFFSET)

#define RTL8373_UNUSED_01B8_PORT4_ADDR                                                                        (0xC2A8)
  #define RTL8373_UNUSED_01B8_PORT4_UNUSED_01B8_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B8_PORT4_UNUSED_01B8_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B8_PORT4_UNUSED_01B8_PORT4_OFFSET)

#define RTL8373_UNUSED_01BC_PORT4_ADDR                                                                        (0xC2AC)
  #define RTL8373_UNUSED_01BC_PORT4_UNUSED_01BC_PORT4_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01BC_PORT4_UNUSED_01BC_PORT4_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01BC_PORT4_UNUSED_01BC_PORT4_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG1_PORT4_ADDR                                                                  (0xC2B0)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT4_RXSYS_WAIT_T_OFFSET                                                 (16)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT4_RXSYS_WAIT_T_MASK                                                   (0xFF << RTL8373_MACSEC_RXSYS_CFG1_PORT4_RXSYS_WAIT_T_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT4_RXSYS_MINIPG_OFFSET                                                 (8)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT4_RXSYS_MINIPG_MASK                                                   (0xFF << RTL8373_MACSEC_RXSYS_CFG1_PORT4_RXSYS_MINIPG_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT4_RXSYS_PMBNUM_OFFSET                                                 (0)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT4_RXSYS_PMBNUM_MASK                                                   (0xF << RTL8373_MACSEC_RXSYS_CFG1_PORT4_RXSYS_PMBNUM_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG3_PORT4_ADDR                                                                  (0xC2B4)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_OUTERVLAN1_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_OUTERVLAN1_MASK                                               (0xFFFF << RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_OUTERVLAN1_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PAD_VLAN_EN_OFFSET                                            (14)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PAD_VLAN_EN_MASK                                              (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PAD_VLAN_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PAD_LINESRT_EN_OFFSET                                         (13)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PAD_LINESRT_EN_MASK                                           (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PAD_LINESRT_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PAD_DECRYPTSRT_EN_OFFSET                                      (12)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PAD_DECRYPTSRT_EN_MASK                                        (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PAD_DECRYPTSRT_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PKTERR_INVRSCRC_EN_OFFSET                                     (8)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PKTERR_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_PKTERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_GMIIER_INVRSCRC_EN_OFFSET                                     (5)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_GMIIER_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_GMIIER_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_CRCERR_INVRSCRC_EN_OFFSET                                     (4)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_CRCERR_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_CRCERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_CLASSDROP_EN_OFFSET                                           (0)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_CLASSDROP_EN_MASK                                             (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT4_RXSYS_CLASSDROP_EN_OFFSET)

#define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT4_ADDR                                                            (0xC2B8)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT4_RXSYS_OUTERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT4_RXSYS_OUTERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT4_RXSYS_OUTERVLAN3_OFFSET)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT4_RXSYS_OUTERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT4_RXSYS_OUTERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT4_RXSYS_OUTERVLAN2_OFFSET)

#define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT4_ADDR                                                            (0xC2BC)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT4_RXSYS_INNERVLAN1_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT4_RXSYS_INNERVLAN1_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT4_RXSYS_INNERVLAN1_OFFSET)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT4_RXSYS_OUTERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT4_RXSYS_OUTERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT4_RXSYS_OUTERVLAN4_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT4_ADDR                                                            (0xC2C0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT4_RXSYS_INNERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT4_RXSYS_INNERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT4_RXSYS_INNERVLAN3_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT4_RXSYS_INNERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT4_RXSYS_INNERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT4_RXSYS_INNERVLAN2_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT4_ADDR                                                            (0xC2C4)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT4_RXSYS_INNERVLAN5_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT4_RXSYS_INNERVLAN5_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT4_RXSYS_INNERVLAN5_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT4_RXSYS_INNERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT4_RXSYS_INNERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT4_RXSYS_INNERVLAN4_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT4_ADDR                                                            (0xC2C8)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT4_RXSYS_INNERVLAN7_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT4_RXSYS_INNERVLAN7_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT4_RXSYS_INNERVLAN7_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT4_RXSYS_INNERVLAN6_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT4_RXSYS_INNERVLAN6_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT4_RXSYS_INNERVLAN6_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG4_PORT4_ADDR                                                                  (0xC2CC)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT4_RXSYS_LPIEXIT_T_OFFSET                                              (16)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT4_RXSYS_LPIEXIT_T_MASK                                                (0x7FFF << RTL8373_MACSEC_RXSYS_CFG4_PORT4_RXSYS_LPIEXIT_T_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT4_RXSYS_FIFO_FTUNE_OFFSET                                             (8)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT4_RXSYS_FIFO_FTUNE_MASK                                               (0xFF << RTL8373_MACSEC_RXSYS_CFG4_PORT4_RXSYS_FIFO_FTUNE_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT4_RXSYS_FIFO_TSHD_OFFSET                                              (0)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT4_RXSYS_FIFO_TSHD_MASK                                                (0xFF << RTL8373_MACSEC_RXSYS_CFG4_PORT4_RXSYS_FIFO_TSHD_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG6_PORT4_ADDR                                                                  (0xC2D0)
  #define RTL8373_MACSEC_RXSYS_CFG6_PORT4_RXSYS_AVG_IPG_OFFSET                                                (0)
  #define RTL8373_MACSEC_RXSYS_CFG6_PORT4_RXSYS_AVG_IPG_MASK                                                  (0xF << RTL8373_MACSEC_RXSYS_CFG6_PORT4_RXSYS_AVG_IPG_OFFSET)

#define RTL8373_MACSEC_REG_GLB_SET1_PORT5_ADDR                                                                (0xC8F0)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_GATING_OFFSET                                                  (31)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_GATING_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_GATING_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_GATING_OFFSET                                                  (30)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_GATING_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_GATING_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_DBG_EN_OFFSET                                                     (29)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_DBG_EN_MASK                                                       (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_DBG_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_DBG_SEL_OFFSET                                                    (24)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_DBG_SEL_MASK                                                      (0x1F << RTL8373_MACSEC_REG_GLB_SET1_PORT5_DBG_SEL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_DBG_SPD_SEL_OFFSET                                                (23)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_DBG_SPD_SEL_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_DBG_SPD_SEL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_G_IOSAMEPMB_OFFSET                                             (22)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_G_IOSAMEPMB_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_G_IOSAMEPMB_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_G_IOSAMEPMB_OFFSET                                             (21)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_G_IOSAMEPMB_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_G_IOSAMEPMB_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_MIBCNT_MODE_OFFSET                                                (20)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_MIBCNT_MODE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_MIBCNT_MODE_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_XGDIC_EN_OFFSET                                                (18)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_XGDIC_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_XGDIC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_XGDIC_EN_OFFSET                                                (17)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_XGDIC_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_XGDIC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_MIBCNT_SWRST_N_OFFSET                                             (16)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_MIBCNT_SWRST_N_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_MIBCNT_SWRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_PTPBYPASS_EN_OFFSET                                               (14)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_PTPBYPASS_EN_MASK                                                 (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_PTPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_SYSLPBK_EN_OFFSET                                                 (13)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_SYSLPBK_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_SYSLPBK_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_PHY2MAC_EN_OFFSET                                                 (12)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_PHY2MAC_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_PHY2MAC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_IPRST_N_OFFSET                                                 (11)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_IPRST_N_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_IPRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_IPBYPASS_EN_OFFSET                                             (10)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_IPBYPASS_EN_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_IPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_MACSECBYPASS_EN_OFFSET                                         (9)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_MACSECBYPASS_EN_MASK                                           (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_MACSECBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_SWRST_EN_OFFSET                                                (8)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_SWRST_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_RX_SWRST_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_LINELPBK_EN_OFFSET                                                (5)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_LINELPBK_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_LINELPBK_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_MAC2PHY_EN_OFFSET                                                 (4)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_MAC2PHY_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_MAC2PHY_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_IPRST_N_OFFSET                                                 (3)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_IPRST_N_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_IPRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_IPBYPASS_EN_OFFSET                                             (2)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_IPBYPASS_EN_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_IPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_MACSECBYPASS_EN_OFFSET                                         (1)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_MACSECBYPASS_EN_MASK                                           (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_MACSECBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_SWRST_EN_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_SWRST_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT5_TX_SWRST_EN_OFFSET)

#define RTL8373_MACSEC_REG_GLB_IMR_PORT5_ADDR                                                                 (0xC8F4)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPILOCK_XG_IMR_OFFSET                                           (11)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPILOCK_XG_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPILOCK_XG_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPILOCK_IMR_OFFSET                                              (10)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPILOCK_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPILOCK_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPISECFAIL_IMR_OFFSET                                           (9)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPISECFAIL_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPISECFAIL_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPI_GLB_IMR_OFFSET                                              (8)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPI_GLB_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT5_RX_IPI_GLB_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPELOCK_XG_IMR_OFFSET                                           (3)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPELOCK_XG_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPELOCK_XG_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPELOCK_IMR_OFFSET                                              (2)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPELOCK_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPELOCK_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPESECFAIL_IMR_OFFSET                                           (1)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPESECFAIL_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPESECFAIL_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPE_GLB_IMR_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPE_GLB_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT5_TX_IPE_GLB_IMR_OFFSET)

#define RTL8373_MACSEC_REG_GLB_ISR_PORT5_ADDR                                                                 (0xC8F8)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPILOCK_XG_ISR_OFFSET                                           (11)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPILOCK_XG_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPILOCK_XG_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPILOCK_ISR_OFFSET                                              (10)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPILOCK_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPILOCK_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPISECFAIL_ISR_OFFSET                                           (9)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPISECFAIL_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPISECFAIL_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPI_GLB_ISR_OFFSET                                              (8)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPI_GLB_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT5_RX_IPI_GLB_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPELOCK_XG_ISR_OFFSET                                           (3)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPELOCK_XG_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPELOCK_XG_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPELOCK_ISR_OFFSET                                              (2)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPELOCK_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPELOCK_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPESECFAIL_ISR_OFFSET                                           (1)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPESECFAIL_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPESECFAIL_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPE_GLB_ISR_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPE_GLB_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT5_TX_IPE_GLB_ISR_OFFSET)

#define RTL8373_UNUSED_000C_PORT5_ADDR                                                                        (0xC8FC)
  #define RTL8373_UNUSED_000C_PORT5_UNUSED_000C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_000C_PORT5_UNUSED_000C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_000C_PORT5_UNUSED_000C_PORT5_OFFSET)

#define RTL8373_MACSEC_PM_CTRL_PORT5_ADDR                                                                     (0xC900)
  #define RTL8373_MACSEC_PM_CTRL_PORT5_MACSEC_RX_ICG_EN_OFFSET                                                (1)
  #define RTL8373_MACSEC_PM_CTRL_PORT5_MACSEC_RX_ICG_EN_MASK                                                  (0x1 << RTL8373_MACSEC_PM_CTRL_PORT5_MACSEC_RX_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_PM_CTRL_PORT5_MACSEC_TX_ICG_EN_OFFSET                                                (0)
  #define RTL8373_MACSEC_PM_CTRL_PORT5_MACSEC_TX_ICG_EN_MASK                                                  (0x1 << RTL8373_MACSEC_PM_CTRL_PORT5_MACSEC_TX_ICG_EN_OFFSET)

#define RTL8373_MACSEC_REG_GLB_MASK_PORT5_ADDR                                                                (0xC904)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_RX_MTU_OFFSET                                                     (24)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_RX_MTU_MASK                                                       (0x3F << RTL8373_MACSEC_REG_GLB_MASK_PORT5_RX_MTU_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_TX_MTU_OFFSET                                                     (16)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_TX_MTU_MASK                                                       (0x3F << RTL8373_MACSEC_REG_GLB_MASK_PORT5_TX_MTU_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_RX_XGMASK_OFFSET                                                  (12)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_RX_XGMASK_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT5_RX_XGMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_RXDV_GMASK_OFFSET                                                 (8)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_RXDV_GMASK_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT5_RXDV_GMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_TX_XGMASK_OFFSET                                                  (4)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_TX_XGMASK_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT5_TX_XGMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_TXEN_GMASK_OFFSET                                                 (0)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT5_TXEN_GMASK_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT5_TXEN_GMASK_OFFSET)

#define RTL8373_MACSEC_REG_GLB_SET4_PORT5_ADDR                                                                (0xC908)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT5_TXMSKDELAY_VAL_OFFSET                                             (16)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT5_TXMSKDELAY_VAL_MASK                                               (0x7FFF << RTL8373_MACSEC_REG_GLB_SET4_PORT5_TXMSKDELAY_VAL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT5_RXMSKDELAY_VAL_OFFSET                                             (0)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT5_RXMSKDELAY_VAL_MASK                                               (0x7FFF << RTL8373_MACSEC_REG_GLB_SET4_PORT5_RXMSKDELAY_VAL_OFFSET)

#define RTL8373_MACSEC_REG_IP_PROBE_PORT5_ADDR                                                                (0xC90C)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT5_PROBE_SEL_AE_OFFSET                                               (8)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT5_PROBE_SEL_AE_MASK                                                 (0xFF << RTL8373_MACSEC_REG_IP_PROBE_PORT5_PROBE_SEL_AE_OFFSET)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT5_PROBE_SEL_AI_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT5_PROBE_SEL_AI_MASK                                                 (0xFF << RTL8373_MACSEC_REG_IP_PROBE_PORT5_PROBE_SEL_AI_OFFSET)

#define RTL8373_UNUSED_0020_PORT5_ADDR                                                                        (0xC910)
  #define RTL8373_UNUSED_0020_PORT5_UNUSED_0020_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0020_PORT5_UNUSED_0020_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0020_PORT5_UNUSED_0020_PORT5_OFFSET)

#define RTL8373_UNUSED_0024_PORT5_ADDR                                                                        (0xC914)
  #define RTL8373_UNUSED_0024_PORT5_UNUSED_0024_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0024_PORT5_UNUSED_0024_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0024_PORT5_UNUSED_0024_PORT5_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_ADDR                                                               (0xC918)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_MODE_MACSEC_SA_AE_OFFSET                                    (29)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_MODE_MACSEC_SA_AE_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_BIST_MODE_MACSEC_SA_AE_OFFSET                                (28)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_BIST_MODE_MACSEC_SA_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_BIST_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_RSTN_MACSEC_SA_AE_OFFSET                                    (27)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_RSTN_MACSEC_SA_AE_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_RSTN_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_SA_AE_OFFSET                               (26)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_SA_AE_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DYN_READ_EN_MACSEC_SA_AE_OFFSET                                  (25)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DYN_READ_EN_MACSEC_SA_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DYN_READ_EN_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_SA_AE_OFFSET                              (24)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_SA_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_MODE_MACSEC_SA_AI_OFFSET                                    (23)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_MODE_MACSEC_SA_AI_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_BIST_MODE_MACSEC_SA_AI_OFFSET                                (22)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_BIST_MODE_MACSEC_SA_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_BIST_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_RSTN_MACSEC_SA_AI_OFFSET                                    (21)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_RSTN_MACSEC_SA_AI_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_RSTN_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_SA_AI_OFFSET                               (20)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_SA_AI_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DYN_READ_EN_MACSEC_SA_AI_OFFSET                                  (19)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DYN_READ_EN_MACSEC_SA_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DYN_READ_EN_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_SA_AI_OFFSET                              (18)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_SA_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_MACSEC_SA_AE_ICG_EN_OFFSET                                       (17)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_MACSEC_SA_AE_ICG_EN_MASK                                         (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_MACSEC_SA_AE_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_MACSEC_SA_AI_ICG_EN_OFFSET                                       (16)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_MACSEC_SA_AI_ICG_EN_MASK                                         (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT5_MACSEC_SA_AI_ICG_EN_OFFSET)

#define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_ADDR                                                             (0xC91C)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_SA_AE_OFFSET                            (27)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_SA_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_SA_AE_OFFSET                                  (26)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_SA_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_SA_AE_OFFSET                              (25)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_SA_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_SA_AI_OFFSET                            (24)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_SA_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_SA_AI_OFFSET                                  (23)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_SA_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_SA_AI_OFFSET                              (22)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_SA_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_STAT_AE_OFFSET                          (21)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_STAT_AE_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_STAT_AE_OFFSET                                (20)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_STAT_AE_OFFSET                            (19)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_STAT_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_STAT_AI_OFFSET                          (18)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_STAT_AI_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_START_PAUSE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_STAT_AI_OFFSET                                (17)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_DONE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_STAT_AI_OFFSET                            (16)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_STAT_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_DONE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_MODE_MACSEC_STAT_AE_OFFSET                                (13)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_MODE_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_MODE_MACSEC_STAT_AE_OFFSET                            (12)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_MODE_MACSEC_STAT_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_RSTN_MACSEC_STAT_AE_OFFSET                                (11)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_RSTN_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_RSTN_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_STAT_AE_OFFSET                           (10)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_STAT_AE_MASK                             (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DYN_READ_EN_MACSEC_STAT_AE_OFFSET                              (9)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DYN_READ_EN_MACSEC_STAT_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DYN_READ_EN_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_STAT_AE_OFFSET                          (8)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_STAT_AE_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_MODE_MACSEC_STAT_AI_OFFSET                                (7)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_MODE_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_MODE_MACSEC_STAT_AI_OFFSET                            (6)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_MODE_MACSEC_STAT_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_BIST_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_RSTN_MACSEC_STAT_AI_OFFSET                                (5)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_RSTN_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_RSTN_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_STAT_AI_OFFSET                           (4)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_STAT_AI_MASK                             (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_BIST_LOOP_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DYN_READ_EN_MACSEC_STAT_AI_OFFSET                              (3)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DYN_READ_EN_MACSEC_STAT_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DYN_READ_EN_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_STAT_AI_OFFSET                          (2)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_STAT_AI_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_DRF_TESS_RESUME_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_MACSEC_STAT_AE_ICG_EN_OFFSET                                   (1)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_MACSEC_STAT_AE_ICG_EN_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_MACSEC_STAT_AE_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_MACSEC_STAT_AI_ICG_EN_OFFSET                                   (0)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_MACSEC_STAT_AI_ICG_EN_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT5_MACSEC_STAT_AI_ICG_EN_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_ADDR                                                            (0xC920)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_DVSE_OFFSET                                      (27)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_DVSE_MASK                                        (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_DVS_OFFSET                                       (23)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_DVS_MASK                                         (0xF << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_LS_OFFSET                                        (22)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_LS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_DS_OFFSET                                        (21)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_DS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_SD_OFFSET                                        (20)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_SD_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI3_TEST1_OFFSET                                    (19)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI3_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI3_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI2_TEST1_OFFSET                                    (18)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI2_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI2_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI1_TEST1_OFFSET                                    (17)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI1_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI1_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI0_TEST1_OFFSET                                    (16)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI0_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AI0_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_DVSE_OFFSET                                      (11)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_DVSE_MASK                                        (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_DVS_OFFSET                                       (7)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_DVS_MASK                                         (0xF << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_LS_OFFSET                                        (6)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_LS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_DS_OFFSET                                        (5)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_DS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_SD_OFFSET                                        (4)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_SD_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE3_TEST1_OFFSET                                    (3)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE3_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE3_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE2_TEST1_OFFSET                                    (2)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE2_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE2_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE1_TEST1_OFFSET                                    (1)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE1_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE1_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE0_TEST1_OFFSET                                    (0)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE0_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT5_MACSEC_SA_AE0_TEST1_OFFSET)

#define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_ADDR                                                          (0xC924)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_DVSE_OFFSET                                  (25)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_DVSE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_DVS_OFFSET                                   (21)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_DVS_MASK                                     (0xF << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_LS_OFFSET                                    (20)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_LS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_DS_OFFSET                                    (19)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_DS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_SD_OFFSET                                    (18)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_SD_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_TEST1_OFFSET                                 (17)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_TEST1_MASK                                   (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_TESTRWM_OFFSET                               (16)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_TESTRWM_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AI_TESTRWM_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_DVSE_OFFSET                                  (9)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_DVSE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_DVS_OFFSET                                   (5)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_DVS_MASK                                     (0xF << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_LS_OFFSET                                    (4)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_LS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_DS_OFFSET                                    (3)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_DS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_SD_OFFSET                                    (2)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_SD_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_TEST1_OFFSET                                 (1)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_TEST1_MASK                                   (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_TESTRWM_OFFSET                               (0)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_TESTRWM_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT5_MACSEC_STAT_AE_TESTRWM_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_ADDR                                                               (0xC928)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_STAT_AE_OFFSET                                  (19)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_STAT_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_STAT_AE_OFFSET                              (18)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_STAT_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_STAT_AI_OFFSET                                  (17)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_STAT_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_STAT_AI_OFFSET                              (16)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_STAT_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE3_OFFSET                                   (15)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE3_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE3_OFFSET                               (14)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE3_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE2_OFFSET                                   (13)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE2_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE2_OFFSET                               (12)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE2_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE1_OFFSET                                   (11)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE1_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE1_OFFSET                               (10)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE1_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE0_OFFSET                                   (9)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE0_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AE0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE0_OFFSET                               (8)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE0_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AE0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI3_OFFSET                                   (7)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI3_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI3_OFFSET                               (6)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI3_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI2_OFFSET                                   (5)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI2_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI2_OFFSET                               (4)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI2_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI1_OFFSET                                   (3)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI1_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI1_OFFSET                               (2)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI1_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI0_OFFSET                                   (1)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI0_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_BIST_FAIL_MACSEC_SA_AI0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI0_OFFSET                               (0)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI0_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT5_DRF_BIST_FAIL_MACSEC_SA_AI0_OFFSET)

#define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_ADDR                                                              (0xC92C)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_WATER_LEVEL_ST_OFFSET                                       (28)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_WATER_LEVEL_ST_MASK                                         (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_WATER_LEVEL_ST_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_WATER_LEVEL_H_OFFSET                                        (24)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_WATER_LEVEL_H_MASK                                          (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_WATER_LEVEL_H_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_WATER_LEVEL_L_OFFSET                                        (20)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_WATER_LEVEL_L_MASK                                          (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_WATER_LEVEL_L_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_FAULT_ON_OFFSET                                             (19)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_FAULT_ON_MASK                                               (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_FAULT_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_ERROR_ON_OFFSET                                             (18)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_ERROR_ON_MASK                                               (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_ERROR_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_SEQ_RSV_ON_OFFSET                                           (17)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_SEQ_RSV_ON_MASK                                             (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_SEQ_RSV_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_CLR_FIFO_OVTHR_OFFSET                                       (16)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_CLR_FIFO_OVTHR_MASK                                         (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_CFG_CLR_FIFO_OVTHR_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_XGLBK_FIFO_DBG_EN_OFFSET                                        (4)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_XGLBK_FIFO_DBG_EN_MASK                                          (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_XGLBK_FIFO_DBG_EN_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_XGLBK_FIFO_DBG_SEL_OFFSET                                       (0)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_XGLBK_FIFO_DBG_SEL_MASK                                         (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT5_XGLBK_FIFO_DBG_SEL_OFFSET)

#define RTL8373_MACSEC_REG_RWDH_AE_PORT5_ADDR                                                                 (0xC930)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT5_REG_DATA_AE_L_OFFSET                                               (16)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT5_REG_DATA_AE_L_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDH_AE_PORT5_REG_DATA_AE_L_OFFSET)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT5_REG_DATA_AE_H_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT5_REG_DATA_AE_H_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDH_AE_PORT5_REG_DATA_AE_H_OFFSET)

#define RTL8373_MACSEC_REG_ADDR_AE_PORT5_ADDR                                                                 (0xC934)
  #define RTL8373_MACSEC_REG_ADDR_AE_PORT5_REG_ADDR_AE_OFFSET                                                 (16)
  #define RTL8373_MACSEC_REG_ADDR_AE_PORT5_REG_ADDR_AE_MASK                                                   (0xFFFF << RTL8373_MACSEC_REG_ADDR_AE_PORT5_REG_ADDR_AE_OFFSET)

#define RTL8373_MACSEC_REG_CMD_AE_PORT5_ADDR                                                                  (0xC938)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT5_REG_DATA_AI_H_OFFSET                                                (16)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT5_REG_DATA_AI_H_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_CMD_AE_PORT5_REG_DATA_AI_H_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT5_REG_RD_REQ_AE_OFFSET                                                (4)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT5_REG_RD_REQ_AE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_CMD_AE_PORT5_REG_RD_REQ_AE_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT5_REG_WR_REQ_AE_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT5_REG_WR_REQ_AE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_CMD_AE_PORT5_REG_WR_REQ_AE_OFFSET)

#define RTL8373_MACSEC_REG_RWDL_AI_PORT5_ADDR                                                                 (0xC93C)
  #define RTL8373_MACSEC_REG_RWDL_AI_PORT5_REG_DATA_AI_L_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_RWDL_AI_PORT5_REG_DATA_AI_L_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDL_AI_PORT5_REG_DATA_AI_L_OFFSET)

#define RTL8373_MACSEC_REG_ADDR_AI_PORT5_ADDR                                                                 (0xC940)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT5_REG_RD_REQ_AI_OFFSET                                               (20)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT5_REG_RD_REQ_AI_MASK                                                 (0x1 << RTL8373_MACSEC_REG_ADDR_AI_PORT5_REG_RD_REQ_AI_OFFSET)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT5_REG_WR_REQ_AI_OFFSET                                               (16)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT5_REG_WR_REQ_AI_MASK                                                 (0x1 << RTL8373_MACSEC_REG_ADDR_AI_PORT5_REG_WR_REQ_AI_OFFSET)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT5_REG_ADDR_AI_OFFSET                                                 (0)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT5_REG_ADDR_AI_MASK                                                   (0xFFFF << RTL8373_MACSEC_REG_ADDR_AI_PORT5_REG_ADDR_AI_OFFSET)

#define RTL8373_MACSEC_REG_RWD_PTP_PORT5_ADDR                                                                 (0xC944)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT5_REG_ADDR_PTP_OFFSET                                                (16)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT5_REG_ADDR_PTP_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_RWD_PTP_PORT5_REG_ADDR_PTP_OFFSET)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT5_REG_DATA_PTP_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT5_REG_DATA_PTP_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_RWD_PTP_PORT5_REG_DATA_PTP_OFFSET)

#define RTL8373_MACSEC_REG_CMD_PTP_PORT5_ADDR                                                                 (0xC948)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT5_REG_RD_REQ_PTP_OFFSET                                              (4)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT5_REG_RD_REQ_PTP_MASK                                                (0x1 << RTL8373_MACSEC_REG_CMD_PTP_PORT5_REG_RD_REQ_PTP_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT5_REG_WR_REQ_PTP_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT5_REG_WR_REQ_PTP_MASK                                                (0x1 << RTL8373_MACSEC_REG_CMD_PTP_PORT5_REG_WR_REQ_PTP_OFFSET)

#define RTL8373_UNUSED_005C_PORT5_ADDR                                                                        (0xC94C)
  #define RTL8373_UNUSED_005C_PORT5_UNUSED_005C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_005C_PORT5_UNUSED_005C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_005C_PORT5_UNUSED_005C_PORT5_OFFSET)

#define RTL8373_UNUSED_0060_PORT5_ADDR                                                                        (0xC950)
  #define RTL8373_UNUSED_0060_PORT5_UNUSED_0060_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0060_PORT5_UNUSED_0060_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0060_PORT5_UNUSED_0060_PORT5_OFFSET)

#define RTL8373_UNUSED_0064_PORT5_ADDR                                                                        (0xC954)
  #define RTL8373_UNUSED_0064_PORT5_UNUSED_0064_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0064_PORT5_UNUSED_0064_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0064_PORT5_UNUSED_0064_PORT5_OFFSET)

#define RTL8373_UNUSED_0068_PORT5_ADDR                                                                        (0xC958)
  #define RTL8373_UNUSED_0068_PORT5_UNUSED_0068_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0068_PORT5_UNUSED_0068_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0068_PORT5_UNUSED_0068_PORT5_OFFSET)

#define RTL8373_UNUSED_006C_PORT5_ADDR                                                                        (0xC95C)
  #define RTL8373_UNUSED_006C_PORT5_UNUSED_006C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_006C_PORT5_UNUSED_006C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_006C_PORT5_UNUSED_006C_PORT5_OFFSET)

#define RTL8373_UNUSED_0070_PORT5_ADDR                                                                        (0xC960)
  #define RTL8373_UNUSED_0070_PORT5_UNUSED_0070_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0070_PORT5_UNUSED_0070_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0070_PORT5_UNUSED_0070_PORT5_OFFSET)

#define RTL8373_UNUSED_0074_PORT5_ADDR                                                                        (0xC964)
  #define RTL8373_UNUSED_0074_PORT5_UNUSED_0074_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0074_PORT5_UNUSED_0074_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0074_PORT5_UNUSED_0074_PORT5_OFFSET)

#define RTL8373_RESERVED_0078_PORT5_ADDR                                                                      (0xC968)
  #define RTL8373_RESERVED_0078_PORT5_RESERVED_0078_PORT5_OFFSET                                              (0)
  #define RTL8373_RESERVED_0078_PORT5_RESERVED_0078_PORT5_MASK                                                (0xFFFFFFFF << RTL8373_RESERVED_0078_PORT5_RESERVED_0078_PORT5_OFFSET)

#define RTL8373_RESERVED_007C_PORT5_ADDR                                                                      (0xC96C)
  #define RTL8373_RESERVED_007C_PORT5_RESERVED_007C_PORT5_OFFSET                                              (0)
  #define RTL8373_RESERVED_007C_PORT5_RESERVED_007C_PORT5_MASK                                                (0xFFFFFFFF << RTL8373_RESERVED_007C_PORT5_RESERVED_007C_PORT5_OFFSET)

#define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT5_ADDR                                                             (0xC970)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT5_TXSYS_CRCERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT5_TXSYS_CRCERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT5_TXSYS_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT5_TXSYS_CRCERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT5_TXSYS_CRCERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT5_TXSYS_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT5_ADDR                                                             (0xC974)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT5_TXSYS_PKTERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT5_TXSYS_PKTERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT5_TXSYS_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT5_TXSYS_PKTERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT5_TXSYS_PKTERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT5_TXSYS_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT5_ADDR                                                               (0xC978)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT5_TXSYS_OK_CNT_1_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT5_TXSYS_OK_CNT_1_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_0_PORT5_TXSYS_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT5_TXSYS_OK_CNT_0_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT5_TXSYS_OK_CNT_0_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_0_PORT5_TXSYS_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT5_ADDR                                                               (0xC97C)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT5_TXSYS_OK_CNT_3_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT5_TXSYS_OK_CNT_3_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_2_PORT5_TXSYS_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT5_TXSYS_OK_CNT_2_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT5_TXSYS_OK_CNT_2_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_2_PORT5_TXSYS_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_TXSYSGERR_CNT_PORT5_ADDR                                                               (0xC980)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT5_TXSYS_GERR_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT5_TXSYS_GERR_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_TXSYSGERR_CNT_PORT5_TXSYS_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT5_TXSYS_GERR_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT5_TXSYS_GERR_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_TXSYSGERR_CNT_PORT5_TXSYS_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT5_ADDR                                                            (0xC984)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT5_TXSYS_GLPIERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT5_TXSYS_GLPIERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT5_TXSYS_GLPIERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT5_TXSYS_GLPIERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT5_TXSYS_GLPIERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT5_TXSYS_GLPIERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYS_DBG_PORT5_ADDR                                                                   (0xC988)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT5_TXSYS_XG2IP_FSM_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT5_TXSYS_XG2IP_FSM_MASK                                                 (0xF << RTL8373_MACSEC_TXSYS_DBG_PORT5_TXSYS_XG2IP_FSM_OFFSET)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT5_TXSYS_WRP2IP_FSM_OFFSET                                              (0)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT5_TXSYS_WRP2IP_FSM_MASK                                                (0xF << RTL8373_MACSEC_TXSYS_DBG_PORT5_TXSYS_WRP2IP_FSM_OFFSET)

#define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_ADDR                                                              (0xC98C)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_UNDERRUN_CNT_INCR_OFFSET                                  (27)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_UNDERRUN_CNT_INCR_MASK                                    (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_UNDERRUN_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_DROP_CNT_INCR_OFFSET                                      (26)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_DROP_CNT_INCR_MASK                                        (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_DROP_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_PKTERR_CNT_INCR_OFFSET                                    (25)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_PKTERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_CRCERR_CNT_INCR_OFFSET                                    (24)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_CRCERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXSYS_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXLINE_OVERFLOW_CNT_INCR_OFFSET                                 (18)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXLINE_OVERFLOW_CNT_INCR_MASK                                   (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXLINE_OVERFLOW_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXLINE_PKTERR_CNT_INCR_OFFSET                                   (17)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXLINE_PKTERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXLINE_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXLINE_CRCERR_CNT_INCR_OFFSET                                   (16)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXLINE_CRCERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_RXLINE_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_UNDERRUN_CNT_INCR_OFFSET                                 (11)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_UNDERRUN_CNT_INCR_MASK                                   (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_UNDERRUN_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_DROP_CNT_INCR_OFFSET                                     (10)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_DROP_CNT_INCR_MASK                                       (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_DROP_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_PKTERR_CNT_INCR_OFFSET                                   (9)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_PKTERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_CRCERR_CNT_INCR_OFFSET                                   (8)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_CRCERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXLINE_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXSYS_OVERFLOW_CNT_INCR_OFFSET                                  (2)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXSYS_OVERFLOW_CNT_INCR_MASK                                    (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXSYS_OVERFLOW_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXSYS_PKTERR_CNT_INCR_OFFSET                                    (1)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXSYS_PKTERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXSYS_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXSYS_CRCERR_CNT_INCR_OFFSET                                    (0)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXSYS_CRCERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT5_TXSYS_CRCERR_CNT_INCR_OFFSET)

#define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT5_ADDR                                                            (0xC990)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT5_TXLINE_CRCERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT5_TXLINE_CRCERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINECRCERR_CNT_PORT5_TXLINE_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT5_TXLINE_CRCERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT5_TXLINE_CRCERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINECRCERR_CNT_PORT5_TXLINE_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT5_ADDR                                                            (0xC994)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT5_TXLINE_PKTERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT5_TXLINE_PKTERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT5_TXLINE_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT5_TXLINE_PKTERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT5_TXLINE_PKTERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT5_TXLINE_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT5_ADDR                                                              (0xC998)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT5_TXLINE_OK_CNT_1_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT5_TXLINE_OK_CNT_1_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_0_PORT5_TXLINE_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT5_TXLINE_OK_CNT_0_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT5_TXLINE_OK_CNT_0_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_0_PORT5_TXLINE_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT5_ADDR                                                              (0xC99C)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT5_TXLINE_OK_CNT_3_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT5_TXLINE_OK_CNT_3_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_2_PORT5_TXLINE_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT5_TXLINE_OK_CNT_2_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT5_TXLINE_OK_CNT_2_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_2_PORT5_TXLINE_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_TXLINEDROP_CNT_PORT5_ADDR                                                              (0xC9A0)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT5_TXLINE_DROP_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT5_TXLINE_DROP_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEDROP_CNT_PORT5_TXLINE_DROP_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT5_TXLINE_DROP_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT5_TXLINE_DROP_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEDROP_CNT_PORT5_TXLINE_DROP_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINESRT_CNT_PORT5_ADDR                                                               (0xC9A4)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT5_TXLINE_SRTPKT_CNT_H_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT5_TXLINE_SRTPKT_CNT_H_MASK                                         (0xFFFF << RTL8373_MACSEC_TXLINESRT_CNT_PORT5_TXLINE_SRTPKT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT5_TXLINE_SRTPKT_CNT_L_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT5_TXLINE_SRTPKT_CNT_L_MASK                                         (0xFFFF << RTL8373_MACSEC_TXLINESRT_CNT_PORT5_TXLINE_SRTPKT_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEGERR_CNT_PORT5_ADDR                                                              (0xC9A8)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT5_TXLINE_GERR_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT5_TXLINE_GERR_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEGERR_CNT_PORT5_TXLINE_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT5_TXLINE_GERR_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT5_TXLINE_GERR_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEGERR_CNT_PORT5_TXLINE_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINE_DBG_PORT5_ADDR                                                                  (0xC9AC)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT5_TXLINE_IP2XG_FSM_OFFSET                                             (16)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT5_TXLINE_IP2XG_FSM_MASK                                               (0x1F << RTL8373_MACSEC_TXLINE_DBG_PORT5_TXLINE_IP2XG_FSM_OFFSET)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT5_TXLINE_IP2WRP_FSM_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT5_TXLINE_IP2WRP_FSM_MASK                                              (0xF << RTL8373_MACSEC_TXLINE_DBG_PORT5_TXLINE_IP2WRP_FSM_OFFSET)

#define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT5_ADDR                                                            (0xC9B0)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT5_RXLINE_CRCERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT5_RXLINE_CRCERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINECRCERR_CNT_PORT5_RXLINE_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT5_RXLINE_CRCERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT5_RXLINE_CRCERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINECRCERR_CNT_PORT5_RXLINE_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT5_ADDR                                                            (0xC9B4)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT5_RXLINE_PKTERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT5_RXLINE_PKTERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT5_RXLINE_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT5_RXLINE_PKTERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT5_RXLINE_PKTERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT5_RXLINE_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT5_ADDR                                                              (0xC9B8)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT5_RXLINE_OK_CNT_1_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT5_RXLINE_OK_CNT_1_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_0_PORT5_RXLINE_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT5_RXLINE_OK_CNT_0_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT5_RXLINE_OK_CNT_0_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_0_PORT5_RXLINE_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT5_ADDR                                                              (0xC9BC)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT5_RXLINE_OK_CNT_3_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT5_RXLINE_OK_CNT_3_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_2_PORT5_RXLINE_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT5_RXLINE_OK_CNT_2_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT5_RXLINE_OK_CNT_2_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_2_PORT5_RXLINE_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_RXLINESRT_CNT_PORT5_ADDR                                                               (0xC9C0)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT5_RXLINE_SHORTPKT_CNT_H_OFFSET                                     (16)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT5_RXLINE_SHORTPKT_CNT_H_MASK                                       (0xFFFF << RTL8373_MACSEC_RXLINESRT_CNT_PORT5_RXLINE_SHORTPKT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT5_RXLINE_SHORTPKT_CNT_L_OFFSET                                     (0)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT5_RXLINE_SHORTPKT_CNT_L_MASK                                       (0xFFFF << RTL8373_MACSEC_RXLINESRT_CNT_PORT5_RXLINE_SHORTPKT_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEGERR_CNT_PORT5_ADDR                                                              (0xC9C4)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT5_RXLINE_GERR_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT5_RXLINE_GERR_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_RXLINEGERR_CNT_PORT5_RXLINE_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT5_RXLINE_GERR_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT5_RXLINE_GERR_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_RXLINEGERR_CNT_PORT5_RXLINE_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT5_ADDR                                                           (0xC9C8)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT5_RXLINE_GLPIERR_CNT_H_OFFSET                                  (16)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT5_RXLINE_GLPIERR_CNT_H_MASK                                    (0xFFFF << RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT5_RXLINE_GLPIERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT5_RXLINE_GLPIERR_CNT_L_OFFSET                                  (0)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT5_RXLINE_GLPIERR_CNT_L_MASK                                    (0xFFFF << RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT5_RXLINE_GLPIERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINE_DBG_PORT5_ADDR                                                                  (0xC9CC)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT5_RXLINE_XG2IP_FSM_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT5_RXLINE_XG2IP_FSM_MASK                                               (0xF << RTL8373_MACSEC_RXLINE_DBG_PORT5_RXLINE_XG2IP_FSM_OFFSET)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT5_RXLINE_WRP2IP_FSM_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT5_RXLINE_WRP2IP_FSM_MASK                                              (0xF << RTL8373_MACSEC_RXLINE_DBG_PORT5_RXLINE_WRP2IP_FSM_OFFSET)

#define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT5_ADDR                                                             (0xC9D0)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT5_RXSYS_CRCERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT5_RXSYS_CRCERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT5_RXSYS_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT5_RXSYS_CRCERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT5_RXSYS_CRCERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT5_RXSYS_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT5_ADDR                                                             (0xC9D4)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT5_RXSYS_PKTERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT5_RXSYS_PKTERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT5_RXSYS_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT5_RXSYS_PKTERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT5_RXSYS_PKTERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT5_RXSYS_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT5_ADDR                                                               (0xC9D8)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT5_RXSYS_OK_CNT_1_OFFSET                                            (16)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT5_RXSYS_OK_CNT_1_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_0_PORT5_RXSYS_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT5_RXSYS_OK_CNT_0_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT5_RXSYS_OK_CNT_0_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_0_PORT5_RXSYS_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT5_ADDR                                                               (0xC9DC)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT5_RXSYS_OK_CNT_3_OFFSET                                            (16)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT5_RXSYS_OK_CNT_3_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_2_PORT5_RXSYS_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT5_RXSYS_OK_CNT_2_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT5_RXSYS_OK_CNT_2_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_2_PORT5_RXSYS_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_RXSYSDROP_CNT_PORT5_ADDR                                                               (0xC9E0)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT5_RXSYS_DROP_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT5_RXSYS_DROP_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSDROP_CNT_PORT5_RXSYS_DROP_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT5_RXSYS_DROP_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT5_RXSYS_DROP_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSDROP_CNT_PORT5_RXSYS_DROP_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSSRT_CNT_PORT5_ADDR                                                                (0xC9E4)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT5_RXSYS_DECRYPTSRT_CNT_H_OFFSET                                     (16)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT5_RXSYS_DECRYPTSRT_CNT_H_MASK                                       (0xFFFF << RTL8373_MACSEC_RXSYSSRT_CNT_PORT5_RXSYS_DECRYPTSRT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT5_RXSYS_DECRYPTSRT_CNT_L_OFFSET                                     (0)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT5_RXSYS_DECRYPTSRT_CNT_L_MASK                                       (0xFFFF << RTL8373_MACSEC_RXSYSSRT_CNT_PORT5_RXSYS_DECRYPTSRT_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSGERR_CNT_PORT5_ADDR                                                               (0xC9E8)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT5_RXSYS_GERR_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT5_RXSYS_GERR_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSGERR_CNT_PORT5_RXSYS_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT5_RXSYS_GERR_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT5_RXSYS_GERR_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSGERR_CNT_PORT5_RXSYS_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYS_DBG_PORT5_ADDR                                                                   (0xC9EC)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT5_RXSYS_IP2XG_FSM_OFFSET                                               (16)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT5_RXSYS_IP2XG_FSM_MASK                                                 (0x1F << RTL8373_MACSEC_RXSYS_DBG_PORT5_RXSYS_IP2XG_FSM_OFFSET)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT5_RXSYS_IP2WRP_FSM_OFFSET                                              (0)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT5_RXSYS_IP2WRP_FSM_MASK                                                (0xF << RTL8373_MACSEC_RXSYS_DBG_PORT5_RXSYS_IP2WRP_FSM_OFFSET)

#define RTL8373_MACSEC_TXSYS_CFG1_PORT5_ADDR                                                                  (0xC9F0)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT5_TXSYS_XGMINIFG_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT5_TXSYS_XGMINIFG_MASK                                                 (0x1F << RTL8373_MACSEC_TXSYS_CFG1_PORT5_TXSYS_XGMINIFG_OFFSET)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT5_TXSYS_MINIFG_OFFSET                                                 (8)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT5_TXSYS_MINIFG_MASK                                                   (0xF << RTL8373_MACSEC_TXSYS_CFG1_PORT5_TXSYS_MINIFG_OFFSET)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT5_TXSYS_PMBNUM_OFFSET                                                 (0)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT5_TXSYS_PMBNUM_MASK                                                   (0x7 << RTL8373_MACSEC_TXSYS_CFG1_PORT5_TXSYS_PMBNUM_OFFSET)

#define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_ADDR                                                                (0xC9F4)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_TXSYS_OUTERVLAN1_OFFSET                                           (16)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_TXSYS_OUTERVLAN1_MASK                                             (0xFFFF << RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_TXSYS_OUTERVLAN1_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_PTP_UDP_EN_OFFSET                                                 (13)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_PTP_UDP_EN_MASK                                                   (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_PTP_UDP_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_PTP_ETH_EN_OFFSET                                                 (12)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_PTP_ETH_EN_MASK                                                   (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_PTP_ETH_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_TXSYS_PTPCRYPT_EN_OFFSET                                          (8)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_TXSYS_PTPCRYPT_EN_MASK                                            (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_TXSYS_PTPCRYPT_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_TXSYS_FLOWID_OFFSET                                               (0)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_TXSYS_FLOWID_MASK                                                 (0x3F << RTL8373_MACSEC_TXSYS_PTPCFG_PORT5_TXSYS_FLOWID_OFFSET)

#define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT5_ADDR                                                            (0xC9F8)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT5_TXSYS_OUTERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT5_TXSYS_OUTERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT5_TXSYS_OUTERVLAN3_OFFSET)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT5_TXSYS_OUTERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT5_TXSYS_OUTERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT5_TXSYS_OUTERVLAN2_OFFSET)

#define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT5_ADDR                                                            (0xC9FC)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT5_TXSYS_INNERVLAN1_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT5_TXSYS_INNERVLAN1_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT5_TXSYS_INNERVLAN1_OFFSET)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT5_TXSYS_OUTERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT5_TXSYS_OUTERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT5_TXSYS_OUTERVLAN4_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT5_ADDR                                                            (0xCA00)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT5_TXSYS_INNERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT5_TXSYS_INNERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT5_TXSYS_INNERVLAN3_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT5_TXSYS_INNERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT5_TXSYS_INNERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT5_TXSYS_INNERVLAN2_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT5_ADDR                                                            (0xCA04)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT5_TXSYS_INNERVLAN5_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT5_TXSYS_INNERVLAN5_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT5_TXSYS_INNERVLAN5_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT5_TXSYS_INNERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT5_TXSYS_INNERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT5_TXSYS_INNERVLAN4_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT5_ADDR                                                            (0xCA08)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT5_TXSYS_INNERVLAN7_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT5_TXSYS_INNERVLAN7_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT5_TXSYS_INNERVLAN7_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT5_TXSYS_INNERVLAN6_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT5_TXSYS_INNERVLAN6_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT5_TXSYS_INNERVLAN6_OFFSET)

#define RTL8373_UNUSED_011C_PORT5_ADDR                                                                        (0xCA0C)
  #define RTL8373_UNUSED_011C_PORT5_UNUSED_011C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_011C_PORT5_UNUSED_011C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_011C_PORT5_UNUSED_011C_PORT5_OFFSET)

#define RTL8373_UNUSED_0120_PORT5_ADDR                                                                        (0xCA10)
  #define RTL8373_UNUSED_0120_PORT5_UNUSED_0120_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0120_PORT5_UNUSED_0120_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0120_PORT5_UNUSED_0120_PORT5_OFFSET)

#define RTL8373_UNUSED_0124_PORT5_ADDR                                                                        (0xCA14)
  #define RTL8373_UNUSED_0124_PORT5_UNUSED_0124_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0124_PORT5_UNUSED_0124_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0124_PORT5_UNUSED_0124_PORT5_OFFSET)

#define RTL8373_UNUSED_0128_PORT5_ADDR                                                                        (0xCA18)
  #define RTL8373_UNUSED_0128_PORT5_UNUSED_0128_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0128_PORT5_UNUSED_0128_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0128_PORT5_UNUSED_0128_PORT5_OFFSET)

#define RTL8373_UNUSED_012C_PORT5_ADDR                                                                        (0xCA1C)
  #define RTL8373_UNUSED_012C_PORT5_UNUSED_012C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_012C_PORT5_UNUSED_012C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_012C_PORT5_UNUSED_012C_PORT5_OFFSET)

#define RTL8373_UNUSED_0130_PORT5_ADDR                                                                        (0xCA20)
  #define RTL8373_UNUSED_0130_PORT5_UNUSED_0130_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0130_PORT5_UNUSED_0130_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0130_PORT5_UNUSED_0130_PORT5_OFFSET)

#define RTL8373_UNUSED_0134_PORT5_ADDR                                                                        (0xCA24)
  #define RTL8373_UNUSED_0134_PORT5_UNUSED_0134_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0134_PORT5_UNUSED_0134_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0134_PORT5_UNUSED_0134_PORT5_OFFSET)

#define RTL8373_UNUSED_0138_PORT5_ADDR                                                                        (0xCA28)
  #define RTL8373_UNUSED_0138_PORT5_UNUSED_0138_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0138_PORT5_UNUSED_0138_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0138_PORT5_UNUSED_0138_PORT5_OFFSET)

#define RTL8373_UNUSED_013C_PORT5_ADDR                                                                        (0xCA2C)
  #define RTL8373_UNUSED_013C_PORT5_UNUSED_013C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_013C_PORT5_UNUSED_013C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_013C_PORT5_UNUSED_013C_PORT5_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG1_PORT5_ADDR                                                                 (0xCA30)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT5_TXLINE_WAIT_T_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT5_TXLINE_WAIT_T_MASK                                                 (0xFF << RTL8373_MACSEC_TXLINE_CFG1_PORT5_TXLINE_WAIT_T_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT5_TXLINE_MINIFG_OFFSET                                               (8)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT5_TXLINE_MINIFG_MASK                                                 (0xFF << RTL8373_MACSEC_TXLINE_CFG1_PORT5_TXLINE_MINIFG_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT5_TXLINE_PMBNUM_OFFSET                                               (0)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT5_TXLINE_PMBNUM_MASK                                                 (0xF << RTL8373_MACSEC_TXLINE_CFG1_PORT5_TXLINE_PMBNUM_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG3_PORT5_ADDR                                                                 (0xCA34)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_FIFO_TSHD_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_FIFO_TSHD_MASK                                              (0xFF << RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_FIFO_TSHD_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PAD_VLAN_EN_OFFSET                                          (14)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PAD_VLAN_EN_MASK                                            (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PAD_VLAN_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PAD_MACSEC_EN_OFFSET                                        (13)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PAD_MACSEC_EN_MASK                                          (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PAD_MACSEC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PAD_EN_OFFSET                                               (12)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PAD_EN_MASK                                                 (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PAD_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PKTERR_INVRSCRC_EN_OFFSET                                   (8)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PKTERR_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_PKTERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_GMIIER_INVRSCRC_EN_OFFSET                                   (5)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_GMIIER_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_GMIIER_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_CRCERR_INVRSCRC_EN_OFFSET                                   (4)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_CRCERR_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_CRCERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_CLASSDROP_EN_OFFSET                                         (0)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_CLASSDROP_EN_MASK                                           (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT5_TXLINE_CLASSDROP_EN_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG5_PORT5_ADDR                                                                 (0xCA38)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT5_TXLINE_AVG_IPG_OFFSET                                              (16)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT5_TXLINE_AVG_IPG_MASK                                                (0xF << RTL8373_MACSEC_TXLINE_CFG5_PORT5_TXLINE_AVG_IPG_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT5_TXLIEN_LPIEXIT_T_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT5_TXLIEN_LPIEXIT_T_MASK                                              (0x7FFF << RTL8373_MACSEC_TXLINE_CFG5_PORT5_TXLIEN_LPIEXIT_T_OFFSET)

#define RTL8373_UNUSED_014C_PORT5_ADDR                                                                        (0xCA3C)
  #define RTL8373_UNUSED_014C_PORT5_UNUSED_014C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_014C_PORT5_UNUSED_014C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_014C_PORT5_UNUSED_014C_PORT5_OFFSET)

#define RTL8373_UNUSED_0150_PORT5_ADDR                                                                        (0xCA40)
  #define RTL8373_UNUSED_0150_PORT5_UNUSED_0150_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0150_PORT5_UNUSED_0150_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0150_PORT5_UNUSED_0150_PORT5_OFFSET)

#define RTL8373_UNUSED_0154_PORT5_ADDR                                                                        (0xCA44)
  #define RTL8373_UNUSED_0154_PORT5_UNUSED_0154_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0154_PORT5_UNUSED_0154_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0154_PORT5_UNUSED_0154_PORT5_OFFSET)

#define RTL8373_UNUSED_0158_PORT5_ADDR                                                                        (0xCA48)
  #define RTL8373_UNUSED_0158_PORT5_UNUSED_0158_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0158_PORT5_UNUSED_0158_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0158_PORT5_UNUSED_0158_PORT5_OFFSET)

#define RTL8373_UNUSED_015C_PORT5_ADDR                                                                        (0xCA4C)
  #define RTL8373_UNUSED_015C_PORT5_UNUSED_015C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_015C_PORT5_UNUSED_015C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_015C_PORT5_UNUSED_015C_PORT5_OFFSET)

#define RTL8373_UNUSED_0160_PORT5_ADDR                                                                        (0xCA50)
  #define RTL8373_UNUSED_0160_PORT5_UNUSED_0160_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0160_PORT5_UNUSED_0160_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0160_PORT5_UNUSED_0160_PORT5_OFFSET)

#define RTL8373_UNUSED_0164_PORT5_ADDR                                                                        (0xCA54)
  #define RTL8373_UNUSED_0164_PORT5_UNUSED_0164_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0164_PORT5_UNUSED_0164_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0164_PORT5_UNUSED_0164_PORT5_OFFSET)

#define RTL8373_UNUSED_0168_PORT5_ADDR                                                                        (0xCA58)
  #define RTL8373_UNUSED_0168_PORT5_UNUSED_0168_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0168_PORT5_UNUSED_0168_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0168_PORT5_UNUSED_0168_PORT5_OFFSET)

#define RTL8373_UNUSED_016C_PORT5_ADDR                                                                        (0xCA5C)
  #define RTL8373_UNUSED_016C_PORT5_UNUSED_016C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_016C_PORT5_UNUSED_016C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_016C_PORT5_UNUSED_016C_PORT5_OFFSET)

#define RTL8373_UNUSED_0170_PORT5_ADDR                                                                        (0xCA60)
  #define RTL8373_UNUSED_0170_PORT5_UNUSED_0170_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0170_PORT5_UNUSED_0170_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0170_PORT5_UNUSED_0170_PORT5_OFFSET)

#define RTL8373_UNUSED_0174_PORT5_ADDR                                                                        (0xCA64)
  #define RTL8373_UNUSED_0174_PORT5_UNUSED_0174_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0174_PORT5_UNUSED_0174_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0174_PORT5_UNUSED_0174_PORT5_OFFSET)

#define RTL8373_UNUSED_0178_PORT5_ADDR                                                                        (0xCA68)
  #define RTL8373_UNUSED_0178_PORT5_UNUSED_0178_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0178_PORT5_UNUSED_0178_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0178_PORT5_UNUSED_0178_PORT5_OFFSET)

#define RTL8373_UNUSED_017C_PORT5_ADDR                                                                        (0xCA6C)
  #define RTL8373_UNUSED_017C_PORT5_UNUSED_017C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_017C_PORT5_UNUSED_017C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_017C_PORT5_UNUSED_017C_PORT5_OFFSET)

#define RTL8373_MACSEC_RXLINE_CFG1_PORT5_ADDR                                                                 (0xCA70)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT5_RXLINE_XGMINIFG_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT5_RXLINE_XGMINIFG_MASK                                               (0x1F << RTL8373_MACSEC_RXLINE_CFG1_PORT5_RXLINE_XGMINIFG_OFFSET)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT5_RXLINE_MINIPG_OFFSET                                               (8)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT5_RXLINE_MINIPG_MASK                                                 (0xF << RTL8373_MACSEC_RXLINE_CFG1_PORT5_RXLINE_MINIPG_OFFSET)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT5_RXLINE_PMBNUM_OFFSET                                               (0)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT5_RXLINE_PMBNUM_MASK                                                 (0x7 << RTL8373_MACSEC_RXLINE_CFG1_PORT5_RXLINE_PMBNUM_OFFSET)

#define RTL8373_UNUSED_0184_PORT5_ADDR                                                                        (0xCA74)
  #define RTL8373_UNUSED_0184_PORT5_UNUSED_0184_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0184_PORT5_UNUSED_0184_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0184_PORT5_UNUSED_0184_PORT5_OFFSET)

#define RTL8373_UNUSED_0188_PORT5_ADDR                                                                        (0xCA78)
  #define RTL8373_UNUSED_0188_PORT5_UNUSED_0188_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0188_PORT5_UNUSED_0188_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0188_PORT5_UNUSED_0188_PORT5_OFFSET)

#define RTL8373_UNUSED_018C_PORT5_ADDR                                                                        (0xCA7C)
  #define RTL8373_UNUSED_018C_PORT5_UNUSED_018C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_018C_PORT5_UNUSED_018C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_018C_PORT5_UNUSED_018C_PORT5_OFFSET)

#define RTL8373_UNUSED_0190_PORT5_ADDR                                                                        (0xCA80)
  #define RTL8373_UNUSED_0190_PORT5_UNUSED_0190_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0190_PORT5_UNUSED_0190_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0190_PORT5_UNUSED_0190_PORT5_OFFSET)

#define RTL8373_UNUSED_0194_PORT5_ADDR                                                                        (0xCA84)
  #define RTL8373_UNUSED_0194_PORT5_UNUSED_0194_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0194_PORT5_UNUSED_0194_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0194_PORT5_UNUSED_0194_PORT5_OFFSET)

#define RTL8373_UNUSED_0198_PORT5_ADDR                                                                        (0xCA88)
  #define RTL8373_UNUSED_0198_PORT5_UNUSED_0198_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0198_PORT5_UNUSED_0198_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0198_PORT5_UNUSED_0198_PORT5_OFFSET)

#define RTL8373_UNUSED_019C_PORT5_ADDR                                                                        (0xCA8C)
  #define RTL8373_UNUSED_019C_PORT5_UNUSED_019C_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_019C_PORT5_UNUSED_019C_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_019C_PORT5_UNUSED_019C_PORT5_OFFSET)

#define RTL8373_UNUSED_01A0_PORT5_ADDR                                                                        (0xCA90)
  #define RTL8373_UNUSED_01A0_PORT5_UNUSED_01A0_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A0_PORT5_UNUSED_01A0_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A0_PORT5_UNUSED_01A0_PORT5_OFFSET)

#define RTL8373_UNUSED_01A4_PORT5_ADDR                                                                        (0xCA94)
  #define RTL8373_UNUSED_01A4_PORT5_UNUSED_01A4_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A4_PORT5_UNUSED_01A4_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A4_PORT5_UNUSED_01A4_PORT5_OFFSET)

#define RTL8373_UNUSED_01A8_PORT5_ADDR                                                                        (0xCA98)
  #define RTL8373_UNUSED_01A8_PORT5_UNUSED_01A8_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A8_PORT5_UNUSED_01A8_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A8_PORT5_UNUSED_01A8_PORT5_OFFSET)

#define RTL8373_UNUSED_01AC_PORT5_ADDR                                                                        (0xCA9C)
  #define RTL8373_UNUSED_01AC_PORT5_UNUSED_01AC_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01AC_PORT5_UNUSED_01AC_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01AC_PORT5_UNUSED_01AC_PORT5_OFFSET)

#define RTL8373_UNUSED_01B0_PORT5_ADDR                                                                        (0xCAA0)
  #define RTL8373_UNUSED_01B0_PORT5_UNUSED_01B0_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B0_PORT5_UNUSED_01B0_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B0_PORT5_UNUSED_01B0_PORT5_OFFSET)

#define RTL8373_UNUSED_01B4_PORT5_ADDR                                                                        (0xCAA4)
  #define RTL8373_UNUSED_01B4_PORT5_UNUSED_01B4_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B4_PORT5_UNUSED_01B4_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B4_PORT5_UNUSED_01B4_PORT5_OFFSET)

#define RTL8373_UNUSED_01B8_PORT5_ADDR                                                                        (0xCAA8)
  #define RTL8373_UNUSED_01B8_PORT5_UNUSED_01B8_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B8_PORT5_UNUSED_01B8_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B8_PORT5_UNUSED_01B8_PORT5_OFFSET)

#define RTL8373_UNUSED_01BC_PORT5_ADDR                                                                        (0xCAAC)
  #define RTL8373_UNUSED_01BC_PORT5_UNUSED_01BC_PORT5_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01BC_PORT5_UNUSED_01BC_PORT5_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01BC_PORT5_UNUSED_01BC_PORT5_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG1_PORT5_ADDR                                                                  (0xCAB0)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT5_RXSYS_WAIT_T_OFFSET                                                 (16)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT5_RXSYS_WAIT_T_MASK                                                   (0xFF << RTL8373_MACSEC_RXSYS_CFG1_PORT5_RXSYS_WAIT_T_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT5_RXSYS_MINIPG_OFFSET                                                 (8)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT5_RXSYS_MINIPG_MASK                                                   (0xFF << RTL8373_MACSEC_RXSYS_CFG1_PORT5_RXSYS_MINIPG_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT5_RXSYS_PMBNUM_OFFSET                                                 (0)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT5_RXSYS_PMBNUM_MASK                                                   (0xF << RTL8373_MACSEC_RXSYS_CFG1_PORT5_RXSYS_PMBNUM_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG3_PORT5_ADDR                                                                  (0xCAB4)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_OUTERVLAN1_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_OUTERVLAN1_MASK                                               (0xFFFF << RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_OUTERVLAN1_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PAD_VLAN_EN_OFFSET                                            (14)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PAD_VLAN_EN_MASK                                              (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PAD_VLAN_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PAD_LINESRT_EN_OFFSET                                         (13)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PAD_LINESRT_EN_MASK                                           (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PAD_LINESRT_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PAD_DECRYPTSRT_EN_OFFSET                                      (12)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PAD_DECRYPTSRT_EN_MASK                                        (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PAD_DECRYPTSRT_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PKTERR_INVRSCRC_EN_OFFSET                                     (8)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PKTERR_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_PKTERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_GMIIER_INVRSCRC_EN_OFFSET                                     (5)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_GMIIER_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_GMIIER_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_CRCERR_INVRSCRC_EN_OFFSET                                     (4)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_CRCERR_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_CRCERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_CLASSDROP_EN_OFFSET                                           (0)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_CLASSDROP_EN_MASK                                             (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT5_RXSYS_CLASSDROP_EN_OFFSET)

#define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT5_ADDR                                                            (0xCAB8)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT5_RXSYS_OUTERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT5_RXSYS_OUTERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT5_RXSYS_OUTERVLAN3_OFFSET)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT5_RXSYS_OUTERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT5_RXSYS_OUTERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT5_RXSYS_OUTERVLAN2_OFFSET)

#define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT5_ADDR                                                            (0xCABC)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT5_RXSYS_INNERVLAN1_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT5_RXSYS_INNERVLAN1_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT5_RXSYS_INNERVLAN1_OFFSET)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT5_RXSYS_OUTERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT5_RXSYS_OUTERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT5_RXSYS_OUTERVLAN4_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT5_ADDR                                                            (0xCAC0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT5_RXSYS_INNERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT5_RXSYS_INNERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT5_RXSYS_INNERVLAN3_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT5_RXSYS_INNERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT5_RXSYS_INNERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT5_RXSYS_INNERVLAN2_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT5_ADDR                                                            (0xCAC4)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT5_RXSYS_INNERVLAN5_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT5_RXSYS_INNERVLAN5_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT5_RXSYS_INNERVLAN5_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT5_RXSYS_INNERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT5_RXSYS_INNERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT5_RXSYS_INNERVLAN4_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT5_ADDR                                                            (0xCAC8)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT5_RXSYS_INNERVLAN7_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT5_RXSYS_INNERVLAN7_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT5_RXSYS_INNERVLAN7_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT5_RXSYS_INNERVLAN6_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT5_RXSYS_INNERVLAN6_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT5_RXSYS_INNERVLAN6_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG4_PORT5_ADDR                                                                  (0xCACC)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT5_RXSYS_LPIEXIT_T_OFFSET                                              (16)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT5_RXSYS_LPIEXIT_T_MASK                                                (0x7FFF << RTL8373_MACSEC_RXSYS_CFG4_PORT5_RXSYS_LPIEXIT_T_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT5_RXSYS_FIFO_FTUNE_OFFSET                                             (8)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT5_RXSYS_FIFO_FTUNE_MASK                                               (0xFF << RTL8373_MACSEC_RXSYS_CFG4_PORT5_RXSYS_FIFO_FTUNE_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT5_RXSYS_FIFO_TSHD_OFFSET                                              (0)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT5_RXSYS_FIFO_TSHD_MASK                                                (0xFF << RTL8373_MACSEC_RXSYS_CFG4_PORT5_RXSYS_FIFO_TSHD_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG6_PORT5_ADDR                                                                  (0xCAD0)
  #define RTL8373_MACSEC_RXSYS_CFG6_PORT5_RXSYS_AVG_IPG_OFFSET                                                (0)
  #define RTL8373_MACSEC_RXSYS_CFG6_PORT5_RXSYS_AVG_IPG_MASK                                                  (0xF << RTL8373_MACSEC_RXSYS_CFG6_PORT5_RXSYS_AVG_IPG_OFFSET)

#define RTL8373_MACSEC_REG_GLB_SET1_PORT6_ADDR                                                                (0xD0F0)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_GATING_OFFSET                                                  (31)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_GATING_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_GATING_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_GATING_OFFSET                                                  (30)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_GATING_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_GATING_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_DBG_EN_OFFSET                                                     (29)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_DBG_EN_MASK                                                       (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_DBG_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_DBG_SEL_OFFSET                                                    (24)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_DBG_SEL_MASK                                                      (0x1F << RTL8373_MACSEC_REG_GLB_SET1_PORT6_DBG_SEL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_DBG_SPD_SEL_OFFSET                                                (23)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_DBG_SPD_SEL_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_DBG_SPD_SEL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_G_IOSAMEPMB_OFFSET                                             (22)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_G_IOSAMEPMB_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_G_IOSAMEPMB_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_G_IOSAMEPMB_OFFSET                                             (21)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_G_IOSAMEPMB_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_G_IOSAMEPMB_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_MIBCNT_MODE_OFFSET                                                (20)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_MIBCNT_MODE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_MIBCNT_MODE_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_XGDIC_EN_OFFSET                                                (18)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_XGDIC_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_XGDIC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_XGDIC_EN_OFFSET                                                (17)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_XGDIC_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_XGDIC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_MIBCNT_SWRST_N_OFFSET                                             (16)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_MIBCNT_SWRST_N_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_MIBCNT_SWRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_PTPBYPASS_EN_OFFSET                                               (14)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_PTPBYPASS_EN_MASK                                                 (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_PTPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_SYSLPBK_EN_OFFSET                                                 (13)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_SYSLPBK_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_SYSLPBK_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_PHY2MAC_EN_OFFSET                                                 (12)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_PHY2MAC_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_PHY2MAC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_IPRST_N_OFFSET                                                 (11)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_IPRST_N_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_IPRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_IPBYPASS_EN_OFFSET                                             (10)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_IPBYPASS_EN_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_IPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_MACSECBYPASS_EN_OFFSET                                         (9)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_MACSECBYPASS_EN_MASK                                           (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_MACSECBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_SWRST_EN_OFFSET                                                (8)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_SWRST_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_RX_SWRST_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_LINELPBK_EN_OFFSET                                                (5)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_LINELPBK_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_LINELPBK_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_MAC2PHY_EN_OFFSET                                                 (4)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_MAC2PHY_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_MAC2PHY_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_IPRST_N_OFFSET                                                 (3)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_IPRST_N_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_IPRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_IPBYPASS_EN_OFFSET                                             (2)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_IPBYPASS_EN_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_IPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_MACSECBYPASS_EN_OFFSET                                         (1)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_MACSECBYPASS_EN_MASK                                           (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_MACSECBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_SWRST_EN_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_SWRST_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT6_TX_SWRST_EN_OFFSET)

#define RTL8373_MACSEC_REG_GLB_IMR_PORT6_ADDR                                                                 (0xD0F4)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPILOCK_XG_IMR_OFFSET                                           (11)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPILOCK_XG_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPILOCK_XG_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPILOCK_IMR_OFFSET                                              (10)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPILOCK_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPILOCK_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPISECFAIL_IMR_OFFSET                                           (9)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPISECFAIL_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPISECFAIL_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPI_GLB_IMR_OFFSET                                              (8)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPI_GLB_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT6_RX_IPI_GLB_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPELOCK_XG_IMR_OFFSET                                           (3)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPELOCK_XG_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPELOCK_XG_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPELOCK_IMR_OFFSET                                              (2)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPELOCK_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPELOCK_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPESECFAIL_IMR_OFFSET                                           (1)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPESECFAIL_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPESECFAIL_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPE_GLB_IMR_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPE_GLB_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT6_TX_IPE_GLB_IMR_OFFSET)

#define RTL8373_MACSEC_REG_GLB_ISR_PORT6_ADDR                                                                 (0xD0F8)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPILOCK_XG_ISR_OFFSET                                           (11)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPILOCK_XG_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPILOCK_XG_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPILOCK_ISR_OFFSET                                              (10)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPILOCK_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPILOCK_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPISECFAIL_ISR_OFFSET                                           (9)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPISECFAIL_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPISECFAIL_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPI_GLB_ISR_OFFSET                                              (8)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPI_GLB_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT6_RX_IPI_GLB_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPELOCK_XG_ISR_OFFSET                                           (3)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPELOCK_XG_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPELOCK_XG_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPELOCK_ISR_OFFSET                                              (2)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPELOCK_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPELOCK_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPESECFAIL_ISR_OFFSET                                           (1)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPESECFAIL_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPESECFAIL_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPE_GLB_ISR_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPE_GLB_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT6_TX_IPE_GLB_ISR_OFFSET)

#define RTL8373_UNUSED_000C_PORT6_ADDR                                                                        (0xD0FC)
  #define RTL8373_UNUSED_000C_PORT6_UNUSED_000C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_000C_PORT6_UNUSED_000C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_000C_PORT6_UNUSED_000C_PORT6_OFFSET)

#define RTL8373_MACSEC_PM_CTRL_PORT6_ADDR                                                                     (0xD100)
  #define RTL8373_MACSEC_PM_CTRL_PORT6_MACSEC_RX_ICG_EN_OFFSET                                                (1)
  #define RTL8373_MACSEC_PM_CTRL_PORT6_MACSEC_RX_ICG_EN_MASK                                                  (0x1 << RTL8373_MACSEC_PM_CTRL_PORT6_MACSEC_RX_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_PM_CTRL_PORT6_MACSEC_TX_ICG_EN_OFFSET                                                (0)
  #define RTL8373_MACSEC_PM_CTRL_PORT6_MACSEC_TX_ICG_EN_MASK                                                  (0x1 << RTL8373_MACSEC_PM_CTRL_PORT6_MACSEC_TX_ICG_EN_OFFSET)

#define RTL8373_MACSEC_REG_GLB_MASK_PORT6_ADDR                                                                (0xD104)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_RX_MTU_OFFSET                                                     (24)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_RX_MTU_MASK                                                       (0x3F << RTL8373_MACSEC_REG_GLB_MASK_PORT6_RX_MTU_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_TX_MTU_OFFSET                                                     (16)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_TX_MTU_MASK                                                       (0x3F << RTL8373_MACSEC_REG_GLB_MASK_PORT6_TX_MTU_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_RX_XGMASK_OFFSET                                                  (12)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_RX_XGMASK_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT6_RX_XGMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_RXDV_GMASK_OFFSET                                                 (8)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_RXDV_GMASK_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT6_RXDV_GMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_TX_XGMASK_OFFSET                                                  (4)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_TX_XGMASK_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT6_TX_XGMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_TXEN_GMASK_OFFSET                                                 (0)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT6_TXEN_GMASK_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT6_TXEN_GMASK_OFFSET)

#define RTL8373_MACSEC_REG_GLB_SET4_PORT6_ADDR                                                                (0xD108)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT6_TXMSKDELAY_VAL_OFFSET                                             (16)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT6_TXMSKDELAY_VAL_MASK                                               (0x7FFF << RTL8373_MACSEC_REG_GLB_SET4_PORT6_TXMSKDELAY_VAL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT6_RXMSKDELAY_VAL_OFFSET                                             (0)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT6_RXMSKDELAY_VAL_MASK                                               (0x7FFF << RTL8373_MACSEC_REG_GLB_SET4_PORT6_RXMSKDELAY_VAL_OFFSET)

#define RTL8373_MACSEC_REG_IP_PROBE_PORT6_ADDR                                                                (0xD10C)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT6_PROBE_SEL_AE_OFFSET                                               (8)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT6_PROBE_SEL_AE_MASK                                                 (0xFF << RTL8373_MACSEC_REG_IP_PROBE_PORT6_PROBE_SEL_AE_OFFSET)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT6_PROBE_SEL_AI_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT6_PROBE_SEL_AI_MASK                                                 (0xFF << RTL8373_MACSEC_REG_IP_PROBE_PORT6_PROBE_SEL_AI_OFFSET)

#define RTL8373_UNUSED_0020_PORT6_ADDR                                                                        (0xD110)
  #define RTL8373_UNUSED_0020_PORT6_UNUSED_0020_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0020_PORT6_UNUSED_0020_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0020_PORT6_UNUSED_0020_PORT6_OFFSET)

#define RTL8373_UNUSED_0024_PORT6_ADDR                                                                        (0xD114)
  #define RTL8373_UNUSED_0024_PORT6_UNUSED_0024_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0024_PORT6_UNUSED_0024_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0024_PORT6_UNUSED_0024_PORT6_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_ADDR                                                               (0xD118)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_MODE_MACSEC_SA_AE_OFFSET                                    (29)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_MODE_MACSEC_SA_AE_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_BIST_MODE_MACSEC_SA_AE_OFFSET                                (28)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_BIST_MODE_MACSEC_SA_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_BIST_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_RSTN_MACSEC_SA_AE_OFFSET                                    (27)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_RSTN_MACSEC_SA_AE_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_RSTN_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_SA_AE_OFFSET                               (26)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_SA_AE_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DYN_READ_EN_MACSEC_SA_AE_OFFSET                                  (25)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DYN_READ_EN_MACSEC_SA_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DYN_READ_EN_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_SA_AE_OFFSET                              (24)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_SA_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_MODE_MACSEC_SA_AI_OFFSET                                    (23)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_MODE_MACSEC_SA_AI_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_BIST_MODE_MACSEC_SA_AI_OFFSET                                (22)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_BIST_MODE_MACSEC_SA_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_BIST_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_RSTN_MACSEC_SA_AI_OFFSET                                    (21)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_RSTN_MACSEC_SA_AI_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_RSTN_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_SA_AI_OFFSET                               (20)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_SA_AI_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DYN_READ_EN_MACSEC_SA_AI_OFFSET                                  (19)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DYN_READ_EN_MACSEC_SA_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DYN_READ_EN_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_SA_AI_OFFSET                              (18)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_SA_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_MACSEC_SA_AE_ICG_EN_OFFSET                                       (17)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_MACSEC_SA_AE_ICG_EN_MASK                                         (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_MACSEC_SA_AE_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_MACSEC_SA_AI_ICG_EN_OFFSET                                       (16)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_MACSEC_SA_AI_ICG_EN_MASK                                         (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT6_MACSEC_SA_AI_ICG_EN_OFFSET)

#define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_ADDR                                                             (0xD11C)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_SA_AE_OFFSET                            (27)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_SA_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_SA_AE_OFFSET                                  (26)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_SA_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_SA_AE_OFFSET                              (25)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_SA_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_SA_AI_OFFSET                            (24)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_SA_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_SA_AI_OFFSET                                  (23)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_SA_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_SA_AI_OFFSET                              (22)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_SA_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_STAT_AE_OFFSET                          (21)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_STAT_AE_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_STAT_AE_OFFSET                                (20)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_STAT_AE_OFFSET                            (19)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_STAT_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_STAT_AI_OFFSET                          (18)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_STAT_AI_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_START_PAUSE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_STAT_AI_OFFSET                                (17)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_DONE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_STAT_AI_OFFSET                            (16)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_STAT_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_DONE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_MODE_MACSEC_STAT_AE_OFFSET                                (13)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_MODE_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_MODE_MACSEC_STAT_AE_OFFSET                            (12)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_MODE_MACSEC_STAT_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_RSTN_MACSEC_STAT_AE_OFFSET                                (11)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_RSTN_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_RSTN_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_STAT_AE_OFFSET                           (10)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_STAT_AE_MASK                             (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DYN_READ_EN_MACSEC_STAT_AE_OFFSET                              (9)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DYN_READ_EN_MACSEC_STAT_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DYN_READ_EN_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_STAT_AE_OFFSET                          (8)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_STAT_AE_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_MODE_MACSEC_STAT_AI_OFFSET                                (7)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_MODE_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_MODE_MACSEC_STAT_AI_OFFSET                            (6)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_MODE_MACSEC_STAT_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_BIST_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_RSTN_MACSEC_STAT_AI_OFFSET                                (5)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_RSTN_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_RSTN_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_STAT_AI_OFFSET                           (4)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_STAT_AI_MASK                             (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_BIST_LOOP_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DYN_READ_EN_MACSEC_STAT_AI_OFFSET                              (3)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DYN_READ_EN_MACSEC_STAT_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DYN_READ_EN_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_STAT_AI_OFFSET                          (2)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_STAT_AI_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_DRF_TESS_RESUME_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_MACSEC_STAT_AE_ICG_EN_OFFSET                                   (1)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_MACSEC_STAT_AE_ICG_EN_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_MACSEC_STAT_AE_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_MACSEC_STAT_AI_ICG_EN_OFFSET                                   (0)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_MACSEC_STAT_AI_ICG_EN_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT6_MACSEC_STAT_AI_ICG_EN_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_ADDR                                                            (0xD120)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_DVSE_OFFSET                                      (27)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_DVSE_MASK                                        (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_DVS_OFFSET                                       (23)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_DVS_MASK                                         (0xF << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_LS_OFFSET                                        (22)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_LS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_DS_OFFSET                                        (21)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_DS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_SD_OFFSET                                        (20)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_SD_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI3_TEST1_OFFSET                                    (19)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI3_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI3_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI2_TEST1_OFFSET                                    (18)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI2_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI2_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI1_TEST1_OFFSET                                    (17)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI1_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI1_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI0_TEST1_OFFSET                                    (16)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI0_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AI0_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_DVSE_OFFSET                                      (11)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_DVSE_MASK                                        (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_DVS_OFFSET                                       (7)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_DVS_MASK                                         (0xF << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_LS_OFFSET                                        (6)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_LS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_DS_OFFSET                                        (5)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_DS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_SD_OFFSET                                        (4)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_SD_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE3_TEST1_OFFSET                                    (3)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE3_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE3_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE2_TEST1_OFFSET                                    (2)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE2_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE2_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE1_TEST1_OFFSET                                    (1)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE1_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE1_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE0_TEST1_OFFSET                                    (0)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE0_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT6_MACSEC_SA_AE0_TEST1_OFFSET)

#define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_ADDR                                                          (0xD124)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_DVSE_OFFSET                                  (25)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_DVSE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_DVS_OFFSET                                   (21)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_DVS_MASK                                     (0xF << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_LS_OFFSET                                    (20)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_LS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_DS_OFFSET                                    (19)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_DS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_SD_OFFSET                                    (18)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_SD_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_TEST1_OFFSET                                 (17)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_TEST1_MASK                                   (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_TESTRWM_OFFSET                               (16)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_TESTRWM_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AI_TESTRWM_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_DVSE_OFFSET                                  (9)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_DVSE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_DVS_OFFSET                                   (5)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_DVS_MASK                                     (0xF << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_LS_OFFSET                                    (4)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_LS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_DS_OFFSET                                    (3)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_DS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_SD_OFFSET                                    (2)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_SD_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_TEST1_OFFSET                                 (1)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_TEST1_MASK                                   (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_TESTRWM_OFFSET                               (0)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_TESTRWM_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT6_MACSEC_STAT_AE_TESTRWM_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_ADDR                                                               (0xD128)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_STAT_AE_OFFSET                                  (19)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_STAT_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_STAT_AE_OFFSET                              (18)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_STAT_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_STAT_AI_OFFSET                                  (17)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_STAT_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_STAT_AI_OFFSET                              (16)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_STAT_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE3_OFFSET                                   (15)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE3_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE3_OFFSET                               (14)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE3_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE2_OFFSET                                   (13)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE2_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE2_OFFSET                               (12)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE2_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE1_OFFSET                                   (11)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE1_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE1_OFFSET                               (10)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE1_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE0_OFFSET                                   (9)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE0_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AE0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE0_OFFSET                               (8)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE0_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AE0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI3_OFFSET                                   (7)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI3_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI3_OFFSET                               (6)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI3_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI2_OFFSET                                   (5)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI2_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI2_OFFSET                               (4)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI2_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI1_OFFSET                                   (3)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI1_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI1_OFFSET                               (2)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI1_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI0_OFFSET                                   (1)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI0_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_BIST_FAIL_MACSEC_SA_AI0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI0_OFFSET                               (0)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI0_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT6_DRF_BIST_FAIL_MACSEC_SA_AI0_OFFSET)

#define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_ADDR                                                              (0xD12C)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_WATER_LEVEL_ST_OFFSET                                       (28)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_WATER_LEVEL_ST_MASK                                         (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_WATER_LEVEL_ST_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_WATER_LEVEL_H_OFFSET                                        (24)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_WATER_LEVEL_H_MASK                                          (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_WATER_LEVEL_H_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_WATER_LEVEL_L_OFFSET                                        (20)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_WATER_LEVEL_L_MASK                                          (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_WATER_LEVEL_L_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_FAULT_ON_OFFSET                                             (19)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_FAULT_ON_MASK                                               (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_FAULT_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_ERROR_ON_OFFSET                                             (18)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_ERROR_ON_MASK                                               (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_ERROR_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_SEQ_RSV_ON_OFFSET                                           (17)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_SEQ_RSV_ON_MASK                                             (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_SEQ_RSV_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_CLR_FIFO_OVTHR_OFFSET                                       (16)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_CLR_FIFO_OVTHR_MASK                                         (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_CFG_CLR_FIFO_OVTHR_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_XGLBK_FIFO_DBG_EN_OFFSET                                        (4)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_XGLBK_FIFO_DBG_EN_MASK                                          (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_XGLBK_FIFO_DBG_EN_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_XGLBK_FIFO_DBG_SEL_OFFSET                                       (0)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_XGLBK_FIFO_DBG_SEL_MASK                                         (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT6_XGLBK_FIFO_DBG_SEL_OFFSET)

#define RTL8373_MACSEC_REG_RWDH_AE_PORT6_ADDR                                                                 (0xD130)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT6_REG_DATA_AE_L_OFFSET                                               (16)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT6_REG_DATA_AE_L_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDH_AE_PORT6_REG_DATA_AE_L_OFFSET)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT6_REG_DATA_AE_H_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT6_REG_DATA_AE_H_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDH_AE_PORT6_REG_DATA_AE_H_OFFSET)

#define RTL8373_MACSEC_REG_ADDR_AE_PORT6_ADDR                                                                 (0xD134)
  #define RTL8373_MACSEC_REG_ADDR_AE_PORT6_REG_ADDR_AE_OFFSET                                                 (16)
  #define RTL8373_MACSEC_REG_ADDR_AE_PORT6_REG_ADDR_AE_MASK                                                   (0xFFFF << RTL8373_MACSEC_REG_ADDR_AE_PORT6_REG_ADDR_AE_OFFSET)

#define RTL8373_MACSEC_REG_CMD_AE_PORT6_ADDR                                                                  (0xD138)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT6_REG_DATA_AI_H_OFFSET                                                (16)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT6_REG_DATA_AI_H_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_CMD_AE_PORT6_REG_DATA_AI_H_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT6_REG_RD_REQ_AE_OFFSET                                                (4)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT6_REG_RD_REQ_AE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_CMD_AE_PORT6_REG_RD_REQ_AE_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT6_REG_WR_REQ_AE_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT6_REG_WR_REQ_AE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_CMD_AE_PORT6_REG_WR_REQ_AE_OFFSET)

#define RTL8373_MACSEC_REG_RWDL_AI_PORT6_ADDR                                                                 (0xD13C)
  #define RTL8373_MACSEC_REG_RWDL_AI_PORT6_REG_DATA_AI_L_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_RWDL_AI_PORT6_REG_DATA_AI_L_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDL_AI_PORT6_REG_DATA_AI_L_OFFSET)

#define RTL8373_MACSEC_REG_ADDR_AI_PORT6_ADDR                                                                 (0xD140)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT6_REG_RD_REQ_AI_OFFSET                                               (20)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT6_REG_RD_REQ_AI_MASK                                                 (0x1 << RTL8373_MACSEC_REG_ADDR_AI_PORT6_REG_RD_REQ_AI_OFFSET)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT6_REG_WR_REQ_AI_OFFSET                                               (16)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT6_REG_WR_REQ_AI_MASK                                                 (0x1 << RTL8373_MACSEC_REG_ADDR_AI_PORT6_REG_WR_REQ_AI_OFFSET)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT6_REG_ADDR_AI_OFFSET                                                 (0)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT6_REG_ADDR_AI_MASK                                                   (0xFFFF << RTL8373_MACSEC_REG_ADDR_AI_PORT6_REG_ADDR_AI_OFFSET)

#define RTL8373_MACSEC_REG_RWD_PTP_PORT6_ADDR                                                                 (0xD144)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT6_REG_ADDR_PTP_OFFSET                                                (16)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT6_REG_ADDR_PTP_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_RWD_PTP_PORT6_REG_ADDR_PTP_OFFSET)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT6_REG_DATA_PTP_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT6_REG_DATA_PTP_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_RWD_PTP_PORT6_REG_DATA_PTP_OFFSET)

#define RTL8373_MACSEC_REG_CMD_PTP_PORT6_ADDR                                                                 (0xD148)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT6_REG_RD_REQ_PTP_OFFSET                                              (4)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT6_REG_RD_REQ_PTP_MASK                                                (0x1 << RTL8373_MACSEC_REG_CMD_PTP_PORT6_REG_RD_REQ_PTP_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT6_REG_WR_REQ_PTP_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT6_REG_WR_REQ_PTP_MASK                                                (0x1 << RTL8373_MACSEC_REG_CMD_PTP_PORT6_REG_WR_REQ_PTP_OFFSET)

#define RTL8373_UNUSED_005C_PORT6_ADDR                                                                        (0xD14C)
  #define RTL8373_UNUSED_005C_PORT6_UNUSED_005C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_005C_PORT6_UNUSED_005C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_005C_PORT6_UNUSED_005C_PORT6_OFFSET)

#define RTL8373_UNUSED_0060_PORT6_ADDR                                                                        (0xD150)
  #define RTL8373_UNUSED_0060_PORT6_UNUSED_0060_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0060_PORT6_UNUSED_0060_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0060_PORT6_UNUSED_0060_PORT6_OFFSET)

#define RTL8373_UNUSED_0064_PORT6_ADDR                                                                        (0xD154)
  #define RTL8373_UNUSED_0064_PORT6_UNUSED_0064_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0064_PORT6_UNUSED_0064_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0064_PORT6_UNUSED_0064_PORT6_OFFSET)

#define RTL8373_UNUSED_0068_PORT6_ADDR                                                                        (0xD158)
  #define RTL8373_UNUSED_0068_PORT6_UNUSED_0068_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0068_PORT6_UNUSED_0068_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0068_PORT6_UNUSED_0068_PORT6_OFFSET)

#define RTL8373_UNUSED_006C_PORT6_ADDR                                                                        (0xD15C)
  #define RTL8373_UNUSED_006C_PORT6_UNUSED_006C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_006C_PORT6_UNUSED_006C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_006C_PORT6_UNUSED_006C_PORT6_OFFSET)

#define RTL8373_UNUSED_0070_PORT6_ADDR                                                                        (0xD160)
  #define RTL8373_UNUSED_0070_PORT6_UNUSED_0070_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0070_PORT6_UNUSED_0070_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0070_PORT6_UNUSED_0070_PORT6_OFFSET)

#define RTL8373_UNUSED_0074_PORT6_ADDR                                                                        (0xD164)
  #define RTL8373_UNUSED_0074_PORT6_UNUSED_0074_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0074_PORT6_UNUSED_0074_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0074_PORT6_UNUSED_0074_PORT6_OFFSET)

#define RTL8373_RESERVED_0078_PORT6_ADDR                                                                      (0xD168)
  #define RTL8373_RESERVED_0078_PORT6_RESERVED_0078_PORT6_OFFSET                                              (0)
  #define RTL8373_RESERVED_0078_PORT6_RESERVED_0078_PORT6_MASK                                                (0xFFFFFFFF << RTL8373_RESERVED_0078_PORT6_RESERVED_0078_PORT6_OFFSET)

#define RTL8373_RESERVED_007C_PORT6_ADDR                                                                      (0xD16C)
  #define RTL8373_RESERVED_007C_PORT6_RESERVED_007C_PORT6_OFFSET                                              (0)
  #define RTL8373_RESERVED_007C_PORT6_RESERVED_007C_PORT6_MASK                                                (0xFFFFFFFF << RTL8373_RESERVED_007C_PORT6_RESERVED_007C_PORT6_OFFSET)

#define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT6_ADDR                                                             (0xD170)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT6_TXSYS_CRCERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT6_TXSYS_CRCERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT6_TXSYS_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT6_TXSYS_CRCERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT6_TXSYS_CRCERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT6_TXSYS_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT6_ADDR                                                             (0xD174)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT6_TXSYS_PKTERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT6_TXSYS_PKTERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT6_TXSYS_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT6_TXSYS_PKTERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT6_TXSYS_PKTERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT6_TXSYS_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT6_ADDR                                                               (0xD178)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT6_TXSYS_OK_CNT_1_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT6_TXSYS_OK_CNT_1_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_0_PORT6_TXSYS_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT6_TXSYS_OK_CNT_0_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT6_TXSYS_OK_CNT_0_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_0_PORT6_TXSYS_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT6_ADDR                                                               (0xD17C)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT6_TXSYS_OK_CNT_3_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT6_TXSYS_OK_CNT_3_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_2_PORT6_TXSYS_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT6_TXSYS_OK_CNT_2_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT6_TXSYS_OK_CNT_2_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_2_PORT6_TXSYS_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_TXSYSGERR_CNT_PORT6_ADDR                                                               (0xD180)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT6_TXSYS_GERR_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT6_TXSYS_GERR_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_TXSYSGERR_CNT_PORT6_TXSYS_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT6_TXSYS_GERR_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT6_TXSYS_GERR_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_TXSYSGERR_CNT_PORT6_TXSYS_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT6_ADDR                                                            (0xD184)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT6_TXSYS_GLPIERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT6_TXSYS_GLPIERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT6_TXSYS_GLPIERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT6_TXSYS_GLPIERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT6_TXSYS_GLPIERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT6_TXSYS_GLPIERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYS_DBG_PORT6_ADDR                                                                   (0xD188)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT6_TXSYS_XG2IP_FSM_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT6_TXSYS_XG2IP_FSM_MASK                                                 (0xF << RTL8373_MACSEC_TXSYS_DBG_PORT6_TXSYS_XG2IP_FSM_OFFSET)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT6_TXSYS_WRP2IP_FSM_OFFSET                                              (0)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT6_TXSYS_WRP2IP_FSM_MASK                                                (0xF << RTL8373_MACSEC_TXSYS_DBG_PORT6_TXSYS_WRP2IP_FSM_OFFSET)

#define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_ADDR                                                              (0xD18C)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_UNDERRUN_CNT_INCR_OFFSET                                  (27)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_UNDERRUN_CNT_INCR_MASK                                    (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_UNDERRUN_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_DROP_CNT_INCR_OFFSET                                      (26)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_DROP_CNT_INCR_MASK                                        (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_DROP_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_PKTERR_CNT_INCR_OFFSET                                    (25)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_PKTERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_CRCERR_CNT_INCR_OFFSET                                    (24)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_CRCERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXSYS_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXLINE_OVERFLOW_CNT_INCR_OFFSET                                 (18)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXLINE_OVERFLOW_CNT_INCR_MASK                                   (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXLINE_OVERFLOW_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXLINE_PKTERR_CNT_INCR_OFFSET                                   (17)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXLINE_PKTERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXLINE_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXLINE_CRCERR_CNT_INCR_OFFSET                                   (16)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXLINE_CRCERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_RXLINE_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_UNDERRUN_CNT_INCR_OFFSET                                 (11)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_UNDERRUN_CNT_INCR_MASK                                   (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_UNDERRUN_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_DROP_CNT_INCR_OFFSET                                     (10)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_DROP_CNT_INCR_MASK                                       (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_DROP_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_PKTERR_CNT_INCR_OFFSET                                   (9)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_PKTERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_CRCERR_CNT_INCR_OFFSET                                   (8)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_CRCERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXLINE_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXSYS_OVERFLOW_CNT_INCR_OFFSET                                  (2)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXSYS_OVERFLOW_CNT_INCR_MASK                                    (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXSYS_OVERFLOW_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXSYS_PKTERR_CNT_INCR_OFFSET                                    (1)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXSYS_PKTERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXSYS_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXSYS_CRCERR_CNT_INCR_OFFSET                                    (0)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXSYS_CRCERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT6_TXSYS_CRCERR_CNT_INCR_OFFSET)

#define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT6_ADDR                                                            (0xD190)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT6_TXLINE_CRCERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT6_TXLINE_CRCERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINECRCERR_CNT_PORT6_TXLINE_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT6_TXLINE_CRCERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT6_TXLINE_CRCERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINECRCERR_CNT_PORT6_TXLINE_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT6_ADDR                                                            (0xD194)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT6_TXLINE_PKTERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT6_TXLINE_PKTERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT6_TXLINE_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT6_TXLINE_PKTERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT6_TXLINE_PKTERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT6_TXLINE_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT6_ADDR                                                              (0xD198)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT6_TXLINE_OK_CNT_1_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT6_TXLINE_OK_CNT_1_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_0_PORT6_TXLINE_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT6_TXLINE_OK_CNT_0_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT6_TXLINE_OK_CNT_0_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_0_PORT6_TXLINE_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT6_ADDR                                                              (0xD19C)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT6_TXLINE_OK_CNT_3_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT6_TXLINE_OK_CNT_3_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_2_PORT6_TXLINE_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT6_TXLINE_OK_CNT_2_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT6_TXLINE_OK_CNT_2_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_2_PORT6_TXLINE_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_TXLINEDROP_CNT_PORT6_ADDR                                                              (0xD1A0)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT6_TXLINE_DROP_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT6_TXLINE_DROP_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEDROP_CNT_PORT6_TXLINE_DROP_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT6_TXLINE_DROP_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT6_TXLINE_DROP_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEDROP_CNT_PORT6_TXLINE_DROP_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINESRT_CNT_PORT6_ADDR                                                               (0xD1A4)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT6_TXLINE_SRTPKT_CNT_H_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT6_TXLINE_SRTPKT_CNT_H_MASK                                         (0xFFFF << RTL8373_MACSEC_TXLINESRT_CNT_PORT6_TXLINE_SRTPKT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT6_TXLINE_SRTPKT_CNT_L_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT6_TXLINE_SRTPKT_CNT_L_MASK                                         (0xFFFF << RTL8373_MACSEC_TXLINESRT_CNT_PORT6_TXLINE_SRTPKT_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEGERR_CNT_PORT6_ADDR                                                              (0xD1A8)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT6_TXLINE_GERR_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT6_TXLINE_GERR_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEGERR_CNT_PORT6_TXLINE_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT6_TXLINE_GERR_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT6_TXLINE_GERR_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEGERR_CNT_PORT6_TXLINE_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINE_DBG_PORT6_ADDR                                                                  (0xD1AC)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT6_TXLINE_IP2XG_FSM_OFFSET                                             (16)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT6_TXLINE_IP2XG_FSM_MASK                                               (0x1F << RTL8373_MACSEC_TXLINE_DBG_PORT6_TXLINE_IP2XG_FSM_OFFSET)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT6_TXLINE_IP2WRP_FSM_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT6_TXLINE_IP2WRP_FSM_MASK                                              (0xF << RTL8373_MACSEC_TXLINE_DBG_PORT6_TXLINE_IP2WRP_FSM_OFFSET)

#define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT6_ADDR                                                            (0xD1B0)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT6_RXLINE_CRCERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT6_RXLINE_CRCERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINECRCERR_CNT_PORT6_RXLINE_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT6_RXLINE_CRCERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT6_RXLINE_CRCERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINECRCERR_CNT_PORT6_RXLINE_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT6_ADDR                                                            (0xD1B4)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT6_RXLINE_PKTERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT6_RXLINE_PKTERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT6_RXLINE_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT6_RXLINE_PKTERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT6_RXLINE_PKTERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT6_RXLINE_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT6_ADDR                                                              (0xD1B8)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT6_RXLINE_OK_CNT_1_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT6_RXLINE_OK_CNT_1_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_0_PORT6_RXLINE_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT6_RXLINE_OK_CNT_0_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT6_RXLINE_OK_CNT_0_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_0_PORT6_RXLINE_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT6_ADDR                                                              (0xD1BC)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT6_RXLINE_OK_CNT_3_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT6_RXLINE_OK_CNT_3_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_2_PORT6_RXLINE_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT6_RXLINE_OK_CNT_2_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT6_RXLINE_OK_CNT_2_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_2_PORT6_RXLINE_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_RXLINESRT_CNT_PORT6_ADDR                                                               (0xD1C0)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT6_RXLINE_SHORTPKT_CNT_H_OFFSET                                     (16)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT6_RXLINE_SHORTPKT_CNT_H_MASK                                       (0xFFFF << RTL8373_MACSEC_RXLINESRT_CNT_PORT6_RXLINE_SHORTPKT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT6_RXLINE_SHORTPKT_CNT_L_OFFSET                                     (0)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT6_RXLINE_SHORTPKT_CNT_L_MASK                                       (0xFFFF << RTL8373_MACSEC_RXLINESRT_CNT_PORT6_RXLINE_SHORTPKT_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEGERR_CNT_PORT6_ADDR                                                              (0xD1C4)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT6_RXLINE_GERR_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT6_RXLINE_GERR_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_RXLINEGERR_CNT_PORT6_RXLINE_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT6_RXLINE_GERR_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT6_RXLINE_GERR_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_RXLINEGERR_CNT_PORT6_RXLINE_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT6_ADDR                                                           (0xD1C8)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT6_RXLINE_GLPIERR_CNT_H_OFFSET                                  (16)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT6_RXLINE_GLPIERR_CNT_H_MASK                                    (0xFFFF << RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT6_RXLINE_GLPIERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT6_RXLINE_GLPIERR_CNT_L_OFFSET                                  (0)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT6_RXLINE_GLPIERR_CNT_L_MASK                                    (0xFFFF << RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT6_RXLINE_GLPIERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINE_DBG_PORT6_ADDR                                                                  (0xD1CC)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT6_RXLINE_XG2IP_FSM_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT6_RXLINE_XG2IP_FSM_MASK                                               (0xF << RTL8373_MACSEC_RXLINE_DBG_PORT6_RXLINE_XG2IP_FSM_OFFSET)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT6_RXLINE_WRP2IP_FSM_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT6_RXLINE_WRP2IP_FSM_MASK                                              (0xF << RTL8373_MACSEC_RXLINE_DBG_PORT6_RXLINE_WRP2IP_FSM_OFFSET)

#define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT6_ADDR                                                             (0xD1D0)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT6_RXSYS_CRCERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT6_RXSYS_CRCERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT6_RXSYS_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT6_RXSYS_CRCERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT6_RXSYS_CRCERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT6_RXSYS_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT6_ADDR                                                             (0xD1D4)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT6_RXSYS_PKTERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT6_RXSYS_PKTERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT6_RXSYS_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT6_RXSYS_PKTERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT6_RXSYS_PKTERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT6_RXSYS_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT6_ADDR                                                               (0xD1D8)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT6_RXSYS_OK_CNT_1_OFFSET                                            (16)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT6_RXSYS_OK_CNT_1_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_0_PORT6_RXSYS_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT6_RXSYS_OK_CNT_0_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT6_RXSYS_OK_CNT_0_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_0_PORT6_RXSYS_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT6_ADDR                                                               (0xD1DC)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT6_RXSYS_OK_CNT_3_OFFSET                                            (16)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT6_RXSYS_OK_CNT_3_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_2_PORT6_RXSYS_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT6_RXSYS_OK_CNT_2_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT6_RXSYS_OK_CNT_2_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_2_PORT6_RXSYS_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_RXSYSDROP_CNT_PORT6_ADDR                                                               (0xD1E0)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT6_RXSYS_DROP_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT6_RXSYS_DROP_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSDROP_CNT_PORT6_RXSYS_DROP_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT6_RXSYS_DROP_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT6_RXSYS_DROP_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSDROP_CNT_PORT6_RXSYS_DROP_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSSRT_CNT_PORT6_ADDR                                                                (0xD1E4)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT6_RXSYS_DECRYPTSRT_CNT_H_OFFSET                                     (16)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT6_RXSYS_DECRYPTSRT_CNT_H_MASK                                       (0xFFFF << RTL8373_MACSEC_RXSYSSRT_CNT_PORT6_RXSYS_DECRYPTSRT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT6_RXSYS_DECRYPTSRT_CNT_L_OFFSET                                     (0)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT6_RXSYS_DECRYPTSRT_CNT_L_MASK                                       (0xFFFF << RTL8373_MACSEC_RXSYSSRT_CNT_PORT6_RXSYS_DECRYPTSRT_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSGERR_CNT_PORT6_ADDR                                                               (0xD1E8)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT6_RXSYS_GERR_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT6_RXSYS_GERR_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSGERR_CNT_PORT6_RXSYS_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT6_RXSYS_GERR_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT6_RXSYS_GERR_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSGERR_CNT_PORT6_RXSYS_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYS_DBG_PORT6_ADDR                                                                   (0xD1EC)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT6_RXSYS_IP2XG_FSM_OFFSET                                               (16)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT6_RXSYS_IP2XG_FSM_MASK                                                 (0x1F << RTL8373_MACSEC_RXSYS_DBG_PORT6_RXSYS_IP2XG_FSM_OFFSET)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT6_RXSYS_IP2WRP_FSM_OFFSET                                              (0)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT6_RXSYS_IP2WRP_FSM_MASK                                                (0xF << RTL8373_MACSEC_RXSYS_DBG_PORT6_RXSYS_IP2WRP_FSM_OFFSET)

#define RTL8373_MACSEC_TXSYS_CFG1_PORT6_ADDR                                                                  (0xD1F0)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT6_TXSYS_XGMINIFG_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT6_TXSYS_XGMINIFG_MASK                                                 (0x1F << RTL8373_MACSEC_TXSYS_CFG1_PORT6_TXSYS_XGMINIFG_OFFSET)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT6_TXSYS_MINIFG_OFFSET                                                 (8)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT6_TXSYS_MINIFG_MASK                                                   (0xF << RTL8373_MACSEC_TXSYS_CFG1_PORT6_TXSYS_MINIFG_OFFSET)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT6_TXSYS_PMBNUM_OFFSET                                                 (0)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT6_TXSYS_PMBNUM_MASK                                                   (0x7 << RTL8373_MACSEC_TXSYS_CFG1_PORT6_TXSYS_PMBNUM_OFFSET)

#define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_ADDR                                                                (0xD1F4)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_TXSYS_OUTERVLAN1_OFFSET                                           (16)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_TXSYS_OUTERVLAN1_MASK                                             (0xFFFF << RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_TXSYS_OUTERVLAN1_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_PTP_UDP_EN_OFFSET                                                 (13)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_PTP_UDP_EN_MASK                                                   (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_PTP_UDP_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_PTP_ETH_EN_OFFSET                                                 (12)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_PTP_ETH_EN_MASK                                                   (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_PTP_ETH_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_TXSYS_PTPCRYPT_EN_OFFSET                                          (8)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_TXSYS_PTPCRYPT_EN_MASK                                            (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_TXSYS_PTPCRYPT_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_TXSYS_FLOWID_OFFSET                                               (0)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_TXSYS_FLOWID_MASK                                                 (0x3F << RTL8373_MACSEC_TXSYS_PTPCFG_PORT6_TXSYS_FLOWID_OFFSET)

#define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT6_ADDR                                                            (0xD1F8)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT6_TXSYS_OUTERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT6_TXSYS_OUTERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT6_TXSYS_OUTERVLAN3_OFFSET)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT6_TXSYS_OUTERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT6_TXSYS_OUTERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT6_TXSYS_OUTERVLAN2_OFFSET)

#define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT6_ADDR                                                            (0xD1FC)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT6_TXSYS_INNERVLAN1_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT6_TXSYS_INNERVLAN1_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT6_TXSYS_INNERVLAN1_OFFSET)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT6_TXSYS_OUTERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT6_TXSYS_OUTERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT6_TXSYS_OUTERVLAN4_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT6_ADDR                                                            (0xD200)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT6_TXSYS_INNERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT6_TXSYS_INNERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT6_TXSYS_INNERVLAN3_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT6_TXSYS_INNERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT6_TXSYS_INNERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT6_TXSYS_INNERVLAN2_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT6_ADDR                                                            (0xD204)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT6_TXSYS_INNERVLAN5_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT6_TXSYS_INNERVLAN5_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT6_TXSYS_INNERVLAN5_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT6_TXSYS_INNERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT6_TXSYS_INNERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT6_TXSYS_INNERVLAN4_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT6_ADDR                                                            (0xD208)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT6_TXSYS_INNERVLAN7_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT6_TXSYS_INNERVLAN7_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT6_TXSYS_INNERVLAN7_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT6_TXSYS_INNERVLAN6_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT6_TXSYS_INNERVLAN6_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT6_TXSYS_INNERVLAN6_OFFSET)

#define RTL8373_UNUSED_011C_PORT6_ADDR                                                                        (0xD20C)
  #define RTL8373_UNUSED_011C_PORT6_UNUSED_011C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_011C_PORT6_UNUSED_011C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_011C_PORT6_UNUSED_011C_PORT6_OFFSET)

#define RTL8373_UNUSED_0120_PORT6_ADDR                                                                        (0xD210)
  #define RTL8373_UNUSED_0120_PORT6_UNUSED_0120_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0120_PORT6_UNUSED_0120_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0120_PORT6_UNUSED_0120_PORT6_OFFSET)

#define RTL8373_UNUSED_0124_PORT6_ADDR                                                                        (0xD214)
  #define RTL8373_UNUSED_0124_PORT6_UNUSED_0124_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0124_PORT6_UNUSED_0124_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0124_PORT6_UNUSED_0124_PORT6_OFFSET)

#define RTL8373_UNUSED_0128_PORT6_ADDR                                                                        (0xD218)
  #define RTL8373_UNUSED_0128_PORT6_UNUSED_0128_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0128_PORT6_UNUSED_0128_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0128_PORT6_UNUSED_0128_PORT6_OFFSET)

#define RTL8373_UNUSED_012C_PORT6_ADDR                                                                        (0xD21C)
  #define RTL8373_UNUSED_012C_PORT6_UNUSED_012C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_012C_PORT6_UNUSED_012C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_012C_PORT6_UNUSED_012C_PORT6_OFFSET)

#define RTL8373_UNUSED_0130_PORT6_ADDR                                                                        (0xD220)
  #define RTL8373_UNUSED_0130_PORT6_UNUSED_0130_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0130_PORT6_UNUSED_0130_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0130_PORT6_UNUSED_0130_PORT6_OFFSET)

#define RTL8373_UNUSED_0134_PORT6_ADDR                                                                        (0xD224)
  #define RTL8373_UNUSED_0134_PORT6_UNUSED_0134_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0134_PORT6_UNUSED_0134_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0134_PORT6_UNUSED_0134_PORT6_OFFSET)

#define RTL8373_UNUSED_0138_PORT6_ADDR                                                                        (0xD228)
  #define RTL8373_UNUSED_0138_PORT6_UNUSED_0138_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0138_PORT6_UNUSED_0138_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0138_PORT6_UNUSED_0138_PORT6_OFFSET)

#define RTL8373_UNUSED_013C_PORT6_ADDR                                                                        (0xD22C)
  #define RTL8373_UNUSED_013C_PORT6_UNUSED_013C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_013C_PORT6_UNUSED_013C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_013C_PORT6_UNUSED_013C_PORT6_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG1_PORT6_ADDR                                                                 (0xD230)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT6_TXLINE_WAIT_T_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT6_TXLINE_WAIT_T_MASK                                                 (0xFF << RTL8373_MACSEC_TXLINE_CFG1_PORT6_TXLINE_WAIT_T_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT6_TXLINE_MINIFG_OFFSET                                               (8)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT6_TXLINE_MINIFG_MASK                                                 (0xFF << RTL8373_MACSEC_TXLINE_CFG1_PORT6_TXLINE_MINIFG_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT6_TXLINE_PMBNUM_OFFSET                                               (0)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT6_TXLINE_PMBNUM_MASK                                                 (0xF << RTL8373_MACSEC_TXLINE_CFG1_PORT6_TXLINE_PMBNUM_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG3_PORT6_ADDR                                                                 (0xD234)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_FIFO_TSHD_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_FIFO_TSHD_MASK                                              (0xFF << RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_FIFO_TSHD_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PAD_VLAN_EN_OFFSET                                          (14)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PAD_VLAN_EN_MASK                                            (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PAD_VLAN_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PAD_MACSEC_EN_OFFSET                                        (13)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PAD_MACSEC_EN_MASK                                          (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PAD_MACSEC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PAD_EN_OFFSET                                               (12)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PAD_EN_MASK                                                 (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PAD_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PKTERR_INVRSCRC_EN_OFFSET                                   (8)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PKTERR_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_PKTERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_GMIIER_INVRSCRC_EN_OFFSET                                   (5)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_GMIIER_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_GMIIER_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_CRCERR_INVRSCRC_EN_OFFSET                                   (4)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_CRCERR_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_CRCERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_CLASSDROP_EN_OFFSET                                         (0)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_CLASSDROP_EN_MASK                                           (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT6_TXLINE_CLASSDROP_EN_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG5_PORT6_ADDR                                                                 (0xD238)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT6_TXLINE_AVG_IPG_OFFSET                                              (16)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT6_TXLINE_AVG_IPG_MASK                                                (0xF << RTL8373_MACSEC_TXLINE_CFG5_PORT6_TXLINE_AVG_IPG_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT6_TXLIEN_LPIEXIT_T_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT6_TXLIEN_LPIEXIT_T_MASK                                              (0x7FFF << RTL8373_MACSEC_TXLINE_CFG5_PORT6_TXLIEN_LPIEXIT_T_OFFSET)

#define RTL8373_UNUSED_014C_PORT6_ADDR                                                                        (0xD23C)
  #define RTL8373_UNUSED_014C_PORT6_UNUSED_014C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_014C_PORT6_UNUSED_014C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_014C_PORT6_UNUSED_014C_PORT6_OFFSET)

#define RTL8373_UNUSED_0150_PORT6_ADDR                                                                        (0xD240)
  #define RTL8373_UNUSED_0150_PORT6_UNUSED_0150_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0150_PORT6_UNUSED_0150_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0150_PORT6_UNUSED_0150_PORT6_OFFSET)

#define RTL8373_UNUSED_0154_PORT6_ADDR                                                                        (0xD244)
  #define RTL8373_UNUSED_0154_PORT6_UNUSED_0154_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0154_PORT6_UNUSED_0154_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0154_PORT6_UNUSED_0154_PORT6_OFFSET)

#define RTL8373_UNUSED_0158_PORT6_ADDR                                                                        (0xD248)
  #define RTL8373_UNUSED_0158_PORT6_UNUSED_0158_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0158_PORT6_UNUSED_0158_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0158_PORT6_UNUSED_0158_PORT6_OFFSET)

#define RTL8373_UNUSED_015C_PORT6_ADDR                                                                        (0xD24C)
  #define RTL8373_UNUSED_015C_PORT6_UNUSED_015C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_015C_PORT6_UNUSED_015C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_015C_PORT6_UNUSED_015C_PORT6_OFFSET)

#define RTL8373_UNUSED_0160_PORT6_ADDR                                                                        (0xD250)
  #define RTL8373_UNUSED_0160_PORT6_UNUSED_0160_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0160_PORT6_UNUSED_0160_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0160_PORT6_UNUSED_0160_PORT6_OFFSET)

#define RTL8373_UNUSED_0164_PORT6_ADDR                                                                        (0xD254)
  #define RTL8373_UNUSED_0164_PORT6_UNUSED_0164_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0164_PORT6_UNUSED_0164_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0164_PORT6_UNUSED_0164_PORT6_OFFSET)

#define RTL8373_UNUSED_0168_PORT6_ADDR                                                                        (0xD258)
  #define RTL8373_UNUSED_0168_PORT6_UNUSED_0168_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0168_PORT6_UNUSED_0168_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0168_PORT6_UNUSED_0168_PORT6_OFFSET)

#define RTL8373_UNUSED_016C_PORT6_ADDR                                                                        (0xD25C)
  #define RTL8373_UNUSED_016C_PORT6_UNUSED_016C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_016C_PORT6_UNUSED_016C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_016C_PORT6_UNUSED_016C_PORT6_OFFSET)

#define RTL8373_UNUSED_0170_PORT6_ADDR                                                                        (0xD260)
  #define RTL8373_UNUSED_0170_PORT6_UNUSED_0170_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0170_PORT6_UNUSED_0170_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0170_PORT6_UNUSED_0170_PORT6_OFFSET)

#define RTL8373_UNUSED_0174_PORT6_ADDR                                                                        (0xD264)
  #define RTL8373_UNUSED_0174_PORT6_UNUSED_0174_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0174_PORT6_UNUSED_0174_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0174_PORT6_UNUSED_0174_PORT6_OFFSET)

#define RTL8373_UNUSED_0178_PORT6_ADDR                                                                        (0xD268)
  #define RTL8373_UNUSED_0178_PORT6_UNUSED_0178_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0178_PORT6_UNUSED_0178_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0178_PORT6_UNUSED_0178_PORT6_OFFSET)

#define RTL8373_UNUSED_017C_PORT6_ADDR                                                                        (0xD26C)
  #define RTL8373_UNUSED_017C_PORT6_UNUSED_017C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_017C_PORT6_UNUSED_017C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_017C_PORT6_UNUSED_017C_PORT6_OFFSET)

#define RTL8373_MACSEC_RXLINE_CFG1_PORT6_ADDR                                                                 (0xD270)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT6_RXLINE_XGMINIFG_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT6_RXLINE_XGMINIFG_MASK                                               (0x1F << RTL8373_MACSEC_RXLINE_CFG1_PORT6_RXLINE_XGMINIFG_OFFSET)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT6_RXLINE_MINIPG_OFFSET                                               (8)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT6_RXLINE_MINIPG_MASK                                                 (0xF << RTL8373_MACSEC_RXLINE_CFG1_PORT6_RXLINE_MINIPG_OFFSET)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT6_RXLINE_PMBNUM_OFFSET                                               (0)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT6_RXLINE_PMBNUM_MASK                                                 (0x7 << RTL8373_MACSEC_RXLINE_CFG1_PORT6_RXLINE_PMBNUM_OFFSET)

#define RTL8373_UNUSED_0184_PORT6_ADDR                                                                        (0xD274)
  #define RTL8373_UNUSED_0184_PORT6_UNUSED_0184_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0184_PORT6_UNUSED_0184_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0184_PORT6_UNUSED_0184_PORT6_OFFSET)

#define RTL8373_UNUSED_0188_PORT6_ADDR                                                                        (0xD278)
  #define RTL8373_UNUSED_0188_PORT6_UNUSED_0188_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0188_PORT6_UNUSED_0188_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0188_PORT6_UNUSED_0188_PORT6_OFFSET)

#define RTL8373_UNUSED_018C_PORT6_ADDR                                                                        (0xD27C)
  #define RTL8373_UNUSED_018C_PORT6_UNUSED_018C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_018C_PORT6_UNUSED_018C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_018C_PORT6_UNUSED_018C_PORT6_OFFSET)

#define RTL8373_UNUSED_0190_PORT6_ADDR                                                                        (0xD280)
  #define RTL8373_UNUSED_0190_PORT6_UNUSED_0190_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0190_PORT6_UNUSED_0190_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0190_PORT6_UNUSED_0190_PORT6_OFFSET)

#define RTL8373_UNUSED_0194_PORT6_ADDR                                                                        (0xD284)
  #define RTL8373_UNUSED_0194_PORT6_UNUSED_0194_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0194_PORT6_UNUSED_0194_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0194_PORT6_UNUSED_0194_PORT6_OFFSET)

#define RTL8373_UNUSED_0198_PORT6_ADDR                                                                        (0xD288)
  #define RTL8373_UNUSED_0198_PORT6_UNUSED_0198_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0198_PORT6_UNUSED_0198_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0198_PORT6_UNUSED_0198_PORT6_OFFSET)

#define RTL8373_UNUSED_019C_PORT6_ADDR                                                                        (0xD28C)
  #define RTL8373_UNUSED_019C_PORT6_UNUSED_019C_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_019C_PORT6_UNUSED_019C_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_019C_PORT6_UNUSED_019C_PORT6_OFFSET)

#define RTL8373_UNUSED_01A0_PORT6_ADDR                                                                        (0xD290)
  #define RTL8373_UNUSED_01A0_PORT6_UNUSED_01A0_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A0_PORT6_UNUSED_01A0_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A0_PORT6_UNUSED_01A0_PORT6_OFFSET)

#define RTL8373_UNUSED_01A4_PORT6_ADDR                                                                        (0xD294)
  #define RTL8373_UNUSED_01A4_PORT6_UNUSED_01A4_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A4_PORT6_UNUSED_01A4_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A4_PORT6_UNUSED_01A4_PORT6_OFFSET)

#define RTL8373_UNUSED_01A8_PORT6_ADDR                                                                        (0xD298)
  #define RTL8373_UNUSED_01A8_PORT6_UNUSED_01A8_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A8_PORT6_UNUSED_01A8_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A8_PORT6_UNUSED_01A8_PORT6_OFFSET)

#define RTL8373_UNUSED_01AC_PORT6_ADDR                                                                        (0xD29C)
  #define RTL8373_UNUSED_01AC_PORT6_UNUSED_01AC_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01AC_PORT6_UNUSED_01AC_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01AC_PORT6_UNUSED_01AC_PORT6_OFFSET)

#define RTL8373_UNUSED_01B0_PORT6_ADDR                                                                        (0xD2A0)
  #define RTL8373_UNUSED_01B0_PORT6_UNUSED_01B0_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B0_PORT6_UNUSED_01B0_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B0_PORT6_UNUSED_01B0_PORT6_OFFSET)

#define RTL8373_UNUSED_01B4_PORT6_ADDR                                                                        (0xD2A4)
  #define RTL8373_UNUSED_01B4_PORT6_UNUSED_01B4_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B4_PORT6_UNUSED_01B4_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B4_PORT6_UNUSED_01B4_PORT6_OFFSET)

#define RTL8373_UNUSED_01B8_PORT6_ADDR                                                                        (0xD2A8)
  #define RTL8373_UNUSED_01B8_PORT6_UNUSED_01B8_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B8_PORT6_UNUSED_01B8_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B8_PORT6_UNUSED_01B8_PORT6_OFFSET)

#define RTL8373_UNUSED_01BC_PORT6_ADDR                                                                        (0xD2AC)
  #define RTL8373_UNUSED_01BC_PORT6_UNUSED_01BC_PORT6_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01BC_PORT6_UNUSED_01BC_PORT6_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01BC_PORT6_UNUSED_01BC_PORT6_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG1_PORT6_ADDR                                                                  (0xD2B0)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT6_RXSYS_WAIT_T_OFFSET                                                 (16)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT6_RXSYS_WAIT_T_MASK                                                   (0xFF << RTL8373_MACSEC_RXSYS_CFG1_PORT6_RXSYS_WAIT_T_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT6_RXSYS_MINIPG_OFFSET                                                 (8)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT6_RXSYS_MINIPG_MASK                                                   (0xFF << RTL8373_MACSEC_RXSYS_CFG1_PORT6_RXSYS_MINIPG_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT6_RXSYS_PMBNUM_OFFSET                                                 (0)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT6_RXSYS_PMBNUM_MASK                                                   (0xF << RTL8373_MACSEC_RXSYS_CFG1_PORT6_RXSYS_PMBNUM_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG3_PORT6_ADDR                                                                  (0xD2B4)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_OUTERVLAN1_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_OUTERVLAN1_MASK                                               (0xFFFF << RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_OUTERVLAN1_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PAD_VLAN_EN_OFFSET                                            (14)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PAD_VLAN_EN_MASK                                              (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PAD_VLAN_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PAD_LINESRT_EN_OFFSET                                         (13)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PAD_LINESRT_EN_MASK                                           (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PAD_LINESRT_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PAD_DECRYPTSRT_EN_OFFSET                                      (12)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PAD_DECRYPTSRT_EN_MASK                                        (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PAD_DECRYPTSRT_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PKTERR_INVRSCRC_EN_OFFSET                                     (8)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PKTERR_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_PKTERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_GMIIER_INVRSCRC_EN_OFFSET                                     (5)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_GMIIER_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_GMIIER_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_CRCERR_INVRSCRC_EN_OFFSET                                     (4)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_CRCERR_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_CRCERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_CLASSDROP_EN_OFFSET                                           (0)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_CLASSDROP_EN_MASK                                             (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT6_RXSYS_CLASSDROP_EN_OFFSET)

#define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT6_ADDR                                                            (0xD2B8)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT6_RXSYS_OUTERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT6_RXSYS_OUTERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT6_RXSYS_OUTERVLAN3_OFFSET)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT6_RXSYS_OUTERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT6_RXSYS_OUTERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT6_RXSYS_OUTERVLAN2_OFFSET)

#define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT6_ADDR                                                            (0xD2BC)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT6_RXSYS_INNERVLAN1_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT6_RXSYS_INNERVLAN1_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT6_RXSYS_INNERVLAN1_OFFSET)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT6_RXSYS_OUTERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT6_RXSYS_OUTERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT6_RXSYS_OUTERVLAN4_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT6_ADDR                                                            (0xD2C0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT6_RXSYS_INNERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT6_RXSYS_INNERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT6_RXSYS_INNERVLAN3_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT6_RXSYS_INNERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT6_RXSYS_INNERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT6_RXSYS_INNERVLAN2_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT6_ADDR                                                            (0xD2C4)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT6_RXSYS_INNERVLAN5_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT6_RXSYS_INNERVLAN5_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT6_RXSYS_INNERVLAN5_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT6_RXSYS_INNERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT6_RXSYS_INNERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT6_RXSYS_INNERVLAN4_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT6_ADDR                                                            (0xD2C8)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT6_RXSYS_INNERVLAN7_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT6_RXSYS_INNERVLAN7_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT6_RXSYS_INNERVLAN7_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT6_RXSYS_INNERVLAN6_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT6_RXSYS_INNERVLAN6_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT6_RXSYS_INNERVLAN6_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG4_PORT6_ADDR                                                                  (0xD2CC)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT6_RXSYS_LPIEXIT_T_OFFSET                                              (16)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT6_RXSYS_LPIEXIT_T_MASK                                                (0x7FFF << RTL8373_MACSEC_RXSYS_CFG4_PORT6_RXSYS_LPIEXIT_T_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT6_RXSYS_FIFO_FTUNE_OFFSET                                             (8)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT6_RXSYS_FIFO_FTUNE_MASK                                               (0xFF << RTL8373_MACSEC_RXSYS_CFG4_PORT6_RXSYS_FIFO_FTUNE_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT6_RXSYS_FIFO_TSHD_OFFSET                                              (0)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT6_RXSYS_FIFO_TSHD_MASK                                                (0xFF << RTL8373_MACSEC_RXSYS_CFG4_PORT6_RXSYS_FIFO_TSHD_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG6_PORT6_ADDR                                                                  (0xD2D0)
  #define RTL8373_MACSEC_RXSYS_CFG6_PORT6_RXSYS_AVG_IPG_OFFSET                                                (0)
  #define RTL8373_MACSEC_RXSYS_CFG6_PORT6_RXSYS_AVG_IPG_MASK                                                  (0xF << RTL8373_MACSEC_RXSYS_CFG6_PORT6_RXSYS_AVG_IPG_OFFSET)

#define RTL8373_MACSEC_REG_GLB_SET1_PORT7_ADDR                                                                (0xD8F0)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_GATING_OFFSET                                                  (31)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_GATING_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_GATING_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_GATING_OFFSET                                                  (30)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_GATING_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_GATING_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_DBG_EN_OFFSET                                                     (29)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_DBG_EN_MASK                                                       (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_DBG_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_DBG_SEL_OFFSET                                                    (24)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_DBG_SEL_MASK                                                      (0x1F << RTL8373_MACSEC_REG_GLB_SET1_PORT7_DBG_SEL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_DBG_SPD_SEL_OFFSET                                                (23)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_DBG_SPD_SEL_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_DBG_SPD_SEL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_G_IOSAMEPMB_OFFSET                                             (22)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_G_IOSAMEPMB_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_G_IOSAMEPMB_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_G_IOSAMEPMB_OFFSET                                             (21)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_G_IOSAMEPMB_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_G_IOSAMEPMB_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_MIBCNT_MODE_OFFSET                                                (20)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_MIBCNT_MODE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_MIBCNT_MODE_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_XGDIC_EN_OFFSET                                                (18)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_XGDIC_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_XGDIC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_XGDIC_EN_OFFSET                                                (17)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_XGDIC_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_XGDIC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_MIBCNT_SWRST_N_OFFSET                                             (16)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_MIBCNT_SWRST_N_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_MIBCNT_SWRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_PTPBYPASS_EN_OFFSET                                               (14)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_PTPBYPASS_EN_MASK                                                 (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_PTPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_SYSLPBK_EN_OFFSET                                                 (13)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_SYSLPBK_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_SYSLPBK_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_PHY2MAC_EN_OFFSET                                                 (12)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_PHY2MAC_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_PHY2MAC_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_IPRST_N_OFFSET                                                 (11)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_IPRST_N_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_IPRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_IPBYPASS_EN_OFFSET                                             (10)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_IPBYPASS_EN_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_IPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_MACSECBYPASS_EN_OFFSET                                         (9)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_MACSECBYPASS_EN_MASK                                           (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_MACSECBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_SWRST_EN_OFFSET                                                (8)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_SWRST_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_RX_SWRST_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_LINELPBK_EN_OFFSET                                                (5)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_LINELPBK_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_LINELPBK_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_MAC2PHY_EN_OFFSET                                                 (4)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_MAC2PHY_EN_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_MAC2PHY_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_IPRST_N_OFFSET                                                 (3)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_IPRST_N_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_IPRST_N_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_IPBYPASS_EN_OFFSET                                             (2)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_IPBYPASS_EN_MASK                                               (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_IPBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_MACSECBYPASS_EN_OFFSET                                         (1)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_MACSECBYPASS_EN_MASK                                           (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_MACSECBYPASS_EN_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_SWRST_EN_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_SWRST_EN_MASK                                                  (0x1 << RTL8373_MACSEC_REG_GLB_SET1_PORT7_TX_SWRST_EN_OFFSET)

#define RTL8373_MACSEC_REG_GLB_IMR_PORT7_ADDR                                                                 (0xD8F4)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPILOCK_XG_IMR_OFFSET                                           (11)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPILOCK_XG_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPILOCK_XG_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPILOCK_IMR_OFFSET                                              (10)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPILOCK_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPILOCK_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPISECFAIL_IMR_OFFSET                                           (9)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPISECFAIL_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPISECFAIL_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPI_GLB_IMR_OFFSET                                              (8)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPI_GLB_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT7_RX_IPI_GLB_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPELOCK_XG_IMR_OFFSET                                           (3)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPELOCK_XG_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPELOCK_XG_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPELOCK_IMR_OFFSET                                              (2)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPELOCK_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPELOCK_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPESECFAIL_IMR_OFFSET                                           (1)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPESECFAIL_IMR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPESECFAIL_IMR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPE_GLB_IMR_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPE_GLB_IMR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_IMR_PORT7_TX_IPE_GLB_IMR_OFFSET)

#define RTL8373_MACSEC_REG_GLB_ISR_PORT7_ADDR                                                                 (0xD8F8)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPILOCK_XG_ISR_OFFSET                                           (11)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPILOCK_XG_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPILOCK_XG_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPILOCK_ISR_OFFSET                                              (10)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPILOCK_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPILOCK_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPISECFAIL_ISR_OFFSET                                           (9)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPISECFAIL_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPISECFAIL_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPI_GLB_ISR_OFFSET                                              (8)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPI_GLB_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT7_RX_IPI_GLB_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPELOCK_XG_ISR_OFFSET                                           (3)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPELOCK_XG_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPELOCK_XG_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPELOCK_ISR_OFFSET                                              (2)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPELOCK_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPELOCK_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPESECFAIL_ISR_OFFSET                                           (1)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPESECFAIL_ISR_MASK                                             (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPESECFAIL_ISR_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPE_GLB_ISR_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPE_GLB_ISR_MASK                                                (0x1 << RTL8373_MACSEC_REG_GLB_ISR_PORT7_TX_IPE_GLB_ISR_OFFSET)

#define RTL8373_UNUSED_000C_PORT7_ADDR                                                                        (0xD8FC)
  #define RTL8373_UNUSED_000C_PORT7_UNUSED_000C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_000C_PORT7_UNUSED_000C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_000C_PORT7_UNUSED_000C_PORT7_OFFSET)

#define RTL8373_MACSEC_PM_CTRL_PORT7_ADDR                                                                     (0xD900)
  #define RTL8373_MACSEC_PM_CTRL_PORT7_MACSEC_RX_ICG_EN_OFFSET                                                (1)
  #define RTL8373_MACSEC_PM_CTRL_PORT7_MACSEC_RX_ICG_EN_MASK                                                  (0x1 << RTL8373_MACSEC_PM_CTRL_PORT7_MACSEC_RX_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_PM_CTRL_PORT7_MACSEC_TX_ICG_EN_OFFSET                                                (0)
  #define RTL8373_MACSEC_PM_CTRL_PORT7_MACSEC_TX_ICG_EN_MASK                                                  (0x1 << RTL8373_MACSEC_PM_CTRL_PORT7_MACSEC_TX_ICG_EN_OFFSET)

#define RTL8373_MACSEC_REG_GLB_MASK_PORT7_ADDR                                                                (0xD904)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_RX_MTU_OFFSET                                                     (24)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_RX_MTU_MASK                                                       (0x3F << RTL8373_MACSEC_REG_GLB_MASK_PORT7_RX_MTU_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_TX_MTU_OFFSET                                                     (16)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_TX_MTU_MASK                                                       (0x3F << RTL8373_MACSEC_REG_GLB_MASK_PORT7_TX_MTU_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_RX_XGMASK_OFFSET                                                  (12)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_RX_XGMASK_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT7_RX_XGMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_RXDV_GMASK_OFFSET                                                 (8)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_RXDV_GMASK_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT7_RXDV_GMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_TX_XGMASK_OFFSET                                                  (4)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_TX_XGMASK_MASK                                                    (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT7_TX_XGMASK_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_TXEN_GMASK_OFFSET                                                 (0)
  #define RTL8373_MACSEC_REG_GLB_MASK_PORT7_TXEN_GMASK_MASK                                                   (0x1 << RTL8373_MACSEC_REG_GLB_MASK_PORT7_TXEN_GMASK_OFFSET)

#define RTL8373_MACSEC_REG_GLB_SET4_PORT7_ADDR                                                                (0xD908)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT7_TXMSKDELAY_VAL_OFFSET                                             (16)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT7_TXMSKDELAY_VAL_MASK                                               (0x7FFF << RTL8373_MACSEC_REG_GLB_SET4_PORT7_TXMSKDELAY_VAL_OFFSET)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT7_RXMSKDELAY_VAL_OFFSET                                             (0)
  #define RTL8373_MACSEC_REG_GLB_SET4_PORT7_RXMSKDELAY_VAL_MASK                                               (0x7FFF << RTL8373_MACSEC_REG_GLB_SET4_PORT7_RXMSKDELAY_VAL_OFFSET)

#define RTL8373_MACSEC_REG_IP_PROBE_PORT7_ADDR                                                                (0xD90C)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT7_PROBE_SEL_AE_OFFSET                                               (8)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT7_PROBE_SEL_AE_MASK                                                 (0xFF << RTL8373_MACSEC_REG_IP_PROBE_PORT7_PROBE_SEL_AE_OFFSET)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT7_PROBE_SEL_AI_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_IP_PROBE_PORT7_PROBE_SEL_AI_MASK                                                 (0xFF << RTL8373_MACSEC_REG_IP_PROBE_PORT7_PROBE_SEL_AI_OFFSET)

#define RTL8373_UNUSED_0020_PORT7_ADDR                                                                        (0xD910)
  #define RTL8373_UNUSED_0020_PORT7_UNUSED_0020_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0020_PORT7_UNUSED_0020_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0020_PORT7_UNUSED_0020_PORT7_OFFSET)

#define RTL8373_UNUSED_0024_PORT7_ADDR                                                                        (0xD914)
  #define RTL8373_UNUSED_0024_PORT7_UNUSED_0024_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0024_PORT7_UNUSED_0024_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0024_PORT7_UNUSED_0024_PORT7_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_ADDR                                                               (0xD918)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_MODE_MACSEC_SA_AE_OFFSET                                    (29)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_MODE_MACSEC_SA_AE_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_BIST_MODE_MACSEC_SA_AE_OFFSET                                (28)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_BIST_MODE_MACSEC_SA_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_BIST_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_RSTN_MACSEC_SA_AE_OFFSET                                    (27)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_RSTN_MACSEC_SA_AE_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_RSTN_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_SA_AE_OFFSET                               (26)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_SA_AE_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DYN_READ_EN_MACSEC_SA_AE_OFFSET                                  (25)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DYN_READ_EN_MACSEC_SA_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DYN_READ_EN_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_SA_AE_OFFSET                              (24)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_SA_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_MODE_MACSEC_SA_AI_OFFSET                                    (23)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_MODE_MACSEC_SA_AI_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_BIST_MODE_MACSEC_SA_AI_OFFSET                                (22)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_BIST_MODE_MACSEC_SA_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_BIST_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_RSTN_MACSEC_SA_AI_OFFSET                                    (21)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_RSTN_MACSEC_SA_AI_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_RSTN_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_SA_AI_OFFSET                               (20)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_SA_AI_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DYN_READ_EN_MACSEC_SA_AI_OFFSET                                  (19)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DYN_READ_EN_MACSEC_SA_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DYN_READ_EN_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_SA_AI_OFFSET                              (18)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_SA_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_MACSEC_SA_AE_ICG_EN_OFFSET                                       (17)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_MACSEC_SA_AE_ICG_EN_MASK                                         (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_MACSEC_SA_AE_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_MACSEC_SA_AI_ICG_EN_OFFSET                                       (16)
  #define RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_MACSEC_SA_AI_ICG_EN_MASK                                         (0x1 << RTL8373_MACSEC_MBIST_SA_CTRL_PORT7_MACSEC_SA_AI_ICG_EN_OFFSET)

#define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_ADDR                                                             (0xD91C)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_SA_AE_OFFSET                            (27)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_SA_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_SA_AE_OFFSET                                  (26)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_SA_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_SA_AE_OFFSET                              (25)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_SA_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_SA_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_SA_AI_OFFSET                            (24)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_SA_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_SA_AI_OFFSET                                  (23)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_SA_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_SA_AI_OFFSET                              (22)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_SA_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_SA_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_STAT_AE_OFFSET                          (21)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_STAT_AE_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_STAT_AE_OFFSET                                (20)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_STAT_AE_OFFSET                            (19)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_STAT_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_STAT_AI_OFFSET                          (18)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_STAT_AI_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_START_PAUSE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_STAT_AI_OFFSET                                (17)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_DONE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_STAT_AI_OFFSET                            (16)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_STAT_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_DONE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_MODE_MACSEC_STAT_AE_OFFSET                                (13)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_MODE_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_MODE_MACSEC_STAT_AE_OFFSET                            (12)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_MODE_MACSEC_STAT_AE_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_RSTN_MACSEC_STAT_AE_OFFSET                                (11)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_RSTN_MACSEC_STAT_AE_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_RSTN_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_STAT_AE_OFFSET                           (10)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_STAT_AE_MASK                             (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DYN_READ_EN_MACSEC_STAT_AE_OFFSET                              (9)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DYN_READ_EN_MACSEC_STAT_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DYN_READ_EN_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_STAT_AE_OFFSET                          (8)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_STAT_AE_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_MODE_MACSEC_STAT_AI_OFFSET                                (7)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_MODE_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_MODE_MACSEC_STAT_AI_OFFSET                            (6)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_MODE_MACSEC_STAT_AI_MASK                              (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_BIST_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_RSTN_MACSEC_STAT_AI_OFFSET                                (5)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_RSTN_MACSEC_STAT_AI_MASK                                  (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_RSTN_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_STAT_AI_OFFSET                           (4)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_STAT_AI_MASK                             (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_BIST_LOOP_MODE_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DYN_READ_EN_MACSEC_STAT_AI_OFFSET                              (3)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DYN_READ_EN_MACSEC_STAT_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DYN_READ_EN_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_STAT_AI_OFFSET                          (2)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_STAT_AI_MASK                            (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_DRF_TESS_RESUME_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_MACSEC_STAT_AE_ICG_EN_OFFSET                                   (1)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_MACSEC_STAT_AE_ICG_EN_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_MACSEC_STAT_AE_ICG_EN_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_MACSEC_STAT_AI_ICG_EN_OFFSET                                   (0)
  #define RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_MACSEC_STAT_AI_ICG_EN_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_STAT_CTRL_PORT7_MACSEC_STAT_AI_ICG_EN_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_ADDR                                                            (0xD920)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_DVSE_OFFSET                                      (27)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_DVSE_MASK                                        (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_DVS_OFFSET                                       (23)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_DVS_MASK                                         (0xF << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_LS_OFFSET                                        (22)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_LS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_DS_OFFSET                                        (21)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_DS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_SD_OFFSET                                        (20)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_SD_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI3_TEST1_OFFSET                                    (19)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI3_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI3_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI2_TEST1_OFFSET                                    (18)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI2_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI2_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI1_TEST1_OFFSET                                    (17)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI1_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI1_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI0_TEST1_OFFSET                                    (16)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI0_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AI0_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_DVSE_OFFSET                                      (11)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_DVSE_MASK                                        (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_DVS_OFFSET                                       (7)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_DVS_MASK                                         (0xF << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_LS_OFFSET                                        (6)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_LS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_DS_OFFSET                                        (5)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_DS_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_SD_OFFSET                                        (4)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_SD_MASK                                          (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE3_TEST1_OFFSET                                    (3)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE3_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE3_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE2_TEST1_OFFSET                                    (2)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE2_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE2_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE1_TEST1_OFFSET                                    (1)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE1_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE1_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE0_TEST1_OFFSET                                    (0)
  #define RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE0_TEST1_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_SA_AE_TEST_PORT7_MACSEC_SA_AE0_TEST1_OFFSET)

#define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_ADDR                                                          (0xD924)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_DVSE_OFFSET                                  (25)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_DVSE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_DVS_OFFSET                                   (21)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_DVS_MASK                                     (0xF << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_LS_OFFSET                                    (20)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_LS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_DS_OFFSET                                    (19)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_DS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_SD_OFFSET                                    (18)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_SD_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_TEST1_OFFSET                                 (17)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_TEST1_MASK                                   (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_TESTRWM_OFFSET                               (16)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_TESTRWM_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AI_TESTRWM_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_DVSE_OFFSET                                  (9)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_DVSE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_DVSE_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_DVS_OFFSET                                   (5)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_DVS_MASK                                     (0xF << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_DVS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_LS_OFFSET                                    (4)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_LS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_LS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_DS_OFFSET                                    (3)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_DS_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_DS_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_SD_OFFSET                                    (2)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_SD_MASK                                      (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_SD_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_TEST1_OFFSET                                 (1)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_TEST1_MASK                                   (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_TEST1_OFFSET)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_TESTRWM_OFFSET                               (0)
  #define RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_TESTRWM_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_STAT_AE_TEST_PORT7_MACSEC_STAT_AE_TESTRWM_OFFSET)

#define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_ADDR                                                               (0xD928)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_STAT_AE_OFFSET                                  (19)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_STAT_AE_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_STAT_AE_OFFSET                              (18)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_STAT_AE_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_STAT_AE_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_STAT_AI_OFFSET                                  (17)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_STAT_AI_MASK                                    (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_STAT_AI_OFFSET                              (16)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_STAT_AI_MASK                                (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_STAT_AI_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE3_OFFSET                                   (15)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE3_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE3_OFFSET                               (14)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE3_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE2_OFFSET                                   (13)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE2_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE2_OFFSET                               (12)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE2_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE1_OFFSET                                   (11)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE1_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE1_OFFSET                               (10)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE1_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE0_OFFSET                                   (9)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE0_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AE0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE0_OFFSET                               (8)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE0_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AE0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI3_OFFSET                                   (7)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI3_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI3_OFFSET                               (6)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI3_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI3_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI2_OFFSET                                   (5)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI2_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI2_OFFSET                               (4)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI2_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI2_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI1_OFFSET                                   (3)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI1_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI1_OFFSET                               (2)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI1_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI1_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI0_OFFSET                                   (1)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI0_MASK                                     (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_BIST_FAIL_MACSEC_SA_AI0_OFFSET)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI0_OFFSET                               (0)
  #define RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI0_MASK                                 (0x1 << RTL8373_MACSEC_MBIST_SA_FAIL_PORT7_DRF_BIST_FAIL_MACSEC_SA_AI0_OFFSET)

#define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_ADDR                                                              (0xD92C)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_WATER_LEVEL_ST_OFFSET                                       (28)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_WATER_LEVEL_ST_MASK                                         (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_WATER_LEVEL_ST_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_WATER_LEVEL_H_OFFSET                                        (24)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_WATER_LEVEL_H_MASK                                          (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_WATER_LEVEL_H_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_WATER_LEVEL_L_OFFSET                                        (20)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_WATER_LEVEL_L_MASK                                          (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_WATER_LEVEL_L_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_FAULT_ON_OFFSET                                             (19)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_FAULT_ON_MASK                                               (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_FAULT_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_ERROR_ON_OFFSET                                             (18)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_ERROR_ON_MASK                                               (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_ERROR_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_SEQ_RSV_ON_OFFSET                                           (17)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_SEQ_RSV_ON_MASK                                             (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_SEQ_RSV_ON_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_CLR_FIFO_OVTHR_OFFSET                                       (16)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_CLR_FIFO_OVTHR_MASK                                         (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_CFG_CLR_FIFO_OVTHR_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_XGLBK_FIFO_DBG_EN_OFFSET                                        (4)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_XGLBK_FIFO_DBG_EN_MASK                                          (0x1 << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_XGLBK_FIFO_DBG_EN_OFFSET)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_XGLBK_FIFO_DBG_SEL_OFFSET                                       (0)
  #define RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_XGLBK_FIFO_DBG_SEL_MASK                                         (0xF << RTL8373_MACSEC_XGLBK_FIFO_DBG_PORT7_XGLBK_FIFO_DBG_SEL_OFFSET)

#define RTL8373_MACSEC_REG_RWDH_AE_PORT7_ADDR                                                                 (0xD930)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT7_REG_DATA_AE_L_OFFSET                                               (16)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT7_REG_DATA_AE_L_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDH_AE_PORT7_REG_DATA_AE_L_OFFSET)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT7_REG_DATA_AE_H_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_RWDH_AE_PORT7_REG_DATA_AE_H_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDH_AE_PORT7_REG_DATA_AE_H_OFFSET)

#define RTL8373_MACSEC_REG_ADDR_AE_PORT7_ADDR                                                                 (0xD934)
  #define RTL8373_MACSEC_REG_ADDR_AE_PORT7_REG_ADDR_AE_OFFSET                                                 (16)
  #define RTL8373_MACSEC_REG_ADDR_AE_PORT7_REG_ADDR_AE_MASK                                                   (0xFFFF << RTL8373_MACSEC_REG_ADDR_AE_PORT7_REG_ADDR_AE_OFFSET)

#define RTL8373_MACSEC_REG_CMD_AE_PORT7_ADDR                                                                  (0xD938)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT7_REG_DATA_AI_H_OFFSET                                                (16)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT7_REG_DATA_AI_H_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_CMD_AE_PORT7_REG_DATA_AI_H_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT7_REG_RD_REQ_AE_OFFSET                                                (4)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT7_REG_RD_REQ_AE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_CMD_AE_PORT7_REG_RD_REQ_AE_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT7_REG_WR_REQ_AE_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_CMD_AE_PORT7_REG_WR_REQ_AE_MASK                                                  (0x1 << RTL8373_MACSEC_REG_CMD_AE_PORT7_REG_WR_REQ_AE_OFFSET)

#define RTL8373_MACSEC_REG_RWDL_AI_PORT7_ADDR                                                                 (0xD93C)
  #define RTL8373_MACSEC_REG_RWDL_AI_PORT7_REG_DATA_AI_L_OFFSET                                               (0)
  #define RTL8373_MACSEC_REG_RWDL_AI_PORT7_REG_DATA_AI_L_MASK                                                 (0xFFFF << RTL8373_MACSEC_REG_RWDL_AI_PORT7_REG_DATA_AI_L_OFFSET)

#define RTL8373_MACSEC_REG_ADDR_AI_PORT7_ADDR                                                                 (0xD940)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT7_REG_RD_REQ_AI_OFFSET                                               (20)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT7_REG_RD_REQ_AI_MASK                                                 (0x1 << RTL8373_MACSEC_REG_ADDR_AI_PORT7_REG_RD_REQ_AI_OFFSET)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT7_REG_WR_REQ_AI_OFFSET                                               (16)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT7_REG_WR_REQ_AI_MASK                                                 (0x1 << RTL8373_MACSEC_REG_ADDR_AI_PORT7_REG_WR_REQ_AI_OFFSET)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT7_REG_ADDR_AI_OFFSET                                                 (0)
  #define RTL8373_MACSEC_REG_ADDR_AI_PORT7_REG_ADDR_AI_MASK                                                   (0xFFFF << RTL8373_MACSEC_REG_ADDR_AI_PORT7_REG_ADDR_AI_OFFSET)

#define RTL8373_MACSEC_REG_RWD_PTP_PORT7_ADDR                                                                 (0xD944)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT7_REG_ADDR_PTP_OFFSET                                                (16)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT7_REG_ADDR_PTP_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_RWD_PTP_PORT7_REG_ADDR_PTP_OFFSET)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT7_REG_DATA_PTP_OFFSET                                                (0)
  #define RTL8373_MACSEC_REG_RWD_PTP_PORT7_REG_DATA_PTP_MASK                                                  (0xFFFF << RTL8373_MACSEC_REG_RWD_PTP_PORT7_REG_DATA_PTP_OFFSET)

#define RTL8373_MACSEC_REG_CMD_PTP_PORT7_ADDR                                                                 (0xD948)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT7_REG_RD_REQ_PTP_OFFSET                                              (4)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT7_REG_RD_REQ_PTP_MASK                                                (0x1 << RTL8373_MACSEC_REG_CMD_PTP_PORT7_REG_RD_REQ_PTP_OFFSET)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT7_REG_WR_REQ_PTP_OFFSET                                              (0)
  #define RTL8373_MACSEC_REG_CMD_PTP_PORT7_REG_WR_REQ_PTP_MASK                                                (0x1 << RTL8373_MACSEC_REG_CMD_PTP_PORT7_REG_WR_REQ_PTP_OFFSET)

#define RTL8373_UNUSED_005C_PORT7_ADDR                                                                        (0xD94C)
  #define RTL8373_UNUSED_005C_PORT7_UNUSED_005C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_005C_PORT7_UNUSED_005C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_005C_PORT7_UNUSED_005C_PORT7_OFFSET)

#define RTL8373_UNUSED_0060_PORT7_ADDR                                                                        (0xD950)
  #define RTL8373_UNUSED_0060_PORT7_UNUSED_0060_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0060_PORT7_UNUSED_0060_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0060_PORT7_UNUSED_0060_PORT7_OFFSET)

#define RTL8373_UNUSED_0064_PORT7_ADDR                                                                        (0xD954)
  #define RTL8373_UNUSED_0064_PORT7_UNUSED_0064_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0064_PORT7_UNUSED_0064_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0064_PORT7_UNUSED_0064_PORT7_OFFSET)

#define RTL8373_UNUSED_0068_PORT7_ADDR                                                                        (0xD958)
  #define RTL8373_UNUSED_0068_PORT7_UNUSED_0068_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0068_PORT7_UNUSED_0068_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0068_PORT7_UNUSED_0068_PORT7_OFFSET)

#define RTL8373_UNUSED_006C_PORT7_ADDR                                                                        (0xD95C)
  #define RTL8373_UNUSED_006C_PORT7_UNUSED_006C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_006C_PORT7_UNUSED_006C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_006C_PORT7_UNUSED_006C_PORT7_OFFSET)

#define RTL8373_UNUSED_0070_PORT7_ADDR                                                                        (0xD960)
  #define RTL8373_UNUSED_0070_PORT7_UNUSED_0070_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0070_PORT7_UNUSED_0070_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0070_PORT7_UNUSED_0070_PORT7_OFFSET)

#define RTL8373_UNUSED_0074_PORT7_ADDR                                                                        (0xD964)
  #define RTL8373_UNUSED_0074_PORT7_UNUSED_0074_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0074_PORT7_UNUSED_0074_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0074_PORT7_UNUSED_0074_PORT7_OFFSET)

#define RTL8373_RESERVED_0078_PORT7_ADDR                                                                      (0xD968)
  #define RTL8373_RESERVED_0078_PORT7_RESERVED_0078_PORT7_OFFSET                                              (0)
  #define RTL8373_RESERVED_0078_PORT7_RESERVED_0078_PORT7_MASK                                                (0xFFFFFFFF << RTL8373_RESERVED_0078_PORT7_RESERVED_0078_PORT7_OFFSET)

#define RTL8373_RESERVED_007C_PORT7_ADDR                                                                      (0xD96C)
  #define RTL8373_RESERVED_007C_PORT7_RESERVED_007C_PORT7_OFFSET                                              (0)
  #define RTL8373_RESERVED_007C_PORT7_RESERVED_007C_PORT7_MASK                                                (0xFFFFFFFF << RTL8373_RESERVED_007C_PORT7_RESERVED_007C_PORT7_OFFSET)

#define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT7_ADDR                                                             (0xD970)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT7_TXSYS_CRCERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT7_TXSYS_CRCERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT7_TXSYS_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT7_TXSYS_CRCERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT7_TXSYS_CRCERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSCRCERR_CNT_PORT7_TXSYS_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT7_ADDR                                                             (0xD974)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT7_TXSYS_PKTERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT7_TXSYS_PKTERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT7_TXSYS_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT7_TXSYS_PKTERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT7_TXSYS_PKTERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_TXSYSPKTERR_CNT_PORT7_TXSYS_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT7_ADDR                                                               (0xD978)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT7_TXSYS_OK_CNT_1_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT7_TXSYS_OK_CNT_1_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_0_PORT7_TXSYS_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT7_TXSYS_OK_CNT_0_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXSYSOK_CNT_0_PORT7_TXSYS_OK_CNT_0_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_0_PORT7_TXSYS_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT7_ADDR                                                               (0xD97C)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT7_TXSYS_OK_CNT_3_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT7_TXSYS_OK_CNT_3_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_2_PORT7_TXSYS_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT7_TXSYS_OK_CNT_2_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXSYSOK_CNT_2_PORT7_TXSYS_OK_CNT_2_MASK                                              (0xFFFF << RTL8373_MACSEC_TXSYSOK_CNT_2_PORT7_TXSYS_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_TXSYSGERR_CNT_PORT7_ADDR                                                               (0xD980)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT7_TXSYS_GERR_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT7_TXSYS_GERR_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_TXSYSGERR_CNT_PORT7_TXSYS_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT7_TXSYS_GERR_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXSYSGERR_CNT_PORT7_TXSYS_GERR_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_TXSYSGERR_CNT_PORT7_TXSYS_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT7_ADDR                                                            (0xD984)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT7_TXSYS_GLPIERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT7_TXSYS_GLPIERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT7_TXSYS_GLPIERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT7_TXSYS_GLPIERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT7_TXSYS_GLPIERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXSYSGLPIERR_CNT_PORT7_TXSYS_GLPIERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXSYS_DBG_PORT7_ADDR                                                                   (0xD988)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT7_TXSYS_XG2IP_FSM_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT7_TXSYS_XG2IP_FSM_MASK                                                 (0xF << RTL8373_MACSEC_TXSYS_DBG_PORT7_TXSYS_XG2IP_FSM_OFFSET)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT7_TXSYS_WRP2IP_FSM_OFFSET                                              (0)
  #define RTL8373_MACSEC_TXSYS_DBG_PORT7_TXSYS_WRP2IP_FSM_MASK                                                (0xF << RTL8373_MACSEC_TXSYS_DBG_PORT7_TXSYS_WRP2IP_FSM_OFFSET)

#define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_ADDR                                                              (0xD98C)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_UNDERRUN_CNT_INCR_OFFSET                                  (27)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_UNDERRUN_CNT_INCR_MASK                                    (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_UNDERRUN_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_DROP_CNT_INCR_OFFSET                                      (26)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_DROP_CNT_INCR_MASK                                        (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_DROP_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_PKTERR_CNT_INCR_OFFSET                                    (25)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_PKTERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_CRCERR_CNT_INCR_OFFSET                                    (24)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_CRCERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXSYS_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXLINE_OVERFLOW_CNT_INCR_OFFSET                                 (18)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXLINE_OVERFLOW_CNT_INCR_MASK                                   (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXLINE_OVERFLOW_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXLINE_PKTERR_CNT_INCR_OFFSET                                   (17)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXLINE_PKTERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXLINE_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXLINE_CRCERR_CNT_INCR_OFFSET                                   (16)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXLINE_CRCERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_RXLINE_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_UNDERRUN_CNT_INCR_OFFSET                                 (11)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_UNDERRUN_CNT_INCR_MASK                                   (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_UNDERRUN_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_DROP_CNT_INCR_OFFSET                                     (10)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_DROP_CNT_INCR_MASK                                       (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_DROP_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_PKTERR_CNT_INCR_OFFSET                                   (9)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_PKTERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_CRCERR_CNT_INCR_OFFSET                                   (8)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_CRCERR_CNT_INCR_MASK                                     (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXLINE_CRCERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXSYS_OVERFLOW_CNT_INCR_OFFSET                                  (2)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXSYS_OVERFLOW_CNT_INCR_MASK                                    (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXSYS_OVERFLOW_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXSYS_PKTERR_CNT_INCR_OFFSET                                    (1)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXSYS_PKTERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXSYS_PKTERR_CNT_INCR_OFFSET)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXSYS_CRCERR_CNT_INCR_OFFSET                                    (0)
  #define RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXSYS_CRCERR_CNT_INCR_MASK                                      (0x1 << RTL8373_MACSEC_TX_RX_CNT_INCR_PORT7_TXSYS_CRCERR_CNT_INCR_OFFSET)

#define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT7_ADDR                                                            (0xD990)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT7_TXLINE_CRCERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT7_TXLINE_CRCERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINECRCERR_CNT_PORT7_TXLINE_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT7_TXLINE_CRCERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXLINECRCERR_CNT_PORT7_TXLINE_CRCERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINECRCERR_CNT_PORT7_TXLINE_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT7_ADDR                                                            (0xD994)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT7_TXLINE_PKTERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT7_TXLINE_PKTERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT7_TXLINE_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT7_TXLINE_PKTERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT7_TXLINE_PKTERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_TXLINEPKTERR_CNT_PORT7_TXLINE_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT7_ADDR                                                              (0xD998)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT7_TXLINE_OK_CNT_1_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT7_TXLINE_OK_CNT_1_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_0_PORT7_TXLINE_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT7_TXLINE_OK_CNT_0_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXLINEOK_CNT_0_PORT7_TXLINE_OK_CNT_0_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_0_PORT7_TXLINE_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT7_ADDR                                                              (0xD99C)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT7_TXLINE_OK_CNT_3_OFFSET                                          (16)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT7_TXLINE_OK_CNT_3_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_2_PORT7_TXLINE_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT7_TXLINE_OK_CNT_2_OFFSET                                          (0)
  #define RTL8373_MACSEC_TXLINEOK_CNT_2_PORT7_TXLINE_OK_CNT_2_MASK                                            (0xFFFF << RTL8373_MACSEC_TXLINEOK_CNT_2_PORT7_TXLINE_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_TXLINEDROP_CNT_PORT7_ADDR                                                              (0xD9A0)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT7_TXLINE_DROP_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT7_TXLINE_DROP_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEDROP_CNT_PORT7_TXLINE_DROP_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT7_TXLINE_DROP_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_TXLINEDROP_CNT_PORT7_TXLINE_DROP_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEDROP_CNT_PORT7_TXLINE_DROP_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINESRT_CNT_PORT7_ADDR                                                               (0xD9A4)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT7_TXLINE_SRTPKT_CNT_H_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT7_TXLINE_SRTPKT_CNT_H_MASK                                         (0xFFFF << RTL8373_MACSEC_TXLINESRT_CNT_PORT7_TXLINE_SRTPKT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT7_TXLINE_SRTPKT_CNT_L_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXLINESRT_CNT_PORT7_TXLINE_SRTPKT_CNT_L_MASK                                         (0xFFFF << RTL8373_MACSEC_TXLINESRT_CNT_PORT7_TXLINE_SRTPKT_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINEGERR_CNT_PORT7_ADDR                                                              (0xD9A8)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT7_TXLINE_GERR_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT7_TXLINE_GERR_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEGERR_CNT_PORT7_TXLINE_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT7_TXLINE_GERR_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_TXLINEGERR_CNT_PORT7_TXLINE_GERR_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_TXLINEGERR_CNT_PORT7_TXLINE_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_TXLINE_DBG_PORT7_ADDR                                                                  (0xD9AC)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT7_TXLINE_IP2XG_FSM_OFFSET                                             (16)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT7_TXLINE_IP2XG_FSM_MASK                                               (0x1F << RTL8373_MACSEC_TXLINE_DBG_PORT7_TXLINE_IP2XG_FSM_OFFSET)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT7_TXLINE_IP2WRP_FSM_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXLINE_DBG_PORT7_TXLINE_IP2WRP_FSM_MASK                                              (0xF << RTL8373_MACSEC_TXLINE_DBG_PORT7_TXLINE_IP2WRP_FSM_OFFSET)

#define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT7_ADDR                                                            (0xD9B0)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT7_RXLINE_CRCERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT7_RXLINE_CRCERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINECRCERR_CNT_PORT7_RXLINE_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT7_RXLINE_CRCERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_RXLINECRCERR_CNT_PORT7_RXLINE_CRCERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINECRCERR_CNT_PORT7_RXLINE_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT7_ADDR                                                            (0xD9B4)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT7_RXLINE_PKTERR_CNT_H_OFFSET                                    (16)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT7_RXLINE_PKTERR_CNT_H_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT7_RXLINE_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT7_RXLINE_PKTERR_CNT_L_OFFSET                                    (0)
  #define RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT7_RXLINE_PKTERR_CNT_L_MASK                                      (0xFFFF << RTL8373_MACSEC_RXLINEPKTERR_CNT_PORT7_RXLINE_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT7_ADDR                                                              (0xD9B8)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT7_RXLINE_OK_CNT_1_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT7_RXLINE_OK_CNT_1_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_0_PORT7_RXLINE_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT7_RXLINE_OK_CNT_0_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXLINEOK_CNT_0_PORT7_RXLINE_OK_CNT_0_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_0_PORT7_RXLINE_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT7_ADDR                                                              (0xD9BC)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT7_RXLINE_OK_CNT_3_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT7_RXLINE_OK_CNT_3_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_2_PORT7_RXLINE_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT7_RXLINE_OK_CNT_2_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXLINEOK_CNT_2_PORT7_RXLINE_OK_CNT_2_MASK                                            (0xFFFF << RTL8373_MACSEC_RXLINEOK_CNT_2_PORT7_RXLINE_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_RXLINESRT_CNT_PORT7_ADDR                                                               (0xD9C0)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT7_RXLINE_SHORTPKT_CNT_H_OFFSET                                     (16)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT7_RXLINE_SHORTPKT_CNT_H_MASK                                       (0xFFFF << RTL8373_MACSEC_RXLINESRT_CNT_PORT7_RXLINE_SHORTPKT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT7_RXLINE_SHORTPKT_CNT_L_OFFSET                                     (0)
  #define RTL8373_MACSEC_RXLINESRT_CNT_PORT7_RXLINE_SHORTPKT_CNT_L_MASK                                       (0xFFFF << RTL8373_MACSEC_RXLINESRT_CNT_PORT7_RXLINE_SHORTPKT_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEGERR_CNT_PORT7_ADDR                                                              (0xD9C4)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT7_RXLINE_GERR_CNT_H_OFFSET                                        (16)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT7_RXLINE_GERR_CNT_H_MASK                                          (0xFFFF << RTL8373_MACSEC_RXLINEGERR_CNT_PORT7_RXLINE_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT7_RXLINE_GERR_CNT_L_OFFSET                                        (0)
  #define RTL8373_MACSEC_RXLINEGERR_CNT_PORT7_RXLINE_GERR_CNT_L_MASK                                          (0xFFFF << RTL8373_MACSEC_RXLINEGERR_CNT_PORT7_RXLINE_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT7_ADDR                                                           (0xD9C8)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT7_RXLINE_GLPIERR_CNT_H_OFFSET                                  (16)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT7_RXLINE_GLPIERR_CNT_H_MASK                                    (0xFFFF << RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT7_RXLINE_GLPIERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT7_RXLINE_GLPIERR_CNT_L_OFFSET                                  (0)
  #define RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT7_RXLINE_GLPIERR_CNT_L_MASK                                    (0xFFFF << RTL8373_MACSEC_RXLINEGLPIERR_CNT_PORT7_RXLINE_GLPIERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXLINE_DBG_PORT7_ADDR                                                                  (0xD9CC)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT7_RXLINE_XG2IP_FSM_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT7_RXLINE_XG2IP_FSM_MASK                                               (0xF << RTL8373_MACSEC_RXLINE_DBG_PORT7_RXLINE_XG2IP_FSM_OFFSET)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT7_RXLINE_WRP2IP_FSM_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXLINE_DBG_PORT7_RXLINE_WRP2IP_FSM_MASK                                              (0xF << RTL8373_MACSEC_RXLINE_DBG_PORT7_RXLINE_WRP2IP_FSM_OFFSET)

#define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT7_ADDR                                                             (0xD9D0)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT7_RXSYS_CRCERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT7_RXSYS_CRCERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT7_RXSYS_CRCERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT7_RXSYS_CRCERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT7_RXSYS_CRCERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSCRCERR_CNT_PORT7_RXSYS_CRCERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT7_ADDR                                                             (0xD9D4)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT7_RXSYS_PKTERR_CNT_H_OFFSET                                      (16)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT7_RXSYS_PKTERR_CNT_H_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT7_RXSYS_PKTERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT7_RXSYS_PKTERR_CNT_L_OFFSET                                      (0)
  #define RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT7_RXSYS_PKTERR_CNT_L_MASK                                        (0xFFFF << RTL8373_MACSEC_RXSYSPKTERR_CNT_PORT7_RXSYS_PKTERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT7_ADDR                                                               (0xD9D8)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT7_RXSYS_OK_CNT_1_OFFSET                                            (16)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT7_RXSYS_OK_CNT_1_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_0_PORT7_RXSYS_OK_CNT_1_OFFSET)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT7_RXSYS_OK_CNT_0_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXSYSOK_CNT_0_PORT7_RXSYS_OK_CNT_0_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_0_PORT7_RXSYS_OK_CNT_0_OFFSET)

#define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT7_ADDR                                                               (0xD9DC)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT7_RXSYS_OK_CNT_3_OFFSET                                            (16)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT7_RXSYS_OK_CNT_3_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_2_PORT7_RXSYS_OK_CNT_3_OFFSET)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT7_RXSYS_OK_CNT_2_OFFSET                                            (0)
  #define RTL8373_MACSEC_RXSYSOK_CNT_2_PORT7_RXSYS_OK_CNT_2_MASK                                              (0xFFFF << RTL8373_MACSEC_RXSYSOK_CNT_2_PORT7_RXSYS_OK_CNT_2_OFFSET)

#define RTL8373_MACSEC_RXSYSDROP_CNT_PORT7_ADDR                                                               (0xD9E0)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT7_RXSYS_DROP_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT7_RXSYS_DROP_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSDROP_CNT_PORT7_RXSYS_DROP_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT7_RXSYS_DROP_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXSYSDROP_CNT_PORT7_RXSYS_DROP_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSDROP_CNT_PORT7_RXSYS_DROP_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSSRT_CNT_PORT7_ADDR                                                                (0xD9E4)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT7_RXSYS_DECRYPTSRT_CNT_H_OFFSET                                     (16)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT7_RXSYS_DECRYPTSRT_CNT_H_MASK                                       (0xFFFF << RTL8373_MACSEC_RXSYSSRT_CNT_PORT7_RXSYS_DECRYPTSRT_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT7_RXSYS_DECRYPTSRT_CNT_L_OFFSET                                     (0)
  #define RTL8373_MACSEC_RXSYSSRT_CNT_PORT7_RXSYS_DECRYPTSRT_CNT_L_MASK                                       (0xFFFF << RTL8373_MACSEC_RXSYSSRT_CNT_PORT7_RXSYS_DECRYPTSRT_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYSGERR_CNT_PORT7_ADDR                                                               (0xD9E8)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT7_RXSYS_GERR_CNT_H_OFFSET                                          (16)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT7_RXSYS_GERR_CNT_H_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSGERR_CNT_PORT7_RXSYS_GERR_CNT_H_OFFSET)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT7_RXSYS_GERR_CNT_L_OFFSET                                          (0)
  #define RTL8373_MACSEC_RXSYSGERR_CNT_PORT7_RXSYS_GERR_CNT_L_MASK                                            (0xFFFF << RTL8373_MACSEC_RXSYSGERR_CNT_PORT7_RXSYS_GERR_CNT_L_OFFSET)

#define RTL8373_MACSEC_RXSYS_DBG_PORT7_ADDR                                                                   (0xD9EC)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT7_RXSYS_IP2XG_FSM_OFFSET                                               (16)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT7_RXSYS_IP2XG_FSM_MASK                                                 (0x1F << RTL8373_MACSEC_RXSYS_DBG_PORT7_RXSYS_IP2XG_FSM_OFFSET)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT7_RXSYS_IP2WRP_FSM_OFFSET                                              (0)
  #define RTL8373_MACSEC_RXSYS_DBG_PORT7_RXSYS_IP2WRP_FSM_MASK                                                (0xF << RTL8373_MACSEC_RXSYS_DBG_PORT7_RXSYS_IP2WRP_FSM_OFFSET)

#define RTL8373_MACSEC_TXSYS_CFG1_PORT7_ADDR                                                                  (0xD9F0)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT7_TXSYS_XGMINIFG_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT7_TXSYS_XGMINIFG_MASK                                                 (0x1F << RTL8373_MACSEC_TXSYS_CFG1_PORT7_TXSYS_XGMINIFG_OFFSET)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT7_TXSYS_MINIFG_OFFSET                                                 (8)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT7_TXSYS_MINIFG_MASK                                                   (0xF << RTL8373_MACSEC_TXSYS_CFG1_PORT7_TXSYS_MINIFG_OFFSET)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT7_TXSYS_PMBNUM_OFFSET                                                 (0)
  #define RTL8373_MACSEC_TXSYS_CFG1_PORT7_TXSYS_PMBNUM_MASK                                                   (0x7 << RTL8373_MACSEC_TXSYS_CFG1_PORT7_TXSYS_PMBNUM_OFFSET)

#define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_ADDR                                                                (0xD9F4)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_TXSYS_OUTERVLAN1_OFFSET                                           (16)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_TXSYS_OUTERVLAN1_MASK                                             (0xFFFF << RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_TXSYS_OUTERVLAN1_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_PTP_UDP_EN_OFFSET                                                 (13)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_PTP_UDP_EN_MASK                                                   (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_PTP_UDP_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_PTP_ETH_EN_OFFSET                                                 (12)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_PTP_ETH_EN_MASK                                                   (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_PTP_ETH_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_TXSYS_PTPCRYPT_EN_OFFSET                                          (8)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_TXSYS_PTPCRYPT_EN_MASK                                            (0x1 << RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_TXSYS_PTPCRYPT_EN_OFFSET)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_TXSYS_FLOWID_OFFSET                                               (0)
  #define RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_TXSYS_FLOWID_MASK                                                 (0x3F << RTL8373_MACSEC_TXSYS_PTPCFG_PORT7_TXSYS_FLOWID_OFFSET)

#define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT7_ADDR                                                            (0xD9F8)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT7_TXSYS_OUTERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT7_TXSYS_OUTERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT7_TXSYS_OUTERVLAN3_OFFSET)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT7_TXSYS_OUTERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT7_TXSYS_OUTERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN2_PORT7_TXSYS_OUTERVLAN2_OFFSET)

#define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT7_ADDR                                                            (0xD9FC)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT7_TXSYS_INNERVLAN1_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT7_TXSYS_INNERVLAN1_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT7_TXSYS_INNERVLAN1_OFFSET)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT7_TXSYS_OUTERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT7_TXSYS_OUTERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_OUTERVLAN4_PORT7_TXSYS_OUTERVLAN4_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT7_ADDR                                                            (0xDA00)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT7_TXSYS_INNERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT7_TXSYS_INNERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT7_TXSYS_INNERVLAN3_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT7_TXSYS_INNERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT7_TXSYS_INNERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN2_PORT7_TXSYS_INNERVLAN2_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT7_ADDR                                                            (0xDA04)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT7_TXSYS_INNERVLAN5_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT7_TXSYS_INNERVLAN5_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT7_TXSYS_INNERVLAN5_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT7_TXSYS_INNERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT7_TXSYS_INNERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN4_PORT7_TXSYS_INNERVLAN4_OFFSET)

#define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT7_ADDR                                                            (0xDA08)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT7_TXSYS_INNERVLAN7_OFFSET                                       (16)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT7_TXSYS_INNERVLAN7_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT7_TXSYS_INNERVLAN7_OFFSET)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT7_TXSYS_INNERVLAN6_OFFSET                                       (0)
  #define RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT7_TXSYS_INNERVLAN6_MASK                                         (0xFFFF << RTL8373_MACSEC_TXSYS_INNERVLAN6_PORT7_TXSYS_INNERVLAN6_OFFSET)

#define RTL8373_UNUSED_011C_PORT7_ADDR                                                                        (0xDA0C)
  #define RTL8373_UNUSED_011C_PORT7_UNUSED_011C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_011C_PORT7_UNUSED_011C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_011C_PORT7_UNUSED_011C_PORT7_OFFSET)

#define RTL8373_UNUSED_0120_PORT7_ADDR                                                                        (0xDA10)
  #define RTL8373_UNUSED_0120_PORT7_UNUSED_0120_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0120_PORT7_UNUSED_0120_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0120_PORT7_UNUSED_0120_PORT7_OFFSET)

#define RTL8373_UNUSED_0124_PORT7_ADDR                                                                        (0xDA14)
  #define RTL8373_UNUSED_0124_PORT7_UNUSED_0124_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0124_PORT7_UNUSED_0124_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0124_PORT7_UNUSED_0124_PORT7_OFFSET)

#define RTL8373_UNUSED_0128_PORT7_ADDR                                                                        (0xDA18)
  #define RTL8373_UNUSED_0128_PORT7_UNUSED_0128_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0128_PORT7_UNUSED_0128_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0128_PORT7_UNUSED_0128_PORT7_OFFSET)

#define RTL8373_UNUSED_012C_PORT7_ADDR                                                                        (0xDA1C)
  #define RTL8373_UNUSED_012C_PORT7_UNUSED_012C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_012C_PORT7_UNUSED_012C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_012C_PORT7_UNUSED_012C_PORT7_OFFSET)

#define RTL8373_UNUSED_0130_PORT7_ADDR                                                                        (0xDA20)
  #define RTL8373_UNUSED_0130_PORT7_UNUSED_0130_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0130_PORT7_UNUSED_0130_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0130_PORT7_UNUSED_0130_PORT7_OFFSET)

#define RTL8373_UNUSED_0134_PORT7_ADDR                                                                        (0xDA24)
  #define RTL8373_UNUSED_0134_PORT7_UNUSED_0134_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0134_PORT7_UNUSED_0134_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0134_PORT7_UNUSED_0134_PORT7_OFFSET)

#define RTL8373_UNUSED_0138_PORT7_ADDR                                                                        (0xDA28)
  #define RTL8373_UNUSED_0138_PORT7_UNUSED_0138_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0138_PORT7_UNUSED_0138_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0138_PORT7_UNUSED_0138_PORT7_OFFSET)

#define RTL8373_UNUSED_013C_PORT7_ADDR                                                                        (0xDA2C)
  #define RTL8373_UNUSED_013C_PORT7_UNUSED_013C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_013C_PORT7_UNUSED_013C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_013C_PORT7_UNUSED_013C_PORT7_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG1_PORT7_ADDR                                                                 (0xDA30)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT7_TXLINE_WAIT_T_OFFSET                                               (16)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT7_TXLINE_WAIT_T_MASK                                                 (0xFF << RTL8373_MACSEC_TXLINE_CFG1_PORT7_TXLINE_WAIT_T_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT7_TXLINE_MINIFG_OFFSET                                               (8)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT7_TXLINE_MINIFG_MASK                                                 (0xFF << RTL8373_MACSEC_TXLINE_CFG1_PORT7_TXLINE_MINIFG_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT7_TXLINE_PMBNUM_OFFSET                                               (0)
  #define RTL8373_MACSEC_TXLINE_CFG1_PORT7_TXLINE_PMBNUM_MASK                                                 (0xF << RTL8373_MACSEC_TXLINE_CFG1_PORT7_TXLINE_PMBNUM_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG3_PORT7_ADDR                                                                 (0xDA34)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_FIFO_TSHD_OFFSET                                            (16)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_FIFO_TSHD_MASK                                              (0xFF << RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_FIFO_TSHD_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PAD_VLAN_EN_OFFSET                                          (14)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PAD_VLAN_EN_MASK                                            (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PAD_VLAN_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PAD_MACSEC_EN_OFFSET                                        (13)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PAD_MACSEC_EN_MASK                                          (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PAD_MACSEC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PAD_EN_OFFSET                                               (12)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PAD_EN_MASK                                                 (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PAD_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PKTERR_INVRSCRC_EN_OFFSET                                   (8)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PKTERR_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_PKTERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_GMIIER_INVRSCRC_EN_OFFSET                                   (5)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_GMIIER_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_GMIIER_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_CRCERR_INVRSCRC_EN_OFFSET                                   (4)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_CRCERR_INVRSCRC_EN_MASK                                     (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_CRCERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_CLASSDROP_EN_OFFSET                                         (0)
  #define RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_CLASSDROP_EN_MASK                                           (0x1 << RTL8373_MACSEC_TXLINE_CFG3_PORT7_TXLINE_CLASSDROP_EN_OFFSET)

#define RTL8373_MACSEC_TXLINE_CFG5_PORT7_ADDR                                                                 (0xDA38)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT7_TXLINE_AVG_IPG_OFFSET                                              (16)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT7_TXLINE_AVG_IPG_MASK                                                (0xF << RTL8373_MACSEC_TXLINE_CFG5_PORT7_TXLINE_AVG_IPG_OFFSET)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT7_TXLIEN_LPIEXIT_T_OFFSET                                            (0)
  #define RTL8373_MACSEC_TXLINE_CFG5_PORT7_TXLIEN_LPIEXIT_T_MASK                                              (0x7FFF << RTL8373_MACSEC_TXLINE_CFG5_PORT7_TXLIEN_LPIEXIT_T_OFFSET)

#define RTL8373_UNUSED_014C_PORT7_ADDR                                                                        (0xDA3C)
  #define RTL8373_UNUSED_014C_PORT7_UNUSED_014C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_014C_PORT7_UNUSED_014C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_014C_PORT7_UNUSED_014C_PORT7_OFFSET)

#define RTL8373_UNUSED_0150_PORT7_ADDR                                                                        (0xDA40)
  #define RTL8373_UNUSED_0150_PORT7_UNUSED_0150_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0150_PORT7_UNUSED_0150_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0150_PORT7_UNUSED_0150_PORT7_OFFSET)

#define RTL8373_UNUSED_0154_PORT7_ADDR                                                                        (0xDA44)
  #define RTL8373_UNUSED_0154_PORT7_UNUSED_0154_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0154_PORT7_UNUSED_0154_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0154_PORT7_UNUSED_0154_PORT7_OFFSET)

#define RTL8373_UNUSED_0158_PORT7_ADDR                                                                        (0xDA48)
  #define RTL8373_UNUSED_0158_PORT7_UNUSED_0158_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0158_PORT7_UNUSED_0158_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0158_PORT7_UNUSED_0158_PORT7_OFFSET)

#define RTL8373_UNUSED_015C_PORT7_ADDR                                                                        (0xDA4C)
  #define RTL8373_UNUSED_015C_PORT7_UNUSED_015C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_015C_PORT7_UNUSED_015C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_015C_PORT7_UNUSED_015C_PORT7_OFFSET)

#define RTL8373_UNUSED_0160_PORT7_ADDR                                                                        (0xDA50)
  #define RTL8373_UNUSED_0160_PORT7_UNUSED_0160_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0160_PORT7_UNUSED_0160_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0160_PORT7_UNUSED_0160_PORT7_OFFSET)

#define RTL8373_UNUSED_0164_PORT7_ADDR                                                                        (0xDA54)
  #define RTL8373_UNUSED_0164_PORT7_UNUSED_0164_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0164_PORT7_UNUSED_0164_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0164_PORT7_UNUSED_0164_PORT7_OFFSET)

#define RTL8373_UNUSED_0168_PORT7_ADDR                                                                        (0xDA58)
  #define RTL8373_UNUSED_0168_PORT7_UNUSED_0168_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0168_PORT7_UNUSED_0168_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0168_PORT7_UNUSED_0168_PORT7_OFFSET)

#define RTL8373_UNUSED_016C_PORT7_ADDR                                                                        (0xDA5C)
  #define RTL8373_UNUSED_016C_PORT7_UNUSED_016C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_016C_PORT7_UNUSED_016C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_016C_PORT7_UNUSED_016C_PORT7_OFFSET)

#define RTL8373_UNUSED_0170_PORT7_ADDR                                                                        (0xDA60)
  #define RTL8373_UNUSED_0170_PORT7_UNUSED_0170_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0170_PORT7_UNUSED_0170_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0170_PORT7_UNUSED_0170_PORT7_OFFSET)

#define RTL8373_UNUSED_0174_PORT7_ADDR                                                                        (0xDA64)
  #define RTL8373_UNUSED_0174_PORT7_UNUSED_0174_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0174_PORT7_UNUSED_0174_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0174_PORT7_UNUSED_0174_PORT7_OFFSET)

#define RTL8373_UNUSED_0178_PORT7_ADDR                                                                        (0xDA68)
  #define RTL8373_UNUSED_0178_PORT7_UNUSED_0178_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0178_PORT7_UNUSED_0178_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0178_PORT7_UNUSED_0178_PORT7_OFFSET)

#define RTL8373_UNUSED_017C_PORT7_ADDR                                                                        (0xDA6C)
  #define RTL8373_UNUSED_017C_PORT7_UNUSED_017C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_017C_PORT7_UNUSED_017C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_017C_PORT7_UNUSED_017C_PORT7_OFFSET)

#define RTL8373_MACSEC_RXLINE_CFG1_PORT7_ADDR                                                                 (0xDA70)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT7_RXLINE_XGMINIFG_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT7_RXLINE_XGMINIFG_MASK                                               (0x1F << RTL8373_MACSEC_RXLINE_CFG1_PORT7_RXLINE_XGMINIFG_OFFSET)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT7_RXLINE_MINIPG_OFFSET                                               (8)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT7_RXLINE_MINIPG_MASK                                                 (0xF << RTL8373_MACSEC_RXLINE_CFG1_PORT7_RXLINE_MINIPG_OFFSET)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT7_RXLINE_PMBNUM_OFFSET                                               (0)
  #define RTL8373_MACSEC_RXLINE_CFG1_PORT7_RXLINE_PMBNUM_MASK                                                 (0x7 << RTL8373_MACSEC_RXLINE_CFG1_PORT7_RXLINE_PMBNUM_OFFSET)

#define RTL8373_UNUSED_0184_PORT7_ADDR                                                                        (0xDA74)
  #define RTL8373_UNUSED_0184_PORT7_UNUSED_0184_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0184_PORT7_UNUSED_0184_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0184_PORT7_UNUSED_0184_PORT7_OFFSET)

#define RTL8373_UNUSED_0188_PORT7_ADDR                                                                        (0xDA78)
  #define RTL8373_UNUSED_0188_PORT7_UNUSED_0188_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0188_PORT7_UNUSED_0188_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0188_PORT7_UNUSED_0188_PORT7_OFFSET)

#define RTL8373_UNUSED_018C_PORT7_ADDR                                                                        (0xDA7C)
  #define RTL8373_UNUSED_018C_PORT7_UNUSED_018C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_018C_PORT7_UNUSED_018C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_018C_PORT7_UNUSED_018C_PORT7_OFFSET)

#define RTL8373_UNUSED_0190_PORT7_ADDR                                                                        (0xDA80)
  #define RTL8373_UNUSED_0190_PORT7_UNUSED_0190_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0190_PORT7_UNUSED_0190_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0190_PORT7_UNUSED_0190_PORT7_OFFSET)

#define RTL8373_UNUSED_0194_PORT7_ADDR                                                                        (0xDA84)
  #define RTL8373_UNUSED_0194_PORT7_UNUSED_0194_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0194_PORT7_UNUSED_0194_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0194_PORT7_UNUSED_0194_PORT7_OFFSET)

#define RTL8373_UNUSED_0198_PORT7_ADDR                                                                        (0xDA88)
  #define RTL8373_UNUSED_0198_PORT7_UNUSED_0198_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_0198_PORT7_UNUSED_0198_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_0198_PORT7_UNUSED_0198_PORT7_OFFSET)

#define RTL8373_UNUSED_019C_PORT7_ADDR                                                                        (0xDA8C)
  #define RTL8373_UNUSED_019C_PORT7_UNUSED_019C_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_019C_PORT7_UNUSED_019C_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_019C_PORT7_UNUSED_019C_PORT7_OFFSET)

#define RTL8373_UNUSED_01A0_PORT7_ADDR                                                                        (0xDA90)
  #define RTL8373_UNUSED_01A0_PORT7_UNUSED_01A0_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A0_PORT7_UNUSED_01A0_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A0_PORT7_UNUSED_01A0_PORT7_OFFSET)

#define RTL8373_UNUSED_01A4_PORT7_ADDR                                                                        (0xDA94)
  #define RTL8373_UNUSED_01A4_PORT7_UNUSED_01A4_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A4_PORT7_UNUSED_01A4_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A4_PORT7_UNUSED_01A4_PORT7_OFFSET)

#define RTL8373_UNUSED_01A8_PORT7_ADDR                                                                        (0xDA98)
  #define RTL8373_UNUSED_01A8_PORT7_UNUSED_01A8_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01A8_PORT7_UNUSED_01A8_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01A8_PORT7_UNUSED_01A8_PORT7_OFFSET)

#define RTL8373_UNUSED_01AC_PORT7_ADDR                                                                        (0xDA9C)
  #define RTL8373_UNUSED_01AC_PORT7_UNUSED_01AC_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01AC_PORT7_UNUSED_01AC_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01AC_PORT7_UNUSED_01AC_PORT7_OFFSET)

#define RTL8373_UNUSED_01B0_PORT7_ADDR                                                                        (0xDAA0)
  #define RTL8373_UNUSED_01B0_PORT7_UNUSED_01B0_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B0_PORT7_UNUSED_01B0_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B0_PORT7_UNUSED_01B0_PORT7_OFFSET)

#define RTL8373_UNUSED_01B4_PORT7_ADDR                                                                        (0xDAA4)
  #define RTL8373_UNUSED_01B4_PORT7_UNUSED_01B4_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B4_PORT7_UNUSED_01B4_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B4_PORT7_UNUSED_01B4_PORT7_OFFSET)

#define RTL8373_UNUSED_01B8_PORT7_ADDR                                                                        (0xDAA8)
  #define RTL8373_UNUSED_01B8_PORT7_UNUSED_01B8_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01B8_PORT7_UNUSED_01B8_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01B8_PORT7_UNUSED_01B8_PORT7_OFFSET)

#define RTL8373_UNUSED_01BC_PORT7_ADDR                                                                        (0xDAAC)
  #define RTL8373_UNUSED_01BC_PORT7_UNUSED_01BC_PORT7_OFFSET                                                  (0)
  #define RTL8373_UNUSED_01BC_PORT7_UNUSED_01BC_PORT7_MASK                                                    (0xFFFFFFFF << RTL8373_UNUSED_01BC_PORT7_UNUSED_01BC_PORT7_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG1_PORT7_ADDR                                                                  (0xDAB0)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT7_RXSYS_WAIT_T_OFFSET                                                 (16)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT7_RXSYS_WAIT_T_MASK                                                   (0xFF << RTL8373_MACSEC_RXSYS_CFG1_PORT7_RXSYS_WAIT_T_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT7_RXSYS_MINIPG_OFFSET                                                 (8)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT7_RXSYS_MINIPG_MASK                                                   (0xFF << RTL8373_MACSEC_RXSYS_CFG1_PORT7_RXSYS_MINIPG_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT7_RXSYS_PMBNUM_OFFSET                                                 (0)
  #define RTL8373_MACSEC_RXSYS_CFG1_PORT7_RXSYS_PMBNUM_MASK                                                   (0xF << RTL8373_MACSEC_RXSYS_CFG1_PORT7_RXSYS_PMBNUM_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG3_PORT7_ADDR                                                                  (0xDAB4)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_OUTERVLAN1_OFFSET                                             (16)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_OUTERVLAN1_MASK                                               (0xFFFF << RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_OUTERVLAN1_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PAD_VLAN_EN_OFFSET                                            (14)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PAD_VLAN_EN_MASK                                              (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PAD_VLAN_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PAD_LINESRT_EN_OFFSET                                         (13)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PAD_LINESRT_EN_MASK                                           (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PAD_LINESRT_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PAD_DECRYPTSRT_EN_OFFSET                                      (12)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PAD_DECRYPTSRT_EN_MASK                                        (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PAD_DECRYPTSRT_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PKTERR_INVRSCRC_EN_OFFSET                                     (8)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PKTERR_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_PKTERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_GMIIER_INVRSCRC_EN_OFFSET                                     (5)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_GMIIER_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_GMIIER_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_CRCERR_INVRSCRC_EN_OFFSET                                     (4)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_CRCERR_INVRSCRC_EN_MASK                                       (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_CRCERR_INVRSCRC_EN_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_CLASSDROP_EN_OFFSET                                           (0)
  #define RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_CLASSDROP_EN_MASK                                             (0x1 << RTL8373_MACSEC_RXSYS_CFG3_PORT7_RXSYS_CLASSDROP_EN_OFFSET)

#define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT7_ADDR                                                            (0xDAB8)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT7_RXSYS_OUTERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT7_RXSYS_OUTERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT7_RXSYS_OUTERVLAN3_OFFSET)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT7_RXSYS_OUTERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT7_RXSYS_OUTERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN2_PORT7_RXSYS_OUTERVLAN2_OFFSET)

#define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT7_ADDR                                                            (0xDABC)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT7_RXSYS_INNERVLAN1_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT7_RXSYS_INNERVLAN1_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT7_RXSYS_INNERVLAN1_OFFSET)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT7_RXSYS_OUTERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT7_RXSYS_OUTERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_OUTERVLAN4_PORT7_RXSYS_OUTERVLAN4_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT7_ADDR                                                            (0xDAC0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT7_RXSYS_INNERVLAN3_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT7_RXSYS_INNERVLAN3_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT7_RXSYS_INNERVLAN3_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT7_RXSYS_INNERVLAN2_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT7_RXSYS_INNERVLAN2_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN2_PORT7_RXSYS_INNERVLAN2_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT7_ADDR                                                            (0xDAC4)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT7_RXSYS_INNERVLAN5_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT7_RXSYS_INNERVLAN5_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT7_RXSYS_INNERVLAN5_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT7_RXSYS_INNERVLAN4_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT7_RXSYS_INNERVLAN4_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN4_PORT7_RXSYS_INNERVLAN4_OFFSET)

#define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT7_ADDR                                                            (0xDAC8)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT7_RXSYS_INNERVLAN7_OFFSET                                       (16)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT7_RXSYS_INNERVLAN7_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT7_RXSYS_INNERVLAN7_OFFSET)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT7_RXSYS_INNERVLAN6_OFFSET                                       (0)
  #define RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT7_RXSYS_INNERVLAN6_MASK                                         (0xFFFF << RTL8373_MACSEC_RXSYS_INNERVLAN6_PORT7_RXSYS_INNERVLAN6_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG4_PORT7_ADDR                                                                  (0xDACC)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT7_RXSYS_LPIEXIT_T_OFFSET                                              (16)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT7_RXSYS_LPIEXIT_T_MASK                                                (0x7FFF << RTL8373_MACSEC_RXSYS_CFG4_PORT7_RXSYS_LPIEXIT_T_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT7_RXSYS_FIFO_FTUNE_OFFSET                                             (8)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT7_RXSYS_FIFO_FTUNE_MASK                                               (0xFF << RTL8373_MACSEC_RXSYS_CFG4_PORT7_RXSYS_FIFO_FTUNE_OFFSET)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT7_RXSYS_FIFO_TSHD_OFFSET                                              (0)
  #define RTL8373_MACSEC_RXSYS_CFG4_PORT7_RXSYS_FIFO_TSHD_MASK                                                (0xFF << RTL8373_MACSEC_RXSYS_CFG4_PORT7_RXSYS_FIFO_TSHD_OFFSET)

#define RTL8373_MACSEC_RXSYS_CFG6_PORT7_ADDR                                                                  (0xDAD0)
  #define RTL8373_MACSEC_RXSYS_CFG6_PORT7_RXSYS_AVG_IPG_OFFSET                                                (0)
  #define RTL8373_MACSEC_RXSYS_CFG6_PORT7_RXSYS_AVG_IPG_MASK                                                  (0xF << RTL8373_MACSEC_RXSYS_CFG6_PORT7_RXSYS_AVG_IPG_OFFSET)

/*
 * Feature: Power Saving
 */
#define RTL8373_GATING_CLOCK0_ADDR                                                                            (0x5FEC)
  #define RTL8373_GATING_CLOCK0_LNKDN_CLK_GATE_FLAG_OFFSET                                                    (15)
  #define RTL8373_GATING_CLOCK0_LNKDN_CLK_GATE_FLAG_MASK                                                      (0x1 << RTL8373_GATING_CLOCK0_LNKDN_CLK_GATE_FLAG_OFFSET)
  #define RTL8373_GATING_CLOCK0_ALLPORT_MASK_OFFSET                                                           (5)
  #define RTL8373_GATING_CLOCK0_ALLPORT_MASK_MASK                                                             (0x3FF << RTL8373_GATING_CLOCK0_ALLPORT_MASK_OFFSET)
  #define RTL8373_GATING_CLOCK0_LINKDOWN_TO_UPS_OFFSET                                                        (0)
  #define RTL8373_GATING_CLOCK0_LINKDOWN_TO_UPS_MASK                                                          (0x1F << RTL8373_GATING_CLOCK0_LINKDOWN_TO_UPS_OFFSET)

#define RTL8373_GATING_CLOCK1_ADDR                                                                            (0x5FF0)
  #define RTL8373_GATING_CLOCK1_SLOW_DOWN_PLL_EN_OFFSET                                                       (12)
  #define RTL8373_GATING_CLOCK1_SLOW_DOWN_PLL_EN_MASK                                                         (0x1 << RTL8373_GATING_CLOCK1_SLOW_DOWN_PLL_EN_OFFSET)
  #define RTL8373_GATING_CLOCK1_SLOW_CLK_TG1_RATE_OFFSET                                                      (8)
  #define RTL8373_GATING_CLOCK1_SLOW_CLK_TG1_RATE_MASK                                                        (0xF << RTL8373_GATING_CLOCK1_SLOW_CLK_TG1_RATE_OFFSET)
  #define RTL8373_GATING_CLOCK1_MAC_GATCLK_EN_OFFSET                                                          (5)
  #define RTL8373_GATING_CLOCK1_MAC_GATCLK_EN_MASK                                                            (0x1 << RTL8373_GATING_CLOCK1_MAC_GATCLK_EN_OFFSET)
  #define RTL8373_GATING_CLOCK1_ALE_GATCLK_EN_OFFSET                                                          (4)
  #define RTL8373_GATING_CLOCK1_ALE_GATCLK_EN_MASK                                                            (0x1 << RTL8373_GATING_CLOCK1_ALE_GATCLK_EN_OFFSET)
  #define RTL8373_GATING_CLOCK1_PKT_ENCAP_GATCLK_EN_OFFSET                                                    (3)
  #define RTL8373_GATING_CLOCK1_PKT_ENCAP_GATCLK_EN_MASK                                                      (0x1 << RTL8373_GATING_CLOCK1_PKT_ENCAP_GATCLK_EN_OFFSET)
  #define RTL8373_GATING_CLOCK1_PKT_PRS_GATCLK_EN_OFFSET                                                      (2)
  #define RTL8373_GATING_CLOCK1_PKT_PRS_GATCLK_EN_MASK                                                        (0x1 << RTL8373_GATING_CLOCK1_PKT_PRS_GATCLK_EN_OFFSET)
  #define RTL8373_GATING_CLOCK1_EGR_CTRL_GATCLK_EN_OFFSET                                                     (1)
  #define RTL8373_GATING_CLOCK1_EGR_CTRL_GATCLK_EN_MASK                                                       (0x1 << RTL8373_GATING_CLOCK1_EGR_CTRL_GATCLK_EN_OFFSET)
  #define RTL8373_GATING_CLOCK1_IGR_CTRL_GATCLK_EN_OFFSET                                                     (0)
  #define RTL8373_GATING_CLOCK1_IGR_CTRL_GATCLK_EN_MASK                                                       (0x1 << RTL8373_GATING_CLOCK1_IGR_CTRL_GATCLK_EN_OFFSET)

#define RTL8373_EEE_TX_Q_CTRL_ADDR                                                                            (0x4440)
  #define RTL8373_EEE_TX_Q_CTRL_LOW_Q_THR_OFFSET                                                              (8)
  #define RTL8373_EEE_TX_Q_CTRL_LOW_Q_THR_MASK                                                                (0xFFF << RTL8373_EEE_TX_Q_CTRL_LOW_Q_THR_OFFSET)
  #define RTL8373_EEE_TX_Q_CTRL_HIGH_Q_OFFSET                                                                 (0)
  #define RTL8373_EEE_TX_Q_CTRL_HIGH_Q_MASK                                                                   (0xFF << RTL8373_EEE_TX_Q_CTRL_HIGH_Q_OFFSET)

#define RTL8373_EEE_TX_MINIFG_CTRL0_ADDR                                                                      (0x5FF4)
  #define RTL8373_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_OFFSET                                             (16)
  #define RTL8373_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_MASK                                               (0xFFFF << RTL8373_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_OFFSET)
  #define RTL8373_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_OFFSET                                                 (0)
  #define RTL8373_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_MASK                                                   (0xFFFF << RTL8373_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_OFFSET)

#define RTL8373_EEE_TX_MINIFG_CTRL1_ADDR                                                                      (0x5FF8)
  #define RTL8373_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_2P5GLITE_OFFSET                                           (16)
  #define RTL8373_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_2P5GLITE_MASK                                             (0xFFFF << RTL8373_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_2P5GLITE_OFFSET)
  #define RTL8373_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_OFFSET                                                 (0)
  #define RTL8373_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_MASK                                                   (0xFFFF << RTL8373_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_OFFSET)

#define RTL8373_EEE_TX_MINIFG_CTRL2_ADDR                                                                      (0x5FFC)
  #define RTL8373_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_5GLITE_OFFSET                                             (16)
  #define RTL8373_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_5GLITE_MASK                                               (0xFFFF << RTL8373_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_5GLITE_OFFSET)
  #define RTL8373_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_2P5G_OFFSET                                               (0)
  #define RTL8373_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_2P5G_MASK                                                 (0xFFFF << RTL8373_EEE_TX_MINIFG_CTRL2_TX_LPI_MINIPG_2P5G_OFFSET)

#define RTL8373_EEE_TX_MINIFG_CTRL3_ADDR                                                                      (0x6000)
  #define RTL8373_EEE_TX_MINIFG_CTRL3_TX_LPI_MINIPG_10GLITE_OFFSET                                            (16)
  #define RTL8373_EEE_TX_MINIFG_CTRL3_TX_LPI_MINIPG_10GLITE_MASK                                              (0xFFFF << RTL8373_EEE_TX_MINIFG_CTRL3_TX_LPI_MINIPG_10GLITE_OFFSET)
  #define RTL8373_EEE_TX_MINIFG_CTRL3_TX_LPI_MINIPG_5G_OFFSET                                                 (0)
  #define RTL8373_EEE_TX_MINIFG_CTRL3_TX_LPI_MINIPG_5G_MASK                                                   (0xFFFF << RTL8373_EEE_TX_MINIFG_CTRL3_TX_LPI_MINIPG_5G_OFFSET)

#define RTL8373_EEE_TX_MINIFG_CTRL4_ADDR                                                                      (0x6004)
  #define RTL8373_EEE_TX_MINIFG_CTRL4_TX_LPI_MINIPG_10G_OFFSET                                                (0)
  #define RTL8373_EEE_TX_MINIFG_CTRL4_TX_LPI_MINIPG_10G_MASK                                                  (0xFFFF << RTL8373_EEE_TX_MINIFG_CTRL4_TX_LPI_MINIPG_10G_OFFSET)

#define RTL8373_EEE_TX_CTRL_ADDR                                                                              (0x6008)
  #define RTL8373_EEE_TX_CTRL_MULTIWAKE_PORTS_OFFSET                                                          (10)
  #define RTL8373_EEE_TX_CTRL_MULTIWAKE_PORTS_MASK                                                            (0x3 << RTL8373_EEE_TX_CTRL_MULTIWAKE_PORTS_OFFSET)
  #define RTL8373_EEE_TX_CTRL_MULTIWAKE_INTLV_OFFSET                                                          (8)
  #define RTL8373_EEE_TX_CTRL_MULTIWAKE_INTLV_MASK                                                            (0x3 << RTL8373_EEE_TX_CTRL_MULTIWAKE_INTLV_OFFSET)
  #define RTL8373_EEE_TX_CTRL_MULTIWAKE_TIME_UNIT_OFFSET                                                      (6)
  #define RTL8373_EEE_TX_CTRL_MULTIWAKE_TIME_UNIT_MASK                                                        (0x3 << RTL8373_EEE_TX_CTRL_MULTIWAKE_TIME_UNIT_OFFSET)
  #define RTL8373_EEE_TX_CTRL_MULTIWAKE_EN_OFFSET                                                             (5)
  #define RTL8373_EEE_TX_CTRL_MULTIWAKE_EN_MASK                                                               (0x1 << RTL8373_EEE_TX_CTRL_MULTIWAKE_EN_OFFSET)
  #define RTL8373_EEE_TX_CTRL_LINK_UP_DELAY_OFFSET                                                            (3)
  #define RTL8373_EEE_TX_CTRL_LINK_UP_DELAY_MASK                                                              (0x3 << RTL8373_EEE_TX_CTRL_LINK_UP_DELAY_OFFSET)
  #define RTL8373_EEE_TX_CTRL_EN_FC_EFCT_OFFSET                                                               (2)
  #define RTL8373_EEE_TX_CTRL_EN_FC_EFCT_MASK                                                                 (0x1 << RTL8373_EEE_TX_CTRL_EN_FC_EFCT_OFFSET)
  #define RTL8373_EEE_TX_CTRL_REF_RXLPI_OFFSET                                                                (1)
  #define RTL8373_EEE_TX_CTRL_REF_RXLPI_MASK                                                                  (0x1 << RTL8373_EEE_TX_CTRL_REF_RXLPI_OFFSET)
  #define RTL8373_EEE_TX_CTRL_TX_WAKE_SEL_OFFSET                                                              (0)
  #define RTL8373_EEE_TX_CTRL_TX_WAKE_SEL_MASK                                                                (0x1 << RTL8373_EEE_TX_CTRL_TX_WAKE_SEL_OFFSET)

#define RTL8373_EEE_TX_TIMER_100M_CTRL_ADDR                                                                   (0x600C)
  #define RTL8373_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_OFFSET                                             (8)
  #define RTL8373_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_MASK                                               (0xFFF << RTL8373_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_OFFSET)
  #define RTL8373_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_OFFSET                                              (0)
  #define RTL8373_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_MASK                                                (0xFF << RTL8373_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_OFFSET)

#define RTL8373_EEE_TX_TIMER_GELITE_CTRL_ADDR                                                                 (0x6010)
  #define RTL8373_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_OFFSET                                       (16)
  #define RTL8373_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_MASK                                         (0xFFF << RTL8373_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_OFFSET)
  #define RTL8373_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET                                  (8)
  #define RTL8373_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_MASK                                    (0xFF << RTL8373_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET)
  #define RTL8373_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET                                        (0)
  #define RTL8373_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_MASK                                          (0xFF << RTL8373_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET)

#define RTL8373_EEE_TX_TIMER_GIGA_CTRL_ADDR                                                                   (0x6014)
  #define RTL8373_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_OFFSET                                             (16)
  #define RTL8373_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_MASK                                               (0xFFF << RTL8373_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_OFFSET)
  #define RTL8373_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_OFFSET                                        (8)
  #define RTL8373_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_MASK                                          (0xFF << RTL8373_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_OFFSET)
  #define RTL8373_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET                                              (0)
  #define RTL8373_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_MASK                                                (0xFF << RTL8373_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET)

#define RTL8373_EEE_TX_TIMER_2P5GLITE_CTRL_ADDR                                                               (0x6018)
  #define RTL8373_EEE_TX_TIMER_2P5GLITE_CTRL_LOW_Q_TX_DELAY_2P5GLITE_OFFSET                                   (8)
  #define RTL8373_EEE_TX_TIMER_2P5GLITE_CTRL_LOW_Q_TX_DELAY_2P5GLITE_MASK                                     (0xFFF << RTL8373_EEE_TX_TIMER_2P5GLITE_CTRL_LOW_Q_TX_DELAY_2P5GLITE_OFFSET)
  #define RTL8373_EEE_TX_TIMER_2P5GLITE_CTRL_TX_WAKE_TIMER_2P5GLITE_OFFSET                                    (0)
  #define RTL8373_EEE_TX_TIMER_2P5GLITE_CTRL_TX_WAKE_TIMER_2P5GLITE_MASK                                      (0xFF << RTL8373_EEE_TX_TIMER_2P5GLITE_CTRL_TX_WAKE_TIMER_2P5GLITE_OFFSET)

#define RTL8373_EEE_TX_TIMER_2P5G_CTRL_ADDR                                                                   (0x601C)
  #define RTL8373_EEE_TX_TIMER_2P5G_CTRL_LOW_Q_TX_DELAY_2P5G_OFFSET                                           (8)
  #define RTL8373_EEE_TX_TIMER_2P5G_CTRL_LOW_Q_TX_DELAY_2P5G_MASK                                             (0xFFF << RTL8373_EEE_TX_TIMER_2P5G_CTRL_LOW_Q_TX_DELAY_2P5G_OFFSET)
  #define RTL8373_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_OFFSET                                            (0)
  #define RTL8373_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_MASK                                              (0xFF << RTL8373_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_OFFSET)

#define RTL8373_EEE_TX_TIMER_5GLITE_CTRL_ADDR                                                                 (0x6020)
  #define RTL8373_EEE_TX_TIMER_5GLITE_CTRL_LOW_Q_TX_DELAY_5GLITE_OFFSET                                       (8)
  #define RTL8373_EEE_TX_TIMER_5GLITE_CTRL_LOW_Q_TX_DELAY_5GLITE_MASK                                         (0xFFF << RTL8373_EEE_TX_TIMER_5GLITE_CTRL_LOW_Q_TX_DELAY_5GLITE_OFFSET)
  #define RTL8373_EEE_TX_TIMER_5GLITE_CTRL_TX_WAKE_TIMER_5GLITE_OFFSET                                        (0)
  #define RTL8373_EEE_TX_TIMER_5GLITE_CTRL_TX_WAKE_TIMER_5GLITE_MASK                                          (0xFF << RTL8373_EEE_TX_TIMER_5GLITE_CTRL_TX_WAKE_TIMER_5GLITE_OFFSET)

#define RTL8373_EEE_TX_TIMER_5G_CTRL_ADDR                                                                     (0x6024)
  #define RTL8373_EEE_TX_TIMER_5G_CTRL_LOW_Q_TX_DELAY_5G_OFFSET                                               (8)
  #define RTL8373_EEE_TX_TIMER_5G_CTRL_LOW_Q_TX_DELAY_5G_MASK                                                 (0xFFF << RTL8373_EEE_TX_TIMER_5G_CTRL_LOW_Q_TX_DELAY_5G_OFFSET)
  #define RTL8373_EEE_TX_TIMER_5G_CTRL_TX_WAKE_TIMER_5G_OFFSET                                                (0)
  #define RTL8373_EEE_TX_TIMER_5G_CTRL_TX_WAKE_TIMER_5G_MASK                                                  (0xFF << RTL8373_EEE_TX_TIMER_5G_CTRL_TX_WAKE_TIMER_5G_OFFSET)

#define RTL8373_EEE_TX_TIMER_10GLITE_CTRL_ADDR                                                                (0x6028)
  #define RTL8373_EEE_TX_TIMER_10GLITE_CTRL_LOW_Q_TX_DELAY_10GLITE_OFFSET                                     (8)
  #define RTL8373_EEE_TX_TIMER_10GLITE_CTRL_LOW_Q_TX_DELAY_10GLITE_MASK                                       (0xFFF << RTL8373_EEE_TX_TIMER_10GLITE_CTRL_LOW_Q_TX_DELAY_10GLITE_OFFSET)
  #define RTL8373_EEE_TX_TIMER_10GLITE_CTRL_TX_WAKE_TIMER_10GLITE_OFFSET                                      (0)
  #define RTL8373_EEE_TX_TIMER_10GLITE_CTRL_TX_WAKE_TIMER_10GLITE_MASK                                        (0xFF << RTL8373_EEE_TX_TIMER_10GLITE_CTRL_TX_WAKE_TIMER_10GLITE_OFFSET)

#define RTL8373_EEE_TX_TIMER_10G_CTRL_ADDR                                                                    (0x602C)
  #define RTL8373_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_OFFSET                                             (8)
  #define RTL8373_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_MASK                                               (0xFFF << RTL8373_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_OFFSET)
  #define RTL8373_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_OFFSET                                              (0)
  #define RTL8373_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_MASK                                                (0xFF << RTL8373_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_OFFSET)

#define RTL8373_EEE_CTRL_ADDR(port)                                                                           (0x125C + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_EEE_CTRL_EEE_RX_STS_OFFSET                                                                  (3)
  #define RTL8373_EEE_CTRL_EEE_RX_STS_MASK                                                                    (0x1 << RTL8373_EEE_CTRL_EEE_RX_STS_OFFSET)
  #define RTL8373_EEE_CTRL_EEE_TX_STS_OFFSET                                                                  (2)
  #define RTL8373_EEE_CTRL_EEE_TX_STS_MASK                                                                    (0x1 << RTL8373_EEE_CTRL_EEE_TX_STS_OFFSET)
  #define RTL8373_EEE_CTRL_EEE_PORT_TX_EN_OFFSET                                                              (1)
  #define RTL8373_EEE_CTRL_EEE_PORT_TX_EN_MASK                                                                (0x1 << RTL8373_EEE_CTRL_EEE_PORT_TX_EN_OFFSET)
  #define RTL8373_EEE_CTRL_EEE_PORT_RX_EN_OFFSET                                                              (0)
  #define RTL8373_EEE_CTRL_EEE_PORT_RX_EN_MASK                                                                (0x1 << RTL8373_EEE_CTRL_EEE_PORT_RX_EN_OFFSET)

#define RTL8373_EEE_RX_GELITE_CTRL_ADDR                                                                       (0x6030)
  #define RTL8373_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_OFFSET                                           (8)
  #define RTL8373_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_MASK                                             (0x1 << RTL8373_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_OFFSET)
  #define RTL8373_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET                                     (0)
  #define RTL8373_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_MASK                                       (0xFF << RTL8373_EEE_RX_GELITE_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET)

#define RTL8373_EEE_RX_GE_CTRL_ADDR                                                                           (0x6034)
  #define RTL8373_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_GE_OFFSET                                                   (8)
  #define RTL8373_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_GE_MASK                                                     (0x1 << RTL8373_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_GE_OFFSET)
  #define RTL8373_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_TIMER_GE_OFFSET                                             (0)
  #define RTL8373_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_TIMER_GE_MASK                                               (0xFF << RTL8373_EEE_RX_GE_CTRL_WAIT_RX_INACTIVE_TIMER_GE_OFFSET)

#define RTL8373_LPI_OPTION_ADDR                                                                               (0x1038)
  #define RTL8373_LPI_OPTION_MAC8_LPI_OPTION_OFFSET                                                           (1)
  #define RTL8373_LPI_OPTION_MAC8_LPI_OPTION_MASK                                                             (0x1 << RTL8373_LPI_OPTION_MAC8_LPI_OPTION_OFFSET)
  #define RTL8373_LPI_OPTION_MAC3_LPI_OPTION_OFFSET                                                           (0)
  #define RTL8373_LPI_OPTION_MAC3_LPI_OPTION_MASK                                                             (0x1 << RTL8373_LPI_OPTION_MAC3_LPI_OPTION_OFFSET)

/*
 * Feature: RA
 */
#define RTL8373_RA_FIFO_FUL_THR0_ADDR                                                                         (0xE0F0)
  #define RTL8373_RA_FIFO_FUL_THR0_RXFIFO_FULL_TH_OFFSET                                                      (11)
  #define RTL8373_RA_FIFO_FUL_THR0_RXFIFO_FULL_TH_MASK                                                        (0x7FF << RTL8373_RA_FIFO_FUL_THR0_RXFIFO_FULL_TH_OFFSET)
  #define RTL8373_RA_FIFO_FUL_THR0_TXFIFO_FULL_TH_OFFSET                                                      (0)
  #define RTL8373_RA_FIFO_FUL_THR0_TXFIFO_FULL_TH_MASK                                                        (0x7FF << RTL8373_RA_FIFO_FUL_THR0_TXFIFO_FULL_TH_OFFSET)

#define RTL8373_RA_FIFO_EMPTY_THR0_ADDR                                                                       (0xE0F4)
  #define RTL8373_RA_FIFO_EMPTY_THR0_FIFO_EMPTY_TH_OFFSET                                                     (0)
  #define RTL8373_RA_FIFO_EMPTY_THR0_FIFO_EMPTY_TH_MASK                                                       (0x7FF << RTL8373_RA_FIFO_EMPTY_THR0_FIFO_EMPTY_TH_OFFSET)

#define RTL8373_RA_TX_STATUS0_ADDR                                                                            (0xE0F8)
  #define RTL8373_RA_TX_STATUS0_H2E_TX_STATUS_OFFSET                                                          (0)
  #define RTL8373_RA_TX_STATUS0_H2E_TX_STATUS_MASK                                                            (0xFFFFFFFF << RTL8373_RA_TX_STATUS0_H2E_TX_STATUS_OFFSET)

#define RTL8373_RA_RX_STATUS0_ADDR                                                                            (0xE0FC)
  #define RTL8373_RA_RX_STATUS0_H2E_RX_STATUS_OFFSET                                                          (0)
  #define RTL8373_RA_RX_STATUS0_H2E_RX_STATUS_MASK                                                            (0xFFFFFFFF << RTL8373_RA_RX_STATUS0_H2E_RX_STATUS_OFFSET)

#define RTL8373_RA_HSG_IFG0_ADDR                                                                              (0xE100)
  #define RTL8373_RA_HSG_IFG0_HSG_XGMI_RX_IFG_OFFSET                                                          (24)
  #define RTL8373_RA_HSG_IFG0_HSG_XGMI_RX_IFG_MASK                                                            (0xFF << RTL8373_RA_HSG_IFG0_HSG_XGMI_RX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG0_HSG_XGMI_TX_IFG_OFFSET                                                          (16)
  #define RTL8373_RA_HSG_IFG0_HSG_XGMI_TX_IFG_MASK                                                            (0xFF << RTL8373_RA_HSG_IFG0_HSG_XGMI_TX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG0_HSG_GMI_RX_IFG_OFFSET                                                           (8)
  #define RTL8373_RA_HSG_IFG0_HSG_GMI_RX_IFG_MASK                                                             (0xFF << RTL8373_RA_HSG_IFG0_HSG_GMI_RX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG0_HSG_GMI_TX_IFG_OFFSET                                                           (0)
  #define RTL8373_RA_HSG_IFG0_HSG_GMI_TX_IFG_MASK                                                             (0xFF << RTL8373_RA_HSG_IFG0_HSG_GMI_TX_IFG_OFFSET)

#define RTL8373_RA_MACSEC_ETH0_ADDR(index)                                                                    (0xE104 + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL8373_RA_MACSEC_ETH0_MACSEC_ETH_OFFSET(index)                                                     ((index & 0x1) << 4)
  #define RTL8373_RA_MACSEC_ETH0_MACSEC_ETH_MASK(index)                                                       (0xFFFF << RTL8373_RA_MACSEC_ETH0_MACSEC_ETH_OFFSET(index))

#define RTL8373_RA_MACSEC_VLAN0_ADDR(index)                                                                   (0xE114 + (((index >> 1) << 2))) /* index: 0-10 */
  #define RTL8373_RA_MACSEC_VLAN0_MACSEC_VLAN_OFFSET(index)                                                   ((index & 0x1) << 4)
  #define RTL8373_RA_MACSEC_VLAN0_MACSEC_VLAN_MASK(index)                                                     (0xFFFF << RTL8373_RA_MACSEC_VLAN0_MACSEC_VLAN_OFFSET(index))

#define RTL8373_RA_MACSEC_IFG_CTRL0_ADDR                                                                      (0xE12C)
  #define RTL8373_RA_MACSEC_IFG_CTRL0_RG_H2E_MACSEC_IFG_EN_OFFSET                                             (3)
  #define RTL8373_RA_MACSEC_IFG_CTRL0_RG_H2E_MACSEC_IFG_EN_MASK                                               (0x1 << RTL8373_RA_MACSEC_IFG_CTRL0_RG_H2E_MACSEC_IFG_EN_OFFSET)
  #define RTL8373_RA_MACSEC_IFG_CTRL0_MACSEC_IFG_SEL_OFFSET                                                   (0)
  #define RTL8373_RA_MACSEC_IFG_CTRL0_MACSEC_IFG_SEL_MASK                                                     (0x7 << RTL8373_RA_MACSEC_IFG_CTRL0_MACSEC_IFG_SEL_OFFSET)

#define RTL8373_RA_PAUSE_CTRL0_ADDR                                                                           (0xE130)
  #define RTL8373_RA_PAUSE_CTRL0_RG_PAUSE_ACCEPT_MAC_SA_OFFSET                                                (18)
  #define RTL8373_RA_PAUSE_CTRL0_RG_PAUSE_ACCEPT_MAC_SA_MASK                                                  (0x1 << RTL8373_RA_PAUSE_CTRL0_RG_PAUSE_ACCEPT_MAC_SA_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL0_RG_SDS_PAUSE_DECT_EN_OFFSET                                                  (17)
  #define RTL8373_RA_PAUSE_CTRL0_RG_SDS_PAUSE_DECT_EN_MASK                                                    (0x1 << RTL8373_RA_PAUSE_CTRL0_RG_SDS_PAUSE_DECT_EN_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL0_RG_ETH_PAUSE_DECT_EN_OFFSET                                                  (16)
  #define RTL8373_RA_PAUSE_CTRL0_RG_ETH_PAUSE_DECT_EN_MASK                                                    (0x1 << RTL8373_RA_PAUSE_CTRL0_RG_ETH_PAUSE_DECT_EN_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL0_RG_H2E_MAC_SA_H_OFFSET                                                       (0)
  #define RTL8373_RA_PAUSE_CTRL0_RG_H2E_MAC_SA_H_MASK                                                         (0xFFFF << RTL8373_RA_PAUSE_CTRL0_RG_H2E_MAC_SA_H_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL0_RG_H2E_MAC_SA_L_OFFSET                                                       (32)
  #define RTL8373_RA_PAUSE_CTRL0_RG_H2E_MAC_SA_L_MASK                                                         (0xFFFFFFFF << RTL8373_RA_PAUSE_CTRL0_RG_H2E_MAC_SA_L_OFFSET)

#define RTL8373_RA_GLB_CTRL0_ADDR                                                                             (0xE138)
  #define RTL8373_RA_GLB_CTRL0_RG_PRMB_NUM_OFFSET                                                             (2)
  #define RTL8373_RA_GLB_CTRL0_RG_PRMB_NUM_MASK                                                               (0x7 << RTL8373_RA_GLB_CTRL0_RG_PRMB_NUM_OFFSET)
  #define RTL8373_RA_GLB_CTRL0_RG_H2E_ENABLE_OFFSET                                                           (1)
  #define RTL8373_RA_GLB_CTRL0_RG_H2E_ENABLE_MASK                                                             (0x1 << RTL8373_RA_GLB_CTRL0_RG_H2E_ENABLE_OFFSET)
  #define RTL8373_RA_GLB_CTRL0_RG_H2E_BYPASS_MODE_OFFSET                                                      (0)
  #define RTL8373_RA_GLB_CTRL0_RG_H2E_BYPASS_MODE_MASK                                                        (0x1 << RTL8373_RA_GLB_CTRL0_RG_H2E_BYPASS_MODE_OFFSET)

#define RTL8373_RA_PADDING_CTRL0_ADDR                                                                         (0xE13C)
  #define RTL8373_RA_PADDING_CTRL0_RG_H2E_PADDING_VLAN_OFFSET                                                 (2)
  #define RTL8373_RA_PADDING_CTRL0_RG_H2E_PADDING_VLAN_MASK                                                   (0x1 << RTL8373_RA_PADDING_CTRL0_RG_H2E_PADDING_VLAN_OFFSET)
  #define RTL8373_RA_PADDING_CTRL0_RG_H2E_PADDING_MACSEC_OFFSET                                               (1)
  #define RTL8373_RA_PADDING_CTRL0_RG_H2E_PADDING_MACSEC_MASK                                                 (0x1 << RTL8373_RA_PADDING_CTRL0_RG_H2E_PADDING_MACSEC_OFFSET)
  #define RTL8373_RA_PADDING_CTRL0_RG_H2E_PADDING_EN_OFFSET                                                   (0)
  #define RTL8373_RA_PADDING_CTRL0_RG_H2E_PADDING_EN_MASK                                                     (0x1 << RTL8373_RA_PADDING_CTRL0_RG_H2E_PADDING_EN_OFFSET)

#define RTL8373_RA_SLOT_TIME0_ADDR                                                                            (0xE140)
  #define RTL8373_RA_SLOT_TIME0_SLOT_TIME_OFFSET                                                              (0)
  #define RTL8373_RA_SLOT_TIME0_SLOT_TIME_MASK                                                                (0xFFFF << RTL8373_RA_SLOT_TIME0_SLOT_TIME_OFFSET)

#define RTL8373_RA_SOFT_RST0_ADDR                                                                             (0xE144)
  #define RTL8373_RA_SOFT_RST0_RST_OFFSET                                                                     (0)
  #define RTL8373_RA_SOFT_RST0_RST_MASK                                                                       (0x1 << RTL8373_RA_SOFT_RST0_RST_OFFSET)

#define RTL8373_RA_FIFO_FUL_THR1_ADDR                                                                         (0xE2F0)
  #define RTL8373_RA_FIFO_FUL_THR1_RXFIFO_FULL_TH_OFFSET                                                      (11)
  #define RTL8373_RA_FIFO_FUL_THR1_RXFIFO_FULL_TH_MASK                                                        (0x7FF << RTL8373_RA_FIFO_FUL_THR1_RXFIFO_FULL_TH_OFFSET)
  #define RTL8373_RA_FIFO_FUL_THR1_TXFIFO_FULL_TH_OFFSET                                                      (0)
  #define RTL8373_RA_FIFO_FUL_THR1_TXFIFO_FULL_TH_MASK                                                        (0x7FF << RTL8373_RA_FIFO_FUL_THR1_TXFIFO_FULL_TH_OFFSET)

#define RTL8373_RA_FIFO_EMPTY_THR1_ADDR                                                                       (0xE2F4)
  #define RTL8373_RA_FIFO_EMPTY_THR1_FIFO_EMPTY_TH_OFFSET                                                     (0)
  #define RTL8373_RA_FIFO_EMPTY_THR1_FIFO_EMPTY_TH_MASK                                                       (0x7FF << RTL8373_RA_FIFO_EMPTY_THR1_FIFO_EMPTY_TH_OFFSET)

#define RTL8373_RA_TX_STATUS1_ADDR                                                                            (0xE2F8)
  #define RTL8373_RA_TX_STATUS1_H2E_TX_STATUS_OFFSET                                                          (0)
  #define RTL8373_RA_TX_STATUS1_H2E_TX_STATUS_MASK                                                            (0xFFFFFFFF << RTL8373_RA_TX_STATUS1_H2E_TX_STATUS_OFFSET)

#define RTL8373_RA_RX_STATUS1_ADDR                                                                            (0xE2FC)
  #define RTL8373_RA_RX_STATUS1_H2E_RX_STATUS_OFFSET                                                          (0)
  #define RTL8373_RA_RX_STATUS1_H2E_RX_STATUS_MASK                                                            (0xFFFFFFFF << RTL8373_RA_RX_STATUS1_H2E_RX_STATUS_OFFSET)

#define RTL8373_RA_HSG_IFG1_ADDR                                                                              (0xE300)
  #define RTL8373_RA_HSG_IFG1_HSG_XGMI_RX_IFG_OFFSET                                                          (24)
  #define RTL8373_RA_HSG_IFG1_HSG_XGMI_RX_IFG_MASK                                                            (0xFF << RTL8373_RA_HSG_IFG1_HSG_XGMI_RX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG1_HSG_XGMI_TX_IFG_OFFSET                                                          (16)
  #define RTL8373_RA_HSG_IFG1_HSG_XGMI_TX_IFG_MASK                                                            (0xFF << RTL8373_RA_HSG_IFG1_HSG_XGMI_TX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG1_HSG_GMI_RX_IFG_OFFSET                                                           (8)
  #define RTL8373_RA_HSG_IFG1_HSG_GMI_RX_IFG_MASK                                                             (0xFF << RTL8373_RA_HSG_IFG1_HSG_GMI_RX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG1_HSG_GMI_TX_IFG_OFFSET                                                           (0)
  #define RTL8373_RA_HSG_IFG1_HSG_GMI_TX_IFG_MASK                                                             (0xFF << RTL8373_RA_HSG_IFG1_HSG_GMI_TX_IFG_OFFSET)

#define RTL8373_RA_MACSEC_ETH1_ADDR(index)                                                                    (0xE304 + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL8373_RA_MACSEC_ETH1_MACSEC_ETH_OFFSET(index)                                                     ((index & 0x1) << 4)
  #define RTL8373_RA_MACSEC_ETH1_MACSEC_ETH_MASK(index)                                                       (0xFFFF << RTL8373_RA_MACSEC_ETH1_MACSEC_ETH_OFFSET(index))

#define RTL8373_RA_MACSEC_VLAN1_ADDR(index)                                                                   (0xE314 + (((index >> 1) << 2))) /* index: 0-10 */
  #define RTL8373_RA_MACSEC_VLAN1_MACSEC_VLAN_OFFSET(index)                                                   ((index & 0x1) << 4)
  #define RTL8373_RA_MACSEC_VLAN1_MACSEC_VLAN_MASK(index)                                                     (0xFFFF << RTL8373_RA_MACSEC_VLAN1_MACSEC_VLAN_OFFSET(index))

#define RTL8373_RA_MACSEC_IFG_CTRL1_ADDR                                                                      (0xE32C)
  #define RTL8373_RA_MACSEC_IFG_CTRL1_RG_H2E_MACSEC_IFG_EN_OFFSET                                             (3)
  #define RTL8373_RA_MACSEC_IFG_CTRL1_RG_H2E_MACSEC_IFG_EN_MASK                                               (0x1 << RTL8373_RA_MACSEC_IFG_CTRL1_RG_H2E_MACSEC_IFG_EN_OFFSET)
  #define RTL8373_RA_MACSEC_IFG_CTRL1_MACSEC_IFG_SEL_OFFSET                                                   (0)
  #define RTL8373_RA_MACSEC_IFG_CTRL1_MACSEC_IFG_SEL_MASK                                                     (0x7 << RTL8373_RA_MACSEC_IFG_CTRL1_MACSEC_IFG_SEL_OFFSET)

#define RTL8373_RA_PAUSE_CTRL1_ADDR                                                                           (0xE330)
  #define RTL8373_RA_PAUSE_CTRL1_RG_PAUSE_ACCEPT_MAC_SA_OFFSET                                                (18)
  #define RTL8373_RA_PAUSE_CTRL1_RG_PAUSE_ACCEPT_MAC_SA_MASK                                                  (0x1 << RTL8373_RA_PAUSE_CTRL1_RG_PAUSE_ACCEPT_MAC_SA_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL1_RG_SDS_PAUSE_DECT_EN_OFFSET                                                  (17)
  #define RTL8373_RA_PAUSE_CTRL1_RG_SDS_PAUSE_DECT_EN_MASK                                                    (0x1 << RTL8373_RA_PAUSE_CTRL1_RG_SDS_PAUSE_DECT_EN_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL1_RG_ETH_PAUSE_DECT_EN_OFFSET                                                  (16)
  #define RTL8373_RA_PAUSE_CTRL1_RG_ETH_PAUSE_DECT_EN_MASK                                                    (0x1 << RTL8373_RA_PAUSE_CTRL1_RG_ETH_PAUSE_DECT_EN_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL1_RG_H2E_MAC_SA_H_OFFSET                                                       (0)
  #define RTL8373_RA_PAUSE_CTRL1_RG_H2E_MAC_SA_H_MASK                                                         (0xFFFF << RTL8373_RA_PAUSE_CTRL1_RG_H2E_MAC_SA_H_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL1_RG_H2E_MAC_SA_L_OFFSET                                                       (32)
  #define RTL8373_RA_PAUSE_CTRL1_RG_H2E_MAC_SA_L_MASK                                                         (0xFFFFFFFF << RTL8373_RA_PAUSE_CTRL1_RG_H2E_MAC_SA_L_OFFSET)

#define RTL8373_RA_GLB_CTRL1_ADDR                                                                             (0xE338)
  #define RTL8373_RA_GLB_CTRL1_RG_PRMB_NUM_OFFSET                                                             (2)
  #define RTL8373_RA_GLB_CTRL1_RG_PRMB_NUM_MASK                                                               (0x7 << RTL8373_RA_GLB_CTRL1_RG_PRMB_NUM_OFFSET)
  #define RTL8373_RA_GLB_CTRL1_RG_H2E_ENABLE_OFFSET                                                           (1)
  #define RTL8373_RA_GLB_CTRL1_RG_H2E_ENABLE_MASK                                                             (0x1 << RTL8373_RA_GLB_CTRL1_RG_H2E_ENABLE_OFFSET)
  #define RTL8373_RA_GLB_CTRL1_RG_H2E_BYPASS_MODE_OFFSET                                                      (0)
  #define RTL8373_RA_GLB_CTRL1_RG_H2E_BYPASS_MODE_MASK                                                        (0x1 << RTL8373_RA_GLB_CTRL1_RG_H2E_BYPASS_MODE_OFFSET)

#define RTL8373_RA_PADDING_CTRL1_ADDR                                                                         (0xE33C)
  #define RTL8373_RA_PADDING_CTRL1_RG_H2E_PADDING_VLAN_OFFSET                                                 (2)
  #define RTL8373_RA_PADDING_CTRL1_RG_H2E_PADDING_VLAN_MASK                                                   (0x1 << RTL8373_RA_PADDING_CTRL1_RG_H2E_PADDING_VLAN_OFFSET)
  #define RTL8373_RA_PADDING_CTRL1_RG_H2E_PADDING_MACSEC_OFFSET                                               (1)
  #define RTL8373_RA_PADDING_CTRL1_RG_H2E_PADDING_MACSEC_MASK                                                 (0x1 << RTL8373_RA_PADDING_CTRL1_RG_H2E_PADDING_MACSEC_OFFSET)
  #define RTL8373_RA_PADDING_CTRL1_RG_H2E_PADDING_EN_OFFSET                                                   (0)
  #define RTL8373_RA_PADDING_CTRL1_RG_H2E_PADDING_EN_MASK                                                     (0x1 << RTL8373_RA_PADDING_CTRL1_RG_H2E_PADDING_EN_OFFSET)

#define RTL8373_RA_SLOT_TIME1_ADDR                                                                            (0xE340)
  #define RTL8373_RA_SLOT_TIME1_SLOT_TIME_OFFSET                                                              (0)
  #define RTL8373_RA_SLOT_TIME1_SLOT_TIME_MASK                                                                (0xFFFF << RTL8373_RA_SLOT_TIME1_SLOT_TIME_OFFSET)

#define RTL8373_RA_SOFT_RST1_ADDR                                                                             (0xE344)
  #define RTL8373_RA_SOFT_RST1_RST_OFFSET                                                                     (0)
  #define RTL8373_RA_SOFT_RST1_RST_MASK                                                                       (0x1 << RTL8373_RA_SOFT_RST1_RST_OFFSET)

#define RTL8373_RA_FIFO_FUL_THR2_ADDR                                                                         (0xE4F0)
  #define RTL8373_RA_FIFO_FUL_THR2_RXFIFO_FULL_TH_OFFSET                                                      (11)
  #define RTL8373_RA_FIFO_FUL_THR2_RXFIFO_FULL_TH_MASK                                                        (0x7FF << RTL8373_RA_FIFO_FUL_THR2_RXFIFO_FULL_TH_OFFSET)
  #define RTL8373_RA_FIFO_FUL_THR2_TXFIFO_FULL_TH_OFFSET                                                      (0)
  #define RTL8373_RA_FIFO_FUL_THR2_TXFIFO_FULL_TH_MASK                                                        (0x7FF << RTL8373_RA_FIFO_FUL_THR2_TXFIFO_FULL_TH_OFFSET)

#define RTL8373_RA_FIFO_EMPTY_THR2_ADDR                                                                       (0xE4F4)
  #define RTL8373_RA_FIFO_EMPTY_THR2_FIFO_EMPTY_TH_OFFSET                                                     (0)
  #define RTL8373_RA_FIFO_EMPTY_THR2_FIFO_EMPTY_TH_MASK                                                       (0x7FF << RTL8373_RA_FIFO_EMPTY_THR2_FIFO_EMPTY_TH_OFFSET)

#define RTL8373_RA_TX_STATUS2_ADDR                                                                            (0xE4F8)
  #define RTL8373_RA_TX_STATUS2_H2E_TX_STATUS_OFFSET                                                          (0)
  #define RTL8373_RA_TX_STATUS2_H2E_TX_STATUS_MASK                                                            (0xFFFFFFFF << RTL8373_RA_TX_STATUS2_H2E_TX_STATUS_OFFSET)

#define RTL8373_RA_RX_STATUS2_ADDR                                                                            (0xE4FC)
  #define RTL8373_RA_RX_STATUS2_H2E_RX_STATUS_OFFSET                                                          (0)
  #define RTL8373_RA_RX_STATUS2_H2E_RX_STATUS_MASK                                                            (0xFFFFFFFF << RTL8373_RA_RX_STATUS2_H2E_RX_STATUS_OFFSET)

#define RTL8373_RA_HSG_IFG2_ADDR                                                                              (0xE500)
  #define RTL8373_RA_HSG_IFG2_HSG_XGMI_RX_IFG_OFFSET                                                          (24)
  #define RTL8373_RA_HSG_IFG2_HSG_XGMI_RX_IFG_MASK                                                            (0xFF << RTL8373_RA_HSG_IFG2_HSG_XGMI_RX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG2_HSG_XGMI_TX_IFG_OFFSET                                                          (16)
  #define RTL8373_RA_HSG_IFG2_HSG_XGMI_TX_IFG_MASK                                                            (0xFF << RTL8373_RA_HSG_IFG2_HSG_XGMI_TX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG2_HSG_GMI_RX_IFG_OFFSET                                                           (8)
  #define RTL8373_RA_HSG_IFG2_HSG_GMI_RX_IFG_MASK                                                             (0xFF << RTL8373_RA_HSG_IFG2_HSG_GMI_RX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG2_HSG_GMI_TX_IFG_OFFSET                                                           (0)
  #define RTL8373_RA_HSG_IFG2_HSG_GMI_TX_IFG_MASK                                                             (0xFF << RTL8373_RA_HSG_IFG2_HSG_GMI_TX_IFG_OFFSET)

#define RTL8373_RA_MACSEC_ETH2_ADDR(index)                                                                    (0xE504 + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL8373_RA_MACSEC_ETH2_MACSEC_ETH_OFFSET(index)                                                     ((index & 0x1) << 4)
  #define RTL8373_RA_MACSEC_ETH2_MACSEC_ETH_MASK(index)                                                       (0xFFFF << RTL8373_RA_MACSEC_ETH2_MACSEC_ETH_OFFSET(index))

#define RTL8373_RA_MACSEC_VLAN2_ADDR(index)                                                                   (0xE514 + (((index >> 1) << 2))) /* index: 0-10 */
  #define RTL8373_RA_MACSEC_VLAN2_MACSEC_VLAN_OFFSET(index)                                                   ((index & 0x1) << 4)
  #define RTL8373_RA_MACSEC_VLAN2_MACSEC_VLAN_MASK(index)                                                     (0xFFFF << RTL8373_RA_MACSEC_VLAN2_MACSEC_VLAN_OFFSET(index))

#define RTL8373_RA_MACSEC_IFG_CTRL2_ADDR                                                                      (0xE52C)
  #define RTL8373_RA_MACSEC_IFG_CTRL2_RG_H2E_MACSEC_IFG_EN_OFFSET                                             (3)
  #define RTL8373_RA_MACSEC_IFG_CTRL2_RG_H2E_MACSEC_IFG_EN_MASK                                               (0x1 << RTL8373_RA_MACSEC_IFG_CTRL2_RG_H2E_MACSEC_IFG_EN_OFFSET)
  #define RTL8373_RA_MACSEC_IFG_CTRL2_MACSEC_IFG_SEL_OFFSET                                                   (0)
  #define RTL8373_RA_MACSEC_IFG_CTRL2_MACSEC_IFG_SEL_MASK                                                     (0x7 << RTL8373_RA_MACSEC_IFG_CTRL2_MACSEC_IFG_SEL_OFFSET)

#define RTL8373_RA_PAUSE_CTRL2_ADDR                                                                           (0xE530)
  #define RTL8373_RA_PAUSE_CTRL2_RG_PAUSE_ACCEPT_MAC_SA_OFFSET                                                (18)
  #define RTL8373_RA_PAUSE_CTRL2_RG_PAUSE_ACCEPT_MAC_SA_MASK                                                  (0x1 << RTL8373_RA_PAUSE_CTRL2_RG_PAUSE_ACCEPT_MAC_SA_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL2_RG_SDS_PAUSE_DECT_EN_OFFSET                                                  (17)
  #define RTL8373_RA_PAUSE_CTRL2_RG_SDS_PAUSE_DECT_EN_MASK                                                    (0x1 << RTL8373_RA_PAUSE_CTRL2_RG_SDS_PAUSE_DECT_EN_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL2_RG_ETH_PAUSE_DECT_EN_OFFSET                                                  (16)
  #define RTL8373_RA_PAUSE_CTRL2_RG_ETH_PAUSE_DECT_EN_MASK                                                    (0x1 << RTL8373_RA_PAUSE_CTRL2_RG_ETH_PAUSE_DECT_EN_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL2_RG_H2E_MAC_SA_H_OFFSET                                                       (0)
  #define RTL8373_RA_PAUSE_CTRL2_RG_H2E_MAC_SA_H_MASK                                                         (0xFFFF << RTL8373_RA_PAUSE_CTRL2_RG_H2E_MAC_SA_H_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL2_RG_H2E_MAC_SA_L_OFFSET                                                       (32)
  #define RTL8373_RA_PAUSE_CTRL2_RG_H2E_MAC_SA_L_MASK                                                         (0xFFFFFFFF << RTL8373_RA_PAUSE_CTRL2_RG_H2E_MAC_SA_L_OFFSET)

#define RTL8373_RA_GLB_CTRL2_ADDR                                                                             (0xE538)
  #define RTL8373_RA_GLB_CTRL2_RG_PRMB_NUM_OFFSET                                                             (2)
  #define RTL8373_RA_GLB_CTRL2_RG_PRMB_NUM_MASK                                                               (0x7 << RTL8373_RA_GLB_CTRL2_RG_PRMB_NUM_OFFSET)
  #define RTL8373_RA_GLB_CTRL2_RG_H2E_ENABLE_OFFSET                                                           (1)
  #define RTL8373_RA_GLB_CTRL2_RG_H2E_ENABLE_MASK                                                             (0x1 << RTL8373_RA_GLB_CTRL2_RG_H2E_ENABLE_OFFSET)
  #define RTL8373_RA_GLB_CTRL2_RG_H2E_BYPASS_MODE_OFFSET                                                      (0)
  #define RTL8373_RA_GLB_CTRL2_RG_H2E_BYPASS_MODE_MASK                                                        (0x1 << RTL8373_RA_GLB_CTRL2_RG_H2E_BYPASS_MODE_OFFSET)

#define RTL8373_RA_PADDING_CTRL2_ADDR                                                                         (0xE53C)
  #define RTL8373_RA_PADDING_CTRL2_RG_H2E_PADDING_VLAN_OFFSET                                                 (2)
  #define RTL8373_RA_PADDING_CTRL2_RG_H2E_PADDING_VLAN_MASK                                                   (0x1 << RTL8373_RA_PADDING_CTRL2_RG_H2E_PADDING_VLAN_OFFSET)
  #define RTL8373_RA_PADDING_CTRL2_RG_H2E_PADDING_MACSEC_OFFSET                                               (1)
  #define RTL8373_RA_PADDING_CTRL2_RG_H2E_PADDING_MACSEC_MASK                                                 (0x1 << RTL8373_RA_PADDING_CTRL2_RG_H2E_PADDING_MACSEC_OFFSET)
  #define RTL8373_RA_PADDING_CTRL2_RG_H2E_PADDING_EN_OFFSET                                                   (0)
  #define RTL8373_RA_PADDING_CTRL2_RG_H2E_PADDING_EN_MASK                                                     (0x1 << RTL8373_RA_PADDING_CTRL2_RG_H2E_PADDING_EN_OFFSET)

#define RTL8373_RA_SLOT_TIME2_ADDR                                                                            (0xE540)
  #define RTL8373_RA_SLOT_TIME2_SLOT_TIME_OFFSET                                                              (0)
  #define RTL8373_RA_SLOT_TIME2_SLOT_TIME_MASK                                                                (0xFFFF << RTL8373_RA_SLOT_TIME2_SLOT_TIME_OFFSET)

#define RTL8373_RA_SOFT_RST2_ADDR                                                                             (0xE544)
  #define RTL8373_RA_SOFT_RST2_RST_OFFSET                                                                     (0)
  #define RTL8373_RA_SOFT_RST2_RST_MASK                                                                       (0x1 << RTL8373_RA_SOFT_RST2_RST_OFFSET)

#define RTL8373_RA_FIFO_FUL_THR3_ADDR                                                                         (0xE6F0)
  #define RTL8373_RA_FIFO_FUL_THR3_RXFIFO_FULL_TH_OFFSET                                                      (11)
  #define RTL8373_RA_FIFO_FUL_THR3_RXFIFO_FULL_TH_MASK                                                        (0x7FF << RTL8373_RA_FIFO_FUL_THR3_RXFIFO_FULL_TH_OFFSET)
  #define RTL8373_RA_FIFO_FUL_THR3_TXFIFO_FULL_TH_OFFSET                                                      (0)
  #define RTL8373_RA_FIFO_FUL_THR3_TXFIFO_FULL_TH_MASK                                                        (0x7FF << RTL8373_RA_FIFO_FUL_THR3_TXFIFO_FULL_TH_OFFSET)

#define RTL8373_RA_FIFO_EMPTY_THR3_ADDR                                                                       (0xE6F4)
  #define RTL8373_RA_FIFO_EMPTY_THR3_FIFO_EMPTY_TH_OFFSET                                                     (0)
  #define RTL8373_RA_FIFO_EMPTY_THR3_FIFO_EMPTY_TH_MASK                                                       (0x7FF << RTL8373_RA_FIFO_EMPTY_THR3_FIFO_EMPTY_TH_OFFSET)

#define RTL8373_RA_TX_STATUS3_ADDR                                                                            (0xE6F8)
  #define RTL8373_RA_TX_STATUS3_H2E_TX_STATUS_OFFSET                                                          (0)
  #define RTL8373_RA_TX_STATUS3_H2E_TX_STATUS_MASK                                                            (0xFFFFFFFF << RTL8373_RA_TX_STATUS3_H2E_TX_STATUS_OFFSET)

#define RTL8373_RA_RX_STATUS3_ADDR                                                                            (0xE6FC)
  #define RTL8373_RA_RX_STATUS3_H2E_RX_STATUS_OFFSET                                                          (0)
  #define RTL8373_RA_RX_STATUS3_H2E_RX_STATUS_MASK                                                            (0xFFFFFFFF << RTL8373_RA_RX_STATUS3_H2E_RX_STATUS_OFFSET)

#define RTL8373_RA_HSG_IFG3_ADDR                                                                              (0xE700)
  #define RTL8373_RA_HSG_IFG3_HSG_XGMI_RX_IFG_OFFSET                                                          (24)
  #define RTL8373_RA_HSG_IFG3_HSG_XGMI_RX_IFG_MASK                                                            (0xFF << RTL8373_RA_HSG_IFG3_HSG_XGMI_RX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG3_HSG_XGMI_TX_IFG_OFFSET                                                          (16)
  #define RTL8373_RA_HSG_IFG3_HSG_XGMI_TX_IFG_MASK                                                            (0xFF << RTL8373_RA_HSG_IFG3_HSG_XGMI_TX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG3_HSG_GMI_RX_IFG_OFFSET                                                           (8)
  #define RTL8373_RA_HSG_IFG3_HSG_GMI_RX_IFG_MASK                                                             (0xFF << RTL8373_RA_HSG_IFG3_HSG_GMI_RX_IFG_OFFSET)
  #define RTL8373_RA_HSG_IFG3_HSG_GMI_TX_IFG_OFFSET                                                           (0)
  #define RTL8373_RA_HSG_IFG3_HSG_GMI_TX_IFG_MASK                                                             (0xFF << RTL8373_RA_HSG_IFG3_HSG_GMI_TX_IFG_OFFSET)

#define RTL8373_RA_MACSEC_ETH3_ADDR(index)                                                                    (0xE704 + (((index >> 1) << 2))) /* index: 0-7 */
  #define RTL8373_RA_MACSEC_ETH3_MACSEC_ETH_OFFSET(index)                                                     ((index & 0x1) << 4)
  #define RTL8373_RA_MACSEC_ETH3_MACSEC_ETH_MASK(index)                                                       (0xFFFF << RTL8373_RA_MACSEC_ETH3_MACSEC_ETH_OFFSET(index))

#define RTL8373_RA_MACSEC_VLAN3_ADDR(index)                                                                   (0xE714 + (((index >> 1) << 2))) /* index: 0-10 */
  #define RTL8373_RA_MACSEC_VLAN3_MACSEC_VLAN_OFFSET(index)                                                   ((index & 0x1) << 4)
  #define RTL8373_RA_MACSEC_VLAN3_MACSEC_VLAN_MASK(index)                                                     (0xFFFF << RTL8373_RA_MACSEC_VLAN3_MACSEC_VLAN_OFFSET(index))

#define RTL8373_RA_MACSEC_IFG_CTRL3_ADDR                                                                      (0xE72C)
  #define RTL8373_RA_MACSEC_IFG_CTRL3_RG_H2E_MACSEC_IFG_EN_OFFSET                                             (3)
  #define RTL8373_RA_MACSEC_IFG_CTRL3_RG_H2E_MACSEC_IFG_EN_MASK                                               (0x1 << RTL8373_RA_MACSEC_IFG_CTRL3_RG_H2E_MACSEC_IFG_EN_OFFSET)
  #define RTL8373_RA_MACSEC_IFG_CTRL3_MACSEC_IFG_SEL_OFFSET                                                   (0)
  #define RTL8373_RA_MACSEC_IFG_CTRL3_MACSEC_IFG_SEL_MASK                                                     (0x7 << RTL8373_RA_MACSEC_IFG_CTRL3_MACSEC_IFG_SEL_OFFSET)

#define RTL8373_RA_PAUSE_CTRL3_ADDR                                                                           (0xE730)
  #define RTL8373_RA_PAUSE_CTRL3_RG_PAUSE_ACCEPT_MAC_SA_OFFSET                                                (18)
  #define RTL8373_RA_PAUSE_CTRL3_RG_PAUSE_ACCEPT_MAC_SA_MASK                                                  (0x1 << RTL8373_RA_PAUSE_CTRL3_RG_PAUSE_ACCEPT_MAC_SA_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL3_RG_SDS_PAUSE_DECT_EN_OFFSET                                                  (17)
  #define RTL8373_RA_PAUSE_CTRL3_RG_SDS_PAUSE_DECT_EN_MASK                                                    (0x1 << RTL8373_RA_PAUSE_CTRL3_RG_SDS_PAUSE_DECT_EN_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL3_RG_ETH_PAUSE_DECT_EN_OFFSET                                                  (16)
  #define RTL8373_RA_PAUSE_CTRL3_RG_ETH_PAUSE_DECT_EN_MASK                                                    (0x1 << RTL8373_RA_PAUSE_CTRL3_RG_ETH_PAUSE_DECT_EN_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL3_RG_H2E_MAC_SA_H_OFFSET                                                       (0)
  #define RTL8373_RA_PAUSE_CTRL3_RG_H2E_MAC_SA_H_MASK                                                         (0xFFFF << RTL8373_RA_PAUSE_CTRL3_RG_H2E_MAC_SA_H_OFFSET)
  #define RTL8373_RA_PAUSE_CTRL3_RG_H2E_MAC_SA_L_OFFSET                                                       (32)
  #define RTL8373_RA_PAUSE_CTRL3_RG_H2E_MAC_SA_L_MASK                                                         (0xFFFFFFFF << RTL8373_RA_PAUSE_CTRL3_RG_H2E_MAC_SA_L_OFFSET)

#define RTL8373_RA_GLB_CTRL3_ADDR                                                                             (0xE738)
  #define RTL8373_RA_GLB_CTRL3_RG_PRMB_NUM_OFFSET                                                             (2)
  #define RTL8373_RA_GLB_CTRL3_RG_PRMB_NUM_MASK                                                               (0x7 << RTL8373_RA_GLB_CTRL3_RG_PRMB_NUM_OFFSET)
  #define RTL8373_RA_GLB_CTRL3_RG_H2E_ENABLE_OFFSET                                                           (1)
  #define RTL8373_RA_GLB_CTRL3_RG_H2E_ENABLE_MASK                                                             (0x1 << RTL8373_RA_GLB_CTRL3_RG_H2E_ENABLE_OFFSET)
  #define RTL8373_RA_GLB_CTRL3_RG_H2E_BYPASS_MODE_OFFSET                                                      (0)
  #define RTL8373_RA_GLB_CTRL3_RG_H2E_BYPASS_MODE_MASK                                                        (0x1 << RTL8373_RA_GLB_CTRL3_RG_H2E_BYPASS_MODE_OFFSET)

#define RTL8373_RA_PADDING_CTRL3_ADDR                                                                         (0xE73C)
  #define RTL8373_RA_PADDING_CTRL3_RG_H2E_PADDING_VLAN_OFFSET                                                 (2)
  #define RTL8373_RA_PADDING_CTRL3_RG_H2E_PADDING_VLAN_MASK                                                   (0x1 << RTL8373_RA_PADDING_CTRL3_RG_H2E_PADDING_VLAN_OFFSET)
  #define RTL8373_RA_PADDING_CTRL3_RG_H2E_PADDING_MACSEC_OFFSET                                               (1)
  #define RTL8373_RA_PADDING_CTRL3_RG_H2E_PADDING_MACSEC_MASK                                                 (0x1 << RTL8373_RA_PADDING_CTRL3_RG_H2E_PADDING_MACSEC_OFFSET)
  #define RTL8373_RA_PADDING_CTRL3_RG_H2E_PADDING_EN_OFFSET                                                   (0)
  #define RTL8373_RA_PADDING_CTRL3_RG_H2E_PADDING_EN_MASK                                                     (0x1 << RTL8373_RA_PADDING_CTRL3_RG_H2E_PADDING_EN_OFFSET)

#define RTL8373_RA_SLOT_TIME3_ADDR                                                                            (0xE740)
  #define RTL8373_RA_SLOT_TIME3_SLOT_TIME_OFFSET                                                              (0)
  #define RTL8373_RA_SLOT_TIME3_SLOT_TIME_MASK                                                                (0xFFFF << RTL8373_RA_SLOT_TIME3_SLOT_TIME_OFFSET)

#define RTL8373_RA_SOFT_RST3_ADDR                                                                             (0xE744)
  #define RTL8373_RA_SOFT_RST3_RST_OFFSET                                                                     (0)
  #define RTL8373_RA_SOFT_RST3_RST_MASK                                                                       (0x1 << RTL8373_RA_SOFT_RST3_RST_OFFSET)

/*
 * Feature: NIC
 */
#define RTL8373_NIC_BUFFSIZE_CTRL_ADDR                                                                        (0x7844)
  #define RTL8373_NIC_BUFFSIZE_CTRL_TXSTOP_ADDR_OFFSET                                                        (0)
  #define RTL8373_NIC_BUFFSIZE_CTRL_TXSTOP_ADDR_MASK                                                          (0x7FF << RTL8373_NIC_BUFFSIZE_CTRL_TXSTOP_ADDR_OFFSET)

#define RTL8373_NIC_RXBUFF_CTRL_ADDR                                                                          (0x7848)
  #define RTL8373_NIC_RXBUFF_CTRL_RXSTOP_ADDR_OFFSET                                                          (0)
  #define RTL8373_NIC_RXBUFF_CTRL_RXSTOP_ADDR_MASK                                                            (0x7FF << RTL8373_NIC_RXBUFF_CTRL_RXSTOP_ADDR_OFFSET)

#define RTL8373_NIC_RXCMD_ADDR                                                                                (0x784C)
  #define RTL8373_NIC_RXCMD_FLAG_OFFSET                                                                       (0)
  #define RTL8373_NIC_RXCMD_FLAG_MASK                                                                         (0x1 << RTL8373_NIC_RXCMD_FLAG_OFFSET)

#define RTL8373_NIC_TXCMD_ADDR                                                                                (0x7850)
  #define RTL8373_NIC_TXCMD_FLAG_OFFSET                                                                       (0)
  #define RTL8373_NIC_TXCMD_FLAG_MASK                                                                         (0x1 << RTL8373_NIC_TXCMD_FLAG_OFFSET)

#define RTL8373_NIC_INT_STS_ADDR                                                                              (0x7854)
  #define RTL8373_NIC_INT_STS_RXIS_OFFSET                                                                     (1)
  #define RTL8373_NIC_INT_STS_RXIS_MASK                                                                       (0x1 << RTL8373_NIC_INT_STS_RXIS_OFFSET)
  #define RTL8373_NIC_INT_STS_TXES_OFFSET                                                                     (0)
  #define RTL8373_NIC_INT_STS_TXES_MASK                                                                       (0x1 << RTL8373_NIC_INT_STS_TXES_OFFSET)

#define RTL8373_NIC_INT_MSK_ADDR                                                                              (0x7858)
  #define RTL8373_NIC_INT_MSK_RXIE_OFFSET                                                                     (1)
  #define RTL8373_NIC_INT_MSK_RXIE_MASK                                                                       (0x1 << RTL8373_NIC_INT_MSK_RXIE_OFFSET)
  #define RTL8373_NIC_INT_MSK_TXEE_OFFSET                                                                     (0)
  #define RTL8373_NIC_INT_MSK_TXEE_MASK                                                                       (0x1 << RTL8373_NIC_INT_MSK_TXEE_OFFSET)

#define RTL8373_NIC_RX_CTRL_ADDR                                                                              (0x785C)
  #define RTL8373_NIC_RX_CTRL_RXFST_OFFSET                                                                    (24)
  #define RTL8373_NIC_RX_CTRL_RXFST_MASK                                                                      (0xFF << RTL8373_NIC_RX_CTRL_RXFST_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RXPAD_OFFSET                                                                    (18)
  #define RTL8373_NIC_RX_CTRL_RXPAD_MASK                                                                      (0x1 << RTL8373_NIC_RX_CTRL_RXPAD_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RXMTU_OFFSET                                                                    (16)
  #define RTL8373_NIC_RX_CTRL_RXMTU_MASK                                                                      (0x3 << RTL8373_NIC_RX_CTRL_RXMTU_OFFSET)
  #define RTL8373_NIC_RX_CTRL_HFMPE_OFFSET                                                                    (15)
  #define RTL8373_NIC_RX_CTRL_HFMPE_MASK                                                                      (0x1 << RTL8373_NIC_RX_CTRL_HFMPE_OFFSET)
  #define RTL8373_NIC_RX_CTRL_HFPPE_OFFSET                                                                    (14)
  #define RTL8373_NIC_RX_CTRL_HFPPE_MASK                                                                      (0x1 << RTL8373_NIC_RX_CTRL_HFPPE_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RXAPE_OFFSET                                                                    (13)
  #define RTL8373_NIC_RX_CTRL_RXAPE_MASK                                                                      (0x1 << RTL8373_NIC_RX_CTRL_RXAPE_OFFSET)
  #define RTL8373_NIC_RX_CTRL_ARPPE_OFFSET                                                                    (12)
  #define RTL8373_NIC_RX_CTRL_ARPPE_MASK                                                                      (0x1 << RTL8373_NIC_RX_CTRL_ARPPE_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RXBPE_OFFSET                                                                    (11)
  #define RTL8373_NIC_RX_CTRL_RXBPE_MASK                                                                      (0x1 << RTL8373_NIC_RX_CTRL_RXBPE_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RXMPE_OFFSET                                                                    (10)
  #define RTL8373_NIC_RX_CTRL_RXMPE_MASK                                                                      (0x1 << RTL8373_NIC_RX_CTRL_RXMPE_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RXPPS_OFFSET                                                                    (8)
  #define RTL8373_NIC_RX_CTRL_RXPPS_MASK                                                                      (0x3 << RTL8373_NIC_RX_CTRL_RXPPS_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RL4CEPE_OFFSET                                                                  (4)
  #define RTL8373_NIC_RX_CTRL_RL4CEPE_MASK                                                                    (0x1 << RTL8373_NIC_RX_CTRL_RL4CEPE_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RL3CEPE_OFFSET                                                                  (3)
  #define RTL8373_NIC_RX_CTRL_RL3CEPE_MASK                                                                    (0x1 << RTL8373_NIC_RX_CTRL_RL3CEPE_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RCRCEPE_OFFSET                                                                  (2)
  #define RTL8373_NIC_RX_CTRL_RCRCEPE_MASK                                                                    (0x1 << RTL8373_NIC_RX_CTRL_RCRCEPE_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RMCRC_EN_OFFSET                                                                 (1)
  #define RTL8373_NIC_RX_CTRL_RMCRC_EN_MASK                                                                   (0x1 << RTL8373_NIC_RX_CTRL_RMCRC_EN_OFFSET)
  #define RTL8373_NIC_RX_CTRL_RX_EN_OFFSET                                                                    (0)
  #define RTL8373_NIC_RX_CTRL_RX_EN_MASK                                                                      (0x1 << RTL8373_NIC_RX_CTRL_RX_EN_OFFSET)

#define RTL8373_NIC_TX_CTRL_ADDR                                                                              (0x7860)
  #define RTL8373_NIC_TX_CTRL_LOOPBACK_EN_OFFSET                                                              (1)
  #define RTL8373_NIC_TX_CTRL_LOOPBACK_EN_MASK                                                                (0x1 << RTL8373_NIC_TX_CTRL_LOOPBACK_EN_OFFSET)
  #define RTL8373_NIC_TX_CTRL_TX_EN_OFFSET                                                                    (0)
  #define RTL8373_NIC_TX_CTRL_TX_EN_MASK                                                                      (0x1 << RTL8373_NIC_TX_CTRL_TX_EN_OFFSET)

#define RTL8373_NIC_MC_HASH_TBL_ADDR(index)                                                                   (0x7864 + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL8373_NIC_MC_HASH_TBL_HF_VAL_OFFSET(index)                                                        (index % 0x20)
  #define RTL8373_NIC_MC_HASH_TBL_HF_VAL_MASK(index)                                                          (0x1 << RTL8373_NIC_MC_HASH_TBL_HF_VAL_OFFSET(index))

#define RTL8373_NIC_UC_HASH_TBL_ADDR(index)                                                                   (0x786C + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL8373_NIC_UC_HASH_TBL_HF_VAL_OFFSET(index)                                                        (index % 0x20)
  #define RTL8373_NIC_UC_HASH_TBL_HF_VAL_MASK(index)                                                          (0x1 << RTL8373_NIC_UC_HASH_TBL_HF_VAL_OFFSET(index))

#define RTL8373_NIC_RX_BUFF_DATA_ADDR                                                                         (0x7874)
  #define RTL8373_NIC_RX_BUFF_DATA_LEN_OFFSET                                                                 (0)
  #define RTL8373_NIC_RX_BUFF_DATA_LEN_MASK                                                                   (0x3FFF << RTL8373_NIC_RX_BUFF_DATA_LEN_OFFSET)

#define RTL8373_NIC_RX_CURR_PKT_ADDR                                                                          (0x7878)
  #define RTL8373_NIC_RX_CURR_PKT_ADDR_OFFSET                                                                 (0)
  #define RTL8373_NIC_RX_CURR_PKT_ADDR_MASK                                                                   (0x7FF << RTL8373_NIC_RX_CURR_PKT_ADDR_OFFSET)

#define RTL8373_CPU_RX_CURR_PKT_ADDR                                                                          (0x787C)
  #define RTL8373_CPU_RX_CURR_PKT_ADDR_OFFSET                                                                 (0)
  #define RTL8373_CPU_RX_CURR_PKT_ADDR_MASK                                                                   (0x7FF << RTL8373_CPU_RX_CURR_PKT_ADDR_OFFSET)

#define RTL8373_NIC_TX_BUFF_AVAIL_ADDR                                                                        (0x7880)
  #define RTL8373_NIC_TX_BUFF_AVAIL_FREE_SPACE_OFFSET                                                         (0)
  #define RTL8373_NIC_TX_BUFF_AVAIL_FREE_SPACE_MASK                                                           (0x7FF << RTL8373_NIC_TX_BUFF_AVAIL_FREE_SPACE_OFFSET)

#define RTL8373_NIC_TX_CURR_PKT_ADDR                                                                          (0x7884)
  #define RTL8373_NIC_TX_CURR_PKT_ADDR_OFFSET                                                                 (0)
  #define RTL8373_NIC_TX_CURR_PKT_ADDR_MASK                                                                   (0x7FF << RTL8373_NIC_TX_CURR_PKT_ADDR_OFFSET)

#define RTL8373_NIC_TX_CURR_UNIT_ADDR                                                                         (0x7888)
  #define RTL8373_NIC_TX_CURR_UNIT_ADDR_OFFSET                                                                (0)
  #define RTL8373_NIC_TX_CURR_UNIT_ADDR_MASK                                                                  (0x7FF << RTL8373_NIC_TX_CURR_UNIT_ADDR_OFFSET)

#define RTL8373_NIC_TX_PKT_INFO_ADDR                                                                          (0x788C)
  #define RTL8373_NIC_TX_PKT_INFO_LEN_OFFSET                                                                  (0)
  #define RTL8373_NIC_TX_PKT_INFO_LEN_MASK                                                                    (0x3FFF << RTL8373_NIC_TX_PKT_INFO_LEN_OFFSET)

#define RTL8373_CPU_TX_CURR_PKT_ADDR                                                                          (0x7890)
  #define RTL8373_CPU_TX_CURR_PKT_ADDR_OFFSET                                                                 (0)
  #define RTL8373_CPU_TX_CURR_PKT_ADDR_MASK                                                                   (0x7FF << RTL8373_CPU_TX_CURR_PKT_ADDR_OFFSET)

#define RTL8373_DMY_REG0_NIC_ADDR                                                                             (0x7894)
  #define RTL8373_DMY_REG0_NIC_DUMMY_REG0_NIC_OFFSET                                                          (0)
  #define RTL8373_DMY_REG0_NIC_DUMMY_REG0_NIC_MASK                                                            (0xFFFFFFFF << RTL8373_DMY_REG0_NIC_DUMMY_REG0_NIC_OFFSET)

#define RTL8373_DMY_REG1_NIC_ADDR                                                                             (0x7898)
  #define RTL8373_DMY_REG1_NIC_DUMMY_REG1_NIC_OFFSET                                                          (0)
  #define RTL8373_DMY_REG1_NIC_DUMMY_REG1_NIC_MASK                                                            (0xFFFFFFFF << RTL8373_DMY_REG1_NIC_DUMMY_REG1_NIC_OFFSET)

/*
 * Feature: Cpu Tag
 */
#define RTL8373_CPU_TAG_TPID_CTRL_ADDR                                                                        (0x6038)
  #define RTL8373_CPU_TAG_TPID_CTRL_TPID_OFFSET                                                               (0)
  #define RTL8373_CPU_TAG_TPID_CTRL_TPID_MASK                                                                 (0xFFFF << RTL8373_CPU_TAG_TPID_CTRL_TPID_OFFSET)

#define RTL8373_CPU_TAG_CTRL_ADDR                                                                             (0x6720)
  #define RTL8373_CPU_TAG_CTRL_EXT_CPUTAG_INSERTMOD_OFFSET                                                    (10)
  #define RTL8373_CPU_TAG_CTRL_EXT_CPUTAG_INSERTMOD_MASK                                                      (0x3 << RTL8373_CPU_TAG_CTRL_EXT_CPUTAG_INSERTMOD_OFFSET)
  #define RTL8373_CPU_TAG_CTRL_INT_CPUTAG_INSERTMOD_OFFSET                                                    (8)
  #define RTL8373_CPU_TAG_CTRL_INT_CPUTAG_INSERTMOD_MASK                                                      (0x3 << RTL8373_CPU_TAG_CTRL_INT_CPUTAG_INSERTMOD_OFFSET)
  #define RTL8373_CPU_TAG_CTRL_EXT_CPUTAG_EN_OFFSET                                                           (1)
  #define RTL8373_CPU_TAG_CTRL_EXT_CPUTAG_EN_MASK                                                             (0x1 << RTL8373_CPU_TAG_CTRL_EXT_CPUTAG_EN_OFFSET)
  #define RTL8373_CPU_TAG_CTRL_INT_CPUTAG_EN_OFFSET                                                           (0)
  #define RTL8373_CPU_TAG_CTRL_INT_CPUTAG_EN_MASK                                                             (0x1 << RTL8373_CPU_TAG_CTRL_INT_CPUTAG_EN_OFFSET)

#define RTL8373_EXT_CPU_CTRL_ADDR                                                                             (0x6724)
  #define RTL8373_EXT_CPU_CTRL_PORT_OFFSET                                                                    (0)
  #define RTL8373_EXT_CPU_CTRL_PORT_MASK                                                                      (0xF << RTL8373_EXT_CPU_CTRL_PORT_OFFSET)

#define RTL8373_CPU_TAG_AWARE_CTRL_ADDR                                                                       (0x603C)
  #define RTL8373_CPU_TAG_AWARE_CTRL_PMSK_OFFSET                                                              (0)
  #define RTL8373_CPU_TAG_AWARE_CTRL_PMSK_MASK                                                                (0x3FF << RTL8373_CPU_TAG_AWARE_CTRL_PMSK_OFFSET)

/*
 * Feature: Table Access
 */
#define RTL8373_ITA_CTRL0_ADDR                                                                                (0x5CAC)
  #define RTL8373_ITA_CTRL0_TBL_ADDR_OFFSET                                                                   (16)
  #define RTL8373_ITA_CTRL0_TBL_ADDR_MASK                                                                     (0x1FFF << RTL8373_ITA_CTRL0_TBL_ADDR_OFFSET)
  #define RTL8373_ITA_CTRL0_TLB_TYPE_OFFSET                                                                   (8)
  #define RTL8373_ITA_CTRL0_TLB_TYPE_MASK                                                                     (0x7 << RTL8373_ITA_CTRL0_TLB_TYPE_OFFSET)
  #define RTL8373_ITA_CTRL0_TLB_ACT_OFFSET                                                                    (1)
  #define RTL8373_ITA_CTRL0_TLB_ACT_MASK                                                                      (0x1 << RTL8373_ITA_CTRL0_TLB_ACT_OFFSET)
  #define RTL8373_ITA_CTRL0_TLB_EXECUTE_OFFSET                                                                (0)
  #define RTL8373_ITA_CTRL0_TLB_EXECUTE_MASK                                                                  (0x1 << RTL8373_ITA_CTRL0_TLB_EXECUTE_OFFSET)

#define RTL8373_ITA_L2_CTRL_ADDR                                                                              (0x5CB0)
  #define RTL8373_ITA_L2_CTRL_PORT_NUM_OFFSET                                                                 (19)
  #define RTL8373_ITA_L2_CTRL_PORT_NUM_MASK                                                                   (0xF << RTL8373_ITA_L2_CTRL_PORT_NUM_OFFSET)
  #define RTL8373_ITA_L2_CTRL_ENTRY_CLR_OFFSET                                                                (18)
  #define RTL8373_ITA_L2_CTRL_ENTRY_CLR_MASK                                                                  (0x1 << RTL8373_ITA_L2_CTRL_ENTRY_CLR_OFFSET)
  #define RTL8373_ITA_L2_CTRL_READ_MTHD_OFFSET                                                                (14)
  #define RTL8373_ITA_L2_CTRL_READ_MTHD_MASK                                                                  (0xF << RTL8373_ITA_L2_CTRL_READ_MTHD_OFFSET)
  #define RTL8373_ITA_L2_CTRL_TBL_TYPE_OFFSET                                                                 (13)
  #define RTL8373_ITA_L2_CTRL_TBL_TYPE_MASK                                                                   (0x1 << RTL8373_ITA_L2_CTRL_TBL_TYPE_OFFSET)
  #define RTL8373_ITA_L2_CTRL_ACT_STS_OFFSET                                                                  (12)
  #define RTL8373_ITA_L2_CTRL_ACT_STS_MASK                                                                    (0x1 << RTL8373_ITA_L2_CTRL_ACT_STS_OFFSET)
  #define RTL8373_ITA_L2_CTRL_TBL_ADDR_OFFSET                                                                 (0)
  #define RTL8373_ITA_L2_CTRL_TBL_ADDR_MASK                                                                   (0xFFF << RTL8373_ITA_L2_CTRL_TBL_ADDR_OFFSET)

#define RTL8373_ITA_HSAB_CTRL_ADDR                                                                            (0x5CB4)
  #define RTL8373_ITA_HSAB_CTRL_LATCH_ALWAYS_OFFSET                                                           (16)
  #define RTL8373_ITA_HSAB_CTRL_LATCH_ALWAYS_MASK                                                             (0x1 << RTL8373_ITA_HSAB_CTRL_LATCH_ALWAYS_OFFSET)
  #define RTL8373_ITA_HSAB_CTRL_LATCH_FIRST_OFFSET                                                            (15)
  #define RTL8373_ITA_HSAB_CTRL_LATCH_FIRST_MASK                                                              (0x1 << RTL8373_ITA_HSAB_CTRL_LATCH_FIRST_OFFSET)
  #define RTL8373_ITA_HSAB_CTRL_SPA_EN_OFFSET                                                                 (14)
  #define RTL8373_ITA_HSAB_CTRL_SPA_EN_MASK                                                                   (0x1 << RTL8373_ITA_HSAB_CTRL_SPA_EN_OFFSET)
  #define RTL8373_ITA_HSAB_CTRL_FORWARD_EN_OFFSET                                                             (13)
  #define RTL8373_ITA_HSAB_CTRL_FORWARD_EN_MASK                                                               (0x1 << RTL8373_ITA_HSAB_CTRL_FORWARD_EN_OFFSET)
  #define RTL8373_ITA_HSAB_CTRL_REASON_EN_OFFSET                                                              (12)
  #define RTL8373_ITA_HSAB_CTRL_REASON_EN_MASK                                                                (0x1 << RTL8373_ITA_HSAB_CTRL_REASON_EN_OFFSET)
  #define RTL8373_ITA_HSAB_CTRL_SPA_OFFSET                                                                    (8)
  #define RTL8373_ITA_HSAB_CTRL_SPA_MASK                                                                      (0xF << RTL8373_ITA_HSAB_CTRL_SPA_OFFSET)
  #define RTL8373_ITA_HSAB_CTRL_FORWARD_OFFSET                                                                (6)
  #define RTL8373_ITA_HSAB_CTRL_FORWARD_MASK                                                                  (0x3 << RTL8373_ITA_HSAB_CTRL_FORWARD_OFFSET)
  #define RTL8373_ITA_HSAB_CTRL_REASON_OFFSET                                                                 (0)
  #define RTL8373_ITA_HSAB_CTRL_REASON_MASK                                                                   (0x3F << RTL8373_ITA_HSAB_CTRL_REASON_OFFSET)

#define RTL8373_ITA_WRITE_DATA0_ADDR(index)                                                                   (0x5CB8 + (((index) << 2))) /* index: 0-4 */
  #define RTL8373_ITA_WRITE_DATA0_WRITE_DATA_OFFSET                                                           (0)
  #define RTL8373_ITA_WRITE_DATA0_WRITE_DATA_MASK                                                             (0xFFFFFFFF << RTL8373_ITA_WRITE_DATA0_WRITE_DATA_OFFSET)

#define RTL8373_ITA_READ_DATA0_ADDR(index)                                                                    (0x5CCC + (((index) << 2))) /* index: 0-4 */
  #define RTL8373_ITA_READ_DATA0_READ_DATA_OFFSET                                                             (0)
  #define RTL8373_ITA_READ_DATA0_READ_DATA_MASK                                                               (0xFFFFFFFF << RTL8373_ITA_READ_DATA0_READ_DATA_OFFSET)

#define RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_ADDR                                                             (0x4444)
  #define RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_OFFSET                                                     (2)
  #define RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_MASK                                                       (0x7FF << RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_OFFSET)
  #define RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_RST_OFFSET                                                 (1)
  #define RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_RST_MASK                                                   (0x1 << RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_CNT_RST_OFFSET)
  #define RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_EN_OFFSET                                                      (0)
  #define RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_EN_MASK                                                        (0x1 << RTL8373_TEST_MODE_ALE_HSA_MULTI_CTRL_EN_OFFSET)

#define RTL8373_TBL_ACCESS_HSA_CTRL_ADDR                                                                      (0x4448)
  #define RTL8373_TBL_ACCESS_HSA_CTRL_EXEC_OFFSET                                                             (13)
  #define RTL8373_TBL_ACCESS_HSA_CTRL_EXEC_MASK                                                               (0x1 << RTL8373_TBL_ACCESS_HSA_CTRL_EXEC_OFFSET)
  #define RTL8373_TBL_ACCESS_HSA_CTRL_CMD_OFFSET                                                              (12)
  #define RTL8373_TBL_ACCESS_HSA_CTRL_CMD_MASK                                                                (0x1 << RTL8373_TBL_ACCESS_HSA_CTRL_CMD_OFFSET)
  #define RTL8373_TBL_ACCESS_HSA_CTRL_TBL_OFFSET                                                              (11)
  #define RTL8373_TBL_ACCESS_HSA_CTRL_TBL_MASK                                                                (0x1 << RTL8373_TBL_ACCESS_HSA_CTRL_TBL_OFFSET)
  #define RTL8373_TBL_ACCESS_HSA_CTRL_ADDR_OFFSET                                                             (0)
  #define RTL8373_TBL_ACCESS_HSA_CTRL_ADDR_MASK                                                               (0x7FF << RTL8373_TBL_ACCESS_HSA_CTRL_ADDR_OFFSET)

#define RTL8373_TBL_ACCESS_HSA_DATA_ADDR(index)                                                               (0x444C + (((index) << 2))) /* index: 0-9 */
  #define RTL8373_TBL_ACCESS_HSA_DATA_DATA_OFFSET                                                             (0)
  #define RTL8373_TBL_ACCESS_HSA_DATA_DATA_MASK                                                               (0xFFFFFFFF << RTL8373_TBL_ACCESS_HSA_DATA_DATA_OFFSET)

/*
 * Feature: 8051
 */
#define RTL8373_DW8051_CFG_ADDR                                                                               (0x6040)
  #define RTL8373_DW8051_CFG_NIC_EN_OFFSET                                                                    (12)
  #define RTL8373_DW8051_CFG_NIC_EN_MASK                                                                      (0x1 << RTL8373_DW8051_CFG_NIC_EN_OFFSET)
  #define RTL8373_DW8051_CFG_CPUIDL_EXT_OFFSET                                                                (11)
  #define RTL8373_DW8051_CFG_CPUIDL_EXT_MASK                                                                  (0x1 << RTL8373_DW8051_CFG_CPUIDL_EXT_OFFSET)
  #define RTL8373_DW8051_CFG_CPUIDL_ENR_OFFSET                                                                (10)
  #define RTL8373_DW8051_CFG_CPUIDL_ENR_MASK                                                                  (0x1 << RTL8373_DW8051_CFG_CPUIDL_ENR_OFFSET)
  #define RTL8373_DW8051_CFG_VIAROM_WRITE_EN_OFFSET                                                           (9)
  #define RTL8373_DW8051_CFG_VIAROM_WRITE_EN_MASK                                                             (0x1 << RTL8373_DW8051_CFG_VIAROM_WRITE_EN_OFFSET)
  #define RTL8373_DW8051_CFG_SPIF_CK2_OFFSET                                                                  (8)
  #define RTL8373_DW8051_CFG_SPIF_CK2_MASK                                                                    (0x1 << RTL8373_DW8051_CFG_SPIF_CK2_OFFSET)
  #define RTL8373_DW8051_CFG_RRCP_MDOE_OFFSET                                                                 (7)
  #define RTL8373_DW8051_CFG_RRCP_MDOE_MASK                                                                   (0x1 << RTL8373_DW8051_CFG_RRCP_MDOE_OFFSET)
  #define RTL8373_DW8051_CFG_DW8051_RATE_OFFSET                                                               (4)
  #define RTL8373_DW8051_CFG_DW8051_RATE_MASK                                                                 (0x3 << RTL8373_DW8051_CFG_DW8051_RATE_OFFSET)
  #define RTL8373_DW8051_CFG_IROM_MSB_OFFSET                                                                  (2)
  #define RTL8373_DW8051_CFG_IROM_MSB_MASK                                                                    (0x3 << RTL8373_DW8051_CFG_IROM_MSB_OFFSET)
  #define RTL8373_DW8051_CFG_ACS_IROM_ENABLE_OFFSET                                                           (1)
  #define RTL8373_DW8051_CFG_ACS_IROM_ENABLE_MASK                                                             (0x1 << RTL8373_DW8051_CFG_ACS_IROM_ENABLE_OFFSET)
  #define RTL8373_DW8051_CFG_DW8051_READY_OFFSET                                                              (0)
  #define RTL8373_DW8051_CFG_DW8051_READY_MASK                                                                (0x1 << RTL8373_DW8051_CFG_DW8051_READY_OFFSET)

#define RTL8373_DW8051_IROM_ADDR(index)                                                                       (0x80B0 + (((index) << 2))) /* index: 0-4095 */
  #define RTL8373_DW8051_IROM_IROM_DATA_OFFSET                                                                (0)
  #define RTL8373_DW8051_IROM_IROM_DATA_MASK                                                                  (0xFF << RTL8373_DW8051_IROM_IROM_DATA_OFFSET)

/*
 * Feature: 802.1Q VLAN
 */
#define RTL8373_VLAN_PORT_AFT_ADDR(port)                                                                      (0x4E10 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_VLAN_PORT_AFT_CTAG_ACCEPT_TYPE_OFFSET(port)                                                 ((port % 0xA) << 1)
  #define RTL8373_VLAN_PORT_AFT_CTAG_ACCEPT_TYPE_MASK(port)                                                   (0x3 << RTL8373_VLAN_PORT_AFT_CTAG_ACCEPT_TYPE_OFFSET(port))

#define RTL8373_VLAN_CTRL_ADDR                                                                                (0x4E14)
  #define RTL8373_VLAN_CTRL_TABLE_RST_OFFSET                                                                  (3)
  #define RTL8373_VLAN_CTRL_TABLE_RST_MASK                                                                    (0x1 << RTL8373_VLAN_CTRL_TABLE_RST_OFFSET)
  #define RTL8373_VLAN_CTRL_CVLAN_FILTER_OFFSET                                                               (2)
  #define RTL8373_VLAN_CTRL_CVLAN_FILTER_MASK                                                                 (0x1 << RTL8373_VLAN_CTRL_CVLAN_FILTER_OFFSET)
  #define RTL8373_VLAN_CTRL_VID4095_TYPE_OFFSET                                                               (1)
  #define RTL8373_VLAN_CTRL_VID4095_TYPE_MASK                                                                 (0x1 << RTL8373_VLAN_CTRL_VID4095_TYPE_OFFSET)
  #define RTL8373_VLAN_CTRL_VID0_TYPE_OFFSET                                                                  (0)
  #define RTL8373_VLAN_CTRL_VID0_TYPE_MASK                                                                    (0x1 << RTL8373_VLAN_CTRL_VID0_TYPE_OFFSET)

#define RTL8373_VLAN_PORT_IGR_FLTR_ADDR(port)                                                                 (0x4E18 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port)                                                (port % 0xA)
  #define RTL8373_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_MASK(port)                                                  (0x1 << RTL8373_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port))

#define RTL8373_VLAN_PORT_PB_VLAN_ADDR(port)                                                                  (0x4E1C + (((port >> 1) << 2))) /* port: 0-9 */
  #define RTL8373_VLAN_PORT_PB_VLAN_PVID_OFFSET(port)                                                         ((port & 0x1) * 12)
  #define RTL8373_VLAN_PORT_PB_VLAN_PVID_MASK(port)                                                           (0xFFF << RTL8373_VLAN_PORT_PB_VLAN_PVID_OFFSET(port))

#define RTL8373_VLAN_PORT_EGR_TRANS_ADDR(port)                                                                (0x4EB8 + (((port / 3) << 2))) /* port: 0-9 */
  #define RTL8373_VLAN_PORT_EGR_TRANS_PMSK_OFFSET(port)                                                       ((port % 0x3) * 10)
  #define RTL8373_VLAN_PORT_EGR_TRANS_PMSK_MASK(port)                                                         (0x3FF << RTL8373_VLAN_PORT_EGR_TRANS_PMSK_OFFSET(port))

#define RTL8373_VLAN_PORT_EGR_KEEP_ADDR(port)                                                                 (0x6728 + (((port / 3) << 2))) /* port: 0-9 */
  #define RTL8373_VLAN_PORT_EGR_KEEP_PMSK_OFFSET(port)                                                        ((port % 0x3) * 10)
  #define RTL8373_VLAN_PORT_EGR_KEEP_PMSK_MASK(port)                                                          (0x3FF << RTL8373_VLAN_PORT_EGR_KEEP_PMSK_OFFSET(port))

#define RTL8373_VLAN_PORT_EGR_TAG_ADDR(port)                                                                  (0x6738 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_VLAN_PORT_EGR_TAG_MODE_OFFSET(port)                                                         ((port % 0xA) << 1)
  #define RTL8373_VLAN_PORT_EGR_TAG_MODE_MASK(port)                                                           (0x3 << RTL8373_VLAN_PORT_EGR_TAG_MODE_OFFSET(port))

#define RTL8373_VLAN_L2_LRN_DIS_ADDR(index)                                                                   (0x4E30 + (((index) << 2))) /* index: 0-1 */
  #define RTL8373_VLAN_L2_LRN_DIS_ACT_OFFSET                                                                  (13)
  #define RTL8373_VLAN_L2_LRN_DIS_ACT_MASK                                                                    (0x1 << RTL8373_VLAN_L2_LRN_DIS_ACT_OFFSET)
  #define RTL8373_VLAN_L2_LRN_DIS_VID_OFFSET                                                                  (1)
  #define RTL8373_VLAN_L2_LRN_DIS_VID_MASK                                                                    (0xFFF << RTL8373_VLAN_L2_LRN_DIS_VID_OFFSET)
  #define RTL8373_VLAN_L2_LRN_DIS_VALID_OFFSET                                                                (0)
  #define RTL8373_VLAN_L2_LRN_DIS_VALID_MASK                                                                  (0x1 << RTL8373_VLAN_L2_LRN_DIS_VALID_OFFSET)

#define RTL8373_PORT_BASED_FID_EN_ADDR                                                                        (0x4E38)
  #define RTL8373_PORT_BASED_FID_EN_PMSK_OFFSET                                                               (0)
  #define RTL8373_PORT_BASED_FID_EN_PMSK_MASK                                                                 (0x3FF << RTL8373_PORT_BASED_FID_EN_PMSK_OFFSET)

#define RTL8373_PORT_BASED_FID_ADDR(port)                                                                     (0x4E3C + (((port >> 3) << 2))) /* port: 0-9 */
  #define RTL8373_PORT_BASED_FID_FID_OFFSET(port)                                                             ((port & 0x7) << 2)
  #define RTL8373_PORT_BASED_FID_FID_MASK(port)                                                               (0xF << RTL8373_PORT_BASED_FID_FID_OFFSET(port))

#define RTL8373_VLAN_TAG_PRI_CFG_ADDR                                                                         (0x673C)
  #define RTL8373_VLAN_TAG_PRI_CFG_RMK1P_BYPASS_REALKEEP_OFFSET                                               (0)
  #define RTL8373_VLAN_TAG_PRI_CFG_RMK1P_BYPASS_REALKEEP_MASK                                                 (0x1 << RTL8373_VLAN_TAG_PRI_CFG_RMK1P_BYPASS_REALKEEP_OFFSET)

/*
 * Feature: 802.1D SVLAN
 */
#define RTL8373_VS_GLB_CTRL_ADDR                                                                              (0x6044)
  #define RTL8373_VS_GLB_CTRL_VS_TPID_OFFSET                                                                  (0)
  #define RTL8373_VS_GLB_CTRL_VS_TPID_MASK                                                                    (0xFFFF << RTL8373_VS_GLB_CTRL_VS_TPID_OFFSET)

#define RTL8373_VS_UPLINK_PORT_ADDR                                                                           (0x57C0)
  #define RTL8373_VS_UPLINK_PORT_MSK_OFFSET                                                                   (0)
  #define RTL8373_VS_UPLINK_PORT_MSK_MASK                                                                     (0x3FF << RTL8373_VS_UPLINK_PORT_MSK_OFFSET)

#define RTL8373_VS_CTRL_ADDR                                                                                  (0x57C4)
  #define RTL8373_VS_CTRL_SPRISEL_OFFSET                                                                      (3)
  #define RTL8373_VS_CTRL_SPRISEL_MASK                                                                        (0x3 << RTL8373_VS_CTRL_SPRISEL_OFFSET)
  #define RTL8373_VS_CTRL_UIFSEG_OFFSET                                                                       (2)
  #define RTL8373_VS_CTRL_UIFSEG_MASK                                                                         (0x1 << RTL8373_VS_CTRL_UIFSEG_OFFSET)
  #define RTL8373_VS_CTRL_UNTAG_OFFSET                                                                        (0)
  #define RTL8373_VS_CTRL_UNTAG_MASK                                                                          (0x3 << RTL8373_VS_CTRL_UNTAG_OFFSET)

#define RTL8373_VS_UNTAG_SVID_ADDR                                                                            (0x57C8)
  #define RTL8373_VS_UNTAG_SVID_UNTAG_SVID_OFFSET                                                             (0)
  #define RTL8373_VS_UNTAG_SVID_UNTAG_SVID_MASK                                                               (0xFFF << RTL8373_VS_UNTAG_SVID_UNTAG_SVID_OFFSET)

#define RTL8373_VS_PORT_DFLT_SVID_ADDR(port)                                                                  (0x57CC + (((port >> 1) << 2))) /* port: 0-9 */
  #define RTL8373_VS_PORT_DFLT_SVID_PORT_DFLT_SVID_OFFSET(port)                                               ((port & 0x1) * 12)
  #define RTL8373_VS_PORT_DFLT_SVID_PORT_DFLT_SVID_MASK(port)                                                 (0xFFF << RTL8373_VS_PORT_DFLT_SVID_PORT_DFLT_SVID_OFFSET(port))

#define RTL8373_SVLAN_TRAP_CTRL_ADDR                                                                          (0x4EC8)
  #define RTL8373_SVLAN_TRAP_CTRL_CPU_PMSK_OFFSET                                                             (16)
  #define RTL8373_SVLAN_TRAP_CTRL_CPU_PMSK_MASK                                                               (0x3 << RTL8373_SVLAN_TRAP_CTRL_CPU_PMSK_OFFSET)
  #define RTL8373_SVLAN_TRAP_CTRL_PRI_OFFSET                                                                  (0)
  #define RTL8373_SVLAN_TRAP_CTRL_PRI_MASK                                                                    (0x7 << RTL8373_SVLAN_TRAP_CTRL_PRI_OFFSET)

/*
 * Feature: C2S Table
 */
#define RTL8373_VLAN_C2S_ENTRY_ADDR(index)                                                                    (0x57E0 + (((index) << 3))) /* index: 0-127 */
  #define RTL8373_VLAN_C2S_ENTRY_SVID_ASSIGN_OFFSET                                                           (0)
  #define RTL8373_VLAN_C2S_ENTRY_SVID_ASSIGN_MASK                                                             (0xFFF << RTL8373_VLAN_C2S_ENTRY_SVID_ASSIGN_OFFSET)
  #define RTL8373_VLAN_C2S_ENTRY_CVID_OFFSET                                                                  (42)
  #define RTL8373_VLAN_C2S_ENTRY_CVID_MASK                                                                    (0xFFF << RTL8373_VLAN_C2S_ENTRY_CVID_OFFSET)
  #define RTL8373_VLAN_C2S_ENTRY_PMSK_EN_OFFSET                                                               (32)
  #define RTL8373_VLAN_C2S_ENTRY_PMSK_EN_MASK                                                                 (0x3FF << RTL8373_VLAN_C2S_ENTRY_PMSK_EN_OFFSET)

/*
 * Feature: RMA
 */
#define RTL8373_RMA_OP_CTRL_00_ADDR                                                                           (0x4ECC)
  #define RTL8373_RMA_OP_CTRL_00_RMA_ACT_00_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_00_RMA_ACT_00_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_00_RMA_ACT_00_OFFSET)
  #define RTL8373_RMA_OP_CTRL_00_DIS_STORM_CTRL_00_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_00_DIS_STORM_CTRL_00_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_00_DIS_STORM_CTRL_00_OFFSET)
  #define RTL8373_RMA_OP_CTRL_00_CKEEP_00_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_00_CKEEP_00_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_00_CKEEP_00_OFFSET)
  #define RTL8373_RMA_OP_CTRL_00_VLAN_LEAKY_00_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_00_VLAN_LEAKY_00_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_00_VLAN_LEAKY_00_OFFSET)
  #define RTL8373_RMA_OP_CTRL_00_PISO_LEAKY_00_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_00_PISO_LEAKY_00_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_00_PISO_LEAKY_00_OFFSET)

#define RTL8373_RMA_OP_CTRL_01_ADDR                                                                           (0x4ED0)
  #define RTL8373_RMA_OP_CTRL_01_RMA_ACT_01_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_01_RMA_ACT_01_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_01_RMA_ACT_01_OFFSET)
  #define RTL8373_RMA_OP_CTRL_01_DIS_STORM_CTRL_01_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_01_DIS_STORM_CTRL_01_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_01_DIS_STORM_CTRL_01_OFFSET)
  #define RTL8373_RMA_OP_CTRL_01_CKEEP_01_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_01_CKEEP_01_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_01_CKEEP_01_OFFSET)
  #define RTL8373_RMA_OP_CTRL_01_VLAN_LEAKY_01_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_01_VLAN_LEAKY_01_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_01_VLAN_LEAKY_01_OFFSET)
  #define RTL8373_RMA_OP_CTRL_01_PISO_LEAKY_01_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_01_PISO_LEAKY_01_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_01_PISO_LEAKY_01_OFFSET)

#define RTL8373_RMA_OP_CTRL_02_ADDR                                                                           (0x4ED4)
  #define RTL8373_RMA_OP_CTRL_02_RMA_ACT_02_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_02_RMA_ACT_02_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_02_RMA_ACT_02_OFFSET)
  #define RTL8373_RMA_OP_CTRL_02_DIS_STORM_CTRL_02_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_02_DIS_STORM_CTRL_02_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_02_DIS_STORM_CTRL_02_OFFSET)
  #define RTL8373_RMA_OP_CTRL_02_CKEEP_02_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_02_CKEEP_02_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_02_CKEEP_02_OFFSET)
  #define RTL8373_RMA_OP_CTRL_02_VLAN_LEAKY_02_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_02_VLAN_LEAKY_02_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_02_VLAN_LEAKY_02_OFFSET)
  #define RTL8373_RMA_OP_CTRL_02_PISO_LEAKY_02_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_02_PISO_LEAKY_02_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_02_PISO_LEAKY_02_OFFSET)

#define RTL8373_RMA_OP_CTRL_03_ADDR                                                                           (0x4ED8)
  #define RTL8373_RMA_OP_CTRL_03_RMA_ACT_03_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_03_RMA_ACT_03_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_03_RMA_ACT_03_OFFSET)
  #define RTL8373_RMA_OP_CTRL_03_DIS_STORM_CTRL_03_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_03_DIS_STORM_CTRL_03_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_03_DIS_STORM_CTRL_03_OFFSET)
  #define RTL8373_RMA_OP_CTRL_03_CKEEP_03_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_03_CKEEP_03_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_03_CKEEP_03_OFFSET)
  #define RTL8373_RMA_OP_CTRL_03_VLAN_LEAKY_03_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_03_VLAN_LEAKY_03_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_03_VLAN_LEAKY_03_OFFSET)
  #define RTL8373_RMA_OP_CTRL_03_PISO_LEAKY_03_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_03_PISO_LEAKY_03_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_03_PISO_LEAKY_03_OFFSET)

#define RTL8373_RMA_OP_CTRL_04_ADDR                                                                           (0x4EDC)
  #define RTL8373_RMA_OP_CTRL_04_RMA_ACT_04_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_04_RMA_ACT_04_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_04_RMA_ACT_04_OFFSET)
  #define RTL8373_RMA_OP_CTRL_04_DIS_STORM_CTRL_04_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_04_DIS_STORM_CTRL_04_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_04_DIS_STORM_CTRL_04_OFFSET)
  #define RTL8373_RMA_OP_CTRL_04_CKEEP_04_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_04_CKEEP_04_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_04_CKEEP_04_OFFSET)
  #define RTL8373_RMA_OP_CTRL_04_VLAN_LEAKY_04_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_04_VLAN_LEAKY_04_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_04_VLAN_LEAKY_04_OFFSET)
  #define RTL8373_RMA_OP_CTRL_04_PISO_LEAKY_04_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_04_PISO_LEAKY_04_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_04_PISO_LEAKY_04_OFFSET)

#define RTL8373_RMA_OP_CTRL_08_ADDR                                                                           (0x4EE0)
  #define RTL8373_RMA_OP_CTRL_08_RMA_ACT_08_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_08_RMA_ACT_08_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_08_RMA_ACT_08_OFFSET)
  #define RTL8373_RMA_OP_CTRL_08_DIS_STORM_CTRL_08_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_08_DIS_STORM_CTRL_08_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_08_DIS_STORM_CTRL_08_OFFSET)
  #define RTL8373_RMA_OP_CTRL_08_CKEEP_08_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_08_CKEEP_08_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_08_CKEEP_08_OFFSET)
  #define RTL8373_RMA_OP_CTRL_08_VLAN_LEAKY_08_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_08_VLAN_LEAKY_08_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_08_VLAN_LEAKY_08_OFFSET)
  #define RTL8373_RMA_OP_CTRL_08_PISO_LEAKY_08_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_08_PISO_LEAKY_08_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_08_PISO_LEAKY_08_OFFSET)

#define RTL8373_RMA_OP_CTRL_0D_ADDR                                                                           (0x4EE4)
  #define RTL8373_RMA_OP_CTRL_0D_RMA_ACT_0D_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_0D_RMA_ACT_0D_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_0D_RMA_ACT_0D_OFFSET)
  #define RTL8373_RMA_OP_CTRL_0D_DIS_STORM_CTRL_0D_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_0D_DIS_STORM_CTRL_0D_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_0D_DIS_STORM_CTRL_0D_OFFSET)
  #define RTL8373_RMA_OP_CTRL_0D_CKEEP_0D_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_0D_CKEEP_0D_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_0D_CKEEP_0D_OFFSET)
  #define RTL8373_RMA_OP_CTRL_0D_VLAN_LEAKY_0D_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_0D_VLAN_LEAKY_0D_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_0D_VLAN_LEAKY_0D_OFFSET)
  #define RTL8373_RMA_OP_CTRL_0D_PISO_LEAKY_0D_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_0D_PISO_LEAKY_0D_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_0D_PISO_LEAKY_0D_OFFSET)

#define RTL8373_RMA_OP_CTRL_0E_ADDR                                                                           (0x4EE8)
  #define RTL8373_RMA_OP_CTRL_0E_RMA_ACT_0E_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_0E_RMA_ACT_0E_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_0E_RMA_ACT_0E_OFFSET)
  #define RTL8373_RMA_OP_CTRL_0E_DIS_STORM_CTRL_0E_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_0E_DIS_STORM_CTRL_0E_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_0E_DIS_STORM_CTRL_0E_OFFSET)
  #define RTL8373_RMA_OP_CTRL_0E_CKEEP_0E_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_0E_CKEEP_0E_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_0E_CKEEP_0E_OFFSET)
  #define RTL8373_RMA_OP_CTRL_0E_VLAN_LEAKY_0E_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_0E_VLAN_LEAKY_0E_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_0E_VLAN_LEAKY_0E_OFFSET)
  #define RTL8373_RMA_OP_CTRL_0E_PISO_LEAKY_0E_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_0E_PISO_LEAKY_0E_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_0E_PISO_LEAKY_0E_OFFSET)

#define RTL8373_RMA_OP_CTRL_10_ADDR                                                                           (0x4EEC)
  #define RTL8373_RMA_OP_CTRL_10_RMA_ACT_10_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_10_RMA_ACT_10_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_10_RMA_ACT_10_OFFSET)
  #define RTL8373_RMA_OP_CTRL_10_DIS_STORM_CTRL_10_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_10_DIS_STORM_CTRL_10_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_10_DIS_STORM_CTRL_10_OFFSET)
  #define RTL8373_RMA_OP_CTRL_10_CKEEP_10_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_10_CKEEP_10_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_10_CKEEP_10_OFFSET)
  #define RTL8373_RMA_OP_CTRL_10_VLAN_LEAKY_10_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_10_VLAN_LEAKY_10_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_10_VLAN_LEAKY_10_OFFSET)
  #define RTL8373_RMA_OP_CTRL_10_PISO_LEAKY_10_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_10_PISO_LEAKY_10_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_10_PISO_LEAKY_10_OFFSET)

#define RTL8373_RMA_OP_CTRL_11_ADDR                                                                           (0x4EF0)
  #define RTL8373_RMA_OP_CTRL_11_RMA_ACT_11_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_11_RMA_ACT_11_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_11_RMA_ACT_11_OFFSET)
  #define RTL8373_RMA_OP_CTRL_11_DIS_STORM_CTRL_11_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_11_DIS_STORM_CTRL_11_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_11_DIS_STORM_CTRL_11_OFFSET)
  #define RTL8373_RMA_OP_CTRL_11_CKEEP_11_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_11_CKEEP_11_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_11_CKEEP_11_OFFSET)
  #define RTL8373_RMA_OP_CTRL_11_VLAN_LEAKY_11_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_11_VLAN_LEAKY_11_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_11_VLAN_LEAKY_11_OFFSET)
  #define RTL8373_RMA_OP_CTRL_11_PISO_LEAKY_11_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_11_PISO_LEAKY_11_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_11_PISO_LEAKY_11_OFFSET)

#define RTL8373_RMA_OP_CTRL_12_ADDR                                                                           (0x4EF4)
  #define RTL8373_RMA_OP_CTRL_12_RMA_ACT_12_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_12_RMA_ACT_12_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_12_RMA_ACT_12_OFFSET)
  #define RTL8373_RMA_OP_CTRL_12_DIS_STORM_CTRL_12_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_12_DIS_STORM_CTRL_12_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_12_DIS_STORM_CTRL_12_OFFSET)
  #define RTL8373_RMA_OP_CTRL_12_CKEEP_12_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_12_CKEEP_12_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_12_CKEEP_12_OFFSET)
  #define RTL8373_RMA_OP_CTRL_12_VLAN_LEAKY_12_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_12_VLAN_LEAKY_12_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_12_VLAN_LEAKY_12_OFFSET)
  #define RTL8373_RMA_OP_CTRL_12_PISO_LEAKY_12_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_12_PISO_LEAKY_12_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_12_PISO_LEAKY_12_OFFSET)

#define RTL8373_RMA_OP_CTRL_13_ADDR                                                                           (0x4EF8)
  #define RTL8373_RMA_OP_CTRL_13_RMA_ACT_13_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_13_RMA_ACT_13_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_13_RMA_ACT_13_OFFSET)
  #define RTL8373_RMA_OP_CTRL_13_DIS_STORM_CTRL_13_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_13_DIS_STORM_CTRL_13_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_13_DIS_STORM_CTRL_13_OFFSET)
  #define RTL8373_RMA_OP_CTRL_13_CKEEP_13_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_13_CKEEP_13_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_13_CKEEP_13_OFFSET)
  #define RTL8373_RMA_OP_CTRL_13_VLAN_LEAKY_13_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_13_VLAN_LEAKY_13_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_13_VLAN_LEAKY_13_OFFSET)
  #define RTL8373_RMA_OP_CTRL_13_PISO_LEAKY_13_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_13_PISO_LEAKY_13_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_13_PISO_LEAKY_13_OFFSET)

#define RTL8373_RMA_OP_CTRL_18_ADDR                                                                           (0x4EFC)
  #define RTL8373_RMA_OP_CTRL_18_RMA_ACT_18_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_18_RMA_ACT_18_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_18_RMA_ACT_18_OFFSET)
  #define RTL8373_RMA_OP_CTRL_18_DIS_STORM_CTRL_18_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_18_DIS_STORM_CTRL_18_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_18_DIS_STORM_CTRL_18_OFFSET)
  #define RTL8373_RMA_OP_CTRL_18_CKEEP_18_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_18_CKEEP_18_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_18_CKEEP_18_OFFSET)
  #define RTL8373_RMA_OP_CTRL_18_VLAN_LEAKY_18_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_18_VLAN_LEAKY_18_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_18_VLAN_LEAKY_18_OFFSET)
  #define RTL8373_RMA_OP_CTRL_18_PISO_LEAKY_18_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_18_PISO_LEAKY_18_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_18_PISO_LEAKY_18_OFFSET)

#define RTL8373_RMA_OP_CTRL_1A_ADDR                                                                           (0x4F00)
  #define RTL8373_RMA_OP_CTRL_1A_RMA_ACT_1A_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_1A_RMA_ACT_1A_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_1A_RMA_ACT_1A_OFFSET)
  #define RTL8373_RMA_OP_CTRL_1A_DIS_STORM_CTRL_1A_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_1A_DIS_STORM_CTRL_1A_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_1A_DIS_STORM_CTRL_1A_OFFSET)
  #define RTL8373_RMA_OP_CTRL_1A_CKEEP_1A_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_1A_CKEEP_1A_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_1A_CKEEP_1A_OFFSET)
  #define RTL8373_RMA_OP_CTRL_1A_VLAN_LEAKY_1A_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_1A_VLAN_LEAKY_1A_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_1A_VLAN_LEAKY_1A_OFFSET)
  #define RTL8373_RMA_OP_CTRL_1A_PISO_LEAKY_1A_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_1A_PISO_LEAKY_1A_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_1A_PISO_LEAKY_1A_OFFSET)

#define RTL8373_RMA_OP_CTRL_20_ADDR                                                                           (0x4F04)
  #define RTL8373_RMA_OP_CTRL_20_RMA_ACT_20_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_20_RMA_ACT_20_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_20_RMA_ACT_20_OFFSET)
  #define RTL8373_RMA_OP_CTRL_20_DIS_STORM_CTRL_20_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_20_DIS_STORM_CTRL_20_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_20_DIS_STORM_CTRL_20_OFFSET)
  #define RTL8373_RMA_OP_CTRL_20_CKEEP_20_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_20_CKEEP_20_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_20_CKEEP_20_OFFSET)
  #define RTL8373_RMA_OP_CTRL_20_VLAN_LEAKY_20_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_20_VLAN_LEAKY_20_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_20_VLAN_LEAKY_20_OFFSET)
  #define RTL8373_RMA_OP_CTRL_20_PISO_LEAKY_20_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_20_PISO_LEAKY_20_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_20_PISO_LEAKY_20_OFFSET)

#define RTL8373_RMA_OP_CTRL_21_ADDR                                                                           (0x4F08)
  #define RTL8373_RMA_OP_CTRL_21_RMA_ACT_21_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_21_RMA_ACT_21_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_21_RMA_ACT_21_OFFSET)
  #define RTL8373_RMA_OP_CTRL_21_DIS_STORM_CTRL_21_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_21_DIS_STORM_CTRL_21_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_21_DIS_STORM_CTRL_21_OFFSET)
  #define RTL8373_RMA_OP_CTRL_21_CKEEP_21_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_21_CKEEP_21_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_21_CKEEP_21_OFFSET)
  #define RTL8373_RMA_OP_CTRL_21_VLAN_LEAKY_21_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_21_VLAN_LEAKY_21_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_21_VLAN_LEAKY_21_OFFSET)
  #define RTL8373_RMA_OP_CTRL_21_PISO_LEAKY_21_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_21_PISO_LEAKY_21_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_21_PISO_LEAKY_21_OFFSET)

#define RTL8373_RMA_OP_CTRL_22_ADDR                                                                           (0x4F0C)
  #define RTL8373_RMA_OP_CTRL_22_RMA_ACT_22_OFFSET                                                            (4)
  #define RTL8373_RMA_OP_CTRL_22_RMA_ACT_22_MASK                                                              (0x3 << RTL8373_RMA_OP_CTRL_22_RMA_ACT_22_OFFSET)
  #define RTL8373_RMA_OP_CTRL_22_DIS_STORM_CTRL_22_OFFSET                                                     (3)
  #define RTL8373_RMA_OP_CTRL_22_DIS_STORM_CTRL_22_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_22_DIS_STORM_CTRL_22_OFFSET)
  #define RTL8373_RMA_OP_CTRL_22_CKEEP_22_OFFSET                                                              (2)
  #define RTL8373_RMA_OP_CTRL_22_CKEEP_22_MASK                                                                (0x1 << RTL8373_RMA_OP_CTRL_22_CKEEP_22_OFFSET)
  #define RTL8373_RMA_OP_CTRL_22_VLAN_LEAKY_22_OFFSET                                                         (1)
  #define RTL8373_RMA_OP_CTRL_22_VLAN_LEAKY_22_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_22_VLAN_LEAKY_22_OFFSET)
  #define RTL8373_RMA_OP_CTRL_22_PISO_LEAKY_22_OFFSET                                                         (0)
  #define RTL8373_RMA_OP_CTRL_22_PISO_LEAKY_22_MASK                                                           (0x1 << RTL8373_RMA_OP_CTRL_22_PISO_LEAKY_22_OFFSET)

#define RTL8373_RMA_OP_CTRL_CDP_ADDR                                                                          (0x4F10)
  #define RTL8373_RMA_OP_CTRL_CDP_RMA_ACT_CDP_OFFSET                                                          (4)
  #define RTL8373_RMA_OP_CTRL_CDP_RMA_ACT_CDP_MASK                                                            (0x3 << RTL8373_RMA_OP_CTRL_CDP_RMA_ACT_CDP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_CDP_DIS_STORM_CTRL_CDP_OFFSET                                                   (3)
  #define RTL8373_RMA_OP_CTRL_CDP_DIS_STORM_CTRL_CDP_MASK                                                     (0x1 << RTL8373_RMA_OP_CTRL_CDP_DIS_STORM_CTRL_CDP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_CDP_CKEEP_CDP_OFFSET                                                            (2)
  #define RTL8373_RMA_OP_CTRL_CDP_CKEEP_CDP_MASK                                                              (0x1 << RTL8373_RMA_OP_CTRL_CDP_CKEEP_CDP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_CDP_VLAN_LEAKY_CDP_OFFSET                                                       (1)
  #define RTL8373_RMA_OP_CTRL_CDP_VLAN_LEAKY_CDP_MASK                                                         (0x1 << RTL8373_RMA_OP_CTRL_CDP_VLAN_LEAKY_CDP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_CDP_PISO_LEAKY_CDP_OFFSET                                                       (0)
  #define RTL8373_RMA_OP_CTRL_CDP_PISO_LEAKY_CDP_MASK                                                         (0x1 << RTL8373_RMA_OP_CTRL_CDP_PISO_LEAKY_CDP_OFFSET)

#define RTL8373_RMA_OP_CTRL_CSSTP_ADDR                                                                        (0x4F14)
  #define RTL8373_RMA_OP_CTRL_CSSTP_RMA_ACT_CSSTP_OFFSET                                                      (4)
  #define RTL8373_RMA_OP_CTRL_CSSTP_RMA_ACT_CSSTP_MASK                                                        (0x3 << RTL8373_RMA_OP_CTRL_CSSTP_RMA_ACT_CSSTP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_CSSTP_DIS_STORM_CTRL_CSSTP_OFFSET                                               (3)
  #define RTL8373_RMA_OP_CTRL_CSSTP_DIS_STORM_CTRL_CSSTP_MASK                                                 (0x1 << RTL8373_RMA_OP_CTRL_CSSTP_DIS_STORM_CTRL_CSSTP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_CSSTP_CKEEP_CSSTP_OFFSET                                                        (2)
  #define RTL8373_RMA_OP_CTRL_CSSTP_CKEEP_CSSTP_MASK                                                          (0x1 << RTL8373_RMA_OP_CTRL_CSSTP_CKEEP_CSSTP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_CSSTP_VLAN_LEAKY_CSSTP_OFFSET                                                   (1)
  #define RTL8373_RMA_OP_CTRL_CSSTP_VLAN_LEAKY_CSSTP_MASK                                                     (0x1 << RTL8373_RMA_OP_CTRL_CSSTP_VLAN_LEAKY_CSSTP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_CSSTP_PISO_LEAKY_CSSTP_OFFSET                                                   (0)
  #define RTL8373_RMA_OP_CTRL_CSSTP_PISO_LEAKY_CSSTP_MASK                                                     (0x1 << RTL8373_RMA_OP_CTRL_CSSTP_PISO_LEAKY_CSSTP_OFFSET)

#define RTL8373_RMA_OP_CTRL_LLDP_ADDR                                                                         (0x4F18)
  #define RTL8373_RMA_OP_CTRL_LLDP_RMA_ACT_LLDP_OFFSET                                                        (4)
  #define RTL8373_RMA_OP_CTRL_LLDP_RMA_ACT_LLDP_MASK                                                          (0x3 << RTL8373_RMA_OP_CTRL_LLDP_RMA_ACT_LLDP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_LLDP_DIS_STORM_CTRL_LLDP_OFFSET                                                 (3)
  #define RTL8373_RMA_OP_CTRL_LLDP_DIS_STORM_CTRL_LLDP_MASK                                                   (0x1 << RTL8373_RMA_OP_CTRL_LLDP_DIS_STORM_CTRL_LLDP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_LLDP_CKEEP_LLDP_OFFSET                                                          (2)
  #define RTL8373_RMA_OP_CTRL_LLDP_CKEEP_LLDP_MASK                                                            (0x1 << RTL8373_RMA_OP_CTRL_LLDP_CKEEP_LLDP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_LLDP_VLAN_LEAKY_LLDP_OFFSET                                                     (1)
  #define RTL8373_RMA_OP_CTRL_LLDP_VLAN_LEAKY_LLDP_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_LLDP_VLAN_LEAKY_LLDP_OFFSET)
  #define RTL8373_RMA_OP_CTRL_LLDP_PISO_LEAKY_LLDP_OFFSET                                                     (0)
  #define RTL8373_RMA_OP_CTRL_LLDP_PISO_LEAKY_LLDP_MASK                                                       (0x1 << RTL8373_RMA_OP_CTRL_LLDP_PISO_LEAKY_LLDP_OFFSET)

#define RTL8373_RMA_CFG_ADDR                                                                                  (0x4F1C)
  #define RTL8373_RMA_CFG_LLDP_EN_OFFSET                                                                      (3)
  #define RTL8373_RMA_CFG_LLDP_EN_MASK                                                                        (0x1 << RTL8373_RMA_CFG_LLDP_EN_OFFSET)
  #define RTL8373_RMA_CFG_RMA_TRAP_PRI_OFFSET                                                                 (0)
  #define RTL8373_RMA_CFG_RMA_TRAP_PRI_MASK                                                                   (0x7 << RTL8373_RMA_CFG_RMA_TRAP_PRI_OFFSET)

#define RTL8373_RMA_PORT_PTP_ETH2_CTRL_ADDR(port)                                                             (0x4F20 + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_RMA_PORT_PTP_ETH2_CTRL_ETH2_P0_ACT_OFFSET(port)                                             ((port % 0x9) << 1)
  #define RTL8373_RMA_PORT_PTP_ETH2_CTRL_ETH2_P0_ACT_MASK(port)                                               (0x3 << RTL8373_RMA_PORT_PTP_ETH2_CTRL_ETH2_P0_ACT_OFFSET(port))

#define RTL8373_RMA_PORT_PTP_UDP_CTRL_ADDR(port)                                                              (0x4F24 + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_RMA_PORT_PTP_UDP_CTRL_UDP_P0_ACT_OFFSET(port)                                               ((port % 0x9) << 1)
  #define RTL8373_RMA_PORT_PTP_UDP_CTRL_UDP_P0_ACT_MASK(port)                                                 (0x3 << RTL8373_RMA_PORT_PTP_UDP_CTRL_UDP_P0_ACT_OFFSET(port))

#define RTL8373_RMA_PORT_PTP_DELAY_CARE_CTRL_ADDR(port)                                                       (0x4F28 + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_RMA_PORT_PTP_DELAY_CARE_CTRL_P0_PTP_DELAY_CARE_OFFSET(port)                                 (port % 0x9)
  #define RTL8373_RMA_PORT_PTP_DELAY_CARE_CTRL_P0_PTP_DELAY_CARE_MASK(port)                                   (0x1 << RTL8373_RMA_PORT_PTP_DELAY_CARE_CTRL_P0_PTP_DELAY_CARE_OFFSET(port))

#define RTL8373_RMA_PORT_PTP_PDELAY_CARE_CTRL_ADDR(port)                                                      (0x4F2C + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_RMA_PORT_PTP_PDELAY_CARE_CTRL_P0_PTP_PDELAY_CARE_OFFSET(port)                               (port % 0x9)
  #define RTL8373_RMA_PORT_PTP_PDELAY_CARE_CTRL_P0_PTP_PDELAY_CARE_MASK(port)                                 (0x1 << RTL8373_RMA_PORT_PTP_PDELAY_CARE_CTRL_P0_PTP_PDELAY_CARE_OFFSET(port))

#define RTL8373_RMA_PORT_PTP_ASM_CARE_CTRL_ADDR(port)                                                         (0x4F30 + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_RMA_PORT_PTP_ASM_CARE_CTRL_P0_PTP_ASM_CARE_OFFSET(port)                                     (port % 0x9)
  #define RTL8373_RMA_PORT_PTP_ASM_CARE_CTRL_P0_PTP_ASM_CARE_MASK(port)                                       (0x1 << RTL8373_RMA_PORT_PTP_ASM_CARE_CTRL_P0_PTP_ASM_CARE_OFFSET(port))

#define RTL8373_RMA_PTP_TRAP_CTRL_ADDR                                                                        (0x4F34)
  #define RTL8373_RMA_PTP_TRAP_CTRL_CPU_PMSK_OFFSET                                                           (16)
  #define RTL8373_RMA_PTP_TRAP_CTRL_CPU_PMSK_MASK                                                             (0x3 << RTL8373_RMA_PTP_TRAP_CTRL_CPU_PMSK_OFFSET)
  #define RTL8373_RMA_PTP_TRAP_CTRL_PRI_OFFSET                                                                (0)
  #define RTL8373_RMA_PTP_TRAP_CTRL_PRI_MASK                                                                  (0x7 << RTL8373_RMA_PTP_TRAP_CTRL_PRI_OFFSET)

/*
 * Feature: Link Aggregation
 */
#define RTL8373_TRK_MBR_CTRL_ADDR(index)                                                                      (0x4F38 + (((index) << 2))) /* index: 0-3 */
  #define RTL8373_TRK_MBR_CTRL_TRK_PMSK_OFFSET                                                                (0)
  #define RTL8373_TRK_MBR_CTRL_TRK_PMSK_MASK                                                                  (0x3FF << RTL8373_TRK_MBR_CTRL_TRK_PMSK_OFFSET)

#define RTL8373_TRK_HASH_CTRL_ADDR(index)                                                                     (0x4F48 + (((index) << 2))) /* index: 0-3 */
  #define RTL8373_TRK_HASH_CTRL_HASH_MSK_OFFSET                                                               (0)
  #define RTL8373_TRK_HASH_CTRL_HASH_MSK_MASK                                                                 (0x7F << RTL8373_TRK_HASH_CTRL_HASH_MSK_OFFSET)

#define RTL8373_TRK_CTRL_ADDR                                                                                 (0x4F58)
  #define RTL8373_TRK_CTRL_TRUNK_FLD_OFFSET                                                                   (1)
  #define RTL8373_TRK_CTRL_TRUNK_FLD_MASK                                                                     (0x1 << RTL8373_TRK_CTRL_TRUNK_FLD_OFFSET)

#define RTL8373_TRK_FLOW_CTRL_ADDR(index)                                                                     (0x4F5C + (((index) << 2))) /* index: 0-3 */
  #define RTL8373_TRK_FLOW_CTRL_TRK_FLCTRL_EN_OFFSET                                                          (0)
  #define RTL8373_TRK_FLOW_CTRL_TRK_FLCTRL_EN_MASK                                                            (0x1 << RTL8373_TRK_FLOW_CTRL_TRK_FLCTRL_EN_OFFSET)

#define RTL8373_TRK_QUEUE_EMPTY_ADDR                                                                          (0x4474)
  #define RTL8373_TRK_QUEUE_EMPTY_QEMPTY_OFFSET                                                               (0)
  #define RTL8373_TRK_QUEUE_EMPTY_QEMPTY_MASK                                                                 (0x3FF << RTL8373_TRK_QUEUE_EMPTY_QEMPTY_OFFSET)

/*
 * Feature: Spanning Tree
 */
#define RTL8373_MSPT_STATE_ADDR(index)                                                                        (0x5310 + (((index) << 2))) /* index: 0-15 */
  #define RTL8373_MSPT_STATE_PORT9_STATE_OFFSET                                                               (18)
  #define RTL8373_MSPT_STATE_PORT9_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT9_STATE_OFFSET)
  #define RTL8373_MSPT_STATE_PORT8_STATE_OFFSET                                                               (16)
  #define RTL8373_MSPT_STATE_PORT8_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT8_STATE_OFFSET)
  #define RTL8373_MSPT_STATE_PORT7_STATE_OFFSET                                                               (14)
  #define RTL8373_MSPT_STATE_PORT7_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT7_STATE_OFFSET)
  #define RTL8373_MSPT_STATE_PORT6_STATE_OFFSET                                                               (12)
  #define RTL8373_MSPT_STATE_PORT6_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT6_STATE_OFFSET)
  #define RTL8373_MSPT_STATE_PORT5_STATE_OFFSET                                                               (10)
  #define RTL8373_MSPT_STATE_PORT5_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT5_STATE_OFFSET)
  #define RTL8373_MSPT_STATE_PORT4_STATE_OFFSET                                                               (8)
  #define RTL8373_MSPT_STATE_PORT4_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT4_STATE_OFFSET)
  #define RTL8373_MSPT_STATE_PORT3_STATE_OFFSET                                                               (6)
  #define RTL8373_MSPT_STATE_PORT3_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT3_STATE_OFFSET)
  #define RTL8373_MSPT_STATE_PORT2_STATE_OFFSET                                                               (4)
  #define RTL8373_MSPT_STATE_PORT2_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT2_STATE_OFFSET)
  #define RTL8373_MSPT_STATE_PORT1_STATE_OFFSET                                                               (2)
  #define RTL8373_MSPT_STATE_PORT1_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT1_STATE_OFFSET)
  #define RTL8373_MSPT_STATE_PORT0_STATE_OFFSET                                                               (0)
  #define RTL8373_MSPT_STATE_PORT0_STATE_MASK                                                                 (0x3 << RTL8373_MSPT_STATE_PORT0_STATE_OFFSET)

/*
 * Feature: MAC Forwarding Control
 */
#define RTL8373_L2_CTRL_ADDR                                                                                  (0x5350)
  #define RTL8373_L2_CTRL_CPU_PMSK_OFFSET                                                                     (15)
  #define RTL8373_L2_CTRL_CPU_PMSK_MASK                                                                       (0x3 << RTL8373_L2_CTRL_CPU_PMSK_OFFSET)
  #define RTL8373_L2_CTRL_MUL_TRAP_PRI_OFFSET                                                                 (12)
  #define RTL8373_L2_CTRL_MUL_TRAP_PRI_MASK                                                                   (0x7 << RTL8373_L2_CTRL_MUL_TRAP_PRI_OFFSET)
  #define RTL8373_L2_CTRL_TRAP_PRI_OFFSET                                                                     (9)
  #define RTL8373_L2_CTRL_TRAP_PRI_MASK                                                                       (0x7 << RTL8373_L2_CTRL_TRAP_PRI_OFFSET)
  #define RTL8373_L2_CTRL_CFG_LOOKUP_HIT_ISO_ACT_OFFSET                                                       (8)
  #define RTL8373_L2_CTRL_CFG_LOOKUP_HIT_ISO_ACT_MASK                                                         (0x1 << RTL8373_L2_CTRL_CFG_LOOKUP_HIT_ISO_ACT_OFFSET)
  #define RTL8373_L2_CTRL_HASH_FULL_ACT_OFFSET                                                                (6)
  #define RTL8373_L2_CTRL_HASH_FULL_ACT_MASK                                                                  (0x3 << RTL8373_L2_CTRL_HASH_FULL_ACT_OFFSET)
  #define RTL8373_L2_CTRL_LUTCAM_DISABLE_OFFSET                                                               (5)
  #define RTL8373_L2_CTRL_LUTCAM_DISABLE_MASK                                                                 (0x1 << RTL8373_L2_CTRL_LUTCAM_DISABLE_OFFSET)
  #define RTL8373_L2_CTRL_LINKDOWN_AGEOUT_OFFSET                                                              (4)
  #define RTL8373_L2_CTRL_LINKDOWN_AGEOUT_MASK                                                                (0x1 << RTL8373_L2_CTRL_LINKDOWN_AGEOUT_OFFSET)
  #define RTL8373_L2_CTRL_LUT_IPMC_HASH_OFFSET                                                                (3)
  #define RTL8373_L2_CTRL_LUT_IPMC_HASH_MASK                                                                  (0x1 << RTL8373_L2_CTRL_LUT_IPMC_HASH_OFFSET)
  #define RTL8373_L2_CTRL_AGE_TIMER_OFFSET                                                                    (0)
  #define RTL8373_L2_CTRL_AGE_TIMER_MASK                                                                      (0x7 << RTL8373_L2_CTRL_AGE_TIMER_OFFSET)

#define RTL8373_L2_AGE_CTRL_ADDR                                                                              (0x5354)
  #define RTL8373_L2_AGE_CTRL_AGE_UNIT_OFFSET                                                                 (0)
  #define RTL8373_L2_AGE_CTRL_AGE_UNIT_MASK                                                                   (0xFFFF << RTL8373_L2_AGE_CTRL_AGE_UNIT_OFFSET)

#define RTL8373_L2_PORT_AGE_CTRL_ADDR(port)                                                                   (0x5358 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_L2_PORT_AGE_CTRL_DIS_AGE_OFFSET(port)                                                       (port % 0xA)
  #define RTL8373_L2_PORT_AGE_CTRL_DIS_AGE_MASK(port)                                                         (0x1 << RTL8373_L2_PORT_AGE_CTRL_DIS_AGE_OFFSET(port))

#define RTL8373_L2_NEWSA_CTRL_ADDR(port)                                                                      (0x4F6C + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_L2_NEWSA_CTRL_NEW_SA_OFFSET(port)                                                           ((port % 0xA) << 1)
  #define RTL8373_L2_NEWSA_CTRL_NEW_SA_MASK(port)                                                             (0x3 << RTL8373_L2_NEWSA_CTRL_NEW_SA_OFFSET(port))

#define RTL8373_L2_UNMATCH_SA_CTRL_ADDR(port)                                                                 (0x4F70 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_L2_UNMATCH_SA_CTRL_UNMATCH_SA_OFFSET(port)                                                  ((port % 0xA) << 1)
  #define RTL8373_L2_UNMATCH_SA_CTRL_UNMATCH_SA_MASK(port)                                                    (0x3 << RTL8373_L2_UNMATCH_SA_CTRL_UNMATCH_SA_OFFSET(port))

#define RTL8373_L2_SA_MOVING_FORBID_ADDR(port)                                                                (0x535C + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_L2_SA_MOVING_FORBID_FORBID_OFFSET(port)                                                     (port % 0xA)
  #define RTL8373_L2_SA_MOVING_FORBID_FORBID_MASK(port)                                                       (0x1 << RTL8373_L2_SA_MOVING_FORBID_FORBID_OFFSET(port))

#define RTL8373_L2_UNKN_UC_FLD_PMSK_ADDR                                                                      (0x5360)
  #define RTL8373_L2_UNKN_UC_FLD_PMSK_PORTMASK_OFFSET                                                         (0)
  #define RTL8373_L2_UNKN_UC_FLD_PMSK_PORTMASK_MASK                                                           (0x3FF << RTL8373_L2_UNKN_UC_FLD_PMSK_PORTMASK_OFFSET)

#define RTL8373_L2_UNKN_MC_FLD_PMSK_ADDR                                                                      (0x5364)
  #define RTL8373_L2_UNKN_MC_FLD_PMSK_PORTMASK_OFFSET                                                         (0)
  #define RTL8373_L2_UNKN_MC_FLD_PMSK_PORTMASK_MASK                                                           (0x3FF << RTL8373_L2_UNKN_MC_FLD_PMSK_PORTMASK_OFFSET)

#define RTL8373_IPV4_UNKN_MC_FLD_PMSK_ADDR                                                                    (0x5368)
  #define RTL8373_IPV4_UNKN_MC_FLD_PMSK_PORTMASK_OFFSET                                                       (0)
  #define RTL8373_IPV4_UNKN_MC_FLD_PMSK_PORTMASK_MASK                                                         (0x3FF << RTL8373_IPV4_UNKN_MC_FLD_PMSK_PORTMASK_OFFSET)

#define RTL8373_IPV6_UNKN_MC_FLD_PMSK_ADDR                                                                    (0x536C)
  #define RTL8373_IPV6_UNKN_MC_FLD_PMSK_PORTMASK_OFFSET                                                       (0)
  #define RTL8373_IPV6_UNKN_MC_FLD_PMSK_PORTMASK_MASK                                                         (0x3FF << RTL8373_IPV6_UNKN_MC_FLD_PMSK_PORTMASK_OFFSET)

#define RTL8373_L2_BC_FLD_PMSK_ADDR                                                                           (0x5370)
  #define RTL8373_L2_BC_FLD_PMSK_PORTMASK_OFFSET                                                              (0)
  #define RTL8373_L2_BC_FLD_PMSK_PORTMASK_MASK                                                                (0x3FF << RTL8373_L2_BC_FLD_PMSK_PORTMASK_OFFSET)

#define RTL8373_L2_PORT_UC_LM_ACT_ADDR(port)                                                                  (0x5374 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_L2_PORT_UC_LM_ACT_ACT_OFFSET(port)                                                          ((port % 0xA) << 1)
  #define RTL8373_L2_PORT_UC_LM_ACT_ACT_MASK(port)                                                            (0x3 << RTL8373_L2_PORT_UC_LM_ACT_ACT_OFFSET(port))

#define RTL8373_L2_PORT_MC_LM_ACT_ADDR(port)                                                                  (0x4F74 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_L2_PORT_MC_LM_ACT_ACT_OFFSET(port)                                                          ((port % 0xA) << 1)
  #define RTL8373_L2_PORT_MC_LM_ACT_ACT_MASK(port)                                                            (0x3 << RTL8373_L2_PORT_MC_LM_ACT_ACT_OFFSET(port))

#define RTL8373_IPV4_PORT_MC_LM_ACT_ADDR(port)                                                                (0x4F78 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_IPV4_PORT_MC_LM_ACT_ACT_OFFSET(port)                                                        ((port % 0xA) << 1)
  #define RTL8373_IPV4_PORT_MC_LM_ACT_ACT_MASK(port)                                                          (0x3 << RTL8373_IPV4_PORT_MC_LM_ACT_ACT_OFFSET(port))

#define RTL8373_IPV6_PORT_MC_LM_ACT_ADDR(port)                                                                (0x4F7C + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_IPV6_PORT_MC_LM_ACT_ACT_OFFSET(port)                                                        ((port % 0xA) << 1)
  #define RTL8373_IPV6_PORT_MC_LM_ACT_ACT_MASK(port)                                                          (0x3 << RTL8373_IPV6_PORT_MC_LM_ACT_ACT_OFFSET(port))

#define RTL8373_L2_LRN_CONSTRT_CTRL_ADDR                                                                      (0x5378)
  #define RTL8373_L2_LRN_CONSTRT_CTRL_PORT_MASK_OFFSET                                                        (16)
  #define RTL8373_L2_LRN_CONSTRT_CTRL_PORT_MASK_MASK                                                          (0x3FF << RTL8373_L2_LRN_CONSTRT_CTRL_PORT_MASK_OFFSET)
  #define RTL8373_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                      (0)
  #define RTL8373_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                        (0x1FFF << RTL8373_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)

#define RTL8373_L2_LRN_CONSTRT_CNT_ADDR                                                                       (0x537C)
  #define RTL8373_L2_LRN_CONSTRT_CNT_LRN_CNT_OFFSET                                                           (0)
  #define RTL8373_L2_LRN_CONSTRT_CNT_LRN_CNT_MASK                                                             (0x1FFF << RTL8373_L2_LRN_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL8373_L2_LRN_CONSTRT_ACT_ADDR                                                                       (0x5380)
  #define RTL8373_L2_LRN_CONSTRT_ACT_LRN_ACT_OFFSET                                                           (0)
  #define RTL8373_L2_LRN_CONSTRT_ACT_LRN_ACT_MASK                                                             (0x3 << RTL8373_L2_LRN_CONSTRT_ACT_LRN_ACT_OFFSET)

#define RTL8373_L2_LRN_PORT_CONSTRT_CTRL_ADDR(port)                                                           (0x5384 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                 (0)
  #define RTL8373_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                   (0x1FFF << RTL8373_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)

#define RTL8373_L2_LRN_PORT_CONSTRT_CNT_ADDR(port)                                                            (0x53AC + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_OFFSET                                                      (0)
  #define RTL8373_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_MASK                                                        (0x1FFF << RTL8373_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL8373_L2_LRN_PORT_CONSTRT_ACT_ADDR                                                                  (0x4F80)
  #define RTL8373_L2_LRN_PORT_CONSTRT_ACT_LRN_ACT_OFFSET                                                      (0)
  #define RTL8373_L2_LRN_PORT_CONSTRT_ACT_LRN_ACT_MASK                                                        (0x3 << RTL8373_L2_LRN_PORT_CONSTRT_ACT_LRN_ACT_OFFSET)

#define RTL8373_L2_TBL_FLUSH_CMD_ADDR                                                                         (0x53D4)
  #define RTL8373_L2_TBL_FLUSH_CMD_FLUSH_BUSY_OFFSET                                                          (17)
  #define RTL8373_L2_TBL_FLUSH_CMD_FLUSH_BUSY_MASK                                                            (0x1 << RTL8373_L2_TBL_FLUSH_CMD_FLUSH_BUSY_OFFSET)
  #define RTL8373_L2_TBL_FLUSH_CMD_FLUSH_ACT_OFFSET                                                           (16)
  #define RTL8373_L2_TBL_FLUSH_CMD_FLUSH_ACT_MASK                                                             (0x1 << RTL8373_L2_TBL_FLUSH_CMD_FLUSH_ACT_OFFSET)
  #define RTL8373_L2_TBL_FLUSH_CMD_FLUSH_PMSK_OFFSET                                                          (0)
  #define RTL8373_L2_TBL_FLUSH_CMD_FLUSH_PMSK_MASK                                                            (0x3FF << RTL8373_L2_TBL_FLUSH_CMD_FLUSH_PMSK_OFFSET)

#define RTL8373_L2_TBL_FLUSH_ALL_ADDR                                                                         (0x53D8)
  #define RTL8373_L2_TBL_FLUSH_ALL_FLUSH_ALL_OFFSET                                                           (0)
  #define RTL8373_L2_TBL_FLUSH_ALL_FLUSH_ALL_MASK                                                             (0x1 << RTL8373_L2_TBL_FLUSH_ALL_FLUSH_ALL_OFFSET)

#define RTL8373_L2_TBL_FLUSH_MODE_ADDR                                                                        (0x53DC)
  #define RTL8373_L2_TBL_FLUSH_MODE_FLUSH_TYPE_OFFSET                                                         (2)
  #define RTL8373_L2_TBL_FLUSH_MODE_FLUSH_TYPE_MASK                                                           (0x1 << RTL8373_L2_TBL_FLUSH_MODE_FLUSH_TYPE_OFFSET)
  #define RTL8373_L2_TBL_FLUSH_MODE_FLUSH_MODE_OFFSET                                                         (0)
  #define RTL8373_L2_TBL_FLUSH_MODE_FLUSH_MODE_MASK                                                           (0x3 << RTL8373_L2_TBL_FLUSH_MODE_FLUSH_MODE_OFFSET)

#define RTL8373_L2_TBL_FLUSH_XID_ADDR                                                                         (0x53E0)
  #define RTL8373_L2_TBL_FLUSH_XID_FLUSH_FID_OFFSET                                                           (16)
  #define RTL8373_L2_TBL_FLUSH_XID_FLUSH_FID_MASK                                                             (0xF << RTL8373_L2_TBL_FLUSH_XID_FLUSH_FID_OFFSET)
  #define RTL8373_L2_TBL_FLUSH_XID_FLUSH_VID_OFFSET                                                           (0)
  #define RTL8373_L2_TBL_FLUSH_XID_FLUSH_VID_MASK                                                             (0xFFF << RTL8373_L2_TBL_FLUSH_XID_FLUSH_VID_OFFSET)

#define RTL8373_SOURCE_PORT_PERMIT_ADDR(port)                                                                 (0x4F84 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_SOURCE_PORT_PERMIT_SRC_PERMIT_EN_OFFSET(port)                                               (port % 0xA)
  #define RTL8373_SOURCE_PORT_PERMIT_SRC_PERMIT_EN_MASK(port)                                                 (0x1 << RTL8373_SOURCE_PORT_PERMIT_SRC_PERMIT_EN_OFFSET(port))

#define RTL8373_IPMC_GROUP_DIP_ADDR(index)                                                                    (0x4F88 + (((index) << 2))) /* index: 0-63 */
  #define RTL8373_IPMC_GROUP_DIP_DIP_OFFSET                                                                   (0)
  #define RTL8373_IPMC_GROUP_DIP_DIP_MASK                                                                     (0xFFFFFFF << RTL8373_IPMC_GROUP_DIP_DIP_OFFSET)

#define RTL8373_IPMC_GROUP_PMSK_ADDR(index)                                                                   (0x53E4 + (((index) << 2))) /* index: 0-63 */
  #define RTL8373_IPMC_GROUP_PMSK_PMSK_OFFSET                                                                 (0)
  #define RTL8373_IPMC_GROUP_PMSK_PMSK_MASK                                                                   (0x3FF << RTL8373_IPMC_GROUP_PMSK_PMSK_OFFSET)

#define RTL8373_IPMC_GROUP_VALID_ADDR(index)                                                                  (0x5BE0 + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL8373_IPMC_GROUP_VALID_VALID_OFFSET(index)                                                        (index % 0x20)
  #define RTL8373_IPMC_GROUP_VALID_VALID_MASK(index)                                                          (0x1 << RTL8373_IPMC_GROUP_VALID_VALID_OFFSET(index))

#define RTL8373_IPMUL_NO_VLAN_EGRESS_ADDR(port)                                                               (0x5088 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_IPMUL_NO_VLAN_EGRESS_IPMUL_VLAN_LEAKY_OFFSET(port)                                          (port % 0xA)
  #define RTL8373_IPMUL_NO_VLAN_EGRESS_IPMUL_VLAN_LEAKY_MASK(port)                                            (0x1 << RTL8373_IPMUL_NO_VLAN_EGRESS_IPMUL_VLAN_LEAKY_OFFSET(port))

#define RTL8373_IPMUL_NO_PORTISO_ADDR(port)                                                                   (0x508C + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_IPMUL_NO_PORTISO_IPMUL_PORTISO_LEAKY_OFFSET(port)                                           (port % 0xA)
  #define RTL8373_IPMUL_NO_PORTISO_IPMUL_PORTISO_LEAKY_MASK(port)                                             (0x1 << RTL8373_IPMUL_NO_PORTISO_IPMUL_PORTISO_LEAKY_OFFSET(port))

#define RTL8373_L2_FORCE_MODE_ADDR(port)                                                                      (0x5090 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_L2_FORCE_MODE_FORCE_CTRL_OFFSET(port)                                                       (port % 0xA)
  #define RTL8373_L2_FORCE_MODE_FORCE_CTRL_MASK(port)                                                         (0x1 << RTL8373_L2_FORCE_MODE_FORCE_CTRL_OFFSET(port))

#define RTL8373_L2_FORCE_DPM_PORT_ADDR(port)                                                                  (0x5094 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_L2_FORCE_DPM_PORT_FORCE_PORT_MASK_OFFSET                                                    (0)
  #define RTL8373_L2_FORCE_DPM_PORT_FORCE_PORT_MASK_MASK                                                      (0x3FF << RTL8373_L2_FORCE_DPM_PORT_FORCE_PORT_MASK_OFFSET)

/*
 * Feature: IGMP & MLD
 */
#define RTL8373_IGMP_CTRL_ADDR                                                                                (0x5290)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_IP6_BYPASS_OFFSET                                                        (25)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_IP6_BYPASS_MASK                                                          (0x1 << RTL8373_IGMP_CTRL_IGMP_MLD_IP6_BYPASS_OFFSET)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_IP4_BYPASS_239_255_255_OFFSET                                            (24)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_IP4_BYPASS_239_255_255_MASK                                              (0x1 << RTL8373_IGMP_CTRL_IGMP_MLD_IP4_BYPASS_239_255_255_OFFSET)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_IP4_BYPASS_224_0_1_OFFSET                                                (23)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_IP4_BYPASS_224_0_1_MASK                                                  (0x1 << RTL8373_IGMP_CTRL_IGMP_MLD_IP4_BYPASS_224_0_1_OFFSET)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_IP4_BYPASS_224_0_0_OFFSET                                                (22)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_IP4_BYPASS_224_0_0_MASK                                                  (0x1 << RTL8373_IGMP_CTRL_IGMP_MLD_IP4_BYPASS_224_0_0_OFFSET)
  #define RTL8373_IGMP_CTRL_DROP_LEAVE_ZERO_OFFSET                                                            (21)
  #define RTL8373_IGMP_CTRL_DROP_LEAVE_ZERO_MASK                                                              (0x1 << RTL8373_IGMP_CTRL_DROP_LEAVE_ZERO_OFFSET)
  #define RTL8373_IGMP_CTRL_TABLE_FULL_OP_OFFSET                                                              (19)
  #define RTL8373_IGMP_CTRL_TABLE_FULL_OP_MASK                                                                (0x3 << RTL8373_IGMP_CTRL_TABLE_FULL_OP_OFFSET)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_PORTISO_LKY_OFFSET                                                       (18)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_PORTISO_LKY_MASK                                                         (0x1 << RTL8373_IGMP_CTRL_IGMP_MLD_PORTISO_LKY_OFFSET)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_VLAN_LKY_OFFSET                                                          (17)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_VLAN_LKY_MASK                                                            (0x1 << RTL8373_IGMP_CTRL_IGMP_MLD_VLAN_LKY_OFFSET)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_DISC_STORM_FLTR_OFFSET                                                   (16)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_DISC_STORM_FLTR_MASK                                                     (0x1 << RTL8373_IGMP_CTRL_IGMP_MLD_DISC_STORM_FLTR_OFFSET)
  #define RTL8373_IGMP_CTRL_REPORT_LEAVE_FWD_OFFSET                                                           (14)
  #define RTL8373_IGMP_CTRL_REPORT_LEAVE_FWD_MASK                                                             (0x3 << RTL8373_IGMP_CTRL_REPORT_LEAVE_FWD_OFFSET)
  #define RTL8373_IGMP_CTRL_REPORT_FWD_OFFSET                                                                 (13)
  #define RTL8373_IGMP_CTRL_REPORT_FWD_MASK                                                                   (0x1 << RTL8373_IGMP_CTRL_REPORT_FWD_OFFSET)
  #define RTL8373_IGMP_CTRL_ROBUSTNESS_VAR_OFFSET                                                             (10)
  #define RTL8373_IGMP_CTRL_ROBUSTNESS_VAR_MASK                                                               (0x7 << RTL8373_IGMP_CTRL_ROBUSTNESS_VAR_OFFSET)
  #define RTL8373_IGMP_CTRL_LEAVE_SUPPRESSION_OFFSET                                                          (9)
  #define RTL8373_IGMP_CTRL_LEAVE_SUPPRESSION_MASK                                                            (0x1 << RTL8373_IGMP_CTRL_LEAVE_SUPPRESSION_OFFSET)
  #define RTL8373_IGMP_CTRL_REPORT_SUPPRESSION_OFFSET                                                         (8)
  #define RTL8373_IGMP_CTRL_REPORT_SUPPRESSION_MASK                                                           (0x1 << RTL8373_IGMP_CTRL_REPORT_SUPPRESSION_OFFSET)
  #define RTL8373_IGMP_CTRL_LEAVE_TIMER_OFFSET                                                                (5)
  #define RTL8373_IGMP_CTRL_LEAVE_TIMER_MASK                                                                  (0x7 << RTL8373_IGMP_CTRL_LEAVE_TIMER_OFFSET)
  #define RTL8373_IGMP_CTRL_FAST_LEAVE_EN_OFFSET                                                              (4)
  #define RTL8373_IGMP_CTRL_FAST_LEAVE_EN_MASK                                                                (0x1 << RTL8373_IGMP_CTRL_FAST_LEAVE_EN_OFFSET)
  #define RTL8373_IGMP_CTRL_CKS_ERR_OP_OFFSET                                                                 (2)
  #define RTL8373_IGMP_CTRL_CKS_ERR_OP_MASK                                                                   (0x3 << RTL8373_IGMP_CTRL_CKS_ERR_OP_OFFSET)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_EN_OFFSET                                                                (0)
  #define RTL8373_IGMP_CTRL_IGMP_MLD_EN_MASK                                                                  (0x1 << RTL8373_IGMP_CTRL_IGMP_MLD_EN_OFFSET)

#define RTL8373_IGMP_QUERY_INTVL_ADDR                                                                         (0x5294)
  #define RTL8373_IGMP_QUERY_INTVL_VALUE_OFFSET                                                               (0)
  #define RTL8373_IGMP_QUERY_INTVL_VALUE_MASK                                                                 (0xFFFF << RTL8373_IGMP_QUERY_INTVL_VALUE_OFFSET)

#define RTL8373_IGMP_DYN_ROUTER_INFO_ADDR                                                                     (0x5298)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_ROUTER_PORT_FORBID_2_OFFSET                                            (15)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_ROUTER_PORT_FORBID_2_MASK                                              (0x1 << RTL8373_IGMP_DYN_ROUTER_INFO_ROUTER_PORT_FORBID_2_OFFSET)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_PORT2_ID_OFFSET                                                        (11)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_PORT2_ID_MASK                                                          (0xF << RTL8373_IGMP_DYN_ROUTER_INFO_PORT2_ID_OFFSET)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_TIMER2_OFFSET                                                          (8)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_TIMER2_MASK                                                            (0x7 << RTL8373_IGMP_DYN_ROUTER_INFO_TIMER2_OFFSET)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_ROUTER_PORT_FORBID_1_OFFSET                                            (7)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_ROUTER_PORT_FORBID_1_MASK                                              (0x1 << RTL8373_IGMP_DYN_ROUTER_INFO_ROUTER_PORT_FORBID_1_OFFSET)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_PORT1_ID_OFFSET                                                        (3)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_PORT1_ID_MASK                                                          (0xF << RTL8373_IGMP_DYN_ROUTER_INFO_PORT1_ID_OFFSET)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_TIMER1_OFFSET                                                          (0)
  #define RTL8373_IGMP_DYN_ROUTER_INFO_TIMER1_MASK                                                            (0x7 << RTL8373_IGMP_DYN_ROUTER_INFO_TIMER1_OFFSET)

#define RTL8373_IGMP_ROUTER_PORT_CRTL_ADDR                                                                    (0x529C)
  #define RTL8373_IGMP_ROUTER_PORT_CRTL_ALLOW_DYN_ROTR_PMSK_OFFSET                                            (16)
  #define RTL8373_IGMP_ROUTER_PORT_CRTL_ALLOW_DYN_ROTR_PMSK_MASK                                              (0x3FF << RTL8373_IGMP_ROUTER_PORT_CRTL_ALLOW_DYN_ROTR_PMSK_OFFSET)
  #define RTL8373_IGMP_ROUTER_PORT_CRTL_STIC_PMSK_OFFSET                                                      (0)
  #define RTL8373_IGMP_ROUTER_PORT_CRTL_STIC_PMSK_MASK                                                        (0x3FF << RTL8373_IGMP_ROUTER_PORT_CRTL_STIC_PMSK_OFFSET)

#define RTL8373_IGMP_PORT_CTRL_ADDR(port)                                                                     (0x52A0 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_IGMP_PORT_CTRL_MAX_GROUP_NUM_OFFSET                                                         (16)
  #define RTL8373_IGMP_PORT_CTRL_MAX_GROUP_NUM_MASK                                                           (0xFF << RTL8373_IGMP_PORT_CTRL_MAX_GROUP_NUM_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_QUERY_OFFSET                                                           (14)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_QUERY_MASK                                                             (0x1 << RTL8373_IGMP_PORT_CTRL_ALLOW_QUERY_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_REPORT_OFFSET                                                          (13)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_REPORT_MASK                                                            (0x1 << RTL8373_IGMP_PORT_CTRL_ALLOW_REPORT_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_LEAVE_OFFSET                                                           (12)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_LEAVE_MASK                                                             (0x1 << RTL8373_IGMP_PORT_CTRL_ALLOW_LEAVE_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_MRP_OFFSET                                                             (11)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_MRP_MASK                                                               (0x1 << RTL8373_IGMP_PORT_CTRL_ALLOW_MRP_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_MC_DATA_OFFSET                                                         (10)
  #define RTL8373_IGMP_PORT_CTRL_ALLOW_MC_DATA_MASK                                                           (0x1 << RTL8373_IGMP_PORT_CTRL_ALLOW_MC_DATA_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_MLDV2_OP_OFFSET                                                              (8)
  #define RTL8373_IGMP_PORT_CTRL_MLDV2_OP_MASK                                                                (0x3 << RTL8373_IGMP_PORT_CTRL_MLDV2_OP_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_MLDV1_OP_OFFSET                                                              (6)
  #define RTL8373_IGMP_PORT_CTRL_MLDV1_OP_MASK                                                                (0x3 << RTL8373_IGMP_PORT_CTRL_MLDV1_OP_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_IGMPV3_OP_OFFSET                                                             (4)
  #define RTL8373_IGMP_PORT_CTRL_IGMPV3_OP_MASK                                                               (0x3 << RTL8373_IGMP_PORT_CTRL_IGMPV3_OP_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_IGMPV2_OP_OFFSET                                                             (2)
  #define RTL8373_IGMP_PORT_CTRL_IGMPV2_OP_MASK                                                               (0x3 << RTL8373_IGMP_PORT_CTRL_IGMPV2_OP_OFFSET)
  #define RTL8373_IGMP_PORT_CTRL_IGMPV1_OP_OFFSET                                                             (0)
  #define RTL8373_IGMP_PORT_CTRL_IGMPV1_OP_MASK                                                               (0x3 << RTL8373_IGMP_PORT_CTRL_IGMPV1_OP_OFFSET)

#define RTL8373_PORT_CURR_GROUP_ADDR(port)                                                                    (0x52C8 + (((port >> 2) << 2))) /* port: 0-9 */
  #define RTL8373_PORT_CURR_GROUP_NUM_OFFSET(port)                                                            ((port & 0x3) << 3)
  #define RTL8373_PORT_CURR_GROUP_NUM_MASK(port)                                                              (0xFF << RTL8373_PORT_CURR_GROUP_NUM_OFFSET(port))

#define RTL8373_IGMP_TBL_USAGE_ADDR(index)                                                                    (0x52D4 + (((index >> 5) << 2))) /* index: 0-255 */
  #define RTL8373_IGMP_TBL_USAGE_LIST_BIT_OFFSET(index)                                                       (index % 0x20)
  #define RTL8373_IGMP_TBL_USAGE_LIST_BIT_MASK(index)                                                         (0x1 << RTL8373_IGMP_TBL_USAGE_LIST_BIT_OFFSET(index))

#define RTL8373_IGMP_TRAP_CTRL_ADDR                                                                           (0x50BC)
  #define RTL8373_IGMP_TRAP_CTRL_CPU_PMSK_OFFSET                                                              (16)
  #define RTL8373_IGMP_TRAP_CTRL_CPU_PMSK_MASK                                                                (0x3 << RTL8373_IGMP_TRAP_CTRL_CPU_PMSK_OFFSET)
  #define RTL8373_IGMP_TRAP_CTRL_PRI_OFFSET                                                                   (0)
  #define RTL8373_IGMP_TRAP_CTRL_PRI_MASK                                                                     (0x7 << RTL8373_IGMP_TRAP_CTRL_PRI_OFFSET)

/*
 * Feature: Port Isolation
 */
#define RTL8373_PORT_ISO_PORT_PMSK_ADDR(port)                                                                 (0x50C0 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_PORT_ISO_PORT_PMSK_PMSK_OFFSET                                                              (0)
  #define RTL8373_PORT_ISO_PORT_PMSK_PMSK_MASK                                                                (0x3FF << RTL8373_PORT_ISO_PORT_PMSK_PMSK_OFFSET)

/*
 * Feature: Port Mirror
 */
#define RTL8373_MIR_CTRL_ADDR                                                                                 (0x50E8)
  #define RTL8373_MIR_CTRL_MIR_REALKEEP_EN_OFFSET                                                             (7)
  #define RTL8373_MIR_CTRL_MIR_REALKEEP_EN_MASK                                                               (0x1 << RTL8373_MIR_CTRL_MIR_REALKEEP_EN_OFFSET)
  #define RTL8373_MIR_CTRL_MIR_RX_ISOLATE_LKY_OFFSET                                                          (6)
  #define RTL8373_MIR_CTRL_MIR_RX_ISOLATE_LKY_MASK                                                            (0x1 << RTL8373_MIR_CTRL_MIR_RX_ISOLATE_LKY_OFFSET)
  #define RTL8373_MIR_CTRL_MIR_TX_ISOLATE_LKY_OFFSET                                                          (5)
  #define RTL8373_MIR_CTRL_MIR_TX_ISOLATE_LKY_MASK                                                            (0x1 << RTL8373_MIR_CTRL_MIR_TX_ISOLATE_LKY_OFFSET)
  #define RTL8373_MIR_CTRL_MIR_RX_VLAN_LKY_OFFSET                                                             (4)
  #define RTL8373_MIR_CTRL_MIR_RX_VLAN_LKY_MASK                                                               (0x1 << RTL8373_MIR_CTRL_MIR_RX_VLAN_LKY_OFFSET)
  #define RTL8373_MIR_CTRL_MIR_TX_VLAN_LKY_OFFSET                                                             (3)
  #define RTL8373_MIR_CTRL_MIR_TX_VLAN_LKY_MASK                                                               (0x1 << RTL8373_MIR_CTRL_MIR_TX_VLAN_LKY_OFFSET)
  #define RTL8373_MIR_CTRL_MIRROR_ACL_OVERRIDE_EN_OFFSET                                                      (2)
  #define RTL8373_MIR_CTRL_MIRROR_ACL_OVERRIDE_EN_MASK                                                        (0x1 << RTL8373_MIR_CTRL_MIRROR_ACL_OVERRIDE_EN_OFFSET)
  #define RTL8373_MIR_CTRL_MIRROR_TX_OVERRIDE_EN_OFFSET                                                       (1)
  #define RTL8373_MIR_CTRL_MIRROR_TX_OVERRIDE_EN_MASK                                                         (0x1 << RTL8373_MIR_CTRL_MIRROR_TX_OVERRIDE_EN_OFFSET)
  #define RTL8373_MIR_CTRL_MIRROR_RX_OVERRIDE_EN_OFFSET                                                       (0)
  #define RTL8373_MIR_CTRL_MIRROR_RX_OVERRIDE_EN_MASK                                                         (0x1 << RTL8373_MIR_CTRL_MIRROR_RX_OVERRIDE_EN_OFFSET)

#define RTL8373_MIR_SET_CTRL_ADDR                                                                             (0x6048)
  #define RTL8373_MIR_SET_CTRL_MIR_ISO_OFFSET                                                                 (6)
  #define RTL8373_MIR_SET_CTRL_MIR_ISO_MASK                                                                   (0x1 << RTL8373_MIR_SET_CTRL_MIR_ISO_OFFSET)
  #define RTL8373_MIR_SET_CTRL_MIR_RX_TX_SEL_OFFSET                                                           (5)
  #define RTL8373_MIR_SET_CTRL_MIR_RX_TX_SEL_MASK                                                             (0x1 << RTL8373_MIR_SET_CTRL_MIR_RX_TX_SEL_OFFSET)
  #define RTL8373_MIR_SET_CTRL_MTP_PORT_OFFSET                                                                (1)
  #define RTL8373_MIR_SET_CTRL_MTP_PORT_MASK                                                                  (0xF << RTL8373_MIR_SET_CTRL_MTP_PORT_OFFSET)
  #define RTL8373_MIR_SET_CTRL_MIR_EN_OFFSET                                                                  (0)
  #define RTL8373_MIR_SET_CTRL_MIR_EN_MASK                                                                    (0x1 << RTL8373_MIR_SET_CTRL_MIR_EN_OFFSET)

#define RTL8373_MIR_SET_PMSK_ADDR                                                                             (0x604C)
  #define RTL8373_MIR_SET_PMSK_RX_PMSK_OFFSET                                                                 (16)
  #define RTL8373_MIR_SET_PMSK_RX_PMSK_MASK                                                                   (0x3FF << RTL8373_MIR_SET_PMSK_RX_PMSK_OFFSET)
  #define RTL8373_MIR_SET_PMSK_TX_PMSK_OFFSET                                                                 (0)
  #define RTL8373_MIR_SET_PMSK_TX_PMSK_MASK                                                                   (0x3FF << RTL8373_MIR_SET_PMSK_TX_PMSK_OFFSET)

#define RTL8373_MIR_SAMPLE_CRTL_ADDR                                                                          (0x50EC)
  #define RTL8373_MIR_SAMPLE_CRTL_RATE_OFFSET                                                                 (0)
  #define RTL8373_MIR_SAMPLE_CRTL_RATE_MASK                                                                   (0xFFFF << RTL8373_MIR_SAMPLE_CRTL_RATE_OFFSET)

#define RTL8373_MIR_MATCHED_ADDR                                                                              (0x50F0)
  #define RTL8373_MIR_MATCHED_PKT_CNT_OFFSET                                                                  (16)
  #define RTL8373_MIR_MATCHED_PKT_CNT_MASK                                                                    (0xFFFF << RTL8373_MIR_MATCHED_PKT_CNT_OFFSET)
  #define RTL8373_MIR_MATCHED_SAMPLE_PKT_CNT_OFFSET                                                           (0)
  #define RTL8373_MIR_MATCHED_SAMPLE_PKT_CNT_MASK                                                             (0xFFFF << RTL8373_MIR_MATCHED_SAMPLE_PKT_CNT_OFFSET)

/*
 * Feature: RSPAN
 */
#define RTL8373_MIR_RSPAN_CTRL_ADDR                                                                           (0x6050)
  #define RTL8373_MIR_RSPAN_CTRL_RX_TAG_EN_OFFSET                                                             (0)
  #define RTL8373_MIR_RSPAN_CTRL_RX_TAG_EN_MASK                                                               (0x1 << RTL8373_MIR_RSPAN_CTRL_RX_TAG_EN_OFFSET)

#define RTL8373_MIR_RSPAN_TAG_CTRL_ADDR                                                                       (0x6740)
  #define RTL8373_MIR_RSPAN_TAG_CTRL_TPID_OFFSET                                                              (16)
  #define RTL8373_MIR_RSPAN_TAG_CTRL_TPID_MASK                                                                (0xFFFF << RTL8373_MIR_RSPAN_TAG_CTRL_TPID_OFFSET)
  #define RTL8373_MIR_RSPAN_TAG_CTRL_PRI_OFFSET                                                               (13)
  #define RTL8373_MIR_RSPAN_TAG_CTRL_PRI_MASK                                                                 (0x7 << RTL8373_MIR_RSPAN_TAG_CTRL_PRI_OFFSET)
  #define RTL8373_MIR_RSPAN_TAG_CTRL_CFI_OFFSET                                                               (12)
  #define RTL8373_MIR_RSPAN_TAG_CTRL_CFI_MASK                                                                 (0x1 << RTL8373_MIR_RSPAN_TAG_CTRL_CFI_OFFSET)
  #define RTL8373_MIR_RSPAN_TAG_CTRL_VID_OFFSET                                                               (0)
  #define RTL8373_MIR_RSPAN_TAG_CTRL_VID_MASK                                                                 (0xFFF << RTL8373_MIR_RSPAN_TAG_CTRL_VID_OFFSET)

#define RTL8373_MIR_RSPAN_TX_PORT_CTRL_ADDR                                                                   (0x6744)
  #define RTL8373_MIR_RSPAN_TX_PORT_CTRL_TAG_ADD_OFFSET                                                       (0)
  #define RTL8373_MIR_RSPAN_TX_PORT_CTRL_TAG_ADD_MASK                                                         (0x3FF << RTL8373_MIR_RSPAN_TX_PORT_CTRL_TAG_ADD_OFFSET)

#define RTL8373_MIR_RSPAN_RX_ACT_ADDR                                                                         (0x6748)
  #define RTL8373_MIR_RSPAN_RX_ACT_TAG_RM_OFFSET                                                              (0)
  #define RTL8373_MIR_RSPAN_RX_ACT_TAG_RM_MASK                                                                (0x1 << RTL8373_MIR_RSPAN_RX_ACT_TAG_RM_OFFSET)

/*
 * Feature: ACL Module
 */
#define RTL8373_ACL_CTRL_ADDR                                                                                 (0x4810)
  #define RTL8373_ACL_CTRL_TABLE_RST_OFFSET                                                                   (0)
  #define RTL8373_ACL_CTRL_TABLE_RST_MASK                                                                     (0x1 << RTL8373_ACL_CTRL_TABLE_RST_OFFSET)

#define RTL8373_ACL_GPIO_CTRL_ADDR                                                                            (0x4814)
  #define RTL8373_ACL_GPIO_CTRL_DFLT_PLTY_OFFSET                                                              (0)
  #define RTL8373_ACL_GPIO_CTRL_DFLT_PLTY_MASK                                                                (0x1 << RTL8373_ACL_GPIO_CTRL_DFLT_PLTY_OFFSET)

#define RTL8373_ACL_PORT_EN_ADDR                                                                              (0x4818)
  #define RTL8373_ACL_PORT_EN_PMSK_OFFSET                                                                     (0)
  #define RTL8373_ACL_PORT_EN_PMSK_MASK                                                                       (0x3FF << RTL8373_ACL_PORT_EN_PMSK_OFFSET)

#define RTL8373_ACL_PORT_UNMATCH_PERMIT_ADDR                                                                  (0x481C)
  #define RTL8373_ACL_PORT_UNMATCH_PERMIT_PMSK_ACT_OFFSET                                                     (0)
  #define RTL8373_ACL_PORT_UNMATCH_PERMIT_PMSK_ACT_MASK                                                       (0x3FF << RTL8373_ACL_PORT_UNMATCH_PERMIT_PMSK_ACT_OFFSET)

#define RTL8373_ACL_TEMPLATE_CTRL_ADDR(index)                                                                 (0x4820 + (((index) << 3))) /* index: 0-4 */
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED7_TYPE_OFFSET                                                        (24)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED7_TYPE_MASK                                                          (0xFF << RTL8373_ACL_TEMPLATE_CTRL_FILED7_TYPE_OFFSET)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED6_TYPE_OFFSET                                                        (16)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED6_TYPE_MASK                                                          (0xFF << RTL8373_ACL_TEMPLATE_CTRL_FILED6_TYPE_OFFSET)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED5_TYPE_OFFSET                                                        (8)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED5_TYPE_MASK                                                          (0xFF << RTL8373_ACL_TEMPLATE_CTRL_FILED5_TYPE_OFFSET)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED4_TYPE_OFFSET                                                        (0)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED4_TYPE_MASK                                                          (0xFF << RTL8373_ACL_TEMPLATE_CTRL_FILED4_TYPE_OFFSET)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED3_TYPE_OFFSET                                                        (56)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED3_TYPE_MASK                                                          (0xFF << RTL8373_ACL_TEMPLATE_CTRL_FILED3_TYPE_OFFSET)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED2_TYPE_OFFSET                                                        (48)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED2_TYPE_MASK                                                          (0xFF << RTL8373_ACL_TEMPLATE_CTRL_FILED2_TYPE_OFFSET)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED1_TYPE_OFFSET                                                        (40)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED1_TYPE_MASK                                                          (0xFF << RTL8373_ACL_TEMPLATE_CTRL_FILED1_TYPE_OFFSET)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED0_TYPE_OFFSET                                                        (32)
  #define RTL8373_ACL_TEMPLATE_CTRL_FILED0_TYPE_MASK                                                          (0xFF << RTL8373_ACL_TEMPLATE_CTRL_FILED0_TYPE_OFFSET)

#define RTL8373_ACL_ACT_CTRL_ADDR(index)                                                                      (0x4848 + (((index) << 2))) /* index: 0-95 */
  #define RTL8373_ACL_ACT_CTRL_NOT_OFFSET                                                                     (8)
  #define RTL8373_ACL_ACT_CTRL_NOT_MASK                                                                       (0x1 << RTL8373_ACL_ACT_CTRL_NOT_OFFSET)
  #define RTL8373_ACL_ACT_CTRL_BYPASS_CTRL_BIT_OFFSET                                                         (7)
  #define RTL8373_ACL_ACT_CTRL_BYPASS_CTRL_BIT_MASK                                                           (0x1 << RTL8373_ACL_ACT_CTRL_BYPASS_CTRL_BIT_OFFSET)
  #define RTL8373_ACL_ACT_CTRL_GPIO_CTRL_BIT_OFFSET                                                           (6)
  #define RTL8373_ACL_ACT_CTRL_GPIO_CTRL_BIT_MASK                                                             (0x1 << RTL8373_ACL_ACT_CTRL_GPIO_CTRL_BIT_OFFSET)
  #define RTL8373_ACL_ACT_CTRL_FWD_CTRL_BIT_OFFSET                                                            (5)
  #define RTL8373_ACL_ACT_CTRL_FWD_CTRL_BIT_MASK                                                              (0x1 << RTL8373_ACL_ACT_CTRL_FWD_CTRL_BIT_OFFSET)
  #define RTL8373_ACL_ACT_CTRL_POLIC_LOG_CTRL_BIT_OFFSET                                                      (4)
  #define RTL8373_ACL_ACT_CTRL_POLIC_LOG_CTRL_BIT_MASK                                                        (0x1 << RTL8373_ACL_ACT_CTRL_POLIC_LOG_CTRL_BIT_OFFSET)
  #define RTL8373_ACL_ACT_CTRL_RMK_CTRL_BIT_OFFSET                                                            (3)
  #define RTL8373_ACL_ACT_CTRL_RMK_CTRL_BIT_MASK                                                              (0x1 << RTL8373_ACL_ACT_CTRL_RMK_CTRL_BIT_OFFSET)
  #define RTL8373_ACL_ACT_CTRL_PRI_CTRL_BIT_OFFSET                                                            (2)
  #define RTL8373_ACL_ACT_CTRL_PRI_CTRL_BIT_MASK                                                              (0x1 << RTL8373_ACL_ACT_CTRL_PRI_CTRL_BIT_OFFSET)
  #define RTL8373_ACL_ACT_CTRL_SVLAN_CTRL_BIT_OFFSET                                                          (1)
  #define RTL8373_ACL_ACT_CTRL_SVLAN_CTRL_BIT_MASK                                                            (0x1 << RTL8373_ACL_ACT_CTRL_SVLAN_CTRL_BIT_OFFSET)
  #define RTL8373_ACL_ACT_CTRL_CVLAN_CTRL_BIT_OFFSET                                                          (0)
  #define RTL8373_ACL_ACT_CTRL_CVLAN_CTRL_BIT_MASK                                                            (0x1 << RTL8373_ACL_ACT_CTRL_CVLAN_CTRL_BIT_OFFSET)

#define RTL8373_ACL_HIT_INDICATOR_ADDR                                                                        (0x49C8)
  #define RTL8373_ACL_HIT_INDICATOR_BYPASS_ACT_HIT_OFFSET                                                     (31)
  #define RTL8373_ACL_HIT_INDICATOR_BYPASS_ACT_HIT_MASK                                                       (0x1 << RTL8373_ACL_HIT_INDICATOR_BYPASS_ACT_HIT_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_BYPASS_RULE_IDX_OFFSET                                                    (24)
  #define RTL8373_ACL_HIT_INDICATOR_BYPASS_RULE_IDX_MASK                                                      (0x7F << RTL8373_ACL_HIT_INDICATOR_BYPASS_RULE_IDX_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_GPO_ACT_HIT_OFFSET                                                        (23)
  #define RTL8373_ACL_HIT_INDICATOR_GPO_ACT_HIT_MASK                                                          (0x1 << RTL8373_ACL_HIT_INDICATOR_GPO_ACT_HIT_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_GPO_RULE_IDX_OFFSET                                                       (16)
  #define RTL8373_ACL_HIT_INDICATOR_GPO_RULE_IDX_MASK                                                         (0x7F << RTL8373_ACL_HIT_INDICATOR_GPO_RULE_IDX_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_FWD_ACT_HIT_OFFSET                                                        (15)
  #define RTL8373_ACL_HIT_INDICATOR_FWD_ACT_HIT_MASK                                                          (0x1 << RTL8373_ACL_HIT_INDICATOR_FWD_ACT_HIT_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_FWD_RULE_IDX_OFFSET                                                       (8)
  #define RTL8373_ACL_HIT_INDICATOR_FWD_RULE_IDX_MASK                                                         (0x7F << RTL8373_ACL_HIT_INDICATOR_FWD_RULE_IDX_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_POLIC_LOG_ACT_HIT_OFFSET                                                  (7)
  #define RTL8373_ACL_HIT_INDICATOR_POLIC_LOG_ACT_HIT_MASK                                                    (0x1 << RTL8373_ACL_HIT_INDICATOR_POLIC_LOG_ACT_HIT_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_POLIC_LOG_RULE_IDX_OFFSET                                                 (0)
  #define RTL8373_ACL_HIT_INDICATOR_POLIC_LOG_RULE_IDX_MASK                                                   (0x7F << RTL8373_ACL_HIT_INDICATOR_POLIC_LOG_RULE_IDX_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_RMK_ACT_HIT_OFFSET                                                        (63)
  #define RTL8373_ACL_HIT_INDICATOR_RMK_ACT_HIT_MASK                                                          (0x1 << RTL8373_ACL_HIT_INDICATOR_RMK_ACT_HIT_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_P1_DSCP_RULE_IDX_OFFSET                                                   (56)
  #define RTL8373_ACL_HIT_INDICATOR_P1_DSCP_RULE_IDX_MASK                                                     (0x7F << RTL8373_ACL_HIT_INDICATOR_P1_DSCP_RULE_IDX_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_PRI_ACT_HIT_OFFSET                                                        (55)
  #define RTL8373_ACL_HIT_INDICATOR_PRI_ACT_HIT_MASK                                                          (0x1 << RTL8373_ACL_HIT_INDICATOR_PRI_ACT_HIT_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_PRI_RULE_IDX_OFFSET                                                       (48)
  #define RTL8373_ACL_HIT_INDICATOR_PRI_RULE_IDX_MASK                                                         (0x7F << RTL8373_ACL_HIT_INDICATOR_PRI_RULE_IDX_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_SVLAN_ACT_HIT_OFFSET                                                      (47)
  #define RTL8373_ACL_HIT_INDICATOR_SVLAN_ACT_HIT_MASK                                                        (0x1 << RTL8373_ACL_HIT_INDICATOR_SVLAN_ACT_HIT_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_SVLAN_RULE_IDX_OFFSET                                                     (40)
  #define RTL8373_ACL_HIT_INDICATOR_SVLAN_RULE_IDX_MASK                                                       (0x7F << RTL8373_ACL_HIT_INDICATOR_SVLAN_RULE_IDX_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_CVLAN_ACT_HIT_OFFSET                                                      (39)
  #define RTL8373_ACL_HIT_INDICATOR_CVLAN_ACT_HIT_MASK                                                        (0x1 << RTL8373_ACL_HIT_INDICATOR_CVLAN_ACT_HIT_OFFSET)
  #define RTL8373_ACL_HIT_INDICATOR_CVLAN_RULE_IDX_OFFSET                                                     (32)
  #define RTL8373_ACL_HIT_INDICATOR_CVLAN_RULE_IDX_MASK                                                       (0x7F << RTL8373_ACL_HIT_INDICATOR_CVLAN_RULE_IDX_OFFSET)

/*
 * Feature: Range Check (port/vlan/ip/L4port)
 */
#define RTL8373_RNG_CHK_VID_ADDR(index)                                                                       (0x49D0 + (((index) << 2))) /* index: 0-15 */
  #define RTL8373_RNG_CHK_VID_UPPER_OFFSET                                                                    (14)
  #define RTL8373_RNG_CHK_VID_UPPER_MASK                                                                      (0xFFF << RTL8373_RNG_CHK_VID_UPPER_OFFSET)
  #define RTL8373_RNG_CHK_VID_LOWER_OFFSET                                                                    (2)
  #define RTL8373_RNG_CHK_VID_LOWER_MASK                                                                      (0xFFF << RTL8373_RNG_CHK_VID_LOWER_OFFSET)
  #define RTL8373_RNG_CHK_VID_TYPE_OFFSET                                                                     (0)
  #define RTL8373_RNG_CHK_VID_TYPE_MASK                                                                       (0x3 << RTL8373_RNG_CHK_VID_TYPE_OFFSET)

#define RTL8373_RNG_CHK_IP_ADDR(index)                                                                        (0x4A10 + (((index) * 12))) /* index: 0-15 */
  #define RTL8373_RNG_CHK_IP_TYPE_OFFSET                                                                      (0)
  #define RTL8373_RNG_CHK_IP_TYPE_MASK                                                                        (0x7 << RTL8373_RNG_CHK_IP_TYPE_OFFSET)
  #define RTL8373_RNG_CHK_IP_UPPER_OFFSET                                                                     (32)
  #define RTL8373_RNG_CHK_IP_UPPER_MASK                                                                       (0xFFFFFFFF << RTL8373_RNG_CHK_IP_UPPER_OFFSET)
  #define RTL8373_RNG_CHK_IP_LOWER_OFFSET                                                                     (64)
  #define RTL8373_RNG_CHK_IP_LOWER_MASK                                                                       (0xFFFFFFFF << RTL8373_RNG_CHK_IP_LOWER_OFFSET)

#define RTL8373_RNG_CHK_PORT_ADDR(index)                                                                      (0x4AD0 + (((index) << 3))) /* index: 0-15 */
  #define RTL8373_RNG_CHK_PORT_TYPE_OFFSET                                                                    (0)
  #define RTL8373_RNG_CHK_PORT_TYPE_MASK                                                                      (0x3 << RTL8373_RNG_CHK_PORT_TYPE_OFFSET)
  #define RTL8373_RNG_CHK_PORT_UPPER_OFFSET                                                                   (48)
  #define RTL8373_RNG_CHK_PORT_UPPER_MASK                                                                     (0xFFFF << RTL8373_RNG_CHK_PORT_UPPER_OFFSET)
  #define RTL8373_RNG_CHK_PORT_LOWER_OFFSET                                                                   (32)
  #define RTL8373_RNG_CHK_PORT_LOWER_MASK                                                                     (0xFFFF << RTL8373_RNG_CHK_PORT_LOWER_OFFSET)

/*
 * Feature: ACL LOG COUNTER
 */
#define RTL8373_ACL_LOG_CNTR_RST_ADDR                                                                         (0x4B50)
  #define RTL8373_ACL_LOG_CNTR_RST_RST_OFFSET                                                                 (0)
  #define RTL8373_ACL_LOG_CNTR_RST_RST_MASK                                                                   (0xFFFFFFFF << RTL8373_ACL_LOG_CNTR_RST_RST_OFFSET)

#define RTL8373_ACL_CNTR_RST_VAL_ADDR                                                                         (0x4B54)
  #define RTL8373_ACL_CNTR_RST_VAL_VAL_OFFSET                                                                 (0)
  #define RTL8373_ACL_CNTR_RST_VAL_VAL_MASK                                                                   (0x1 << RTL8373_ACL_CNTR_RST_VAL_VAL_OFFSET)

#define RTL8373_ACL_LOG_CNTR_TYPE_ADDR                                                                        (0x4B58)
  #define RTL8373_ACL_LOG_CNTR_TYPE_TYPE_OFFSET                                                               (0)
  #define RTL8373_ACL_LOG_CNTR_TYPE_TYPE_MASK                                                                 (0xFFFF << RTL8373_ACL_LOG_CNTR_TYPE_TYPE_OFFSET)

#define RTL8373_ACL_LOG_CNTR_MODE_ADDR                                                                        (0x4B5C)
  #define RTL8373_ACL_LOG_CNTR_MODE_MODE_OFFSET                                                               (0)
  #define RTL8373_ACL_LOG_CNTR_MODE_MODE_MASK                                                                 (0xFFFF << RTL8373_ACL_LOG_CNTR_MODE_MODE_OFFSET)

#define RTL8373_ACL_LOG_CNTR_DATA_ADDR(index)                                                                 (0x4B60 + (((index) << 2))) /* index: 0-31 */
  #define RTL8373_ACL_LOG_CNTR_DATA_CNTR_VAL_OFFSET                                                           (0)
  #define RTL8373_ACL_LOG_CNTR_DATA_CNTR_VAL_MASK                                                             (0xFFFFFFFF << RTL8373_ACL_LOG_CNTR_DATA_CNTR_VAL_OFFSET)

#define RTL8373_ACL_LATCH_TRIGGER_ADDR                                                                        (0x4BE0)
  #define RTL8373_ACL_LATCH_TRIGGER_CMD_OFFSET                                                                (0)
  #define RTL8373_ACL_LATCH_TRIGGER_CMD_MASK                                                                  (0x1 << RTL8373_ACL_LATCH_TRIGGER_CMD_OFFSET)

#define RTL8373_ACL_LATCH_ADDR_ADDR                                                                           (0x4BE4)
  #define RTL8373_ACL_LATCH_ADDR_ADDR_OFFSET                                                                  (0)
  #define RTL8373_ACL_LATCH_ADDR_ADDR_MASK                                                                    (0xFFFFFFFF << RTL8373_ACL_LATCH_ADDR_ADDR_OFFSET)

#define RTL8373_ACL_LATCH_VAL_L_ADDR                                                                          (0x4BE8)
  #define RTL8373_ACL_LATCH_VAL_L_VAL_L_OFFSET                                                                (0)
  #define RTL8373_ACL_LATCH_VAL_L_VAL_L_MASK                                                                  (0xFFFFFFFF << RTL8373_ACL_LATCH_VAL_L_VAL_L_OFFSET)

#define RTL8373_ACL_LATCH_VAL_H_ADDR                                                                          (0x4BEC)
  #define RTL8373_ACL_LATCH_VAL_H_VAL_H_OFFSET                                                                (0)
  #define RTL8373_ACL_LATCH_VAL_H_VAL_H_MASK                                                                  (0xFFFFFFFF << RTL8373_ACL_LATCH_VAL_H_VAL_H_OFFSET)

/*
 * Feature: PTP (Precision Time Protocol)
 */
#define RTL8373_PTP_TIME_TOD_DELAY_ADDR                                                                       (0x7C20)
  #define RTL8373_PTP_TIME_TOD_DELAY_TOD_DELAY_OFFSET                                                         (0)
  #define RTL8373_PTP_TIME_TOD_DELAY_TOD_DELAY_MASK                                                           (0xFFFF << RTL8373_PTP_TIME_TOD_DELAY_TOD_DELAY_OFFSET)

#define RTL8373_PTP_TIME_OP_DURATION_ADDR                                                                     (0x7C24)
  #define RTL8373_PTP_TIME_OP_DURATION_TIME_OP_DURATION_OFFSET                                                (0)
  #define RTL8373_PTP_TIME_OP_DURATION_TIME_OP_DURATION_MASK                                                  (0x3FF << RTL8373_PTP_TIME_OP_DURATION_TIME_OP_DURATION_OFFSET)

#define RTL8373_PTP_DUMMY_RG02_ADDR                                                                           (0x7C28)
  #define RTL8373_PTP_DUMMY_RG02_PTP_DUMMY_RG02_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG02_PTP_DUMMY_RG02_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG02_PTP_DUMMY_RG02_OFFSET)

#define RTL8373_PTP_DUMMY_RG03_ADDR                                                                           (0x7C2C)
  #define RTL8373_PTP_DUMMY_RG03_PTP_DUMMY_RG03_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG03_PTP_DUMMY_RG03_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG03_PTP_DUMMY_RG03_OFFSET)

#define RTL8373_PTP_OTAG_CONFIG0_ADDR                                                                         (0x7C30)
  #define RTL8373_PTP_OTAG_CONFIG0_OTAG_TPID_0_OFFSET                                                         (0)
  #define RTL8373_PTP_OTAG_CONFIG0_OTAG_TPID_0_MASK                                                           (0xFFFF << RTL8373_PTP_OTAG_CONFIG0_OTAG_TPID_0_OFFSET)

#define RTL8373_PTP_OTAG_CONFIG1_ADDR                                                                         (0x7C34)
  #define RTL8373_PTP_OTAG_CONFIG1_OTAG_TPID_1_OFFSET                                                         (0)
  #define RTL8373_PTP_OTAG_CONFIG1_OTAG_TPID_1_MASK                                                           (0xFFFF << RTL8373_PTP_OTAG_CONFIG1_OTAG_TPID_1_OFFSET)

#define RTL8373_PTP_OTAG_CONFIG2_ADDR                                                                         (0x7C38)
  #define RTL8373_PTP_OTAG_CONFIG2_OTAG_TPID_2_OFFSET                                                         (0)
  #define RTL8373_PTP_OTAG_CONFIG2_OTAG_TPID_2_MASK                                                           (0xFFFF << RTL8373_PTP_OTAG_CONFIG2_OTAG_TPID_2_OFFSET)

#define RTL8373_PTP_OTAG_CONFIG3_ADDR                                                                         (0x7C3C)
  #define RTL8373_PTP_OTAG_CONFIG3_OTAG_TPID_3_OFFSET                                                         (0)
  #define RTL8373_PTP_OTAG_CONFIG3_OTAG_TPID_3_MASK                                                           (0xFFFF << RTL8373_PTP_OTAG_CONFIG3_OTAG_TPID_3_OFFSET)

#define RTL8373_PTP_ITAG_CONFIG0_ADDR                                                                         (0x7C40)
  #define RTL8373_PTP_ITAG_CONFIG0_ITAG_TPID_0_OFFSET                                                         (0)
  #define RTL8373_PTP_ITAG_CONFIG0_ITAG_TPID_0_MASK                                                           (0xFFFF << RTL8373_PTP_ITAG_CONFIG0_ITAG_TPID_0_OFFSET)

#define RTL8373_PTP_DUMMY_RG09_ADDR                                                                           (0x7C44)
  #define RTL8373_PTP_DUMMY_RG09_PTP_TIMER_RESERVE_RG09_OFFSET                                                (0)
  #define RTL8373_PTP_DUMMY_RG09_PTP_TIMER_RESERVE_RG09_MASK                                                  (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG09_PTP_TIMER_RESERVE_RG09_OFFSET)

#define RTL8373_PTP_DUMMY_RG10_ADDR                                                                           (0x7C48)
  #define RTL8373_PTP_DUMMY_RG10_PTP_TIMER_RESERVE_RG10_OFFSET                                                (0)
  #define RTL8373_PTP_DUMMY_RG10_PTP_TIMER_RESERVE_RG10_MASK                                                  (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG10_PTP_TIMER_RESERVE_RG10_OFFSET)

#define RTL8373_PTP_APPLY_FREQ_ADDR                                                                           (0x7C4C)
  #define RTL8373_PTP_APPLY_FREQ_APPLY_FREQ_OFFSET                                                            (0)
  #define RTL8373_PTP_APPLY_FREQ_APPLY_FREQ_MASK                                                              (0x1 << RTL8373_PTP_APPLY_FREQ_APPLY_FREQ_OFFSET)

#define RTL8373_PTP_TIME_FREQ0_ADDR                                                                           (0x7C50)
  #define RTL8373_PTP_TIME_FREQ0_CFG_PTP_TIME_FREQ0_OFFSET                                                    (0)
  #define RTL8373_PTP_TIME_FREQ0_CFG_PTP_TIME_FREQ0_MASK                                                      (0xFFFF << RTL8373_PTP_TIME_FREQ0_CFG_PTP_TIME_FREQ0_OFFSET)

#define RTL8373_PTP_TIME_FREQ1_ADDR                                                                           (0x7C54)
  #define RTL8373_PTP_TIME_FREQ1_CFG_PTP_TIME_FREQ1_OFFSET                                                    (0)
  #define RTL8373_PTP_TIME_FREQ1_CFG_PTP_TIME_FREQ1_MASK                                                      (0xFFFF << RTL8373_PTP_TIME_FREQ1_CFG_PTP_TIME_FREQ1_OFFSET)

#define RTL8373_PTP_CUR_TIME_FREQ0_ADDR                                                                       (0x7C58)
  #define RTL8373_PTP_CUR_TIME_FREQ0_CUR_PTP_TIME_FREQ0_OFFSET                                                (0)
  #define RTL8373_PTP_CUR_TIME_FREQ0_CUR_PTP_TIME_FREQ0_MASK                                                  (0xFFFF << RTL8373_PTP_CUR_TIME_FREQ0_CUR_PTP_TIME_FREQ0_OFFSET)

#define RTL8373_PTP_CUR_TIME_FREQ1_ADDR                                                                       (0x7C5C)
  #define RTL8373_PTP_CUR_TIME_FREQ1_CUR_PTP_TIME_FREQ1_OFFSET                                                (0)
  #define RTL8373_PTP_CUR_TIME_FREQ1_CUR_PTP_TIME_FREQ1_MASK                                                  (0xFFFF << RTL8373_PTP_CUR_TIME_FREQ1_CUR_PTP_TIME_FREQ1_OFFSET)

#define RTL8373_PTP_TIME_NSEC0_ADDR                                                                           (0x7C60)
  #define RTL8373_PTP_TIME_NSEC0_CFG_PTP_TIME_NSEC_L_OFFSET                                                   (0)
  #define RTL8373_PTP_TIME_NSEC0_CFG_PTP_TIME_NSEC_L_MASK                                                     (0xFFFF << RTL8373_PTP_TIME_NSEC0_CFG_PTP_TIME_NSEC_L_OFFSET)

#define RTL8373_PTP_TIME_NSEC1_ADDR                                                                           (0x7C64)
  #define RTL8373_PTP_TIME_NSEC1_CFG_TOD_VALID_OFFSET                                                         (15)
  #define RTL8373_PTP_TIME_NSEC1_CFG_TOD_VALID_MASK                                                           (0x1 << RTL8373_PTP_TIME_NSEC1_CFG_TOD_VALID_OFFSET)
  #define RTL8373_PTP_TIME_NSEC1_CFG_PTP_TIME_NSEC_H_OFFSET                                                   (0)
  #define RTL8373_PTP_TIME_NSEC1_CFG_PTP_TIME_NSEC_H_MASK                                                     (0x3FFF << RTL8373_PTP_TIME_NSEC1_CFG_PTP_TIME_NSEC_H_OFFSET)

#define RTL8373_PTP_TIME_SEC0_ADDR                                                                            (0x7C68)
  #define RTL8373_PTP_TIME_SEC0_CFG_PTP_TIME_SEC_L_OFFSET                                                     (0)
  #define RTL8373_PTP_TIME_SEC0_CFG_PTP_TIME_SEC_L_MASK                                                       (0xFFFF << RTL8373_PTP_TIME_SEC0_CFG_PTP_TIME_SEC_L_OFFSET)

#define RTL8373_PTP_TIME_SEC1_ADDR                                                                            (0x7C6C)
  #define RTL8373_PTP_TIME_SEC1_CFG_PTP_TIME_SEC_M_OFFSET                                                     (0)
  #define RTL8373_PTP_TIME_SEC1_CFG_PTP_TIME_SEC_M_MASK                                                       (0xFFFF << RTL8373_PTP_TIME_SEC1_CFG_PTP_TIME_SEC_M_OFFSET)

#define RTL8373_PTP_TIME_SEC2_ADDR                                                                            (0x7C70)
  #define RTL8373_PTP_TIME_SEC2_CFG_PTP_TIME_SEC_H_OFFSET                                                     (0)
  #define RTL8373_PTP_TIME_SEC2_CFG_PTP_TIME_SEC_H_MASK                                                       (0xFFFF << RTL8373_PTP_TIME_SEC2_CFG_PTP_TIME_SEC_H_OFFSET)

#define RTL8373_PTP_TIME_CRTL_ADDR                                                                            (0x7C74)
  #define RTL8373_PTP_TIME_CRTL_PTP_TIME_EXEC_OFFSET                                                          (2)
  #define RTL8373_PTP_TIME_CRTL_PTP_TIME_EXEC_MASK                                                            (0x1 << RTL8373_PTP_TIME_CRTL_PTP_TIME_EXEC_OFFSET)
  #define RTL8373_PTP_TIME_CRTL_PTP_TIME_CMD_OFFSET                                                           (0)
  #define RTL8373_PTP_TIME_CRTL_PTP_TIME_CMD_MASK                                                             (0x3 << RTL8373_PTP_TIME_CRTL_PTP_TIME_CMD_OFFSET)

#define RTL8373_PTP_TIME_NSEC_RD0_ADDR                                                                        (0x7C78)
  #define RTL8373_PTP_TIME_NSEC_RD0_RD_PTP_TIME_NSEC_L_OFFSET                                                 (0)
  #define RTL8373_PTP_TIME_NSEC_RD0_RD_PTP_TIME_NSEC_L_MASK                                                   (0xFFFF << RTL8373_PTP_TIME_NSEC_RD0_RD_PTP_TIME_NSEC_L_OFFSET)

#define RTL8373_PTP_TIME_NSEC_RD1_ADDR                                                                        (0x7C7C)
  #define RTL8373_PTP_TIME_NSEC_RD1_RD_PTP_TIME_NSEC_H_OFFSET                                                 (0)
  #define RTL8373_PTP_TIME_NSEC_RD1_RD_PTP_TIME_NSEC_H_MASK                                                   (0x3FFF << RTL8373_PTP_TIME_NSEC_RD1_RD_PTP_TIME_NSEC_H_OFFSET)

#define RTL8373_PTP_TIME_SEC_RD0_ADDR                                                                         (0x7C80)
  #define RTL8373_PTP_TIME_SEC_RD0_RD_PTP_TIME_SEC_L_OFFSET                                                   (0)
  #define RTL8373_PTP_TIME_SEC_RD0_RD_PTP_TIME_SEC_L_MASK                                                     (0xFFFF << RTL8373_PTP_TIME_SEC_RD0_RD_PTP_TIME_SEC_L_OFFSET)

#define RTL8373_PTP_TIME_SEC_RD1_ADDR                                                                         (0x7C84)
  #define RTL8373_PTP_TIME_SEC_RD1_RD_PTP_TIME_SEC_M_OFFSET                                                   (0)
  #define RTL8373_PTP_TIME_SEC_RD1_RD_PTP_TIME_SEC_M_MASK                                                     (0xFFFF << RTL8373_PTP_TIME_SEC_RD1_RD_PTP_TIME_SEC_M_OFFSET)

#define RTL8373_PTP_TIME_SEC_RD2_ADDR                                                                         (0x7C88)
  #define RTL8373_PTP_TIME_SEC_RD2_RD_PTP_TIME_SEC_H_OFFSET                                                   (0)
  #define RTL8373_PTP_TIME_SEC_RD2_RD_PTP_TIME_SEC_H_MASK                                                     (0xFFFF << RTL8373_PTP_TIME_SEC_RD2_RD_PTP_TIME_SEC_H_OFFSET)

#define RTL8373_PTP_CLKOUT_NSEC0_ADDR                                                                         (0x7C8C)
  #define RTL8373_PTP_CLKOUT_NSEC0_CLKOUT_PTP_TIME_NSEC_L_OFFSET                                              (0)
  #define RTL8373_PTP_CLKOUT_NSEC0_CLKOUT_PTP_TIME_NSEC_L_MASK                                                (0xFFFF << RTL8373_PTP_CLKOUT_NSEC0_CLKOUT_PTP_TIME_NSEC_L_OFFSET)

#define RTL8373_PTP_CLKOUT_NSEC1_ADDR                                                                         (0x7C90)
  #define RTL8373_PTP_CLKOUT_NSEC1_CLKOUT_PTP_RSV_OFFSET                                                      (14)
  #define RTL8373_PTP_CLKOUT_NSEC1_CLKOUT_PTP_RSV_MASK                                                        (0x3 << RTL8373_PTP_CLKOUT_NSEC1_CLKOUT_PTP_RSV_OFFSET)
  #define RTL8373_PTP_CLKOUT_NSEC1_CLKOUT_PTP_TIME_NSEC_H_OFFSET                                              (0)
  #define RTL8373_PTP_CLKOUT_NSEC1_CLKOUT_PTP_TIME_NSEC_H_MASK                                                (0x3FFF << RTL8373_PTP_CLKOUT_NSEC1_CLKOUT_PTP_TIME_NSEC_H_OFFSET)

#define RTL8373_PTP_CLKOUT_SEC0_ADDR                                                                          (0x7C94)
  #define RTL8373_PTP_CLKOUT_SEC0_CLKOUT_PTP_TIME_SEC_L_OFFSET                                                (0)
  #define RTL8373_PTP_CLKOUT_SEC0_CLKOUT_PTP_TIME_SEC_L_MASK                                                  (0xFFFF << RTL8373_PTP_CLKOUT_SEC0_CLKOUT_PTP_TIME_SEC_L_OFFSET)

#define RTL8373_PTP_CLKOUT_SEC1_ADDR                                                                          (0x7C98)
  #define RTL8373_PTP_CLKOUT_SEC1_CLKOUT_PTP_TIME_SEC_M_OFFSET                                                (0)
  #define RTL8373_PTP_CLKOUT_SEC1_CLKOUT_PTP_TIME_SEC_M_MASK                                                  (0xFFFF << RTL8373_PTP_CLKOUT_SEC1_CLKOUT_PTP_TIME_SEC_M_OFFSET)

#define RTL8373_PTP_CLKOUT_SEC2_ADDR                                                                          (0x7C9C)
  #define RTL8373_PTP_CLKOUT_SEC2_CLKOUT_PTP_TIME_SEC_H_OFFSET                                                (0)
  #define RTL8373_PTP_CLKOUT_SEC2_CLKOUT_PTP_TIME_SEC_H_MASK                                                  (0xFFFF << RTL8373_PTP_CLKOUT_SEC2_CLKOUT_PTP_TIME_SEC_H_OFFSET)

#define RTL8373_PTP_CLKOUT_CTRL_ADDR                                                                          (0x7CA0)
  #define RTL8373_PTP_CLKOUT_CTRL_CFG_PULSE_RSV_OFFSET                                                        (3)
  #define RTL8373_PTP_CLKOUT_CTRL_CFG_PULSE_RSV_MASK                                                          (0x1FFF << RTL8373_PTP_CLKOUT_CTRL_CFG_PULSE_RSV_OFFSET)
  #define RTL8373_PTP_CLKOUT_CTRL_CFG_PULSE_MODE_OFFSET                                                       (2)
  #define RTL8373_PTP_CLKOUT_CTRL_CFG_PULSE_MODE_MASK                                                         (0x1 << RTL8373_PTP_CLKOUT_CTRL_CFG_PULSE_MODE_OFFSET)
  #define RTL8373_PTP_CLKOUT_CTRL_CFG_CLKOUT_EN_OFFSET                                                        (1)
  #define RTL8373_PTP_CLKOUT_CTRL_CFG_CLKOUT_EN_MASK                                                          (0x1 << RTL8373_PTP_CLKOUT_CTRL_CFG_CLKOUT_EN_OFFSET)
  #define RTL8373_PTP_CLKOUT_CTRL_RD_CLKOUT_RUN_OFFSET                                                        (0)
  #define RTL8373_PTP_CLKOUT_CTRL_RD_CLKOUT_RUN_MASK                                                          (0x1 << RTL8373_PTP_CLKOUT_CTRL_RD_CLKOUT_RUN_OFFSET)

#define RTL8373_PTP_CLKOUT_HALF_PERD_NS_L_ADDR                                                                (0x7CA4)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_NS_L_CFG_CLKOUT_HALF_PERIOD_NS_L_OFFSET                                (0)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_NS_L_CFG_CLKOUT_HALF_PERIOD_NS_L_MASK                                  (0xFFFF << RTL8373_PTP_CLKOUT_HALF_PERD_NS_L_CFG_CLKOUT_HALF_PERIOD_NS_L_OFFSET)

#define RTL8373_PTP_CLKOUT_HALF_PERD_NS_H_ADDR                                                                (0x7CA8)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_NS_H_CFG_CLKOUT_HALF_PERIOD_RSV_OFFSET                                 (14)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_NS_H_CFG_CLKOUT_HALF_PERIOD_RSV_MASK                                   (0x3 << RTL8373_PTP_CLKOUT_HALF_PERD_NS_H_CFG_CLKOUT_HALF_PERIOD_RSV_OFFSET)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_NS_H_CFG_CLKOUT_HALF_PERIOD_NS_H_OFFSET                                (0)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_NS_H_CFG_CLKOUT_HALF_PERIOD_NS_H_MASK                                  (0x3FFF << RTL8373_PTP_CLKOUT_HALF_PERD_NS_H_CFG_CLKOUT_HALF_PERIOD_NS_H_OFFSET)

#define RTL8373_PTP_TIME_OP_CTRL_ADDR                                                                         (0x7CAC)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_RSV_15_7_OFFSET                                                    (7)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_RSV_15_7_MASK                                                      (0x1FF << RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_RSV_15_7_OFFSET)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_OP_OFFSET                                                          (4)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_OP_MASK                                                            (0x7 << RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_OP_OFFSET)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_RISE_TRIG_OFFSET                                                   (3)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_RISE_TRIG_MASK                                                     (0x1 << RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_RISE_TRIG_OFFSET)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_FALL_TRIG_OFFSET                                                   (2)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_FALL_TRIG_MASK                                                     (0x1 << RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_FALL_TRIG_OFFSET)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_RSV_1_0_OFFSET                                                     (0)
  #define RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_RSV_1_0_MASK                                                       (0x3 << RTL8373_PTP_TIME_OP_CTRL_CFG_GPI_RSV_1_0_OFFSET)

#define RTL8373_PTP_PPS_CTRL_ADDR                                                                             (0x7CB0)
  #define RTL8373_PTP_PPS_CTRL_CFG_PPS_RSV_OFFSET                                                             (7)
  #define RTL8373_PTP_PPS_CTRL_CFG_PPS_RSV_MASK                                                               (0x1FF << RTL8373_PTP_PPS_CTRL_CFG_PPS_RSV_OFFSET)
  #define RTL8373_PTP_PPS_CTRL_CFG_PPS_EN_OFFSET                                                              (6)
  #define RTL8373_PTP_PPS_CTRL_CFG_PPS_EN_MASK                                                                (0x1 << RTL8373_PTP_PPS_CTRL_CFG_PPS_EN_OFFSET)
  #define RTL8373_PTP_PPS_CTRL_CFG_PPS_WIDTH_OFFSET                                                           (0)
  #define RTL8373_PTP_PPS_CTRL_CFG_PPS_WIDTH_MASK                                                             (0x3F << RTL8373_PTP_PPS_CTRL_CFG_PPS_WIDTH_OFFSET)

#define RTL8373_PTP_TX_TIMESTAMP_RD0_ADDR                                                                     (0x7CB4)
  #define RTL8373_PTP_TX_TIMESTAMP_RD0_RD_TX_TIMESTAMP_VALID_OFFSET                                           (15)
  #define RTL8373_PTP_TX_TIMESTAMP_RD0_RD_TX_TIMESTAMP_VALID_MASK                                             (0x1 << RTL8373_PTP_TX_TIMESTAMP_RD0_RD_TX_TIMESTAMP_VALID_OFFSET)
  #define RTL8373_PTP_TX_TIMESTAMP_RD0_RD_PORT_ID_OFFSET                                                      (8)
  #define RTL8373_PTP_TX_TIMESTAMP_RD0_RD_PORT_ID_MASK                                                        (0x3F << RTL8373_PTP_TX_TIMESTAMP_RD0_RD_PORT_ID_OFFSET)
  #define RTL8373_PTP_TX_TIMESTAMP_RD0_RD_MSG_TYPE_OFFSET                                                     (6)
  #define RTL8373_PTP_TX_TIMESTAMP_RD0_RD_MSG_TYPE_MASK                                                       (0x3 << RTL8373_PTP_TX_TIMESTAMP_RD0_RD_MSG_TYPE_OFFSET)
  #define RTL8373_PTP_TX_TIMESTAMP_RD0_RD_SEQ_ID_H_OFFSET                                                     (0)
  #define RTL8373_PTP_TX_TIMESTAMP_RD0_RD_SEQ_ID_H_MASK                                                       (0x3F << RTL8373_PTP_TX_TIMESTAMP_RD0_RD_SEQ_ID_H_OFFSET)

#define RTL8373_PTP_TX_TIMESTAMP_RD1_ADDR                                                                     (0x7CB8)
  #define RTL8373_PTP_TX_TIMESTAMP_RD1_RD_SEQ_ID_L_OFFSET                                                     (6)
  #define RTL8373_PTP_TX_TIMESTAMP_RD1_RD_SEQ_ID_L_MASK                                                       (0x3FF << RTL8373_PTP_TX_TIMESTAMP_RD1_RD_SEQ_ID_L_OFFSET)
  #define RTL8373_PTP_TX_TIMESTAMP_RD1_RD_TX_TIMESTAMP_SEC_H_OFFSET                                           (0)
  #define RTL8373_PTP_TX_TIMESTAMP_RD1_RD_TX_TIMESTAMP_SEC_H_MASK                                             (0x3F << RTL8373_PTP_TX_TIMESTAMP_RD1_RD_TX_TIMESTAMP_SEC_H_OFFSET)

#define RTL8373_PTP_TX_TIMESTAMP_RD2_ADDR                                                                     (0x7CBC)
  #define RTL8373_PTP_TX_TIMESTAMP_RD2_RD_TX_TIMESTAMP_SEC_L_OFFSET                                           (14)
  #define RTL8373_PTP_TX_TIMESTAMP_RD2_RD_TX_TIMESTAMP_SEC_L_MASK                                             (0x3 << RTL8373_PTP_TX_TIMESTAMP_RD2_RD_TX_TIMESTAMP_SEC_L_OFFSET)
  #define RTL8373_PTP_TX_TIMESTAMP_RD2_RD_TX_TIMESTAMP_NSEC_H_OFFSET                                          (0)
  #define RTL8373_PTP_TX_TIMESTAMP_RD2_RD_TX_TIMESTAMP_NSEC_H_MASK                                            (0x3FFF << RTL8373_PTP_TX_TIMESTAMP_RD2_RD_TX_TIMESTAMP_NSEC_H_OFFSET)

#define RTL8373_PTP_TX_TIMESTAMP_RD3_ADDR                                                                     (0x7CC0)
  #define RTL8373_PTP_TX_TIMESTAMP_RD3_RD_TX_TIMESTAMP_NSEC_L_OFFSET                                          (0)
  #define RTL8373_PTP_TX_TIMESTAMP_RD3_RD_TX_TIMESTAMP_NSEC_L_MASK                                            (0xFFFF << RTL8373_PTP_TX_TIMESTAMP_RD3_RD_TX_TIMESTAMP_NSEC_L_OFFSET)

#define RTL8373_PTP_MIB_INTR_ADDR                                                                             (0x7CC4)
  #define RTL8373_PTP_MIB_INTR_CFG_MIB_EN_OFFSET                                                              (8)
  #define RTL8373_PTP_MIB_INTR_CFG_MIB_EN_MASK                                                                (0x1 << RTL8373_PTP_MIB_INTR_CFG_MIB_EN_OFFSET)
  #define RTL8373_PTP_MIB_INTR_RD_ISR_PPS_I_OFFSET                                                            (3)
  #define RTL8373_PTP_MIB_INTR_RD_ISR_PPS_I_MASK                                                              (0x1 << RTL8373_PTP_MIB_INTR_RD_ISR_PPS_I_OFFSET)
  #define RTL8373_PTP_MIB_INTR_CFG_IMR_PPS_I_OFFSET                                                           (2)
  #define RTL8373_PTP_MIB_INTR_CFG_IMR_PPS_I_MASK                                                             (0x1 << RTL8373_PTP_MIB_INTR_CFG_IMR_PPS_I_OFFSET)
  #define RTL8373_PTP_MIB_INTR_RD_ISR_PTP_OFFSET                                                              (1)
  #define RTL8373_PTP_MIB_INTR_RD_ISR_PTP_MASK                                                                (0x1 << RTL8373_PTP_MIB_INTR_RD_ISR_PTP_OFFSET)
  #define RTL8373_PTP_MIB_INTR_CFG_IMR_PTP_OFFSET                                                             (0)
  #define RTL8373_PTP_MIB_INTR_CFG_IMR_PTP_MASK                                                               (0x1 << RTL8373_PTP_MIB_INTR_CFG_IMR_PTP_OFFSET)

#define RTL8373_PTP_GLOBAL_DBG_ADDR                                                                           (0x7CC8)
  #define RTL8373_PTP_GLOBAL_DBG_CFG_DBG_SEL_MODE_OFFSET                                                      (8)
  #define RTL8373_PTP_GLOBAL_DBG_CFG_DBG_SEL_MODE_MASK                                                        (0xFF << RTL8373_PTP_GLOBAL_DBG_CFG_DBG_SEL_MODE_OFFSET)
  #define RTL8373_PTP_GLOBAL_DBG_CFG_DBG_SEL_PTP_OFFSET                                                       (4)
  #define RTL8373_PTP_GLOBAL_DBG_CFG_DBG_SEL_PTP_MASK                                                         (0xF << RTL8373_PTP_GLOBAL_DBG_CFG_DBG_SEL_PTP_OFFSET)
  #define RTL8373_PTP_GLOBAL_DBG_CFG_DBG_SEL_INST_OFFSET                                                      (0)
  #define RTL8373_PTP_GLOBAL_DBG_CFG_DBG_SEL_INST_MASK                                                        (0xF << RTL8373_PTP_GLOBAL_DBG_CFG_DBG_SEL_INST_OFFSET)

#define RTL8373_PTP_CLK_SRC_CTRL_ADDR                                                                         (0x7CCC)
  #define RTL8373_PTP_CLK_SRC_CTRL_CFG_CLK_RSV_OFFSET                                                         (1)
  #define RTL8373_PTP_CLK_SRC_CTRL_CFG_CLK_RSV_MASK                                                           (0x7FFF << RTL8373_PTP_CLK_SRC_CTRL_CFG_CLK_RSV_OFFSET)
  #define RTL8373_PTP_CLK_SRC_CTRL_CFG_CLK_SRC_OFFSET                                                         (0)
  #define RTL8373_PTP_CLK_SRC_CTRL_CFG_CLK_SRC_MASK                                                           (0x1 << RTL8373_PTP_CLK_SRC_CTRL_CFG_CLK_SRC_OFFSET)

#define RTL8373_PTP_CLKOUT_HALF_PERD_FS_L_ADDR                                                                (0x7CD0)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_FS_L_CFG_CLKOUT_HALF_PERIOD_FS_L_OFFSET                                (0)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_FS_L_CFG_CLKOUT_HALF_PERIOD_FS_L_MASK                                  (0xFFFF << RTL8373_PTP_CLKOUT_HALF_PERD_FS_L_CFG_CLKOUT_HALF_PERIOD_FS_L_OFFSET)

#define RTL8373_PTP_CLKOUT_HALF_PERD_FS_H_ADDR                                                                (0x7CD4)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_FS_H_CFG_CLKOUT_RSV_OFFSET                                             (15)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_FS_H_CFG_CLKOUT_RSV_MASK                                               (0x1 << RTL8373_PTP_CLKOUT_HALF_PERD_FS_H_CFG_CLKOUT_RSV_OFFSET)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_FS_H_CFG_CLKOUT_HALF_PERIOD_FS_H_OFFSET                                (0)
  #define RTL8373_PTP_CLKOUT_HALF_PERD_FS_H_CFG_CLKOUT_HALF_PERIOD_FS_H_MASK                                  (0x7FFF << RTL8373_PTP_CLKOUT_HALF_PERD_FS_H_CFG_CLKOUT_HALF_PERIOD_FS_H_OFFSET)

#define RTL8373_PTP_DUMMY_RG46_ADDR                                                                           (0x7CD8)
  #define RTL8373_PTP_DUMMY_RG46_PTP_TIMER_RESERVE_RG46_OFFSET                                                (0)
  #define RTL8373_PTP_DUMMY_RG46_PTP_TIMER_RESERVE_RG46_MASK                                                  (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG46_PTP_TIMER_RESERVE_RG46_OFFSET)

#define RTL8373_PTP_DUMMY_RG47_ADDR                                                                           (0x7CDC)
  #define RTL8373_PTP_DUMMY_RG47_PTP_TIMER_RESERVE_RG47_OFFSET                                                (0)
  #define RTL8373_PTP_DUMMY_RG47_PTP_TIMER_RESERVE_RG47_MASK                                                  (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG47_PTP_TIMER_RESERVE_RG47_OFFSET)

#define RTL8373_PPS_IN_LATCH_TIME_NSEC_L_ADDR                                                                 (0x7CE0)
  #define RTL8373_PPS_IN_LATCH_TIME_NSEC_L_PPS_LATCH_PTP_TIME_NSEC_L_OFFSET                                   (0)
  #define RTL8373_PPS_IN_LATCH_TIME_NSEC_L_PPS_LATCH_PTP_TIME_NSEC_L_MASK                                     (0xFFFF << RTL8373_PPS_IN_LATCH_TIME_NSEC_L_PPS_LATCH_PTP_TIME_NSEC_L_OFFSET)

#define RTL8373_PPS_IN_LATCH_TIME_NSEC_H_ADDR                                                                 (0x7CE4)
  #define RTL8373_PPS_IN_LATCH_TIME_NSEC_H_PPS_LATCH_PTP_TIME_NSEC_H_OFFSET                                   (0)
  #define RTL8373_PPS_IN_LATCH_TIME_NSEC_H_PPS_LATCH_PTP_TIME_NSEC_H_MASK                                     (0x3FFF << RTL8373_PPS_IN_LATCH_TIME_NSEC_H_PPS_LATCH_PTP_TIME_NSEC_H_OFFSET)

#define RTL8373_PPS_IN_LATCH_TIME_SEC_L_ADDR                                                                  (0x7CE8)
  #define RTL8373_PPS_IN_LATCH_TIME_SEC_L_PPS_LATCH_PTP_TIME_SEC_L_OFFSET                                     (0)
  #define RTL8373_PPS_IN_LATCH_TIME_SEC_L_PPS_LATCH_PTP_TIME_SEC_L_MASK                                       (0xFFFF << RTL8373_PPS_IN_LATCH_TIME_SEC_L_PPS_LATCH_PTP_TIME_SEC_L_OFFSET)

#define RTL8373_PPS_IN_LATCH_TIME_SEC_M_ADDR                                                                  (0x7CEC)
  #define RTL8373_PPS_IN_LATCH_TIME_SEC_M_PPS_LATCH_PTP_TIME_SEC_M_OFFSET                                     (0)
  #define RTL8373_PPS_IN_LATCH_TIME_SEC_M_PPS_LATCH_PTP_TIME_SEC_M_MASK                                       (0xFFFF << RTL8373_PPS_IN_LATCH_TIME_SEC_M_PPS_LATCH_PTP_TIME_SEC_M_OFFSET)

#define RTL8373_PPS_IN_LATCH_TIME_SEC_H_ADDR                                                                  (0x7CF0)
  #define RTL8373_PPS_IN_LATCH_TIME_SEC_H_PPS_LATCH_PTP_TIME_SEC_H_OFFSET                                     (0)
  #define RTL8373_PPS_IN_LATCH_TIME_SEC_H_PPS_LATCH_PTP_TIME_SEC_H_MASK                                       (0xFFFF << RTL8373_PPS_IN_LATCH_TIME_SEC_H_PPS_LATCH_PTP_TIME_SEC_H_OFFSET)

#define RTL8373_PTP_DUMMY_RG53_ADDR                                                                           (0x7CF4)
  #define RTL8373_PTP_DUMMY_RG53_PTP_DUMMY_RG53_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG53_PTP_DUMMY_RG53_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG53_PTP_DUMMY_RG53_OFFSET)

#define RTL8373_PTP_DUMMY_RG54_ADDR                                                                           (0x7CF8)
  #define RTL8373_PTP_DUMMY_RG54_PTP_DUMMY_RG54_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG54_PTP_DUMMY_RG54_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG54_PTP_DUMMY_RG54_OFFSET)

#define RTL8373_PTP_DUMMY_RG55_ADDR                                                                           (0x7CFC)
  #define RTL8373_PTP_DUMMY_RG55_PTP_DUMMY_RG55_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG55_PTP_DUMMY_RG55_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG55_PTP_DUMMY_RG55_OFFSET)

#define RTL8373_PTP_DUMMY_RG56_ADDR                                                                           (0x7D00)
  #define RTL8373_PTP_DUMMY_RG56_PTP_DUMMY_RG56_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG56_PTP_DUMMY_RG56_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG56_PTP_DUMMY_RG56_OFFSET)

#define RTL8373_PTP_DUMMY_RG57_ADDR                                                                           (0x7D04)
  #define RTL8373_PTP_DUMMY_RG57_PTP_DUMMY_RG57_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG57_PTP_DUMMY_RG57_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG57_PTP_DUMMY_RG57_OFFSET)

#define RTL8373_PTP_DUMMY_RG58_ADDR                                                                           (0x7D08)
  #define RTL8373_PTP_DUMMY_RG58_PTP_DUMMY_RG58_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG58_PTP_DUMMY_RG58_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG58_PTP_DUMMY_RG58_OFFSET)

#define RTL8373_PTP_DUMMY_RG59_ADDR                                                                           (0x7D0C)
  #define RTL8373_PTP_DUMMY_RG59_PTP_DUMMY_RG59_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG59_PTP_DUMMY_RG59_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG59_PTP_DUMMY_RG59_OFFSET)

#define RTL8373_PTP_DUMMY_RG60_ADDR                                                                           (0x7D10)
  #define RTL8373_PTP_DUMMY_RG60_PTP_DUMMY_RG60_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG60_PTP_DUMMY_RG60_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG60_PTP_DUMMY_RG60_OFFSET)

#define RTL8373_PTP_DUMMY_RG61_ADDR                                                                           (0x7D14)
  #define RTL8373_PTP_DUMMY_RG61_PTP_DUMMY_RG61_OFFSET                                                        (0)
  #define RTL8373_PTP_DUMMY_RG61_PTP_DUMMY_RG61_MASK                                                          (0xFFFFFFFF << RTL8373_PTP_DUMMY_RG61_PTP_DUMMY_RG61_OFFSET)

#define RTL8373_PTP_TIME_SPEED_UP_ADDR                                                                        (0x7D18)
  #define RTL8373_PTP_TIME_SPEED_UP_CFG_DUR_SPDUP_OFFSET                                                      (0)
  #define RTL8373_PTP_TIME_SPEED_UP_CFG_DUR_SPDUP_MASK                                                        (0x1 << RTL8373_PTP_TIME_SPEED_UP_CFG_DUR_SPDUP_OFFSET)

#define RTL8373_PTP_VERSION_ADDR                                                                              (0x7D1C)
  #define RTL8373_PTP_VERSION_PTP_VERSION_OFFSET                                                              (0)
  #define RTL8373_PTP_VERSION_PTP_VERSION_MASK                                                                (0xFFFF << RTL8373_PTP_VERSION_PTP_VERSION_OFFSET)

#define RTL8373_P0_PORT_CTRL_ADDR(port)                                                                       (0x7D20 + (((port) << 5))) /* port: 0-9 */
  #define RTL8373_P0_PORT_CTRL_P0_CFG_LINK_DELAY_L_OFFSET                                                     (6)
  #define RTL8373_P0_PORT_CTRL_P0_CFG_LINK_DELAY_L_MASK                                                       (0x3FF << RTL8373_P0_PORT_CTRL_P0_CFG_LINK_DELAY_L_OFFSET)
  #define RTL8373_P0_PORT_CTRL_P0_CFG_ALWAYS_TS_OFFSET                                                        (5)
  #define RTL8373_P0_PORT_CTRL_P0_CFG_ALWAYS_TS_MASK                                                          (0x1 << RTL8373_P0_PORT_CTRL_P0_CFG_ALWAYS_TS_OFFSET)
  #define RTL8373_P0_PORT_CTRL_P0_PTP_ROLE_OFFSET                                                             (2)
  #define RTL8373_P0_PORT_CTRL_P0_PTP_ROLE_MASK                                                               (0x3 << RTL8373_P0_PORT_CTRL_P0_PTP_ROLE_OFFSET)
  #define RTL8373_P0_PORT_CTRL_P0_CFG_UDP_EN_OFFSET                                                           (1)
  #define RTL8373_P0_PORT_CTRL_P0_CFG_UDP_EN_MASK                                                             (0x1 << RTL8373_P0_PORT_CTRL_P0_CFG_UDP_EN_OFFSET)
  #define RTL8373_P0_PORT_CTRL_P0_CFG_ETH_EN_OFFSET                                                           (0)
  #define RTL8373_P0_PORT_CTRL_P0_CFG_ETH_EN_MASK                                                             (0x1 << RTL8373_P0_PORT_CTRL_P0_CFG_ETH_EN_OFFSET)

#define RTL8373_P0_LINK_DELAY_H_ADDR(port)                                                                    (0x7D24 + (((port) << 5))) /* port: 0-9 */
  #define RTL8373_P0_LINK_DELAY_H_P0_CFG_LINK_DELAY_H_OFFSET                                                  (0)
  #define RTL8373_P0_LINK_DELAY_H_P0_CFG_LINK_DELAY_H_MASK                                                    (0xFFFF << RTL8373_P0_LINK_DELAY_H_P0_CFG_LINK_DELAY_H_OFFSET)

#define RTL8373_P0_MISC_CTRL_ADDR(port)                                                                       (0x7D28 + (((port) << 5))) /* port: 0-9 */
  #define RTL8373_P0_MISC_CTRL_P0_PTP_DUMMY_OFFSET                                                            (1)
  #define RTL8373_P0_MISC_CTRL_P0_PTP_DUMMY_MASK                                                              (0x7FFF << RTL8373_P0_MISC_CTRL_P0_PTP_DUMMY_OFFSET)
  #define RTL8373_P0_MISC_CTRL_P0_CFG_BYPASS_OFFSET                                                           (0)
  #define RTL8373_P0_MISC_CTRL_P0_CFG_BYPASS_MASK                                                             (0x1 << RTL8373_P0_MISC_CTRL_P0_CFG_BYPASS_OFFSET)

#define RTL8373_P0_TX_IMBAL_ADDR(port)                                                                        (0x7D2C + (((port) << 5))) /* port: 0-9 */
  #define RTL8373_P0_TX_IMBAL_P0_TX_IMBAL_OFFSET                                                              (0)
  #define RTL8373_P0_TX_IMBAL_P0_TX_IMBAL_MASK                                                                (0xFFF << RTL8373_P0_TX_IMBAL_P0_TX_IMBAL_OFFSET)

#define RTL8373_P0_RX_IMBAL_ADDR(port)                                                                        (0x7D30 + (((port) << 5))) /* port: 0-9 */
  #define RTL8373_P0_RX_IMBAL_P0_RX_IMBAL_OFFSET                                                              (0)
  #define RTL8373_P0_RX_IMBAL_P0_RX_IMBAL_MASK                                                                (0xFFF << RTL8373_P0_RX_IMBAL_P0_RX_IMBAL_OFFSET)

#define RTL8373_P0_PTP_PORTID_ADDR(port)                                                                      (0x7D34 + (((port) << 5))) /* port: 0-9 */
  #define RTL8373_P0_PTP_PORTID_P0_ID_OFFSET                                                                  (0)
  #define RTL8373_P0_PTP_PORTID_P0_ID_MASK                                                                    (0x3F << RTL8373_P0_PTP_PORTID_P0_ID_OFFSET)

#define RTL8373_P0_PTP_DUMMY_RG06_ADDR(port)                                                                  (0x7D38 + (((port) << 5))) /* port: 0-9 */
  #define RTL8373_P0_PTP_DUMMY_RG06_P0_PTP_DUMMY_RG06_OFFSET                                                  (0)
  #define RTL8373_P0_PTP_DUMMY_RG06_P0_PTP_DUMMY_RG06_MASK                                                    (0xFFFFFFFF << RTL8373_P0_PTP_DUMMY_RG06_P0_PTP_DUMMY_RG06_OFFSET)

#define RTL8373_P0_DBG_PTP_CTRL_ADDR(port)                                                                    (0x7D3C + (((port) << 5))) /* port: 0-9 */
  #define RTL8373_P0_DBG_PTP_CTRL_P0_DBG_PTP_OFFSET                                                           (0)
  #define RTL8373_P0_DBG_PTP_CTRL_P0_DBG_PTP_MASK                                                             (0xFFFF << RTL8373_P0_DBG_PTP_CTRL_P0_DBG_PTP_OFFSET)

#define RTL8373_TOD_OUT_DATA_CTRL_ADDR(index)                                                                 (0x7E60 + (((index) << 2))) /* index: 0-15 */
  #define RTL8373_TOD_OUT_DATA_CTRL_TOD_DATA_OFFSET                                                           (0)
  #define RTL8373_TOD_OUT_DATA_CTRL_TOD_DATA_MASK                                                             (0xFFFF << RTL8373_TOD_OUT_DATA_CTRL_TOD_DATA_OFFSET)

#define RTL8373_TOD_OUT_CTRL0_ADDR                                                                            (0x7EA0)
  #define RTL8373_TOD_OUT_CTRL0_TOD_DATA_LEN_OFFSET                                                           (8)
  #define RTL8373_TOD_OUT_CTRL0_TOD_DATA_LEN_MASK                                                             (0xFF << RTL8373_TOD_OUT_CTRL0_TOD_DATA_LEN_OFFSET)
  #define RTL8373_TOD_OUT_CTRL0_DIVISOR_LATCH_VAL_BIT16_OFFSET                                                (7)
  #define RTL8373_TOD_OUT_CTRL0_DIVISOR_LATCH_VAL_BIT16_MASK                                                  (0x1 << RTL8373_TOD_OUT_CTRL0_DIVISOR_LATCH_VAL_BIT16_OFFSET)
  #define RTL8373_TOD_OUT_CTRL0_MANUAL_OFFSET                                                                 (6)
  #define RTL8373_TOD_OUT_CTRL0_MANUAL_MASK                                                                   (0x1 << RTL8373_TOD_OUT_CTRL0_MANUAL_OFFSET)
  #define RTL8373_TOD_OUT_CTRL0_TOD_DELAY_OFFSET                                                              (0)
  #define RTL8373_TOD_OUT_CTRL0_TOD_DELAY_MASK                                                                (0x3F << RTL8373_TOD_OUT_CTRL0_TOD_DELAY_OFFSET)

#define RTL8373_TOD_OUT_CTRL1_ADDR                                                                            (0x7EA4)
  #define RTL8373_TOD_OUT_CTRL1_DIVISOR_LATCH_VAL_BIT15_0_OFFSET                                              (0)
  #define RTL8373_TOD_OUT_CTRL1_DIVISOR_LATCH_VAL_BIT15_0_MASK                                                (0xFFFF << RTL8373_TOD_OUT_CTRL1_DIVISOR_LATCH_VAL_BIT15_0_OFFSET)

#define RTL8373_TOD_SARP_GPS_WEEK_ADDR                                                                        (0x7EA8)
  #define RTL8373_TOD_SARP_GPS_WEEK_TOD_SARP_GPS_WEEK_OFFSET                                                  (0)
  #define RTL8373_TOD_SARP_GPS_WEEK_TOD_SARP_GPS_WEEK_MASK                                                    (0xFFFF << RTL8373_TOD_SARP_GPS_WEEK_TOD_SARP_GPS_WEEK_OFFSET)

#define RTL8373_TOD_SARP_GPS_SEC_L_ADDR                                                                       (0x7EAC)
  #define RTL8373_TOD_SARP_GPS_SEC_L_TOD_SARP_GPS_SEC_L_OFFSET                                                (0)
  #define RTL8373_TOD_SARP_GPS_SEC_L_TOD_SARP_GPS_SEC_L_MASK                                                  (0xFFFF << RTL8373_TOD_SARP_GPS_SEC_L_TOD_SARP_GPS_SEC_L_OFFSET)

#define RTL8373_TOD_SARP_GPS_SEC_H_ADDR                                                                       (0x7EB0)
  #define RTL8373_TOD_SARP_GPS_SEC_H_TOD_SARP_GPS_SEC_H_OFFSET                                                (0)
  #define RTL8373_TOD_SARP_GPS_SEC_H_TOD_SARP_GPS_SEC_H_MASK                                                  (0xFFFF << RTL8373_TOD_SARP_GPS_SEC_H_TOD_SARP_GPS_SEC_H_OFFSET)

#define RTL8373_TOD_UART_SETTING_ADDR                                                                         (0x7EB4)
  #define RTL8373_TOD_UART_SETTING_DBG_SEL_OFFSET                                                             (11)
  #define RTL8373_TOD_UART_SETTING_DBG_SEL_MASK                                                               (0xF << RTL8373_TOD_UART_SETTING_DBG_SEL_OFFSET)
  #define RTL8373_TOD_UART_SETTING_TIMER_GPIO_OE_OFFSET                                                       (10)
  #define RTL8373_TOD_UART_SETTING_TIMER_GPIO_OE_MASK                                                         (0x1 << RTL8373_TOD_UART_SETTING_TIMER_GPIO_OE_OFFSET)
  #define RTL8373_TOD_UART_SETTING_SELF_GPI_OFFSET                                                            (9)
  #define RTL8373_TOD_UART_SETTING_SELF_GPI_MASK                                                              (0x1 << RTL8373_TOD_UART_SETTING_SELF_GPI_OFFSET)
  #define RTL8373_TOD_UART_SETTING_TIMER_GPO_OFFSET                                                           (8)
  #define RTL8373_TOD_UART_SETTING_TIMER_GPO_MASK                                                             (0x1 << RTL8373_TOD_UART_SETTING_TIMER_GPO_OFFSET)
  #define RTL8373_TOD_UART_SETTING_DBG_EN_OFFSET                                                              (7)
  #define RTL8373_TOD_UART_SETTING_DBG_EN_MASK                                                                (0x1 << RTL8373_TOD_UART_SETTING_DBG_EN_OFFSET)
  #define RTL8373_TOD_UART_SETTING_PARITY_OFFSET                                                              (5)
  #define RTL8373_TOD_UART_SETTING_PARITY_MASK                                                                (0x3 << RTL8373_TOD_UART_SETTING_PARITY_OFFSET)
  #define RTL8373_TOD_UART_SETTING_STOP_BIT_OFFSET                                                            (2)
  #define RTL8373_TOD_UART_SETTING_STOP_BIT_MASK                                                              (0x7 << RTL8373_TOD_UART_SETTING_STOP_BIT_OFFSET)
  #define RTL8373_TOD_UART_SETTING_DATA_BIT_OFFSET                                                            (0)
  #define RTL8373_TOD_UART_SETTING_DATA_BIT_MASK                                                              (0x3 << RTL8373_TOD_UART_SETTING_DATA_BIT_OFFSET)

#define RTL8373_TOD_INTR_ADDR                                                                                 (0x7EB8)
  #define RTL8373_TOD_INTR_TOD_DUMMY_OFFSET                                                                   (2)
  #define RTL8373_TOD_INTR_TOD_DUMMY_MASK                                                                     (0x3FFF << RTL8373_TOD_INTR_TOD_DUMMY_OFFSET)
  #define RTL8373_TOD_INTR_ISR_TOD_OFFSET                                                                     (1)
  #define RTL8373_TOD_INTR_ISR_TOD_MASK                                                                       (0x1 << RTL8373_TOD_INTR_ISR_TOD_OFFSET)
  #define RTL8373_TOD_INTR_IMR_TOD_OFFSET                                                                     (0)
  #define RTL8373_TOD_INTR_IMR_TOD_MASK                                                                       (0x1 << RTL8373_TOD_INTR_IMR_TOD_OFFSET)

/*
 * Feature: Storm Control (B/M/UM/DLF)
 */
#define RTL8373_RX_STORM_BCAST_CTRL_ADDR(port)                                                                (0x54E4 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_RX_STORM_BCAST_CTRL_RX_STROM_BCAST_EN_OFFSET(port)                                          (port % 0xA)
  #define RTL8373_RX_STORM_BCAST_CTRL_RX_STROM_BCAST_EN_MASK(port)                                            (0x1 << RTL8373_RX_STORM_BCAST_CTRL_RX_STROM_BCAST_EN_OFFSET(port))

#define RTL8373_RX_STORM_MCAST_CTRL_ADDR(port)                                                                (0x54E8 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_RX_STORM_MCAST_CTRL_RX_STROM_MCAST_EN_OFFSET(port)                                          (port % 0xA)
  #define RTL8373_RX_STORM_MCAST_CTRL_RX_STROM_MCAST_EN_MASK(port)                                            (0x1 << RTL8373_RX_STORM_MCAST_CTRL_RX_STROM_MCAST_EN_OFFSET(port))

#define RTL8373_RX_STORM_UNUCAST_CTRL_ADDR(port)                                                              (0x54EC + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_RX_STORM_UNUCAST_CTRL_RX_STROM_UNUCAST_EN_OFFSET(port)                                      (port % 0xA)
  #define RTL8373_RX_STORM_UNUCAST_CTRL_RX_STROM_UNUCAST_EN_MASK(port)                                        (0x1 << RTL8373_RX_STORM_UNUCAST_CTRL_RX_STROM_UNUCAST_EN_OFFSET(port))

#define RTL8373_RX_STORM_UNMCAST_CTRL_ADDR(port)                                                              (0x54F0 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_RX_STORM_UNMCAST_CTRL_RX_STROM_UNMCAST_EN_OFFSET(port)                                      (port % 0xA)
  #define RTL8373_RX_STORM_UNMCAST_CTRL_RX_STROM_UNMCAST_EN_MASK(port)                                        (0x1 << RTL8373_RX_STORM_UNMCAST_CTRL_RX_STROM_UNMCAST_EN_OFFSET(port))

#define RTL8373_RX_STORM_BCAST_METER_ADDR(port)                                                               (0x54F4 + (((port / 5) << 2))) /* port: 0-9 */
  #define RTL8373_RX_STORM_BCAST_METER_RX_STROM_BCAST_MIDX_OFFSET(port)                                       ((port % 0x5) * 6)
  #define RTL8373_RX_STORM_BCAST_METER_RX_STROM_BCAST_MIDX_MASK(port)                                         (0x3F << RTL8373_RX_STORM_BCAST_METER_RX_STROM_BCAST_MIDX_OFFSET(port))

#define RTL8373_RX_STORM_MCAST_METER_ADDR(port)                                                               (0x54FC + (((port / 5) << 2))) /* port: 0-9 */
  #define RTL8373_RX_STORM_MCAST_METER_RX_STROM_MCAST_MIDX_OFFSET(port)                                       ((port % 0x5) * 6)
  #define RTL8373_RX_STORM_MCAST_METER_RX_STROM_MCAST_MIDX_MASK(port)                                         (0x3F << RTL8373_RX_STORM_MCAST_METER_RX_STROM_MCAST_MIDX_OFFSET(port))

#define RTL8373_RX_STORM_UNUCAST_METER_ADDR(port)                                                             (0x5504 + (((port / 5) << 2))) /* port: 0-9 */
  #define RTL8373_RX_STORM_UNUCAST_METER_RX_STROM_UNUCAST_MIDX_OFFSET(port)                                   ((port % 0x5) * 6)
  #define RTL8373_RX_STORM_UNUCAST_METER_RX_STROM_UNUCAST_MIDX_MASK(port)                                     (0x3F << RTL8373_RX_STORM_UNUCAST_METER_RX_STROM_UNUCAST_MIDX_OFFSET(port))

#define RTL8373_RX_STORM_UNMCAST_METER_ADDR(port)                                                             (0x550C + (((port / 5) << 2))) /* port: 0-9 */
  #define RTL8373_RX_STORM_UNMCAST_METER_RX_STROM_UNMCAST_MIDX_OFFSET(port)                                   ((port % 0x5) * 6)
  #define RTL8373_RX_STORM_UNMCAST_METER_RX_STROM_UNMCAST_MIDX_MASK(port)                                     (0x3F << RTL8373_RX_STORM_UNMCAST_METER_RX_STROM_UNMCAST_MIDX_OFFSET(port))

#define RTL8373_CFG_STORM_EXT_ADDR                                                                            (0x5514)
  #define RTL8373_CFG_STORM_EXT_STORM_EXT_EN_PORTMASK_OFFSET                                                  (4)
  #define RTL8373_CFG_STORM_EXT_STORM_EXT_EN_PORTMASK_MASK                                                    (0x3FF << RTL8373_CFG_STORM_EXT_STORM_EXT_EN_PORTMASK_OFFSET)
  #define RTL8373_CFG_STORM_EXT_STORM_UNKNOWN_MCAST_EXT_EN_OFFSET                                             (3)
  #define RTL8373_CFG_STORM_EXT_STORM_UNKNOWN_MCAST_EXT_EN_MASK                                               (0x1 << RTL8373_CFG_STORM_EXT_STORM_UNKNOWN_MCAST_EXT_EN_OFFSET)
  #define RTL8373_CFG_STORM_EXT_STORM_UNKNOWN_UCAST_EXT_EN_OFFSET                                             (2)
  #define RTL8373_CFG_STORM_EXT_STORM_UNKNOWN_UCAST_EXT_EN_MASK                                               (0x1 << RTL8373_CFG_STORM_EXT_STORM_UNKNOWN_UCAST_EXT_EN_OFFSET)
  #define RTL8373_CFG_STORM_EXT_STORM_MCAST_EXT_EN_OFFSET                                                     (1)
  #define RTL8373_CFG_STORM_EXT_STORM_MCAST_EXT_EN_MASK                                                       (0x1 << RTL8373_CFG_STORM_EXT_STORM_MCAST_EXT_EN_OFFSET)
  #define RTL8373_CFG_STORM_EXT_STORM_BCAST_EXT_EN_OFFSET                                                     (0)
  #define RTL8373_CFG_STORM_EXT_STORM_BCAST_EXT_EN_MASK                                                       (0x1 << RTL8373_CFG_STORM_EXT_STORM_BCAST_EXT_EN_OFFSET)

#define RTL8373_STORM_EXT_MTRIDX_CFG_ADDR                                                                     (0x5518)
  #define RTL8373_STORM_EXT_MTRIDX_CFG_STORM_UNKNOWN_MCAST_EXT_METERID_OFFSET                                 (24)
  #define RTL8373_STORM_EXT_MTRIDX_CFG_STORM_UNKNOWN_MCAST_EXT_METERID_MASK                                   (0x3F << RTL8373_STORM_EXT_MTRIDX_CFG_STORM_UNKNOWN_MCAST_EXT_METERID_OFFSET)
  #define RTL8373_STORM_EXT_MTRIDX_CFG_STORM_UNKNOWN_UCAST_EXT_METERID_OFFSET                                 (16)
  #define RTL8373_STORM_EXT_MTRIDX_CFG_STORM_UNKNOWN_UCAST_EXT_METERID_MASK                                   (0x3F << RTL8373_STORM_EXT_MTRIDX_CFG_STORM_UNKNOWN_UCAST_EXT_METERID_OFFSET)
  #define RTL8373_STORM_EXT_MTRIDX_CFG_STORM_MCAST_EXT_METERID_OFFSET                                         (8)
  #define RTL8373_STORM_EXT_MTRIDX_CFG_STORM_MCAST_EXT_METERID_MASK                                           (0x3F << RTL8373_STORM_EXT_MTRIDX_CFG_STORM_MCAST_EXT_METERID_OFFSET)
  #define RTL8373_STORM_EXT_MTRIDX_CFG_STORM_BCAST_EXT_METERID_OFFSET                                         (0)
  #define RTL8373_STORM_EXT_MTRIDX_CFG_STORM_BCAST_EXT_METERID_MASK                                           (0x3F << RTL8373_STORM_EXT_MTRIDX_CFG_STORM_BCAST_EXT_METERID_OFFSET)

/*
 * Feature: IngressBW
 */
#define RTL8373_IGBW_CTRL_ADDR                                                                                (0x4C10)
  #define RTL8373_IGBW_CTRL_INC_BYPASS_PKT_OFFSET                                                             (8)
  #define RTL8373_IGBW_CTRL_INC_BYPASS_PKT_MASK                                                               (0x1 << RTL8373_IGBW_CTRL_INC_BYPASS_PKT_OFFSET)
  #define RTL8373_IGBW_CTRL_INC_IFG_OFFSET                                                                    (7)
  #define RTL8373_IGBW_CTRL_INC_IFG_MASK                                                                      (0x1 << RTL8373_IGBW_CTRL_INC_IFG_OFFSET)
  #define RTL8373_IGBW_CTRL_ADMIT_DHCP_OFFSET                                                                 (5)
  #define RTL8373_IGBW_CTRL_ADMIT_DHCP_MASK                                                                   (0x1 << RTL8373_IGBW_CTRL_ADMIT_DHCP_OFFSET)
  #define RTL8373_IGBW_CTRL_ADMIT_ARPREQ_OFFSET                                                               (4)
  #define RTL8373_IGBW_CTRL_ADMIT_ARPREQ_MASK                                                                 (0x1 << RTL8373_IGBW_CTRL_ADMIT_ARPREQ_OFFSET)
  #define RTL8373_IGBW_CTRL_ADMIT_RMA_OFFSET                                                                  (3)
  #define RTL8373_IGBW_CTRL_ADMIT_RMA_MASK                                                                    (0x1 << RTL8373_IGBW_CTRL_ADMIT_RMA_OFFSET)
  #define RTL8373_IGBW_CTRL_ADMIT_BPDU_OFFSET                                                                 (2)
  #define RTL8373_IGBW_CTRL_ADMIT_BPDU_MASK                                                                   (0x1 << RTL8373_IGBW_CTRL_ADMIT_BPDU_OFFSET)
  #define RTL8373_IGBW_CTRL_ADMIT_RTKPKT_OFFSET                                                               (1)
  #define RTL8373_IGBW_CTRL_ADMIT_RTKPKT_MASK                                                                 (0x1 << RTL8373_IGBW_CTRL_ADMIT_RTKPKT_OFFSET)
  #define RTL8373_IGBW_CTRL_ADMIT_IGMP_OFFSET                                                                 (0)
  #define RTL8373_IGBW_CTRL_ADMIT_IGMP_MASK                                                                   (0x1 << RTL8373_IGBW_CTRL_ADMIT_IGMP_OFFSET)

#define RTL8373_IGBW_LB_CTRL_ADDR                                                                             (0x4C14)
  #define RTL8373_IGBW_LB_CTRL_TICK_OFFSET                                                                    (16)
  #define RTL8373_IGBW_LB_CTRL_TICK_MASK                                                                      (0xFFFF << RTL8373_IGBW_LB_CTRL_TICK_OFFSET)
  #define RTL8373_IGBW_LB_CTRL_TKN_OFFSET                                                                     (0)
  #define RTL8373_IGBW_LB_CTRL_TKN_MASK                                                                       (0xFFFF << RTL8373_IGBW_LB_CTRL_TKN_OFFSET)

#define RTL8373_IGBW_PORT_CTRL_ADDR(port)                                                                     (0x4C18 + (((port) << 2))) /* port: 0-8 */
  #define RTL8373_IGBW_PORT_CTRL_BW_EN_OFFSET                                                                 (20)
  #define RTL8373_IGBW_PORT_CTRL_BW_EN_MASK                                                                   (0x1 << RTL8373_IGBW_PORT_CTRL_BW_EN_OFFSET)
  #define RTL8373_IGBW_PORT_CTRL_RATE_OFFSET                                                                  (0)
  #define RTL8373_IGBW_PORT_CTRL_RATE_MASK                                                                    (0xFFFFF << RTL8373_IGBW_PORT_CTRL_RATE_OFFSET)

#define RTL8373_IGBW_PORT_BURST_CTRL_ADDR(port)                                                               (0x4C3C + (((port) << 3))) /* port: 0-8 */
  #define RTL8373_IGBW_PORT_BURST_CTRL_HIGH_ON_OFFSET                                                         (0)
  #define RTL8373_IGBW_PORT_BURST_CTRL_HIGH_ON_MASK                                                           (0x7FFFFFFF << RTL8373_IGBW_PORT_BURST_CTRL_HIGH_ON_OFFSET)
  #define RTL8373_IGBW_PORT_BURST_CTRL_HIGH_OFF_OFFSET                                                        (32)
  #define RTL8373_IGBW_PORT_BURST_CTRL_HIGH_OFF_MASK                                                          (0x7FFFFFFF << RTL8373_IGBW_PORT_BURST_CTRL_HIGH_OFF_OFFSET)

#define RTL8373_IGBW_PORT_LB_RST_ADDR(port)                                                                   (0x4C84 + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_IGBW_PORT_LB_RST_RST_OFFSET(port)                                                           (port % 0x9)
  #define RTL8373_IGBW_PORT_LB_RST_RST_MASK(port)                                                             (0x1 << RTL8373_IGBW_PORT_LB_RST_RST_OFFSET(port))

#define RTL8373_IGBW_PORT_CNGST_FLAG_ADDR(port)                                                               (0x4C88 + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_IGBW_PORT_CNGST_FLAG_FLAG_OFFSET(port)                                                      (port % 0x9)
  #define RTL8373_IGBW_PORT_CNGST_FLAG_FLAG_MASK(port)                                                        (0x1 << RTL8373_IGBW_PORT_CNGST_FLAG_FLAG_OFFSET(port))

#define RTL8373_IGBW_PORT_FC_CTRL_ADDR(port)                                                                  (0x4C8C + (((port / 9) << 2))) /* port: 0-8 */
  #define RTL8373_IGBW_PORT_FC_CTRL_EN_OFFSET(port)                                                           (port % 0x9)
  #define RTL8373_IGBW_PORT_FC_CTRL_EN_MASK(port)                                                             (0x1 << RTL8373_IGBW_PORT_FC_CTRL_EN_OFFSET(port))

#define RTL8373_IGBW_PORT_DROP_CTRL_ADDR(port)                                                                (0x4C90 + (((port) << 2))) /* port: 0-8 */
  #define RTL8373_IGBW_PORT_DROP_CTRL_DROP_THR_OFFSET                                                         (0)
  #define RTL8373_IGBW_PORT_DROP_CTRL_DROP_THR_MASK                                                           (0xFFFFFFFF << RTL8373_IGBW_PORT_DROP_CTRL_DROP_THR_OFFSET)

/*
 * Feature: Egress Bandwidth Control
 */
#define RTL8373_EGBW_ENCAP_CTRL_ADDR                                                                          (0x4478)
  #define RTL8373_EGBW_ENCAP_CTRL_ASSURED_DIS_ENCAP_FEED_BACK_OFFSET                                          (1)
  #define RTL8373_EGBW_ENCAP_CTRL_ASSURED_DIS_ENCAP_FEED_BACK_MASK                                            (0x1 << RTL8373_EGBW_ENCAP_CTRL_ASSURED_DIS_ENCAP_FEED_BACK_OFFSET)

#define RTL8373_EGBW_CTRL_ADDR                                                                                (0x447C)
  #define RTL8373_EGBW_CTRL_INC_IFG_OFFSET                                                                    (1)
  #define RTL8373_EGBW_CTRL_INC_IFG_MASK                                                                      (0x1 << RTL8373_EGBW_CTRL_INC_IFG_OFFSET)
  #define RTL8373_EGBW_CTRL_RATE_MODE_CPU_OFFSET                                                              (0)
  #define RTL8373_EGBW_CTRL_RATE_MODE_CPU_MASK                                                                (0x1 << RTL8373_EGBW_CTRL_RATE_MODE_CPU_OFFSET)

#define RTL8373_EGBW_LB_CTRL_ADDR                                                                             (0x4480)
  #define RTL8373_EGBW_LB_CTRL_TKN_OFFSET                                                                     (16)
  #define RTL8373_EGBW_LB_CTRL_TKN_MASK                                                                       (0xFFFF << RTL8373_EGBW_LB_CTRL_TKN_OFFSET)
  #define RTL8373_EGBW_LB_CTRL_TICK_OFFSET                                                                    (0)
  #define RTL8373_EGBW_LB_CTRL_TICK_MASK                                                                      (0xFFFF << RTL8373_EGBW_LB_CTRL_TICK_OFFSET)

#define RTL8373_EGBW_PORT_CTRL_ADDR(port)                                                                     (0x1C34 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_EGBW_PORT_CTRL_EN_OFFSET                                                                    (20)
  #define RTL8373_EGBW_PORT_CTRL_EN_MASK                                                                      (0x1 << RTL8373_EGBW_PORT_CTRL_EN_OFFSET)
  #define RTL8373_EGBW_PORT_CTRL_RATE_OFFSET                                                                  (0)
  #define RTL8373_EGBW_PORT_CTRL_RATE_MASK                                                                    (0xFFFFF << RTL8373_EGBW_PORT_CTRL_RATE_OFFSET)
  #define RTL8373_EGBW_PORT_CTRL_BURST_OFFSET                                                                 (32)
  #define RTL8373_EGBW_PORT_CTRL_BURST_MASK                                                                   (0xFFFF << RTL8373_EGBW_PORT_CTRL_BURST_OFFSET)

#define RTL8373_EGBW_PORT_LB_RST_ADDR(port)                                                                   (0x4484 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_EGBW_PORT_LB_RST_RST_OFFSET(port)                                                           (port % 0xA)
  #define RTL8373_EGBW_PORT_LB_RST_RST_MASK(port)                                                             (0x1 << RTL8373_EGBW_PORT_LB_RST_RST_OFFSET(port))

#define RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_ADDR(port, index)                                                 (0x1C3C + (port << 10) + (((index) << 3))) /* port: 0-9, index: 0-7 */
  #define RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_EN_OFFSET                                                       (20)
  #define RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_EN_MASK                                                         (0x1 << RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_EN_OFFSET)
  #define RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_RATE_OFFSET                                                     (0)
  #define RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_RATE_MASK                                                       (0xFFFFF << RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_RATE_OFFSET)
  #define RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_BURST_OFFSET                                                    (32)
  #define RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_BURST_MASK                                                      (0xFFFF << RTL8373_EGBW_PORT_Q_MAX_LB_CTRL_SET_BURST_OFFSET)

#define RTL8373_EGBW_PORT_Q_MAX_LB_RST_SET_ADDR(port, index)                                                  (0x1C7C + (port << 10) + (((index >> 3) << 2))) /* port: 0-9, index: 0-7 */
  #define RTL8373_EGBW_PORT_Q_MAX_LB_RST_SET_RST_OFFSET(index)                                                (index % 0x8)
  #define RTL8373_EGBW_PORT_Q_MAX_LB_RST_SET_RST_MASK(index)                                                  (0x1 << RTL8373_EGBW_PORT_Q_MAX_LB_RST_SET_RST_OFFSET(index))

#define RTL8373_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET_ADDR(port, index)                                      (0x1C80 + (port << 10) + (((index) << 2))) /* port: 0-9, index: 0-7 */
  #define RTL8373_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET_BURST_OFFSET                                         (0)
  #define RTL8373_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET_BURST_MASK                                           (0xFFFF << RTL8373_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET_BURST_OFFSET)

#define RTL8373_EGBW_PORT_Q_ASSURED_LB_CTRL_SET_ADDR(port, index)                                             (0x1CA0 + (port << 10) + (((index) << 2))) /* port: 0-9, index: 0-7 */
  #define RTL8373_EGBW_PORT_Q_ASSURED_LB_CTRL_SET_EN_OFFSET                                                   (20)
  #define RTL8373_EGBW_PORT_Q_ASSURED_LB_CTRL_SET_EN_MASK                                                     (0x1 << RTL8373_EGBW_PORT_Q_ASSURED_LB_CTRL_SET_EN_OFFSET)
  #define RTL8373_EGBW_PORT_Q_ASSURED_LB_CTRL_SET_RATE_OFFSET                                                 (0)
  #define RTL8373_EGBW_PORT_Q_ASSURED_LB_CTRL_SET_RATE_MASK                                                   (0xFFFFF << RTL8373_EGBW_PORT_Q_ASSURED_LB_CTRL_SET_RATE_OFFSET)

#define RTL8373_EGBW_PORT_Q_FIX_LB_CTRL_SET_ADDR(port, index)                                                 (0x1CC0 + (port << 10) + (((index) << 2))) /* port: 0-9, index: 0-7 */
  #define RTL8373_EGBW_PORT_Q_FIX_LB_CTRL_SET_EN_OFFSET                                                       (20)
  #define RTL8373_EGBW_PORT_Q_FIX_LB_CTRL_SET_EN_MASK                                                         (0x1 << RTL8373_EGBW_PORT_Q_FIX_LB_CTRL_SET_EN_OFFSET)
  #define RTL8373_EGBW_PORT_Q_FIX_LB_CTRL_SET_RATE_OFFSET                                                     (0)
  #define RTL8373_EGBW_PORT_Q_FIX_LB_CTRL_SET_RATE_MASK                                                       (0xFFFFF << RTL8373_EGBW_PORT_Q_FIX_LB_CTRL_SET_RATE_OFFSET)

#define RTL8373_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET_ADDR(port, index)                                          (0x1CE0 + (port << 10) + (((index >> 3) << 2))) /* port: 0-9, index: 0-7 */
  #define RTL8373_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET_RST_OFFSET(index)                                        (index % 0x8)
  #define RTL8373_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET_RST_MASK(index)                                          (0x1 << RTL8373_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET_RST_OFFSET(index))

#define RTL8373_EGBW_RATE_10M_CTRL_ADDR                                                                       (0x4488)
  #define RTL8373_EGBW_RATE_10M_CTRL_RATE_OFFSET                                                              (0)
  #define RTL8373_EGBW_RATE_10M_CTRL_RATE_MASK                                                                (0xFFFFF << RTL8373_EGBW_RATE_10M_CTRL_RATE_OFFSET)

#define RTL8373_EGBW_RATE_100M_CTRL_ADDR                                                                      (0x448C)
  #define RTL8373_EGBW_RATE_100M_CTRL_RATE_OFFSET                                                             (0)
  #define RTL8373_EGBW_RATE_100M_CTRL_RATE_MASK                                                               (0xFFFFF << RTL8373_EGBW_RATE_100M_CTRL_RATE_OFFSET)

#define RTL8373_EGBW_RATE_1G_CTRL_ADDR                                                                        (0x4490)
  #define RTL8373_EGBW_RATE_1G_CTRL_RATE_OFFSET                                                               (0)
  #define RTL8373_EGBW_RATE_1G_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL8373_EGBW_RATE_1G_CTRL_RATE_OFFSET)

#define RTL8373_EGBW_RATE_500M_CTRL_ADDR                                                                      (0x4494)
  #define RTL8373_EGBW_RATE_500M_CTRL_RATE_OFFSET                                                             (0)
  #define RTL8373_EGBW_RATE_500M_CTRL_RATE_MASK                                                               (0xFFFFF << RTL8373_EGBW_RATE_500M_CTRL_RATE_OFFSET)

#define RTL8373_EGBW_RATE_10G_CTRL_ADDR                                                                       (0x4498)
  #define RTL8373_EGBW_RATE_10G_CTRL_RATE_OFFSET                                                              (0)
  #define RTL8373_EGBW_RATE_10G_CTRL_RATE_MASK                                                                (0xFFFFF << RTL8373_EGBW_RATE_10G_CTRL_RATE_OFFSET)

#define RTL8373_EGBW_RATE_2500M_CTRL_ADDR                                                                     (0x449C)
  #define RTL8373_EGBW_RATE_2500M_CTRL_RATE_OFFSET                                                            (0)
  #define RTL8373_EGBW_RATE_2500M_CTRL_RATE_MASK                                                              (0xFFFFF << RTL8373_EGBW_RATE_2500M_CTRL_RATE_OFFSET)

#define RTL8373_EGBW_RATE_1250M_CTRL_ADDR                                                                     (0x44A0)
  #define RTL8373_EGBW_RATE_1250M_CTRL_RATE_OFFSET                                                            (0)
  #define RTL8373_EGBW_RATE_1250M_CTRL_RATE_MASK                                                              (0xFFFFF << RTL8373_EGBW_RATE_1250M_CTRL_RATE_OFFSET)

#define RTL8373_EGBW_RATE_5G_CTRL_ADDR                                                                        (0x44A4)
  #define RTL8373_EGBW_RATE_5G_CTRL_RATE_OFFSET                                                               (0)
  #define RTL8373_EGBW_RATE_5G_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL8373_EGBW_RATE_5G_CTRL_RATE_OFFSET)

#define RTL8373_DMY_REG0_EGRESS_CTRL_ADDR                                                                     (0x44A8)
  #define RTL8373_DMY_REG0_EGRESS_CTRL_STRIC_WFQ_JUMBO_BUG_FIX_OFFSET                                         (17)
  #define RTL8373_DMY_REG0_EGRESS_CTRL_STRIC_WFQ_JUMBO_BUG_FIX_MASK                                           (0x1 << RTL8373_DMY_REG0_EGRESS_CTRL_STRIC_WFQ_JUMBO_BUG_FIX_OFFSET)
  #define RTL8373_DMY_REG0_EGRESS_CTRL_SPD_UP_REFILL_OFFSET                                                   (16)
  #define RTL8373_DMY_REG0_EGRESS_CTRL_SPD_UP_REFILL_MASK                                                     (0x1 << RTL8373_DMY_REG0_EGRESS_CTRL_SPD_UP_REFILL_OFFSET)
  #define RTL8373_DMY_REG0_EGRESS_CTRL_AMP_FACTOR_OFFSET                                                      (0)
  #define RTL8373_DMY_REG0_EGRESS_CTRL_AMP_FACTOR_MASK                                                        (0xFFFF << RTL8373_DMY_REG0_EGRESS_CTRL_AMP_FACTOR_OFFSET)

/*
 * Feature: Meter Marker
 */
#define RTL8373_SHARED_METER_RATE_CTRL_ADDR(index)                                                            (0x5CF0 + (((index) << 2))) /* index: 0-63 */
  #define RTL8373_SHARED_METER_RATE_CTRL_LB_RATE_OFFSET                                                       (0)
  #define RTL8373_SHARED_METER_RATE_CTRL_LB_RATE_MASK                                                         (0xFFFFFF << RTL8373_SHARED_METER_RATE_CTRL_LB_RATE_OFFSET)

#define RTL8373_SHARED_METER_BURST_CTRL_ADDR(index)                                                           (0x5DF0 + (((index) << 2))) /* index: 0-63 */
  #define RTL8373_SHARED_METER_BURST_CTRL_LB_BURST_OFFSET                                                     (0)
  #define RTL8373_SHARED_METER_BURST_CTRL_LB_BURST_MASK                                                       (0xFFFFFFF << RTL8373_SHARED_METER_BURST_CTRL_LB_BURST_OFFSET)

#define RTL8373_SHARED_METER_MODE_ADDR(index)                                                                 (0x5EF0 + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL8373_SHARED_METER_MODE_LB_MODE_OFFSET(index)                                                     (index % 0x20)
  #define RTL8373_SHARED_METER_MODE_LB_MODE_MASK(index)                                                       (0x1 << RTL8373_SHARED_METER_MODE_LB_MODE_OFFSET(index))

#define RTL8373_SHARED_METER_EXCEED_ADDR(index)                                                               (0x5EF8 + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL8373_SHARED_METER_EXCEED_LB_EXCEED_OFFSET(index)                                                 (index % 0x20)
  #define RTL8373_SHARED_METER_EXCEED_LB_EXCEED_MASK(index)                                                   (0x1 << RTL8373_SHARED_METER_EXCEED_LB_EXCEED_OFFSET(index))

#define RTL8373_SHARED_METER_EXCEED_ICPU_ADDR(index)                                                          (0x5F00 + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL8373_SHARED_METER_EXCEED_ICPU_LB_EXCEED_ICPU_OFFSET(index)                                       (index % 0x20)
  #define RTL8373_SHARED_METER_EXCEED_ICPU_LB_EXCEED_ICPU_MASK(index)                                         (0x1 << RTL8373_SHARED_METER_EXCEED_ICPU_LB_EXCEED_ICPU_OFFSET(index))

#define RTL8373_SHARED_METER_IPG_CTRL_ADDR(index)                                                             (0x5F08 + (((index >> 5) << 2))) /* index: 0-63 */
  #define RTL8373_SHARED_METER_IPG_CTRL_IPG_CNTR_OFFSET(index)                                                (index % 0x20)
  #define RTL8373_SHARED_METER_IPG_CTRL_IPG_CNTR_MASK(index)                                                  (0x1 << RTL8373_SHARED_METER_IPG_CTRL_IPG_CNTR_OFFSET(index))

#define RTL8373_SHARED_METER_LB_CTRL_ADDR                                                                     (0x5F10)
  #define RTL8373_SHARED_METER_LB_CTRL_TICK_OFFSET                                                            (16)
  #define RTL8373_SHARED_METER_LB_CTRL_TICK_MASK                                                              (0xFFFF << RTL8373_SHARED_METER_LB_CTRL_TICK_OFFSET)
  #define RTL8373_SHARED_METER_LB_CTRL_TKN_OFFSET                                                             (0)
  #define RTL8373_SHARED_METER_LB_CTRL_TKN_MASK                                                               (0xFFFF << RTL8373_SHARED_METER_LB_CTRL_TKN_OFFSET)

#define RTL8373_SHARED_METER_LB_PPS_CTRL_ADDR                                                                 (0x5F14)
  #define RTL8373_SHARED_METER_LB_PPS_CTRL_TICK_OFFSET                                                        (16)
  #define RTL8373_SHARED_METER_LB_PPS_CTRL_TICK_MASK                                                          (0xFFFF << RTL8373_SHARED_METER_LB_PPS_CTRL_TICK_OFFSET)
  #define RTL8373_SHARED_METER_LB_PPS_CTRL_TKN_OFFSET                                                         (0)
  #define RTL8373_SHARED_METER_LB_PPS_CTRL_TKN_MASK                                                           (0xFFFF << RTL8373_SHARED_METER_LB_PPS_CTRL_TKN_OFFSET)

/*
 * Feature: FlowControl & Backpressure
 */
#define RTL8373_FC_CTRL_ADDR                                                                                  (0x7120)
  #define RTL8373_FC_CTRL_JUMBO_FRAME_CNT_OFFSET                                                              (16)
  #define RTL8373_FC_CTRL_JUMBO_FRAME_CNT_MASK                                                                (0xFFF << RTL8373_FC_CTRL_JUMBO_FRAME_CNT_OFFSET)
  #define RTL8373_FC_CTRL_PRECISE_DROP_ALL_EN_OFFSET                                                          (1)
  #define RTL8373_FC_CTRL_PRECISE_DROP_ALL_EN_MASK                                                            (0x1 << RTL8373_FC_CTRL_PRECISE_DROP_ALL_EN_OFFSET)

#define RTL8373_FC_PORT_ACT_CTRL_ADDR(port)                                                                   (0x7124 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_FC_PORT_ACT_CTRL_ACT_OFFSET                                                                 (12)
  #define RTL8373_FC_PORT_ACT_CTRL_ACT_MASK                                                                   (0x1 << RTL8373_FC_PORT_ACT_CTRL_ACT_OFFSET)
  #define RTL8373_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_OFFSET                                                      (0)
  #define RTL8373_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_MASK                                                        (0xFFF << RTL8373_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_OFFSET)

#define RTL8373_FC_GLB_SYS_UTIL_THR_ADDR                                                                      (0x714C)
  #define RTL8373_FC_GLB_SYS_UTIL_THR_THR_OFF_OFFSET                                                          (12)
  #define RTL8373_FC_GLB_SYS_UTIL_THR_THR_OFF_MASK                                                            (0xFFF << RTL8373_FC_GLB_SYS_UTIL_THR_THR_OFF_OFFSET)
  #define RTL8373_FC_GLB_SYS_UTIL_THR_THR_ON_OFFSET                                                           (0)
  #define RTL8373_FC_GLB_SYS_UTIL_THR_THR_ON_MASK                                                             (0xFFF << RTL8373_FC_GLB_SYS_UTIL_THR_THR_ON_OFFSET)

#define RTL8373_FC_GLB_DROP_THR_ADDR                                                                          (0x7150)
  #define RTL8373_FC_GLB_DROP_THR_PUB_PAGE_OFFSET                                                             (16)
  #define RTL8373_FC_GLB_DROP_THR_PUB_PAGE_MASK                                                               (0xFFF << RTL8373_FC_GLB_DROP_THR_PUB_PAGE_OFFSET)
  #define RTL8373_FC_GLB_DROP_THR_DROP_ALL_OFFSET                                                             (0)
  #define RTL8373_FC_GLB_DROP_THR_DROP_ALL_MASK                                                               (0xFFF << RTL8373_FC_GLB_DROP_THR_DROP_ALL_OFFSET)

#define RTL8373_FC_GLB_HI_THR_ADDR                                                                            (0x7154)
  #define RTL8373_FC_GLB_HI_THR_ON_OFFSET                                                                     (16)
  #define RTL8373_FC_GLB_HI_THR_ON_MASK                                                                       (0xFFF << RTL8373_FC_GLB_HI_THR_ON_OFFSET)
  #define RTL8373_FC_GLB_HI_THR_OFF_OFFSET                                                                    (0)
  #define RTL8373_FC_GLB_HI_THR_OFF_MASK                                                                      (0xFFF << RTL8373_FC_GLB_HI_THR_OFF_OFFSET)

#define RTL8373_FC_GLB_LO_THR_ADDR                                                                            (0x7158)
  #define RTL8373_FC_GLB_LO_THR_ON_OFFSET                                                                     (16)
  #define RTL8373_FC_GLB_LO_THR_ON_MASK                                                                       (0xFFF << RTL8373_FC_GLB_LO_THR_ON_OFFSET)
  #define RTL8373_FC_GLB_LO_THR_OFF_OFFSET                                                                    (0)
  #define RTL8373_FC_GLB_LO_THR_OFF_MASK                                                                      (0xFFF << RTL8373_FC_GLB_LO_THR_OFF_OFFSET)

#define RTL8373_FC_GLB_FCOFF_HI_THR_ADDR                                                                      (0x715C)
  #define RTL8373_FC_GLB_FCOFF_HI_THR_ON_OFFSET                                                               (16)
  #define RTL8373_FC_GLB_FCOFF_HI_THR_ON_MASK                                                                 (0xFFF << RTL8373_FC_GLB_FCOFF_HI_THR_ON_OFFSET)
  #define RTL8373_FC_GLB_FCOFF_HI_THR_OFF_OFFSET                                                              (0)
  #define RTL8373_FC_GLB_FCOFF_HI_THR_OFF_MASK                                                                (0xFFF << RTL8373_FC_GLB_FCOFF_HI_THR_OFF_OFFSET)

#define RTL8373_FC_GLB_FCOFF_LO_THR_ADDR                                                                      (0x7160)
  #define RTL8373_FC_GLB_FCOFF_LO_THR_ON_OFFSET                                                               (16)
  #define RTL8373_FC_GLB_FCOFF_LO_THR_ON_MASK                                                                 (0xFFF << RTL8373_FC_GLB_FCOFF_LO_THR_ON_OFFSET)
  #define RTL8373_FC_GLB_FCOFF_LO_THR_OFF_OFFSET                                                              (0)
  #define RTL8373_FC_GLB_FCOFF_LO_THR_OFF_MASK                                                                (0xFFF << RTL8373_FC_GLB_FCOFF_LO_THR_OFF_OFFSET)

#define RTL8373_FC_JUMBO_HI_THR_ADDR                                                                          (0x7164)
  #define RTL8373_FC_JUMBO_HI_THR_ON_OFFSET                                                                   (16)
  #define RTL8373_FC_JUMBO_HI_THR_ON_MASK                                                                     (0xFFF << RTL8373_FC_JUMBO_HI_THR_ON_OFFSET)
  #define RTL8373_FC_JUMBO_HI_THR_OFF_OFFSET                                                                  (0)
  #define RTL8373_FC_JUMBO_HI_THR_OFF_MASK                                                                    (0xFFF << RTL8373_FC_JUMBO_HI_THR_OFF_OFFSET)

#define RTL8373_FC_JUMBO_LO_THR_ADDR                                                                          (0x7168)
  #define RTL8373_FC_JUMBO_LO_THR_ON_OFFSET                                                                   (16)
  #define RTL8373_FC_JUMBO_LO_THR_ON_MASK                                                                     (0xFFF << RTL8373_FC_JUMBO_LO_THR_ON_OFFSET)
  #define RTL8373_FC_JUMBO_LO_THR_OFF_OFFSET                                                                  (0)
  #define RTL8373_FC_JUMBO_LO_THR_OFF_MASK                                                                    (0xFFF << RTL8373_FC_JUMBO_LO_THR_OFF_OFFSET)

#define RTL8373_FC_JUMBO_FCOFF_HI_THR_ADDR                                                                    (0x716C)
  #define RTL8373_FC_JUMBO_FCOFF_HI_THR_ON_OFFSET                                                             (16)
  #define RTL8373_FC_JUMBO_FCOFF_HI_THR_ON_MASK                                                               (0xFFF << RTL8373_FC_JUMBO_FCOFF_HI_THR_ON_OFFSET)
  #define RTL8373_FC_JUMBO_FCOFF_HI_THR_OFF_OFFSET                                                            (0)
  #define RTL8373_FC_JUMBO_FCOFF_HI_THR_OFF_MASK                                                              (0xFFF << RTL8373_FC_JUMBO_FCOFF_HI_THR_OFF_OFFSET)

#define RTL8373_FC_JUMBO_FCOFF_LO_THR_ADDR                                                                    (0x7170)
  #define RTL8373_FC_JUMBO_FCOFF_LO_THR_ON_OFFSET                                                             (16)
  #define RTL8373_FC_JUMBO_FCOFF_LO_THR_ON_MASK                                                               (0xFFF << RTL8373_FC_JUMBO_FCOFF_LO_THR_ON_OFFSET)
  #define RTL8373_FC_JUMBO_FCOFF_LO_THR_OFF_OFFSET                                                            (0)
  #define RTL8373_FC_JUMBO_FCOFF_LO_THR_OFF_MASK                                                              (0xFFF << RTL8373_FC_JUMBO_FCOFF_LO_THR_OFF_OFFSET)

#define RTL8373_FC_JUMBO_THR_ADJUST_ADDR                                                                      (0x7174)
  #define RTL8373_FC_JUMBO_THR_ADJUST_EN_OFFSET                                                               (31)
  #define RTL8373_FC_JUMBO_THR_ADJUST_EN_MASK                                                                 (0x1 << RTL8373_FC_JUMBO_THR_ADJUST_EN_OFFSET)
  #define RTL8373_FC_JUMBO_THR_ADJUST_STS_OFFSET                                                              (30)
  #define RTL8373_FC_JUMBO_THR_ADJUST_STS_MASK                                                                (0x1 << RTL8373_FC_JUMBO_THR_ADJUST_STS_OFFSET)
  #define RTL8373_FC_JUMBO_THR_ADJUST_PKT_LEN_OFFSET                                                          (16)
  #define RTL8373_FC_JUMBO_THR_ADJUST_PKT_LEN_MASK                                                            (0x3FFF << RTL8373_FC_JUMBO_THR_ADJUST_PKT_LEN_OFFSET)
  #define RTL8373_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_OFFSET                                                (0)
  #define RTL8373_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_MASK                                                  (0xFFF << RTL8373_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_OFFSET)

#define RTL8373_FC_PORT_HI_THR_ADDR(index)                                                                    (0x7178 + (((index) << 2))) /* index: 0-3 */
  #define RTL8373_FC_PORT_HI_THR_ON_OFFSET                                                                    (16)
  #define RTL8373_FC_PORT_HI_THR_ON_MASK                                                                      (0xFFF << RTL8373_FC_PORT_HI_THR_ON_OFFSET)
  #define RTL8373_FC_PORT_HI_THR_OFF_OFFSET                                                                   (0)
  #define RTL8373_FC_PORT_HI_THR_OFF_MASK                                                                     (0xFFF << RTL8373_FC_PORT_HI_THR_OFF_OFFSET)

#define RTL8373_FC_PORT_LO_THR_ADDR(index)                                                                    (0x7188 + (((index) << 2))) /* index: 0-3 */
  #define RTL8373_FC_PORT_LO_THR_ON_OFFSET                                                                    (16)
  #define RTL8373_FC_PORT_LO_THR_ON_MASK                                                                      (0xFFF << RTL8373_FC_PORT_LO_THR_ON_OFFSET)
  #define RTL8373_FC_PORT_LO_THR_OFF_OFFSET                                                                   (0)
  #define RTL8373_FC_PORT_LO_THR_OFF_MASK                                                                     (0xFFF << RTL8373_FC_PORT_LO_THR_OFF_OFFSET)

#define RTL8373_FC_PORT_FCOFF_HI_THR_ADDR(index)                                                              (0x7198 + (((index) << 2))) /* index: 0-3 */
  #define RTL8373_FC_PORT_FCOFF_HI_THR_ON_OFFSET                                                              (16)
  #define RTL8373_FC_PORT_FCOFF_HI_THR_ON_MASK                                                                (0xFFF << RTL8373_FC_PORT_FCOFF_HI_THR_ON_OFFSET)
  #define RTL8373_FC_PORT_FCOFF_HI_THR_OFF_OFFSET                                                             (0)
  #define RTL8373_FC_PORT_FCOFF_HI_THR_OFF_MASK                                                               (0xFFF << RTL8373_FC_PORT_FCOFF_HI_THR_OFF_OFFSET)

#define RTL8373_FC_PORT_FCOFF_LO_THR_ADDR(index)                                                              (0x71A8 + (((index) << 2))) /* index: 0-3 */
  #define RTL8373_FC_PORT_FCOFF_LO_THR_ON_OFFSET                                                              (16)
  #define RTL8373_FC_PORT_FCOFF_LO_THR_ON_MASK                                                                (0xFFF << RTL8373_FC_PORT_FCOFF_LO_THR_ON_OFFSET)
  #define RTL8373_FC_PORT_FCOFF_LO_THR_OFF_OFFSET                                                             (0)
  #define RTL8373_FC_PORT_FCOFF_LO_THR_OFF_MASK                                                               (0xFFF << RTL8373_FC_PORT_FCOFF_LO_THR_OFF_OFFSET)

#define RTL8373_FC_PORT_GUAR_THR_ADDR(index)                                                                  (0x71B8 + (((index) << 2))) /* index: 0-3 */
  #define RTL8373_FC_PORT_GUAR_THR_THR_OFFSET                                                                 (0)
  #define RTL8373_FC_PORT_GUAR_THR_THR_MASK                                                                   (0xFFF << RTL8373_FC_PORT_GUAR_THR_THR_OFFSET)

#define RTL8373_FC_PORT_THR_SET_SEL_ADDR(port)                                                                (0x71C8 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_FC_PORT_THR_SET_SEL_IDX_OFFSET(port)                                                        ((port % 0xA) << 1)
  #define RTL8373_FC_PORT_THR_SET_SEL_IDX_MASK(port)                                                          (0x3 << RTL8373_FC_PORT_THR_SET_SEL_IDX_OFFSET(port))

#define RTL8373_FC_PORT_EGR_DROP_CTRL_ADDR(port)                                                              (0x50F4 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_OFFSET                                                    (1)
  #define RTL8373_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_MASK                                                      (0x1 << RTL8373_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_OFFSET)
  #define RTL8373_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_OFFSET                                                   (0)
  #define RTL8373_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_MASK                                                     (0x1 << RTL8373_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_OFFSET)

#define RTL8373_FC_HOL_PRVNT_CTRL_ADDR                                                                        (0x511C)
  #define RTL8373_FC_HOL_PRVNT_CTRL_BC_EN_OFFSET                                                              (2)
  #define RTL8373_FC_HOL_PRVNT_CTRL_BC_EN_MASK                                                                (0x1 << RTL8373_FC_HOL_PRVNT_CTRL_BC_EN_OFFSET)
  #define RTL8373_FC_HOL_PRVNT_CTRL_L2_MC_EN_OFFSET                                                           (1)
  #define RTL8373_FC_HOL_PRVNT_CTRL_L2_MC_EN_MASK                                                             (0x1 << RTL8373_FC_HOL_PRVNT_CTRL_L2_MC_EN_OFFSET)
  #define RTL8373_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_OFFSET                                                         (0)
  #define RTL8373_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_MASK                                                           (0x1 << RTL8373_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_OFFSET)

#define RTL8373_FC_PORT_Q_EGR_DROP_CTRL_SET_ADDR(index1, index2)                                              (0x5120 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-9, index2: 0-7 */
  #define RTL8373_FC_PORT_Q_EGR_DROP_CTRL_SET_EN_OFFSET(index2)                                               (index2 % 0x8)
  #define RTL8373_FC_PORT_Q_EGR_DROP_CTRL_SET_EN_MASK(index2)                                                 (0x1 << RTL8373_FC_PORT_Q_EGR_DROP_CTRL_SET_EN_OFFSET(index2))

#define RTL8373_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET_ADDR(index1, index2)                                        (0x5148 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-9, index2: 0-7 */
  #define RTL8373_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET_EN_OFFSET(index2)                                         (index2 % 0x8)
  #define RTL8373_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET_EN_MASK(index2)                                           (0x1 << RTL8373_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET_EN_OFFSET(index2))

#define RTL8373_FC_Q_EGR_DROP_THR_ADDR(index1, index2)                                                        (0x44AC + (index1 << 4) + (((index2) << 2))) /* index1: 0-7, index2: 0-3 */
  #define RTL8373_FC_Q_EGR_DROP_THR_ON_OFFSET                                                                 (16)
  #define RTL8373_FC_Q_EGR_DROP_THR_ON_MASK                                                                   (0xFFF << RTL8373_FC_Q_EGR_DROP_THR_ON_OFFSET)
  #define RTL8373_FC_Q_EGR_DROP_THR_OFF_OFFSET                                                                (0)
  #define RTL8373_FC_Q_EGR_DROP_THR_OFF_MASK                                                                  (0xFFF << RTL8373_FC_Q_EGR_DROP_THR_OFF_OFFSET)

#define RTL8373_FC_PORT_EGR_DROP_THR_SET_SEL_ADDR(port)                                                       (0x452C + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_OFFSET(port)                                               ((port % 0xA) << 1)
  #define RTL8373_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_MASK(port)                                                 (0x3 << RTL8373_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_OFFSET(port))

#define RTL8373_FC_GLB_PAGE_CNT_ADDR                                                                          (0x71CC)
  #define RTL8373_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_OFFSET                                                         (0)
  #define RTL8373_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_MASK                                                           (0xFFF << RTL8373_FC_GLB_PAGE_CNT_GLB_PAGE_CNT_OFFSET)

#define RTL8373_FC_PORT_PAGE_CNT_ADDR(port)                                                                   (0x71D0 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_FC_PORT_PAGE_CNT_P_PAGE_CNT_IGR_OFFSET                                                      (0)
  #define RTL8373_FC_PORT_PAGE_CNT_P_PAGE_CNT_IGR_MASK                                                        (0xFFF << RTL8373_FC_PORT_PAGE_CNT_P_PAGE_CNT_IGR_OFFSET)

#define RTL8373_FC_GLB_PAGE_PEAKCNT_ADDR                                                                      (0x71F8)
  #define RTL8373_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_OFFSET                                                 (0)
  #define RTL8373_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_MASK                                                   (0xFFF << RTL8373_FC_GLB_PAGE_PEAKCNT_GLB_PAGE_PEAKCNT_OFFSET)

#define RTL8373_FC_PORT_CUR_PAGE_CNT_ADDR(port)                                                               (0x71FC + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_FC_PORT_CUR_PAGE_CNT_P_PAGE_CURCNT_OFFSET                                                   (0)
  #define RTL8373_FC_PORT_CUR_PAGE_CNT_P_PAGE_CURCNT_MASK                                                     (0xFFF << RTL8373_FC_PORT_CUR_PAGE_CNT_P_PAGE_CURCNT_OFFSET)

#define RTL8373_FC_PORT_PEAK_PAGE_CNT_ADDR(port)                                                              (0x7224 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_FC_PORT_PEAK_PAGE_CNT_GLB_PAGE_CURCNT_OFFSET                                                (16)
  #define RTL8373_FC_PORT_PEAK_PAGE_CNT_GLB_PAGE_CURCNT_MASK                                                  (0xFFF << RTL8373_FC_PORT_PEAK_PAGE_CNT_GLB_PAGE_CURCNT_OFFSET)
  #define RTL8373_FC_PORT_PEAK_PAGE_CNT_P_PAGE_PEAKCNT_IGR_OFFSET                                             (0)
  #define RTL8373_FC_PORT_PEAK_PAGE_CNT_P_PAGE_PEAKCNT_IGR_MASK                                               (0xFFF << RTL8373_FC_PORT_PEAK_PAGE_CNT_P_PAGE_PEAKCNT_IGR_OFFSET)

#define RTL8373_FC_PORT_EGR_PAGE_CNT_ADDR(port)                                                               (0x1CE4 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_FC_PORT_EGR_PAGE_CNT_P_PAGE_PEAKCNT_EGR_OFFSET                                              (16)
  #define RTL8373_FC_PORT_EGR_PAGE_CNT_P_PAGE_PEAKCNT_EGR_MASK                                                (0xFFF << RTL8373_FC_PORT_EGR_PAGE_CNT_P_PAGE_PEAKCNT_EGR_OFFSET)
  #define RTL8373_FC_PORT_EGR_PAGE_CNT_P_PAGE_CNT_EGR_OFFSET                                                  (0)
  #define RTL8373_FC_PORT_EGR_PAGE_CNT_P_PAGE_CNT_EGR_MASK                                                    (0xFFF << RTL8373_FC_PORT_EGR_PAGE_CNT_P_PAGE_CNT_EGR_OFFSET)

#define RTL8373_FC_PORT_Q_EGR_PAGE_CNT_SET_ADDR(port, index)                                                  (0x1CE8 + (port << 10) + (((index) << 2))) /* port: 0-9, index: 0-7 */
  #define RTL8373_FC_PORT_Q_EGR_PAGE_CNT_SET_Q_PAGE_PEAKCNT_OFFSET                                            (16)
  #define RTL8373_FC_PORT_Q_EGR_PAGE_CNT_SET_Q_PAGE_PEAKCNT_MASK                                              (0xFFF << RTL8373_FC_PORT_Q_EGR_PAGE_CNT_SET_Q_PAGE_PEAKCNT_OFFSET)
  #define RTL8373_FC_PORT_Q_EGR_PAGE_CNT_SET_Q_PAGE_CNT_OFFSET                                                (0)
  #define RTL8373_FC_PORT_Q_EGR_PAGE_CNT_SET_Q_PAGE_CNT_MASK                                                  (0xFFF << RTL8373_FC_PORT_Q_EGR_PAGE_CNT_SET_Q_PAGE_CNT_OFFSET)

#define RTL8373_FC_PORT_Q_EGR_PKT_CNT_SET_ADDR(port, index)                                                   (0x1D08 + (port << 10) + (((index) << 2))) /* port: 0-9, index: 0-7 */
  #define RTL8373_FC_PORT_Q_EGR_PKT_CNT_SET_Q_PKT_PEAKCNT_OFFSET                                              (16)
  #define RTL8373_FC_PORT_Q_EGR_PKT_CNT_SET_Q_PKT_PEAKCNT_MASK                                                (0xFFF << RTL8373_FC_PORT_Q_EGR_PKT_CNT_SET_Q_PKT_PEAKCNT_OFFSET)
  #define RTL8373_FC_PORT_Q_EGR_PKT_CNT_SET_Q_PKT_CNT_OFFSET                                                  (0)
  #define RTL8373_FC_PORT_Q_EGR_PKT_CNT_SET_Q_PKT_CNT_MASK                                                    (0xFFF << RTL8373_FC_PORT_Q_EGR_PKT_CNT_SET_Q_PKT_CNT_OFFSET)

#define RTL8373_FC_PORT_PAGE_CNT_ERROR_ADDR(port)                                                             (0x75A4 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_FC_PORT_PAGE_CNT_ERROR_FLAG_OFFSET(port)                                                    (port % 0xA)
  #define RTL8373_FC_PORT_PAGE_CNT_ERROR_FLAG_MASK(port)                                                      (0x1 << RTL8373_FC_PORT_PAGE_CNT_ERROR_FLAG_OFFSET(port))

#define RTL8373_PFC_ENABLE_0_ADDR(port)                                                                       (0x103C + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_PFC_ENABLE_0_PORT_PFC_EN_OFFSET                                                             (24)
  #define RTL8373_PFC_ENABLE_0_PORT_PFC_EN_MASK                                                               (0x1 << RTL8373_PFC_ENABLE_0_PORT_PFC_EN_OFFSET)
  #define RTL8373_PFC_ENABLE_0_PRI_PFC_RX_EN_OFFSET                                                           (16)
  #define RTL8373_PFC_ENABLE_0_PRI_PFC_RX_EN_MASK                                                             (0xFF << RTL8373_PFC_ENABLE_0_PRI_PFC_RX_EN_OFFSET)
  #define RTL8373_PFC_ENABLE_0_PRI_PFC_TX_EN_OFFSET                                                           (8)
  #define RTL8373_PFC_ENABLE_0_PRI_PFC_TX_EN_MASK                                                             (0xFF << RTL8373_PFC_ENABLE_0_PRI_PFC_TX_EN_OFFSET)
  #define RTL8373_PFC_ENABLE_0_PRI_PFC_EN_OFFSET                                                              (0)
  #define RTL8373_PFC_ENABLE_0_PRI_PFC_EN_MASK                                                                (0xFF << RTL8373_PFC_ENABLE_0_PRI_PFC_EN_OFFSET)

#define RTL8373_PFC_ENABLE_1_ADDR(port)                                                                       (0x724C + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_PFC_ENABLE_1_PG_PFC_EN_OFFSET                                                               (0)
  #define RTL8373_PFC_ENABLE_1_PG_PFC_EN_MASK                                                                 (0xFF << RTL8373_PFC_ENABLE_1_PG_PFC_EN_OFFSET)

#define RTL8373_PFC_CTRL_0_ADDR(port)                                                                         (0x551C + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_PFC_CTRL_0_UNTAG_PRI_SRC_OFFSET                                                             (14)
  #define RTL8373_PFC_CTRL_0_UNTAG_PRI_SRC_MASK                                                               (0x1 << RTL8373_PFC_CTRL_0_UNTAG_PRI_SRC_OFFSET)
  #define RTL8373_PFC_CTRL_0_PFC_PCPSRC_SEL_OFFSET                                                            (12)
  #define RTL8373_PFC_CTRL_0_PFC_PCPSRC_SEL_MASK                                                              (0x3 << RTL8373_PFC_CTRL_0_PFC_PCPSRC_SEL_OFFSET)
  #define RTL8373_PFC_CTRL_0_PFC_PCP_UTAG_OFFSET                                                              (9)
  #define RTL8373_PFC_CTRL_0_PFC_PCP_UTAG_MASK                                                                (0x7 << RTL8373_PFC_CTRL_0_PFC_PCP_UTAG_OFFSET)
  #define RTL8373_PFC_CTRL_0_PFC_MODE_SEL_OFFSET                                                              (8)
  #define RTL8373_PFC_CTRL_0_PFC_MODE_SEL_MASK                                                                (0x1 << RTL8373_PFC_CTRL_0_PFC_MODE_SEL_OFFSET)
  #define RTL8373_PFC_CTRL_0_PFC_STSPRI_OFFSET                                                                (0)
  #define RTL8373_PFC_CTRL_0_PFC_STSPRI_MASK                                                                  (0xFF << RTL8373_PFC_CTRL_0_PFC_STSPRI_OFFSET)

#define RTL8373_PFC_ACTDROP_CTRL_ADDR(index1, index2)                                                         (0x5524 + (index1 << 5) + (((index2) << 2))) /* index1: 0-1, index2: 0-7 */
  #define RTL8373_PFC_ACTDROP_CTRL_PFC_ACTDROP_PG_EN_OFFSET                                                   (12)
  #define RTL8373_PFC_ACTDROP_CTRL_PFC_ACTDROP_PG_EN_MASK                                                     (0x1 << RTL8373_PFC_ACTDROP_CTRL_PFC_ACTDROP_PG_EN_OFFSET)
  #define RTL8373_PFC_ACTDROP_CTRL_PFC_ALLOWPAGE_CNT_OFFSET                                                   (0)
  #define RTL8373_PFC_ACTDROP_CTRL_PFC_ALLOWPAGE_CNT_MASK                                                     (0xFFF << RTL8373_PFC_ACTDROP_CTRL_PFC_ALLOWPAGE_CNT_OFFSET)

#define RTL8373_P_PFC_THR_ADDR(index)                                                                         (0x7254 + (((index) << 2))) /* index: 0-2 */
  #define RTL8373_P_PFC_THR_ON_OFFSET                                                                         (16)
  #define RTL8373_P_PFC_THR_ON_MASK                                                                           (0xFFF << RTL8373_P_PFC_THR_ON_OFFSET)
  #define RTL8373_P_PFC_THR_OFF_OFFSET                                                                        (0)
  #define RTL8373_P_PFC_THR_OFF_MASK                                                                          (0xFFF << RTL8373_P_PFC_THR_OFF_OFFSET)

#define RTL8373_P_PFCOFF_THR_ADDR(index)                                                                      (0x7260 + (((index) << 2))) /* index: 0-2 */
  #define RTL8373_P_PFCOFF_THR_ON_OFFSET                                                                      (16)
  #define RTL8373_P_PFCOFF_THR_ON_MASK                                                                        (0xFFF << RTL8373_P_PFCOFF_THR_ON_OFFSET)
  #define RTL8373_P_PFCOFF_THR_OFF_OFFSET                                                                     (0)
  #define RTL8373_P_PFCOFF_THR_OFF_MASK                                                                       (0xFFF << RTL8373_P_PFCOFF_THR_OFF_OFFSET)

#define RTL8373_PG_HI_THR_ADDR(index1, index2)                                                                (0x726C + (index1 << 5) + (((index2) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL8373_PG_HI_THR_ON_OFFSET                                                                         (16)
  #define RTL8373_PG_HI_THR_ON_MASK                                                                           (0xFFF << RTL8373_PG_HI_THR_ON_OFFSET)
  #define RTL8373_PG_HI_THR_OFF_OFFSET                                                                        (0)
  #define RTL8373_PG_HI_THR_OFF_MASK                                                                          (0xFFF << RTL8373_PG_HI_THR_OFF_OFFSET)

#define RTL8373_PG_LO_THR_ADDR(index1, index2)                                                                (0x72CC + (index1 << 5) + (((index2) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL8373_PG_LO_THR_ON_OFFSET                                                                         (16)
  #define RTL8373_PG_LO_THR_ON_MASK                                                                           (0xFFF << RTL8373_PG_LO_THR_ON_OFFSET)
  #define RTL8373_PG_LO_THR_OFF_OFFSET                                                                        (0)
  #define RTL8373_PG_LO_THR_OFF_MASK                                                                          (0xFFF << RTL8373_PG_LO_THR_OFF_OFFSET)

#define RTL8373_PG_PFCOFF_HI_THR_ADDR(index1, index2)                                                         (0x732C + (index1 << 5) + (((index2) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL8373_PG_PFCOFF_HI_THR_ON_OFFSET                                                                  (16)
  #define RTL8373_PG_PFCOFF_HI_THR_ON_MASK                                                                    (0xFFF << RTL8373_PG_PFCOFF_HI_THR_ON_OFFSET)
  #define RTL8373_PG_PFCOFF_HI_THR_OFF_OFFSET                                                                 (0)
  #define RTL8373_PG_PFCOFF_HI_THR_OFF_MASK                                                                   (0xFFF << RTL8373_PG_PFCOFF_HI_THR_OFF_OFFSET)

#define RTL8373_PG_PFCOFF_LO_THR_ADDR(index1, index2)                                                         (0x738C + (index1 << 5) + (((index2) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL8373_PG_PFCOFF_LO_THR_ON_OFFSET                                                                  (16)
  #define RTL8373_PG_PFCOFF_LO_THR_ON_MASK                                                                    (0xFFF << RTL8373_PG_PFCOFF_LO_THR_ON_OFFSET)
  #define RTL8373_PG_PFCOFF_LO_THR_OFF_OFFSET                                                                 (0)
  #define RTL8373_PG_PFCOFF_LO_THR_OFF_MASK                                                                   (0xFFF << RTL8373_PG_PFCOFF_LO_THR_OFF_OFFSET)

#define RTL8373_PG_GURANTEE_THR_ADDR(index1, index2)                                                          (0x73EC + (index1 << 5) + (((index2) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL8373_PG_GURANTEE_THR_PG_PFCON_GURANTEE_THR_OFFSET                                                (16)
  #define RTL8373_PG_GURANTEE_THR_PG_PFCON_GURANTEE_THR_MASK                                                  (0xFFF << RTL8373_PG_GURANTEE_THR_PG_PFCON_GURANTEE_THR_OFFSET)
  #define RTL8373_PG_GURANTEE_THR_PG_PFCOFF_GURANTEE_THR_OFFSET                                               (0)
  #define RTL8373_PG_GURANTEE_THR_PG_PFCOFF_GURANTEE_THR_MASK                                                 (0xFFF << RTL8373_PG_GURANTEE_THR_PG_PFCOFF_GURANTEE_THR_OFFSET)

#define RTL8373_PFC_CTRL_1_ADDR(port)                                                                         (0x744C + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_PFC_CTRL_1_PFC_PG_FORCE_CNG_EN_OFFSET                                                       (24)
  #define RTL8373_PFC_CTRL_1_PFC_PG_FORCE_CNG_EN_MASK                                                         (0xFF << RTL8373_PFC_CTRL_1_PFC_PG_FORCE_CNG_EN_OFFSET)
  #define RTL8373_PFC_CTRL_1_PFC_PG_FORCE_CNG_VALUE_OFFSET                                                    (16)
  #define RTL8373_PFC_CTRL_1_PFC_PG_FORCE_CNG_VALUE_MASK                                                      (0xFF << RTL8373_PFC_CTRL_1_PFC_PG_FORCE_CNG_VALUE_OFFSET)
  #define RTL8373_PFC_CTRL_1_PFC_PG_ISCNG_OFFSET                                                              (8)
  #define RTL8373_PFC_CTRL_1_PFC_PG_ISCNG_MASK                                                                (0xFF << RTL8373_PFC_CTRL_1_PFC_PG_ISCNG_OFFSET)
  #define RTL8373_PFC_CTRL_1_P_PG_REF_PORT_OFFSET                                                             (0)
  #define RTL8373_PFC_CTRL_1_P_PG_REF_PORT_MASK                                                               (0xFF << RTL8373_PFC_CTRL_1_P_PG_REF_PORT_OFFSET)

#define RTL8373_PFC_CTRL_2_ADDR(port)                                                                         (0x1044 + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_PFC_CTRL_2_PFC_STSPRI_FORCE_EN_OFFSET                                                       (8)
  #define RTL8373_PFC_CTRL_2_PFC_STSPRI_FORCE_EN_MASK                                                         (0xFF << RTL8373_PFC_CTRL_2_PFC_STSPRI_FORCE_EN_OFFSET)
  #define RTL8373_PFC_CTRL_2_PFC_STSPRI_FORCE_VALUE_OFFSET                                                    (0)
  #define RTL8373_PFC_CTRL_2_PFC_STSPRI_FORCE_VALUE_MASK                                                      (0xFF << RTL8373_PFC_CTRL_2_PFC_STSPRI_FORCE_VALUE_OFFSET)

#define RTL8373_PG_2_PEV_TABLE_ADDR(port)                                                                     (0x104C + (((port) << 3))) /* port: 0-1 */
  #define RTL8373_PG_2_PEV_TABLE_PG7_PEV_MAP_OFFSET                                                           (24)
  #define RTL8373_PG_2_PEV_TABLE_PG7_PEV_MAP_MASK                                                             (0xFF << RTL8373_PG_2_PEV_TABLE_PG7_PEV_MAP_OFFSET)
  #define RTL8373_PG_2_PEV_TABLE_PG6_PEV_MAP_OFFSET                                                           (16)
  #define RTL8373_PG_2_PEV_TABLE_PG6_PEV_MAP_MASK                                                             (0xFF << RTL8373_PG_2_PEV_TABLE_PG6_PEV_MAP_OFFSET)
  #define RTL8373_PG_2_PEV_TABLE_PG5_PEV_MAP_OFFSET                                                           (8)
  #define RTL8373_PG_2_PEV_TABLE_PG5_PEV_MAP_MASK                                                             (0xFF << RTL8373_PG_2_PEV_TABLE_PG5_PEV_MAP_OFFSET)
  #define RTL8373_PG_2_PEV_TABLE_PG4_PEV_MAP_OFFSET                                                           (0)
  #define RTL8373_PG_2_PEV_TABLE_PG4_PEV_MAP_MASK                                                             (0xFF << RTL8373_PG_2_PEV_TABLE_PG4_PEV_MAP_OFFSET)
  #define RTL8373_PG_2_PEV_TABLE_PG3_PEV_MAP_OFFSET                                                           (56)
  #define RTL8373_PG_2_PEV_TABLE_PG3_PEV_MAP_MASK                                                             (0xFF << RTL8373_PG_2_PEV_TABLE_PG3_PEV_MAP_OFFSET)
  #define RTL8373_PG_2_PEV_TABLE_PG2_PEV_MAP_OFFSET                                                           (48)
  #define RTL8373_PG_2_PEV_TABLE_PG2_PEV_MAP_MASK                                                             (0xFF << RTL8373_PG_2_PEV_TABLE_PG2_PEV_MAP_OFFSET)
  #define RTL8373_PG_2_PEV_TABLE_PG1_PEV_MAP_OFFSET                                                           (40)
  #define RTL8373_PG_2_PEV_TABLE_PG1_PEV_MAP_MASK                                                             (0xFF << RTL8373_PG_2_PEV_TABLE_PG1_PEV_MAP_OFFSET)
  #define RTL8373_PG_2_PEV_TABLE_PG0_PEV_MAP_OFFSET                                                           (32)
  #define RTL8373_PG_2_PEV_TABLE_PG0_PEV_MAP_MASK                                                             (0xFF << RTL8373_PG_2_PEV_TABLE_PG0_PEV_MAP_OFFSET)

#define RTL8373_DPRI_2_PG_TABLE_ADDR(port)                                                                    (0x5564 + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_DPRI_2_PG_TABLE_DPRI7_PG_MAP_OFFSET                                                         (21)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI7_PG_MAP_MASK                                                           (0x7 << RTL8373_DPRI_2_PG_TABLE_DPRI7_PG_MAP_OFFSET)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI6_PG_MAP_OFFSET                                                         (18)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI6_PG_MAP_MASK                                                           (0x7 << RTL8373_DPRI_2_PG_TABLE_DPRI6_PG_MAP_OFFSET)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI5_PG_MAP_OFFSET                                                         (15)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI5_PG_MAP_MASK                                                           (0x7 << RTL8373_DPRI_2_PG_TABLE_DPRI5_PG_MAP_OFFSET)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI4_PG_MAP_OFFSET                                                         (12)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI4_PG_MAP_MASK                                                           (0x7 << RTL8373_DPRI_2_PG_TABLE_DPRI4_PG_MAP_OFFSET)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI3_PG_MAP_OFFSET                                                         (9)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI3_PG_MAP_MASK                                                           (0x7 << RTL8373_DPRI_2_PG_TABLE_DPRI3_PG_MAP_OFFSET)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI2_PG_MAP_OFFSET                                                         (6)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI2_PG_MAP_MASK                                                           (0x7 << RTL8373_DPRI_2_PG_TABLE_DPRI2_PG_MAP_OFFSET)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI1_PG_MAP_OFFSET                                                         (3)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI1_PG_MAP_MASK                                                           (0x7 << RTL8373_DPRI_2_PG_TABLE_DPRI1_PG_MAP_OFFSET)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI0_PG_MAP_OFFSET                                                         (0)
  #define RTL8373_DPRI_2_PG_TABLE_DPRI0_PG_MAP_MASK                                                           (0x7 << RTL8373_DPRI_2_PG_TABLE_DPRI0_PG_MAP_OFFSET)

#define RTL8373_PCP_2_PG_TABLE_ADDR(port)                                                                     (0x556C + (((port) << 2))) /* port: 0-1 */
  #define RTL8373_PCP_2_PG_TABLE_PCP7_PG_MAP_OFFSET                                                           (21)
  #define RTL8373_PCP_2_PG_TABLE_PCP7_PG_MAP_MASK                                                             (0x7 << RTL8373_PCP_2_PG_TABLE_PCP7_PG_MAP_OFFSET)
  #define RTL8373_PCP_2_PG_TABLE_PCP6_PG_MAP_OFFSET                                                           (18)
  #define RTL8373_PCP_2_PG_TABLE_PCP6_PG_MAP_MASK                                                             (0x7 << RTL8373_PCP_2_PG_TABLE_PCP6_PG_MAP_OFFSET)
  #define RTL8373_PCP_2_PG_TABLE_PCP5_PG_MAP_OFFSET                                                           (15)
  #define RTL8373_PCP_2_PG_TABLE_PCP5_PG_MAP_MASK                                                             (0x7 << RTL8373_PCP_2_PG_TABLE_PCP5_PG_MAP_OFFSET)
  #define RTL8373_PCP_2_PG_TABLE_PCP4_PG_MAP_OFFSET                                                           (12)
  #define RTL8373_PCP_2_PG_TABLE_PCP4_PG_MAP_MASK                                                             (0x7 << RTL8373_PCP_2_PG_TABLE_PCP4_PG_MAP_OFFSET)
  #define RTL8373_PCP_2_PG_TABLE_PCP3_PG_MAP_OFFSET                                                           (9)
  #define RTL8373_PCP_2_PG_TABLE_PCP3_PG_MAP_MASK                                                             (0x7 << RTL8373_PCP_2_PG_TABLE_PCP3_PG_MAP_OFFSET)
  #define RTL8373_PCP_2_PG_TABLE_PCP2_PG_MAP_OFFSET                                                           (6)
  #define RTL8373_PCP_2_PG_TABLE_PCP2_PG_MAP_MASK                                                             (0x7 << RTL8373_PCP_2_PG_TABLE_PCP2_PG_MAP_OFFSET)
  #define RTL8373_PCP_2_PG_TABLE_PCP1_PG_MAP_OFFSET                                                           (3)
  #define RTL8373_PCP_2_PG_TABLE_PCP1_PG_MAP_MASK                                                             (0x7 << RTL8373_PCP_2_PG_TABLE_PCP1_PG_MAP_OFFSET)
  #define RTL8373_PCP_2_PG_TABLE_PCP0_PG_MAP_OFFSET                                                           (0)
  #define RTL8373_PCP_2_PG_TABLE_PCP0_PG_MAP_MASK                                                             (0x7 << RTL8373_PCP_2_PG_TABLE_PCP0_PG_MAP_OFFSET)

#define RTL8373_PEV_2_TXQ_TABLE_ADDR(port)                                                                    (0x105C + (((port) << 3))) /* port: 0-1 */
  #define RTL8373_PEV_2_TXQ_TABLE_PEV7_TXQ_MAP_OFFSET                                                         (24)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV7_TXQ_MAP_MASK                                                           (0xFF << RTL8373_PEV_2_TXQ_TABLE_PEV7_TXQ_MAP_OFFSET)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV6_TXQ_MAP_OFFSET                                                         (16)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV6_TXQ_MAP_MASK                                                           (0xFF << RTL8373_PEV_2_TXQ_TABLE_PEV6_TXQ_MAP_OFFSET)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV5_TXQ_MAP_OFFSET                                                         (8)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV5_TXQ_MAP_MASK                                                           (0xFF << RTL8373_PEV_2_TXQ_TABLE_PEV5_TXQ_MAP_OFFSET)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV4_TXQ_MAP_OFFSET                                                         (0)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV4_TXQ_MAP_MASK                                                           (0xFF << RTL8373_PEV_2_TXQ_TABLE_PEV4_TXQ_MAP_OFFSET)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV3_TXQ_MAP_OFFSET                                                         (56)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV3_TXQ_MAP_MASK                                                           (0xFF << RTL8373_PEV_2_TXQ_TABLE_PEV3_TXQ_MAP_OFFSET)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV2_TXQ_MAP_OFFSET                                                         (48)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV2_TXQ_MAP_MASK                                                           (0xFF << RTL8373_PEV_2_TXQ_TABLE_PEV2_TXQ_MAP_OFFSET)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV1_TXQ_MAP_OFFSET                                                         (40)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV1_TXQ_MAP_MASK                                                           (0xFF << RTL8373_PEV_2_TXQ_TABLE_PEV1_TXQ_MAP_OFFSET)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV0_TXQ_MAP_OFFSET                                                         (32)
  #define RTL8373_PEV_2_TXQ_TABLE_PEV0_TXQ_MAP_MASK                                                           (0xFF << RTL8373_PEV_2_TXQ_TABLE_PEV0_TXQ_MAP_OFFSET)

#define RTL8373_PFC_PORT_PG_RX_PAGE_CNT_ADDR(index1, index2)                                                  (0x7454 + (index1 << 5) + (((index2) << 2))) /* index1: 0-1, index2: 0-7 */
  #define RTL8373_PFC_PORT_PG_RX_PAGE_CNT_PG_PAGE_PEAKCNT_OFFSET                                              (16)
  #define RTL8373_PFC_PORT_PG_RX_PAGE_CNT_PG_PAGE_PEAKCNT_MASK                                                (0xFFF << RTL8373_PFC_PORT_PG_RX_PAGE_CNT_PG_PAGE_PEAKCNT_OFFSET)
  #define RTL8373_PFC_PORT_PG_RX_PAGE_CNT_PG_PAGE_CNT_OFFSET                                                  (0)
  #define RTL8373_PFC_PORT_PG_RX_PAGE_CNT_PG_PAGE_CNT_MASK                                                    (0xFFF << RTL8373_PFC_PORT_PG_RX_PAGE_CNT_PG_PAGE_CNT_OFFSET)

/*
 * Feature: Congestion Avoidance
 */
#define RTL8373_SC_P_CTRL_ADDR                                                                                (0x4530)
  #define RTL8373_SC_P_CTRL_DRAIN_OUT_THR_H_OFFSET                                                            (16)
  #define RTL8373_SC_P_CTRL_DRAIN_OUT_THR_H_MASK                                                              (0xFFF << RTL8373_SC_P_CTRL_DRAIN_OUT_THR_H_OFFSET)
  #define RTL8373_SC_P_CTRL_DRAIN_OUT_THR_OFFSET                                                              (0)
  #define RTL8373_SC_P_CTRL_DRAIN_OUT_THR_MASK                                                                (0xFFF << RTL8373_SC_P_CTRL_DRAIN_OUT_THR_OFFSET)

#define RTL8373_SC_P_EN_ADDR(port)                                                                            (0x1260 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_SC_P_EN_CNGST_TMR_H_OFFSET                                                                  (20)
  #define RTL8373_SC_P_EN_CNGST_TMR_H_MASK                                                                    (0xF << RTL8373_SC_P_EN_CNGST_TMR_H_OFFSET)
  #define RTL8373_SC_P_EN_CNGST_SUST_TMR_LMT_H_OFFSET                                                         (16)
  #define RTL8373_SC_P_EN_CNGST_SUST_TMR_LMT_H_MASK                                                           (0xF << RTL8373_SC_P_EN_CNGST_SUST_TMR_LMT_H_OFFSET)
  #define RTL8373_SC_P_EN_CNGST_TMR_OFFSET                                                                    (4)
  #define RTL8373_SC_P_EN_CNGST_TMR_MASK                                                                      (0xF << RTL8373_SC_P_EN_CNGST_TMR_OFFSET)
  #define RTL8373_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET                                                           (0)
  #define RTL8373_SC_P_EN_CNGST_SUST_TMR_LMT_MASK                                                             (0xF << RTL8373_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET)

/*
 * Feature: Ingress Priority Decision
 */
#define RTL8373_PORT_PRI_ADDR(port)                                                                           (0x5170 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_PORT_PRI_PORT_BASE_PRI_OFFSET(port)                                                         ((port % 0xA) * 3)
  #define RTL8373_PORT_PRI_PORT_BASE_PRI_MASK(port)                                                           (0x7 << RTL8373_PORT_PRI_PORT_BASE_PRI_OFFSET(port))

#define RTL8373_DOT1Q_PRI_REMAP_ADDR                                                                          (0x5174)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI7_OFFSET                                                                 (28)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI7_MASK                                                                   (0x7 << RTL8373_DOT1Q_PRI_REMAP_PRI7_OFFSET)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI6_OFFSET                                                                 (24)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI6_MASK                                                                   (0x7 << RTL8373_DOT1Q_PRI_REMAP_PRI6_OFFSET)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI5_OFFSET                                                                 (20)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI5_MASK                                                                   (0x7 << RTL8373_DOT1Q_PRI_REMAP_PRI5_OFFSET)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI4_OFFSET                                                                 (16)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI4_MASK                                                                   (0x7 << RTL8373_DOT1Q_PRI_REMAP_PRI4_OFFSET)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI3_OFFSET                                                                 (12)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI3_MASK                                                                   (0x7 << RTL8373_DOT1Q_PRI_REMAP_PRI3_OFFSET)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI2_OFFSET                                                                 (8)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI2_MASK                                                                   (0x7 << RTL8373_DOT1Q_PRI_REMAP_PRI2_OFFSET)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI1_OFFSET                                                                 (4)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI1_MASK                                                                   (0x7 << RTL8373_DOT1Q_PRI_REMAP_PRI1_OFFSET)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI0_OFFSET                                                                 (0)
  #define RTL8373_DOT1Q_PRI_REMAP_PRI0_MASK                                                                   (0x7 << RTL8373_DOT1Q_PRI_REMAP_PRI0_OFFSET)

#define RTL8373_PRI_SEL_REMAP_DSCP_ADDR(index)                                                                (0x5178 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL8373_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_OFFSET(index)                                                ((index % 0xA) * 3)
  #define RTL8373_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_MASK(index)                                                  (0x7 << RTL8373_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_OFFSET(index))

#define RTL8373_RSPAN_PRI_REMAP_ADDR                                                                          (0x5194)
  #define RTL8373_RSPAN_PRI_REMAP_PRI7_OFFSET                                                                 (28)
  #define RTL8373_RSPAN_PRI_REMAP_PRI7_MASK                                                                   (0x7 << RTL8373_RSPAN_PRI_REMAP_PRI7_OFFSET)
  #define RTL8373_RSPAN_PRI_REMAP_PRI6_OFFSET                                                                 (24)
  #define RTL8373_RSPAN_PRI_REMAP_PRI6_MASK                                                                   (0x7 << RTL8373_RSPAN_PRI_REMAP_PRI6_OFFSET)
  #define RTL8373_RSPAN_PRI_REMAP_PRI5_OFFSET                                                                 (20)
  #define RTL8373_RSPAN_PRI_REMAP_PRI5_MASK                                                                   (0x7 << RTL8373_RSPAN_PRI_REMAP_PRI5_OFFSET)
  #define RTL8373_RSPAN_PRI_REMAP_PRI4_OFFSET                                                                 (16)
  #define RTL8373_RSPAN_PRI_REMAP_PRI4_MASK                                                                   (0x7 << RTL8373_RSPAN_PRI_REMAP_PRI4_OFFSET)
  #define RTL8373_RSPAN_PRI_REMAP_PRI3_OFFSET                                                                 (12)
  #define RTL8373_RSPAN_PRI_REMAP_PRI3_MASK                                                                   (0x7 << RTL8373_RSPAN_PRI_REMAP_PRI3_OFFSET)
  #define RTL8373_RSPAN_PRI_REMAP_PRI2_OFFSET                                                                 (8)
  #define RTL8373_RSPAN_PRI_REMAP_PRI2_MASK                                                                   (0x7 << RTL8373_RSPAN_PRI_REMAP_PRI2_OFFSET)
  #define RTL8373_RSPAN_PRI_REMAP_PRI1_OFFSET                                                                 (4)
  #define RTL8373_RSPAN_PRI_REMAP_PRI1_MASK                                                                   (0x7 << RTL8373_RSPAN_PRI_REMAP_PRI1_OFFSET)
  #define RTL8373_RSPAN_PRI_REMAP_PRI0_OFFSET                                                                 (0)
  #define RTL8373_RSPAN_PRI_REMAP_PRI0_MASK                                                                   (0x7 << RTL8373_RSPAN_PRI_REMAP_PRI0_OFFSET)

#define RTL8373_PRI_WEIGHT_ADDR(index)                                                                        (0x5198 + (((index) << 2))) /* index: 0-1 */
  #define RTL8373_PRI_WEIGHT_SVLAN_WEIGHT_OFFSET                                                              (20)
  #define RTL8373_PRI_WEIGHT_SVLAN_WEIGHT_MASK                                                                (0x1F << RTL8373_PRI_WEIGHT_SVLAN_WEIGHT_OFFSET)
  #define RTL8373_PRI_WEIGHT_ACL_WEIGHT_OFFSET                                                                (15)
  #define RTL8373_PRI_WEIGHT_ACL_WEIGHT_MASK                                                                  (0x1F << RTL8373_PRI_WEIGHT_ACL_WEIGHT_OFFSET)
  #define RTL8373_PRI_WEIGHT_DSCP_WEIGHT_OFFSET                                                               (10)
  #define RTL8373_PRI_WEIGHT_DSCP_WEIGHT_MASK                                                                 (0x1F << RTL8373_PRI_WEIGHT_DSCP_WEIGHT_OFFSET)
  #define RTL8373_PRI_WEIGHT_PORT_WEIGHT_OFFSET                                                               (5)
  #define RTL8373_PRI_WEIGHT_PORT_WEIGHT_MASK                                                                 (0x1F << RTL8373_PRI_WEIGHT_PORT_WEIGHT_OFFSET)
  #define RTL8373_PRI_WEIGHT_DOT1Q_WEIGHT_OFFSET                                                              (0)
  #define RTL8373_PRI_WEIGHT_DOT1Q_WEIGHT_MASK                                                                (0x1F << RTL8373_PRI_WEIGHT_DOT1Q_WEIGHT_OFFSET)

#define RTL8373_PORT_WEIGHT_SEL_ADDR(port)                                                                    (0x51A0 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_PORT_WEIGHT_SEL_WEIGHT_SEL_OFFSET(port)                                                     (port % 0xA)
  #define RTL8373_PORT_WEIGHT_SEL_WEIGHT_SEL_MASK(port)                                                       (0x1 << RTL8373_PORT_WEIGHT_SEL_WEIGHT_SEL_OFFSET(port))

#define RTL8373_QID_TO_PRI_ADDR(port)                                                                         (0x51A4 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_QID_TO_PRI_PRI7QNUM_OFFSET                                                                  (28)
  #define RTL8373_QID_TO_PRI_PRI7QNUM_MASK                                                                    (0x7 << RTL8373_QID_TO_PRI_PRI7QNUM_OFFSET)
  #define RTL8373_QID_TO_PRI_PRI6QNUM_OFFSET                                                                  (24)
  #define RTL8373_QID_TO_PRI_PRI6QNUM_MASK                                                                    (0x7 << RTL8373_QID_TO_PRI_PRI6QNUM_OFFSET)
  #define RTL8373_QID_TO_PRI_PRI5QNUM_OFFSET                                                                  (20)
  #define RTL8373_QID_TO_PRI_PRI5QNUM_MASK                                                                    (0x7 << RTL8373_QID_TO_PRI_PRI5QNUM_OFFSET)
  #define RTL8373_QID_TO_PRI_PRI4QNUM_OFFSET                                                                  (16)
  #define RTL8373_QID_TO_PRI_PRI4QNUM_MASK                                                                    (0x7 << RTL8373_QID_TO_PRI_PRI4QNUM_OFFSET)
  #define RTL8373_QID_TO_PRI_PRI3QNUM_OFFSET                                                                  (12)
  #define RTL8373_QID_TO_PRI_PRI3QNUM_MASK                                                                    (0x7 << RTL8373_QID_TO_PRI_PRI3QNUM_OFFSET)
  #define RTL8373_QID_TO_PRI_PRI2QNUM_OFFSET                                                                  (8)
  #define RTL8373_QID_TO_PRI_PRI2QNUM_MASK                                                                    (0x7 << RTL8373_QID_TO_PRI_PRI2QNUM_OFFSET)
  #define RTL8373_QID_TO_PRI_PRI1QNUM_OFFSET                                                                  (4)
  #define RTL8373_QID_TO_PRI_PRI1QNUM_MASK                                                                    (0x7 << RTL8373_QID_TO_PRI_PRI1QNUM_OFFSET)
  #define RTL8373_QID_TO_PRI_PRI0QNUM_OFFSET                                                                  (0)
  #define RTL8373_QID_TO_PRI_PRI0QNUM_MASK                                                                    (0x7 << RTL8373_QID_TO_PRI_PRI0QNUM_OFFSET)

#define RTL8373_INCPU_PRI_REMAP_ADDR                                                                          (0x51CC)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI7_TO_VAL_OFFSET                                                       (28)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI7_TO_VAL_MASK                                                         (0x7 << RTL8373_INCPU_PRI_REMAP_INTPRI7_TO_VAL_OFFSET)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI6_TO_VAL_OFFSET                                                       (24)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI6_TO_VAL_MASK                                                         (0x7 << RTL8373_INCPU_PRI_REMAP_INTPRI6_TO_VAL_OFFSET)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI5_TO_VAL_OFFSET                                                       (20)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI5_TO_VAL_MASK                                                         (0x7 << RTL8373_INCPU_PRI_REMAP_INTPRI5_TO_VAL_OFFSET)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI4_TO_VAL_OFFSET                                                       (16)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI4_TO_VAL_MASK                                                         (0x7 << RTL8373_INCPU_PRI_REMAP_INTPRI4_TO_VAL_OFFSET)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI3_TO_VAL_OFFSET                                                       (12)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI3_TO_VAL_MASK                                                         (0x7 << RTL8373_INCPU_PRI_REMAP_INTPRI3_TO_VAL_OFFSET)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI2_TO_VAL_OFFSET                                                       (8)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI2_TO_VAL_MASK                                                         (0x7 << RTL8373_INCPU_PRI_REMAP_INTPRI2_TO_VAL_OFFSET)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI1_TO_VAL_OFFSET                                                       (4)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI1_TO_VAL_MASK                                                         (0x7 << RTL8373_INCPU_PRI_REMAP_INTPRI1_TO_VAL_OFFSET)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI0_TO_VAL_OFFSET                                                       (0)
  #define RTL8373_INCPU_PRI_REMAP_INTPRI0_TO_VAL_MASK                                                         (0x7 << RTL8373_INCPU_PRI_REMAP_INTPRI0_TO_VAL_OFFSET)

#define RTL8373_EXCPU_PRI_REMAP_ADDR                                                                          (0x51D0)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI7_TO_VAL_OFFSET                                                       (28)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI7_TO_VAL_MASK                                                         (0x7 << RTL8373_EXCPU_PRI_REMAP_INTPRI7_TO_VAL_OFFSET)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI6_TO_VAL_OFFSET                                                       (24)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI6_TO_VAL_MASK                                                         (0x7 << RTL8373_EXCPU_PRI_REMAP_INTPRI6_TO_VAL_OFFSET)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI5_TO_VAL_OFFSET                                                       (20)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI5_TO_VAL_MASK                                                         (0x7 << RTL8373_EXCPU_PRI_REMAP_INTPRI5_TO_VAL_OFFSET)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI4_TO_VAL_OFFSET                                                       (16)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI4_TO_VAL_MASK                                                         (0x7 << RTL8373_EXCPU_PRI_REMAP_INTPRI4_TO_VAL_OFFSET)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI3_TO_VAL_OFFSET                                                       (12)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI3_TO_VAL_MASK                                                         (0x7 << RTL8373_EXCPU_PRI_REMAP_INTPRI3_TO_VAL_OFFSET)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI2_TO_VAL_OFFSET                                                       (8)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI2_TO_VAL_MASK                                                         (0x7 << RTL8373_EXCPU_PRI_REMAP_INTPRI2_TO_VAL_OFFSET)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI1_TO_VAL_OFFSET                                                       (4)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI1_TO_VAL_MASK                                                         (0x7 << RTL8373_EXCPU_PRI_REMAP_INTPRI1_TO_VAL_OFFSET)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI0_TO_VAL_OFFSET                                                       (0)
  #define RTL8373_EXCPU_PRI_REMAP_INTPRI0_TO_VAL_MASK                                                         (0x7 << RTL8373_EXCPU_PRI_REMAP_INTPRI0_TO_VAL_OFFSET)

#define RTL8373_PORT_PRI_DUP_ADDR(port)                                                                       (0x674C + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_PORT_PRI_DUP_PORT_BASE_PRI_DUP_OFFSET(port)                                                 ((port % 0xA) * 3)
  #define RTL8373_PORT_PRI_DUP_PORT_BASE_PRI_DUP_MASK(port)                                                   (0x7 << RTL8373_PORT_PRI_DUP_PORT_BASE_PRI_DUP_OFFSET(port))

/*
 * Feature: Scheduling & Queue Management
 */
#define RTL8373_SCHED_PORT_Q_CTRL_SET_ADDR(port, index)                                                       (0x1D28 + (port << 10) + (((index) << 2))) /* port: 0-9, index: 0-7 */
  #define RTL8373_SCHED_PORT_Q_CTRL_SET_STRICT_EN_OFFSET                                                      (7)
  #define RTL8373_SCHED_PORT_Q_CTRL_SET_STRICT_EN_MASK                                                        (0x1 << RTL8373_SCHED_PORT_Q_CTRL_SET_STRICT_EN_OFFSET)
  #define RTL8373_SCHED_PORT_Q_CTRL_SET_WEIGHT_OFFSET                                                         (0)
  #define RTL8373_SCHED_PORT_Q_CTRL_SET_WEIGHT_MASK                                                           (0x7F << RTL8373_SCHED_PORT_Q_CTRL_SET_WEIGHT_OFFSET)

#define RTL8373_SCHED_PORT_ALGO_CTRL_ADDR(port)                                                               (0x4534 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_OFFSET(port)                                                (port % 0xA)
  #define RTL8373_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_MASK(port)                                                  (0x1 << RTL8373_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_OFFSET(port))

#define RTL8373_CFG_TG_URR_SEL_ADDR                                                                           (0x4538)
  #define RTL8373_CFG_TG_URR_SEL_CFG_TG_URR_SEL_OFFSET                                                        (0)
  #define RTL8373_CFG_TG_URR_SEL_CFG_TG_URR_SEL_MASK                                                          (0x3 << RTL8373_CFG_TG_URR_SEL_CFG_TG_URR_SEL_OFFSET)

/*
 * Feature: Remarking
 */
#define RTL8373_RMK_CTRL_ADDR                                                                                 (0x6750)
  #define RTL8373_RMK_CTRL_IPRI_RMK_SRC_OFFSET                                                                (1)
  #define RTL8373_RMK_CTRL_IPRI_RMK_SRC_MASK                                                                  (0x1 << RTL8373_RMK_CTRL_IPRI_RMK_SRC_OFFSET)
  #define RTL8373_RMK_CTRL_DSCP_RMK_SRC_OFFSET                                                                (0)
  #define RTL8373_RMK_CTRL_DSCP_RMK_SRC_MASK                                                                  (0x1 << RTL8373_RMK_CTRL_DSCP_RMK_SRC_OFFSET)

#define RTL8373_RMK_PORT_CTRL_ADDR(port)                                                                      (0x6754 + (((port) << 2))) /* port: 0-9 */
  #define RTL8373_RMK_PORT_CTRL_DSCP_RMK_EN_OFFSET                                                            (1)
  #define RTL8373_RMK_PORT_CTRL_DSCP_RMK_EN_MASK                                                              (0x1 << RTL8373_RMK_PORT_CTRL_DSCP_RMK_EN_OFFSET)
  #define RTL8373_RMK_PORT_CTRL_IPRI_RMK_EN_OFFSET                                                            (0)
  #define RTL8373_RMK_PORT_CTRL_IPRI_RMK_EN_MASK                                                              (0x1 << RTL8373_RMK_PORT_CTRL_IPRI_RMK_EN_OFFSET)

#define RTL8373_RMK_INTPRI2IPRI_CTRL_ADDR                                                                     (0x677C)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI7_OFFSET                                                           (28)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI7_MASK                                                             (0x7 << RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI7_OFFSET)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI6_OFFSET                                                           (24)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI6_MASK                                                             (0x7 << RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI6_OFFSET)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI5_OFFSET                                                           (20)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI5_MASK                                                             (0x7 << RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI5_OFFSET)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI4_OFFSET                                                           (16)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI4_MASK                                                             (0x7 << RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI4_OFFSET)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI3_OFFSET                                                           (12)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI3_MASK                                                             (0x7 << RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI3_OFFSET)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI2_OFFSET                                                           (8)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI2_MASK                                                             (0x7 << RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI2_OFFSET)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI1_OFFSET                                                           (4)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI1_MASK                                                             (0x7 << RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI1_OFFSET)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI0_OFFSET                                                           (0)
  #define RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI0_MASK                                                             (0x7 << RTL8373_RMK_INTPRI2IPRI_CTRL_IPRI0_OFFSET)

#define RTL8373_RMK_INTPRI2DSCP_CTRL_ADDR(index)                                                              (0x6780 + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL8373_RMK_INTPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                     ((index % 0x5) * 6)
  #define RTL8373_RMK_INTPRI2DSCP_CTRL_DSCP_MASK(index)                                                       (0x3F << RTL8373_RMK_INTPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL8373_RMK_DSCP2DSCP_CTRL_ADDR(index)                                                                (0x6788 + (((index / 5) << 2))) /* index: 0-63 */
  #define RTL8373_RMK_DSCP2DSCP_CTRL_DSCP_OFFSET(index)                                                       ((index % 0x5) * 6)
  #define RTL8373_RMK_DSCP2DSCP_CTRL_DSCP_MASK(index)                                                         (0x3F << RTL8373_RMK_DSCP2DSCP_CTRL_DSCP_OFFSET(index))

/*
 * Feature: 802.1X
 */
#define RTL8373_DOT1X_PORT_EN_ADDR(port)                                                                      (0x5574 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_DOT1X_PORT_EN_PORT_EN_OFFSET(port)                                                          (port % 0xA)
  #define RTL8373_DOT1X_PORT_EN_PORT_EN_MASK(port)                                                            (0x1 << RTL8373_DOT1X_PORT_EN_PORT_EN_OFFSET(port))

#define RTL8373_DOT1X_MAC_EN_ADDR(port)                                                                       (0x5578 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_DOT1X_MAC_EN_MAC_EN_OFFSET(port)                                                            (port % 0xA)
  #define RTL8373_DOT1X_MAC_EN_MAC_EN_MASK(port)                                                              (0x1 << RTL8373_DOT1X_MAC_EN_MAC_EN_OFFSET(port))

#define RTL8373_DOT1X_PORT_AUTH_ADDR(port)                                                                    (0x557C + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_DOT1X_PORT_AUTH_PORT_AUTH_OFFSET(port)                                                      (port % 0xA)
  #define RTL8373_DOT1X_PORT_AUTH_PORT_AUTH_MASK(port)                                                        (0x1 << RTL8373_DOT1X_PORT_AUTH_PORT_AUTH_OFFSET(port))

#define RTL8373_DOT1X_PORT_DIR_ADDR(port)                                                                     (0x5580 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_DOT1X_PORT_DIR_PORT_DIR_OFFSET(port)                                                        (port % 0xA)
  #define RTL8373_DOT1X_PORT_DIR_PORT_DIR_MASK(port)                                                          (0x1 << RTL8373_DOT1X_PORT_DIR_PORT_DIR_OFFSET(port))

#define RTL8373_DOT1X_TRAP_PRIORITY_ADDR                                                                      (0x51D4)
  #define RTL8373_DOT1X_TRAP_PRIORITY_TRAP_PRI_OFFSET                                                         (0)
  #define RTL8373_DOT1X_TRAP_PRIORITY_TRAP_PRI_MASK                                                           (0x7 << RTL8373_DOT1X_TRAP_PRIORITY_TRAP_PRI_OFFSET)

#define RTL8373_DOT1X_UNAUTH_ACT_ADDR(port)                                                                   (0x5584 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_DOT1X_UNAUTH_ACT_PORT_ACT_OFFSET(port)                                                      ((port % 0xA) << 1)
  #define RTL8373_DOT1X_UNAUTH_ACT_PORT_ACT_MASK(port)                                                        (0x3 << RTL8373_DOT1X_UNAUTH_ACT_PORT_ACT_OFFSET(port))

#define RTL8373_DOT1X_TRAP_CPU_SEL_ADDR                                                                       (0x51D8)
  #define RTL8373_DOT1X_TRAP_CPU_SEL_TRAP_CPU_SEL_OFFSET                                                      (0)
  #define RTL8373_DOT1X_TRAP_CPU_SEL_TRAP_CPU_SEL_MASK                                                        (0x3 << RTL8373_DOT1X_TRAP_CPU_SEL_TRAP_CPU_SEL_OFFSET)

#define RTL8373_DOT1X_CFG_ADDR                                                                                (0x5588)
  #define RTL8373_DOT1X_CFG_GUSET_OP_OFFSET                                                                   (13)
  #define RTL8373_DOT1X_CFG_GUSET_OP_MASK                                                                     (0x1 << RTL8373_DOT1X_CFG_GUSET_OP_OFFSET)
  #define RTL8373_DOT1X_CFG_MAC_DIR_OFFSET                                                                    (12)
  #define RTL8373_DOT1X_CFG_MAC_DIR_MASK                                                                      (0x1 << RTL8373_DOT1X_CFG_MAC_DIR_OFFSET)
  #define RTL8373_DOT1X_CFG_GUEST_VID_OFFSET                                                                  (0)
  #define RTL8373_DOT1X_CFG_GUEST_VID_MASK                                                                    (0xFFF << RTL8373_DOT1X_CFG_GUEST_VID_OFFSET)

/*
 * Feature: Attack Prevention
 */
#define RTL8373_ATK_PRVNT_CTRL_ADDR                                                                           (0x51DC)
  #define RTL8373_ATK_PRVNT_CTRL_ICMPFRAGMENT_OFFSET                                                          (10)
  #define RTL8373_ATK_PRVNT_CTRL_ICMPFRAGMENT_MASK                                                            (0x1 << RTL8373_ATK_PRVNT_CTRL_ICMPFRAGMENT_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_TCPFRAGERR_OFFSET                                                            (9)
  #define RTL8373_ATK_PRVNT_CTRL_TCPFRAGERR_MASK                                                              (0x1 << RTL8373_ATK_PRVNT_CTRL_TCPFRAGERR_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_TCPSHORTHDR_OFFSET                                                           (8)
  #define RTL8373_ATK_PRVNT_CTRL_TCPSHORTHDR_MASK                                                             (0x1 << RTL8373_ATK_PRVNT_CTRL_TCPSHORTHDR_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_SYN1024_OFFSET                                                               (7)
  #define RTL8373_ATK_PRVNT_CTRL_SYN1024_MASK                                                                 (0x1 << RTL8373_ATK_PRVNT_CTRL_SYN1024_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_NULLSCAN_OFFSET                                                              (6)
  #define RTL8373_ATK_PRVNT_CTRL_NULLSCAN_MASK                                                                (0x1 << RTL8373_ATK_PRVNT_CTRL_NULLSCAN_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_XMASCAN_OFFSET                                                               (5)
  #define RTL8373_ATK_PRVNT_CTRL_XMASCAN_MASK                                                                 (0x1 << RTL8373_ATK_PRVNT_CTRL_XMASCAN_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_SYNFINSCAN_OFFSET                                                            (4)
  #define RTL8373_ATK_PRVNT_CTRL_SYNFINSCAN_MASK                                                              (0x1 << RTL8373_ATK_PRVNT_CTRL_SYNFINSCAN_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_BLAT_OFFSET                                                                  (3)
  #define RTL8373_ATK_PRVNT_CTRL_BLAT_MASK                                                                    (0x1 << RTL8373_ATK_PRVNT_CTRL_BLAT_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_LAND_V6_OFFSET                                                               (2)
  #define RTL8373_ATK_PRVNT_CTRL_LAND_V6_MASK                                                                 (0x1 << RTL8373_ATK_PRVNT_CTRL_LAND_V6_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_LAND_V4_OFFSET                                                               (1)
  #define RTL8373_ATK_PRVNT_CTRL_LAND_V4_MASK                                                                 (0x1 << RTL8373_ATK_PRVNT_CTRL_LAND_V4_OFFSET)
  #define RTL8373_ATK_PRVNT_CTRL_DAEQSA_OFFSET                                                                (0)
  #define RTL8373_ATK_PRVNT_CTRL_DAEQSA_MASK                                                                  (0x1 << RTL8373_ATK_PRVNT_CTRL_DAEQSA_OFFSET)

#define RTL8373_MIN_TCPHDR_LEN_ADDR                                                                           (0x51E0)
  #define RTL8373_MIN_TCPHDR_LEN_LEN_OFFSET                                                                   (0)
  #define RTL8373_MIN_TCPHDR_LEN_LEN_MASK                                                                     (0x1F << RTL8373_MIN_TCPHDR_LEN_LEN_OFFSET)

/*
 * Feature: WOL
 */
#define RTL8373_WOL_CTRL_ADDR                                                                                 (0x6F4C)
  #define RTL8373_WOL_CTRL_WOL_EN_OFFSET                                                                      (10)
  #define RTL8373_WOL_CTRL_WOL_EN_MASK                                                                        (0x1 << RTL8373_WOL_CTRL_WOL_EN_OFFSET)
  #define RTL8373_WOL_CTRL_WOL_PMSK_OFFSET                                                                    (0)
  #define RTL8373_WOL_CTRL_WOL_PMSK_MASK                                                                      (0x3FF << RTL8373_WOL_CTRL_WOL_PMSK_OFFSET)

#define RTL8373_WOL_MAC0_ADDR                                                                                 (0x6F50)
  #define RTL8373_WOL_MAC0_WOL_MAC_0_31_OFFSET                                                                (0)
  #define RTL8373_WOL_MAC0_WOL_MAC_0_31_MASK                                                                  (0xFFFFFFFF << RTL8373_WOL_MAC0_WOL_MAC_0_31_OFFSET)

#define RTL8373_WOL_MAC1_ADDR                                                                                 (0x6F54)
  #define RTL8373_WOL_MAC1_WOL_MAC_32_47_OFFSET                                                               (0)
  #define RTL8373_WOL_MAC1_WOL_MAC_32_47_MASK                                                                 (0xFFFF << RTL8373_WOL_MAC1_WOL_MAC_32_47_OFFSET)

#define RTL8373_PHY_WOL_CTRL_ADDR                                                                             (0xBD4)
  #define RTL8373_PHY_WOL_CTRL_PHY_WOL_EN_OFFSET                                                              (0)
  #define RTL8373_PHY_WOL_CTRL_PHY_WOL_EN_MASK                                                                (0x1 << RTL8373_PHY_WOL_CTRL_PHY_WOL_EN_OFFSET)

#define RTL8373_PHY_WOL_MAC0_ADDR                                                                             (0xBD8)
  #define RTL8373_PHY_WOL_MAC0_PHY_WOL_MAC_0_31_OFFSET                                                        (0)
  #define RTL8373_PHY_WOL_MAC0_PHY_WOL_MAC_0_31_MASK                                                          (0xFFFFFFFF << RTL8373_PHY_WOL_MAC0_PHY_WOL_MAC_0_31_OFFSET)

#define RTL8373_PHY_WOL_MAC1_ADDR                                                                             (0xBDC)
  #define RTL8373_PHY_WOL_MAC1_PHY_WOL_MAC_32_47_OFFSET                                                       (0)
  #define RTL8373_PHY_WOL_MAC1_PHY_WOL_MAC_32_47_MASK                                                         (0xFFFF << RTL8373_PHY_WOL_MAC1_PHY_WOL_MAC_32_47_OFFSET)

/*
 * Feature: Parser
 */
#define RTL8373_PARSER_FIELD_SELTOR_CTRL_ADDR(index)                                                          (0x6F58 + (((index) << 2))) /* index: 0-15 */
  #define RTL8373_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET                                                      (3)
  #define RTL8373_PARSER_FIELD_SELTOR_CTRL_OFFSET_MASK                                                        (0xFF << RTL8373_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET)
  #define RTL8373_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET                                                         (0)
  #define RTL8373_PARSER_FIELD_SELTOR_CTRL_FMT_MASK                                                           (0x7 << RTL8373_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET)

#define RTL8373_PARSER_CTRL_ADDR                                                                              (0x6F98)
  #define RTL8373_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET                                                       (0)
  #define RTL8373_PARSER_CTRL_RFC1042_OUI_IGNORE_MASK                                                         (0x1 << RTL8373_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET)

#define RTL8373_PARSER_DROP_REASON_ADDR(port)                                                                 (0x1264 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_PARSER_DROP_REASON_REASON_OFFSET                                                            (0)
  #define RTL8373_PARSER_DROP_REASON_REASON_MASK                                                              (0xF << RTL8373_PARSER_DROP_REASON_REASON_OFFSET)

/*
 * Feature: Parser HSB
 */
#define RTL8373_HSB_DATA0_ADDR                                                                                (0x6F9C)
  #define RTL8373_HSB_DATA0_DMAC17_0_OFFSET                                                                   (14)
  #define RTL8373_HSB_DATA0_DMAC17_0_MASK                                                                     (0x3FFFF << RTL8373_HSB_DATA0_DMAC17_0_OFFSET)
  #define RTL8373_HSB_DATA0_PKE_LEN_OFFSET                                                                    (0)
  #define RTL8373_HSB_DATA0_PKE_LEN_MASK                                                                      (0x3FFF << RTL8373_HSB_DATA0_PKE_LEN_OFFSET)

#define RTL8373_HSB_DATA1_ADDR                                                                                (0x6FA0)
  #define RTL8373_HSB_DATA1_SMAC1_0_OFFSET                                                                    (30)
  #define RTL8373_HSB_DATA1_SMAC1_0_MASK                                                                      (0x3 << RTL8373_HSB_DATA1_SMAC1_0_OFFSET)
  #define RTL8373_HSB_DATA1_DMAC47_18_OFFSET                                                                  (0)
  #define RTL8373_HSB_DATA1_DMAC47_18_MASK                                                                    (0x3FFFFFFF << RTL8373_HSB_DATA1_DMAC47_18_OFFSET)

#define RTL8373_HSB_DATA2_ADDR                                                                                (0x6FA4)
  #define RTL8373_HSB_DATA2_SMAC33_2_OFFSET                                                                   (0)
  #define RTL8373_HSB_DATA2_SMAC33_2_MASK                                                                     (0xFFFFFFFF << RTL8373_HSB_DATA2_SMAC33_2_OFFSET)

#define RTL8373_HSB_DATA3_ADDR                                                                                (0x6FA8)
  #define RTL8373_HSB_DATA3_CPUTAG16_0_OFFSET                                                                 (15)
  #define RTL8373_HSB_DATA3_CPUTAG16_0_MASK                                                                   (0x1FFFF << RTL8373_HSB_DATA3_CPUTAG16_0_OFFSET)
  #define RTL8373_HSB_DATA3_CPUTAG_IF_OFFSET                                                                  (14)
  #define RTL8373_HSB_DATA3_CPUTAG_IF_MASK                                                                    (0x1 << RTL8373_HSB_DATA3_CPUTAG_IF_OFFSET)
  #define RTL8373_HSB_DATA3_SMAC47_34_OFFSET                                                                  (0)
  #define RTL8373_HSB_DATA3_SMAC47_34_MASK                                                                    (0x3FFF << RTL8373_HSB_DATA3_SMAC47_34_OFFSET)

#define RTL8373_HSB_DATA4_ADDR                                                                                (0x6FAC)
  #define RTL8373_HSB_DATA4_STAG_OFFSET                                                                       (16)
  #define RTL8373_HSB_DATA4_STAG_MASK                                                                         (0xFFFF << RTL8373_HSB_DATA4_STAG_OFFSET)
  #define RTL8373_HSB_DATA4_STAG_IF_OFFSET                                                                    (15)
  #define RTL8373_HSB_DATA4_STAG_IF_MASK                                                                      (0x1 << RTL8373_HSB_DATA4_STAG_IF_OFFSET)
  #define RTL8373_HSB_DATA4_CPUTAG31_17_OFFSET                                                                (0)
  #define RTL8373_HSB_DATA4_CPUTAG31_17_MASK                                                                  (0x7FFF << RTL8373_HSB_DATA4_CPUTAG31_17_OFFSET)

#define RTL8373_HSB_DATA5_ADDR                                                                                (0x6FB0)
  #define RTL8373_HSB_DATA5_ETYPE13_0_OFFSET                                                                  (18)
  #define RTL8373_HSB_DATA5_ETYPE13_0_MASK                                                                    (0x3FFF << RTL8373_HSB_DATA5_ETYPE13_0_OFFSET)
  #define RTL8373_HSB_DATA5_RTAG_IF_OFFSET                                                                    (17)
  #define RTL8373_HSB_DATA5_RTAG_IF_MASK                                                                      (0x1 << RTL8373_HSB_DATA5_RTAG_IF_OFFSET)
  #define RTL8373_HSB_DATA5_CTAG_OFFSET                                                                       (1)
  #define RTL8373_HSB_DATA5_CTAG_MASK                                                                         (0xFFFF << RTL8373_HSB_DATA5_CTAG_OFFSET)
  #define RTL8373_HSB_DATA5_CTAG_IF_OFFSET                                                                    (0)
  #define RTL8373_HSB_DATA5_CTAG_IF_MASK                                                                      (0x1 << RTL8373_HSB_DATA5_CTAG_IF_OFFSET)

#define RTL8373_HSB_DATA6_ADDR                                                                                (0x6FB4)
  #define RTL8373_HSB_DATA6_DIP16_0_OFFSET                                                                    (15)
  #define RTL8373_HSB_DATA6_DIP16_0_MASK                                                                      (0x1FFFF << RTL8373_HSB_DATA6_DIP16_0_OFFSET)
  #define RTL8373_HSB_DATA6_IGMP_OFFSET                                                                       (14)
  #define RTL8373_HSB_DATA6_IGMP_MASK                                                                         (0x1 << RTL8373_HSB_DATA6_IGMP_OFFSET)
  #define RTL8373_HSB_DATA6_ICMP_OFFSET                                                                       (13)
  #define RTL8373_HSB_DATA6_ICMP_MASK                                                                         (0x1 << RTL8373_HSB_DATA6_ICMP_OFFSET)
  #define RTL8373_HSB_DATA6_UDP_OFFSET                                                                        (12)
  #define RTL8373_HSB_DATA6_UDP_MASK                                                                          (0x1 << RTL8373_HSB_DATA6_UDP_OFFSET)
  #define RTL8373_HSB_DATA6_TCP_OFFSET                                                                        (11)
  #define RTL8373_HSB_DATA6_TCP_MASK                                                                          (0x1 << RTL8373_HSB_DATA6_TCP_OFFSET)
  #define RTL8373_HSB_DATA6_IPTYPE_OFFSET                                                                     (9)
  #define RTL8373_HSB_DATA6_IPTYPE_MASK                                                                       (0x3 << RTL8373_HSB_DATA6_IPTYPE_OFFSET)
  #define RTL8373_HSB_DATA6_ARP_OFFSET                                                                        (8)
  #define RTL8373_HSB_DATA6_ARP_MASK                                                                          (0x1 << RTL8373_HSB_DATA6_ARP_OFFSET)
  #define RTL8373_HSB_DATA6_OAM_OFFSET                                                                        (7)
  #define RTL8373_HSB_DATA6_OAM_MASK                                                                          (0x1 << RTL8373_HSB_DATA6_OAM_OFFSET)
  #define RTL8373_HSB_DATA6_RLPP_OFFSET                                                                       (6)
  #define RTL8373_HSB_DATA6_RLPP_MASK                                                                         (0x1 << RTL8373_HSB_DATA6_RLPP_OFFSET)
  #define RTL8373_HSB_DATA6_RLDP_OFFSET                                                                       (5)
  #define RTL8373_HSB_DATA6_RLDP_MASK                                                                         (0x1 << RTL8373_HSB_DATA6_RLDP_OFFSET)
  #define RTL8373_HSB_DATA6_RRCP_OFFSET                                                                       (4)
  #define RTL8373_HSB_DATA6_RRCP_MASK                                                                         (0x1 << RTL8373_HSB_DATA6_RRCP_OFFSET)
  #define RTL8373_HSB_DATA6_PPPOE_OFFSET                                                                      (3)
  #define RTL8373_HSB_DATA6_PPPOE_MASK                                                                        (0x1 << RTL8373_HSB_DATA6_PPPOE_OFFSET)
  #define RTL8373_HSB_DATA6_SNAP_OFFSET                                                                       (2)
  #define RTL8373_HSB_DATA6_SNAP_MASK                                                                         (0x1 << RTL8373_HSB_DATA6_SNAP_OFFSET)
  #define RTL8373_HSB_DATA6_ETYPE15_14_OFFSET                                                                 (0)
  #define RTL8373_HSB_DATA6_ETYPE15_14_MASK                                                                   (0x3 << RTL8373_HSB_DATA6_ETYPE15_14_OFFSET)

#define RTL8373_HSB_DATA7_ADDR                                                                                (0x6FB8)
  #define RTL8373_HSB_DATA7_SIP16_0_OFFSET                                                                    (15)
  #define RTL8373_HSB_DATA7_SIP16_0_MASK                                                                      (0x1FFFF << RTL8373_HSB_DATA7_SIP16_0_OFFSET)
  #define RTL8373_HSB_DATA7_DIP31_17_OFFSET                                                                   (0)
  #define RTL8373_HSB_DATA7_DIP31_17_MASK                                                                     (0x7FFF << RTL8373_HSB_DATA7_DIP31_17_OFFSET)

#define RTL8373_HSB_DATA8_ADDR                                                                                (0x6FBC)
  #define RTL8373_HSB_DATA8_L4SPORT0_OFFSET                                                                   (31)
  #define RTL8373_HSB_DATA8_L4SPORT0_MASK                                                                     (0x1 << RTL8373_HSB_DATA8_L4SPORT0_OFFSET)
  #define RTL8373_HSB_DATA8_L4DPORT_OFFSET                                                                    (15)
  #define RTL8373_HSB_DATA8_L4DPORT_MASK                                                                      (0xFFFF << RTL8373_HSB_DATA8_L4DPORT_OFFSET)
  #define RTL8373_HSB_DATA8_SIP31_17_OFFSET                                                                   (0)
  #define RTL8373_HSB_DATA8_SIP31_17_MASK                                                                     (0x7FFF << RTL8373_HSB_DATA8_SIP31_17_OFFSET)

#define RTL8373_HSB_DATA9_ADDR                                                                                (0x6FC0)
  #define RTL8373_HSB_DATA9_UDV0_OFFSET                                                                       (31)
  #define RTL8373_HSB_DATA9_UDV0_MASK                                                                         (0x1 << RTL8373_HSB_DATA9_UDV0_OFFSET)
  #define RTL8373_HSB_DATA9_TOS_OFFSET                                                                        (15)
  #define RTL8373_HSB_DATA9_TOS_MASK                                                                          (0xFFFF << RTL8373_HSB_DATA9_TOS_OFFSET)
  #define RTL8373_HSB_DATA9_L4SPORT15_1_OFFSET                                                                (0)
  #define RTL8373_HSB_DATA9_L4SPORT15_1_MASK                                                                  (0x7FFF << RTL8373_HSB_DATA9_L4SPORT15_1_OFFSET)

#define RTL8373_HSB_DATA10_ADDR                                                                               (0x6FC4)
  #define RTL8373_HSB_DATA10_UDF1_0_0_OFFSET                                                                  (31)
  #define RTL8373_HSB_DATA10_UDF1_0_0_MASK                                                                    (0x1 << RTL8373_HSB_DATA10_UDF1_0_0_OFFSET)
  #define RTL8373_HSB_DATA10_UDF0_OFFSET                                                                      (15)
  #define RTL8373_HSB_DATA10_UDF0_MASK                                                                        (0xFFFF << RTL8373_HSB_DATA10_UDF0_OFFSET)
  #define RTL8373_HSB_DATA10_UDV15_OFFSET                                                                     (14)
  #define RTL8373_HSB_DATA10_UDV15_MASK                                                                       (0x1 << RTL8373_HSB_DATA10_UDV15_OFFSET)
  #define RTL8373_HSB_DATA10_UDV14_OFFSET                                                                     (13)
  #define RTL8373_HSB_DATA10_UDV14_MASK                                                                       (0x1 << RTL8373_HSB_DATA10_UDV14_OFFSET)
  #define RTL8373_HSB_DATA10_UDV13_OFFSET                                                                     (12)
  #define RTL8373_HSB_DATA10_UDV13_MASK                                                                       (0x1 << RTL8373_HSB_DATA10_UDV13_OFFSET)
  #define RTL8373_HSB_DATA10_UDV12_OFFSET                                                                     (11)
  #define RTL8373_HSB_DATA10_UDV12_MASK                                                                       (0x1 << RTL8373_HSB_DATA10_UDV12_OFFSET)
  #define RTL8373_HSB_DATA10_UDV11_OFFSET                                                                     (10)
  #define RTL8373_HSB_DATA10_UDV11_MASK                                                                       (0x1 << RTL8373_HSB_DATA10_UDV11_OFFSET)
  #define RTL8373_HSB_DATA10_UDV10_OFFSET                                                                     (9)
  #define RTL8373_HSB_DATA10_UDV10_MASK                                                                       (0x1 << RTL8373_HSB_DATA10_UDV10_OFFSET)
  #define RTL8373_HSB_DATA10_UDV9_OFFSET                                                                      (8)
  #define RTL8373_HSB_DATA10_UDV9_MASK                                                                        (0x1 << RTL8373_HSB_DATA10_UDV9_OFFSET)
  #define RTL8373_HSB_DATA10_UDV8_OFFSET                                                                      (7)
  #define RTL8373_HSB_DATA10_UDV8_MASK                                                                        (0x1 << RTL8373_HSB_DATA10_UDV8_OFFSET)
  #define RTL8373_HSB_DATA10_UDV7_OFFSET                                                                      (6)
  #define RTL8373_HSB_DATA10_UDV7_MASK                                                                        (0x1 << RTL8373_HSB_DATA10_UDV7_OFFSET)
  #define RTL8373_HSB_DATA10_UDV6_OFFSET                                                                      (5)
  #define RTL8373_HSB_DATA10_UDV6_MASK                                                                        (0x1 << RTL8373_HSB_DATA10_UDV6_OFFSET)
  #define RTL8373_HSB_DATA10_UDV5_OFFSET                                                                      (4)
  #define RTL8373_HSB_DATA10_UDV5_MASK                                                                        (0x1 << RTL8373_HSB_DATA10_UDV5_OFFSET)
  #define RTL8373_HSB_DATA10_UDV4_OFFSET                                                                      (3)
  #define RTL8373_HSB_DATA10_UDV4_MASK                                                                        (0x1 << RTL8373_HSB_DATA10_UDV4_OFFSET)
  #define RTL8373_HSB_DATA10_UDV3_OFFSET                                                                      (2)
  #define RTL8373_HSB_DATA10_UDV3_MASK                                                                        (0x1 << RTL8373_HSB_DATA10_UDV3_OFFSET)
  #define RTL8373_HSB_DATA10_UDV2_OFFSET                                                                      (1)
  #define RTL8373_HSB_DATA10_UDV2_MASK                                                                        (0x1 << RTL8373_HSB_DATA10_UDV2_OFFSET)
  #define RTL8373_HSB_DATA10_UDV1_OFFSET                                                                      (0)
  #define RTL8373_HSB_DATA10_UDV1_MASK                                                                        (0x1 << RTL8373_HSB_DATA10_UDV1_OFFSET)

#define RTL8373_HSB_DATA11_ADDR                                                                               (0x6FC8)
  #define RTL8373_HSB_DATA11_UDF3_0_0_OFFSET                                                                  (31)
  #define RTL8373_HSB_DATA11_UDF3_0_0_MASK                                                                    (0x1 << RTL8373_HSB_DATA11_UDF3_0_0_OFFSET)
  #define RTL8373_HSB_DATA11_UDF2_OFFSET                                                                      (15)
  #define RTL8373_HSB_DATA11_UDF2_MASK                                                                        (0xFFFF << RTL8373_HSB_DATA11_UDF2_OFFSET)
  #define RTL8373_HSB_DATA11_UDF1_15_1_OFFSET                                                                 (0)
  #define RTL8373_HSB_DATA11_UDF1_15_1_MASK                                                                   (0x7FFF << RTL8373_HSB_DATA11_UDF1_15_1_OFFSET)

#define RTL8373_HSB_DATA12_ADDR                                                                               (0x6FCC)
  #define RTL8373_HSB_DATA12_UDF5_0_0_OFFSET                                                                  (31)
  #define RTL8373_HSB_DATA12_UDF5_0_0_MASK                                                                    (0x1 << RTL8373_HSB_DATA12_UDF5_0_0_OFFSET)
  #define RTL8373_HSB_DATA12_UDF4_OFFSET                                                                      (15)
  #define RTL8373_HSB_DATA12_UDF4_MASK                                                                        (0xFFFF << RTL8373_HSB_DATA12_UDF4_OFFSET)
  #define RTL8373_HSB_DATA12_UDF3_15_1_OFFSET                                                                 (0)
  #define RTL8373_HSB_DATA12_UDF3_15_1_MASK                                                                   (0x7FFF << RTL8373_HSB_DATA12_UDF3_15_1_OFFSET)

#define RTL8373_HSB_DATA13_ADDR                                                                               (0x6FD0)
  #define RTL8373_HSB_DATA13_UDF7_0_0_OFFSET                                                                  (31)
  #define RTL8373_HSB_DATA13_UDF7_0_0_MASK                                                                    (0x1 << RTL8373_HSB_DATA13_UDF7_0_0_OFFSET)
  #define RTL8373_HSB_DATA13_UDF6_OFFSET                                                                      (15)
  #define RTL8373_HSB_DATA13_UDF6_MASK                                                                        (0xFFFF << RTL8373_HSB_DATA13_UDF6_OFFSET)
  #define RTL8373_HSB_DATA13_UDF5_15_1_OFFSET                                                                 (0)
  #define RTL8373_HSB_DATA13_UDF5_15_1_MASK                                                                   (0x7FFF << RTL8373_HSB_DATA13_UDF5_15_1_OFFSET)

#define RTL8373_HSB_DATA14_ADDR                                                                               (0x6FD4)
  #define RTL8373_HSB_DATA14_UDF9_0_0_OFFSET                                                                  (31)
  #define RTL8373_HSB_DATA14_UDF9_0_0_MASK                                                                    (0x1 << RTL8373_HSB_DATA14_UDF9_0_0_OFFSET)
  #define RTL8373_HSB_DATA14_UDF8_OFFSET                                                                      (15)
  #define RTL8373_HSB_DATA14_UDF8_MASK                                                                        (0xFFFF << RTL8373_HSB_DATA14_UDF8_OFFSET)
  #define RTL8373_HSB_DATA14_UDF7_15_1_OFFSET                                                                 (0)
  #define RTL8373_HSB_DATA14_UDF7_15_1_MASK                                                                   (0x7FFF << RTL8373_HSB_DATA14_UDF7_15_1_OFFSET)

#define RTL8373_HSB_DATA15_ADDR                                                                               (0x6FD8)
  #define RTL8373_HSB_DATA15_UDF11_0_0_OFFSET                                                                 (31)
  #define RTL8373_HSB_DATA15_UDF11_0_0_MASK                                                                   (0x1 << RTL8373_HSB_DATA15_UDF11_0_0_OFFSET)
  #define RTL8373_HSB_DATA15_UDF10_OFFSET                                                                     (15)
  #define RTL8373_HSB_DATA15_UDF10_MASK                                                                       (0xFFFF << RTL8373_HSB_DATA15_UDF10_OFFSET)
  #define RTL8373_HSB_DATA15_UDF9_15_1_OFFSET                                                                 (0)
  #define RTL8373_HSB_DATA15_UDF9_15_1_MASK                                                                   (0x7FFF << RTL8373_HSB_DATA15_UDF9_15_1_OFFSET)

#define RTL8373_HSB_DATA16_ADDR                                                                               (0x6FDC)
  #define RTL8373_HSB_DATA16_UDF13_0_0_OFFSET                                                                 (31)
  #define RTL8373_HSB_DATA16_UDF13_0_0_MASK                                                                   (0x1 << RTL8373_HSB_DATA16_UDF13_0_0_OFFSET)
  #define RTL8373_HSB_DATA16_UDF12_OFFSET                                                                     (15)
  #define RTL8373_HSB_DATA16_UDF12_MASK                                                                       (0xFFFF << RTL8373_HSB_DATA16_UDF12_OFFSET)
  #define RTL8373_HSB_DATA16_UDF11_15_1_OFFSET                                                                (0)
  #define RTL8373_HSB_DATA16_UDF11_15_1_MASK                                                                  (0x7FFF << RTL8373_HSB_DATA16_UDF11_15_1_OFFSET)

#define RTL8373_HSB_DATA17_ADDR                                                                               (0x6FE0)
  #define RTL8373_HSB_DATA17_UDF15_0_0_OFFSET                                                                 (31)
  #define RTL8373_HSB_DATA17_UDF15_0_0_MASK                                                                   (0x1 << RTL8373_HSB_DATA17_UDF15_0_0_OFFSET)
  #define RTL8373_HSB_DATA17_UDF14_OFFSET                                                                     (15)
  #define RTL8373_HSB_DATA17_UDF14_MASK                                                                       (0xFFFF << RTL8373_HSB_DATA17_UDF14_OFFSET)
  #define RTL8373_HSB_DATA17_UDF13_15_1_OFFSET                                                                (0)
  #define RTL8373_HSB_DATA17_UDF13_15_1_MASK                                                                  (0x7FFF << RTL8373_HSB_DATA17_UDF13_15_1_OFFSET)

#define RTL8373_HSB_DATA18_ADDR                                                                               (0x6FE4)
  #define RTL8373_HSB_DATA18_BDSC6_0_OFFSET                                                                   (25)
  #define RTL8373_HSB_DATA18_BDSC6_0_MASK                                                                     (0x7F << RTL8373_HSB_DATA18_BDSC6_0_OFFSET)
  #define RTL8373_HSB_DATA18_L3ERR_OFFSET                                                                     (24)
  #define RTL8373_HSB_DATA18_L3ERR_MASK                                                                       (0x1 << RTL8373_HSB_DATA18_L3ERR_OFFSET)
  #define RTL8373_HSB_DATA18_ERRPKT_OFFSET                                                                    (23)
  #define RTL8373_HSB_DATA18_ERRPKT_MASK                                                                      (0x1 << RTL8373_HSB_DATA18_ERRPKT_OFFSET)
  #define RTL8373_HSB_DATA18_INGR_ERR_OFFSET                                                                  (22)
  #define RTL8373_HSB_DATA18_INGR_ERR_MASK                                                                    (0x1 << RTL8373_HSB_DATA18_INGR_ERR_OFFSET)
  #define RTL8373_HSB_DATA18_UDPPTP_OFFSET                                                                    (21)
  #define RTL8373_HSB_DATA18_UDPPTP_MASK                                                                      (0x1 << RTL8373_HSB_DATA18_UDPPTP_OFFSET)
  #define RTL8373_HSB_DATA18_L2PTP_OFFSET                                                                     (20)
  #define RTL8373_HSB_DATA18_L2PTP_MASK                                                                       (0x1 << RTL8373_HSB_DATA18_L2PTP_OFFSET)
  #define RTL8373_HSB_DATA18_WOL_OFFSET                                                                       (19)
  #define RTL8373_HSB_DATA18_WOL_MASK                                                                         (0x1 << RTL8373_HSB_DATA18_WOL_OFFSET)
  #define RTL8373_HSB_DATA18_RXPORT_OFFSET                                                                    (15)
  #define RTL8373_HSB_DATA18_RXPORT_MASK                                                                      (0xF << RTL8373_HSB_DATA18_RXPORT_OFFSET)
  #define RTL8373_HSB_DATA18_UDF15_15_1_OFFSET                                                                (0)
  #define RTL8373_HSB_DATA18_UDF15_15_1_MASK                                                                  (0x7FFF << RTL8373_HSB_DATA18_UDF15_15_1_OFFSET)

#define RTL8373_HSB_DATA19_ADDR                                                                               (0x6FE8)
  #define RTL8373_HSB_DATA19_EDSC_OFFSET                                                                      (5)
  #define RTL8373_HSB_DATA19_EDSC_MASK                                                                        (0xFFF << RTL8373_HSB_DATA19_EDSC_OFFSET)
  #define RTL8373_HSB_DATA19_BDSC11_7_OFFSET                                                                  (0)
  #define RTL8373_HSB_DATA19_BDSC11_7_MASK                                                                    (0x1F << RTL8373_HSB_DATA19_BDSC11_7_OFFSET)

#define RTL8373_HSB_CTRL_ADDR                                                                                 (0x6FEC)
  #define RTL8373_HSB_CTRL_READHSB_OFFSET                                                                     (0)
  #define RTL8373_HSB_CTRL_READHSB_MASK                                                                       (0x1 << RTL8373_HSB_CTRL_READHSB_OFFSET)

/*
 * Feature: RLDP & RLPP
 */
#define RTL8373_RLDP_RLPP_CTRL_ADDR                                                                           (0x106C)
  #define RTL8373_RLDP_RLPP_CTRL_FRC_LOOP_MASK_OFFSET                                                         (7)
  #define RTL8373_RLDP_RLPP_CTRL_FRC_LOOP_MASK_MASK                                                           (0x3FF << RTL8373_RLDP_RLPP_CTRL_FRC_LOOP_MASK_OFFSET)
  #define RTL8373_RLDP_RLPP_CTRL_RLPP_TRAP_OFFSET                                                             (6)
  #define RTL8373_RLDP_RLPP_CTRL_RLPP_TRAP_MASK                                                               (0x1 << RTL8373_RLDP_RLPP_CTRL_RLPP_TRAP_OFFSET)
  #define RTL8373_RLDP_RLPP_CTRL_RLDP_MODE_OFFSET                                                             (5)
  #define RTL8373_RLDP_RLPP_CTRL_RLDP_MODE_MASK                                                               (0x1 << RTL8373_RLDP_RLPP_CTRL_RLDP_MODE_OFFSET)
  #define RTL8373_RLDP_RLPP_CTRL_INDICATOR_OFFSET                                                             (4)
  #define RTL8373_RLDP_RLPP_CTRL_INDICATOR_MASK                                                               (0x1 << RTL8373_RLDP_RLPP_CTRL_INDICATOR_OFFSET)
  #define RTL8373_RLDP_RLPP_CTRL_GEN_RANDOM_OFFSET                                                            (3)
  #define RTL8373_RLDP_RLPP_CTRL_GEN_RANDOM_MASK                                                              (0x1 << RTL8373_RLDP_RLPP_CTRL_GEN_RANDOM_OFFSET)
  #define RTL8373_RLDP_RLPP_CTRL_COMP_ID_OFFSET                                                               (2)
  #define RTL8373_RLDP_RLPP_CTRL_COMP_ID_MASK                                                                 (0x1 << RTL8373_RLDP_RLPP_CTRL_COMP_ID_OFFSET)
  #define RTL8373_RLDP_RLPP_CTRL_RLDP_ICPU_EN_OFFSET                                                          (1)
  #define RTL8373_RLDP_RLPP_CTRL_RLDP_ICPU_EN_MASK                                                            (0x1 << RTL8373_RLDP_RLPP_CTRL_RLDP_ICPU_EN_OFFSET)
  #define RTL8373_RLDP_RLPP_CTRL_RLDP_EN_OFFSET                                                               (0)
  #define RTL8373_RLDP_RLPP_CTRL_RLDP_EN_MASK                                                                 (0x1 << RTL8373_RLDP_RLPP_CTRL_RLDP_EN_OFFSET)

#define RTL8373_RETRY_CTRL_ADDR                                                                               (0x1070)
  #define RTL8373_RETRY_CTRL_RETRY_LOOP_OFFSET                                                                (8)
  #define RTL8373_RETRY_CTRL_RETRY_LOOP_MASK                                                                  (0xFF << RTL8373_RETRY_CTRL_RETRY_LOOP_OFFSET)
  #define RTL8373_RETRY_CTRL_RETRY_CHK_OFFSET                                                                 (0)
  #define RTL8373_RETRY_CTRL_RETRY_CHK_MASK                                                                   (0xFF << RTL8373_RETRY_CTRL_RETRY_CHK_OFFSET)

#define RTL8373_PERIOD_CTRL_ADDR                                                                              (0x1074)
  #define RTL8373_PERIOD_CTRL_PERIOD_LOOP_OFFSET                                                              (16)
  #define RTL8373_PERIOD_CTRL_PERIOD_LOOP_MASK                                                                (0xFFFF << RTL8373_PERIOD_CTRL_PERIOD_LOOP_OFFSET)
  #define RTL8373_PERIOD_CTRL_PERIOD_CHK_OFFSET                                                               (0)
  #define RTL8373_PERIOD_CTRL_PERIOD_CHK_MASK                                                                 (0xFFFF << RTL8373_PERIOD_CTRL_PERIOD_CHK_OFFSET)

#define RTL8373_RLDP_TX_PMSK_ADDR                                                                             (0x1078)
  #define RTL8373_RLDP_TX_PMSK_PMSK_OFFSET                                                                    (0)
  #define RTL8373_RLDP_TX_PMSK_PMSK_MASK                                                                      (0x3FF << RTL8373_RLDP_TX_PMSK_PMSK_OFFSET)

#define RTL8373_RAND_NUM0_ADDR                                                                                (0x107C)
  #define RTL8373_RAND_NUM0_RAN0_31_OFFSET                                                                    (0)
  #define RTL8373_RAND_NUM0_RAN0_31_MASK                                                                      (0xFFFFFFFF << RTL8373_RAND_NUM0_RAN0_31_OFFSET)

#define RTL8373_RAND_NUM1_ADDR                                                                                (0x1080)
  #define RTL8373_RAND_NUM1_RAN32_47_OFFSET                                                                   (0)
  #define RTL8373_RAND_NUM1_RAN32_47_MASK                                                                     (0xFFFF << RTL8373_RAND_NUM1_RAN32_47_OFFSET)

#define RTL8373_MAGIC_NUM0_ADDR                                                                               (0x1084)
  #define RTL8373_MAGIC_NUM0_MGC0_31_OFFSET                                                                   (0)
  #define RTL8373_MAGIC_NUM0_MGC0_31_MASK                                                                     (0xFFFFFFFF << RTL8373_MAGIC_NUM0_MGC0_31_OFFSET)

#define RTL8373_MAGIC_NUM1_ADDR                                                                               (0x1088)
  #define RTL8373_MAGIC_NUM1_MGC32_47_OFFSET                                                                  (0)
  #define RTL8373_MAGIC_NUM1_MGC32_47_MASK                                                                    (0xFFFF << RTL8373_MAGIC_NUM1_MGC32_47_OFFSET)

#define RTL8373_LOOP_STATE_ADDR(port)                                                                         (0x108C + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_LOOP_STATE_LOOP_PMSK_OFFSET(port)                                                           (port % 0xA)
  #define RTL8373_LOOP_STATE_LOOP_PMSK_MASK(port)                                                             (0x1 << RTL8373_LOOP_STATE_LOOP_PMSK_OFFSET(port))

#define RTL8373_LOOPED_STATE_ADDR(port)                                                                       (0x1090 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_LOOPED_STATE_LOOPED_PMSK_OFFSET(port)                                                       (port % 0xA)
  #define RTL8373_LOOPED_STATE_LOOPED_PMSK_MASK(port)                                                         (0x1 << RTL8373_LOOPED_STATE_LOOPED_PMSK_OFFSET(port))

#define RTL8373_LEAVE_LOOP_STATE_ADDR(port)                                                                   (0x1094 + (((port / 10) << 2))) /* port: 0-9 */
  #define RTL8373_LEAVE_LOOP_STATE_LEAVE_LOOP_PMSK_OFFSET(port)                                               (port % 0xA)
  #define RTL8373_LEAVE_LOOP_STATE_LEAVE_LOOP_PMSK_MASK(port)                                                 (0x1 << RTL8373_LEAVE_LOOP_STATE_LEAVE_LOOP_PMSK_OFFSET(port))

#define RTL8373_LOOPPAIR_ADDR(port)                                                                           (0x1098 + (((port >> 3) << 2))) /* port: 0-9 */
  #define RTL8373_LOOPPAIR_LOOP_PAIR_OFFSET(port)                                                             ((port & 0x7) << 2)
  #define RTL8373_LOOPPAIR_LOOP_PAIR_MASK(port)                                                               (0xF << RTL8373_LOOPPAIR_LOOP_PAIR_OFFSET(port))

#define RTL8373_RRCP_CTRL_ADDR                                                                                (0x51E4)
  #define RTL8373_RRCP_CTRL_RRCP_TRAP_OFFSET                                                                  (0)
  #define RTL8373_RRCP_CTRL_RRCP_TRAP_MASK                                                                    (0x3 << RTL8373_RRCP_CTRL_RRCP_TRAP_OFFSET)

/*
 * Feature: Auto Recovery
 */
#define RTL8373_RXPORT_DSC_STS_ADDR                                                                           (0x75A8)
  #define RTL8373_RXPORT_DSC_STS_RXPORT_DSC_STS_OFFSET                                                        (16)
  #define RTL8373_RXPORT_DSC_STS_RXPORT_DSC_STS_MASK                                                          (0x3FF << RTL8373_RXPORT_DSC_STS_RXPORT_DSC_STS_OFFSET)
  #define RTL8373_RXPORT_DSC_STS_RXPORT_DSC_ERR_OFFSET                                                        (0)
  #define RTL8373_RXPORT_DSC_STS_RXPORT_DSC_ERR_MASK                                                          (0x3FF << RTL8373_RXPORT_DSC_STS_RXPORT_DSC_ERR_OFFSET)

#define RTL8373_SW_Q_RST_THR_ADDR                                                                             (0x75AC)
  #define RTL8373_SW_Q_RST_THR_SW_Q_RST_SYS_THR_OFFSET                                                        (0)
  #define RTL8373_SW_Q_RST_THR_SW_Q_RST_SYS_THR_MASK                                                          (0xFFF << RTL8373_SW_Q_RST_THR_SW_Q_RST_SYS_THR_OFFSET)

#define RTL8373_SW_Q_RST_P_THR_ADDR                                                                           (0x75B0)
  #define RTL8373_SW_Q_RST_P_THR_SW_Q_RST_P_THR_OFFSET                                                        (0)
  #define RTL8373_SW_Q_RST_P_THR_SW_Q_RST_P_THR_MASK                                                          (0xFFF << RTL8373_SW_Q_RST_P_THR_SW_Q_RST_P_THR_OFFSET)

#define RTL8373_LD_TX_DSC_STS_ADDR                                                                            (0x453C)
  #define RTL8373_LD_TX_DSC_STS_LD_TX_DSC_STS_OFFSET                                                          (16)
  #define RTL8373_LD_TX_DSC_STS_LD_TX_DSC_STS_MASK                                                            (0x3FF << RTL8373_LD_TX_DSC_STS_LD_TX_DSC_STS_OFFSET)
  #define RTL8373_LD_TX_DSC_STS_LD_TX_DSC_ERR_OFFSET                                                          (0)
  #define RTL8373_LD_TX_DSC_STS_LD_TX_DSC_ERR_MASK                                                            (0x3FF << RTL8373_LD_TX_DSC_STS_LD_TX_DSC_ERR_OFFSET)

#define RTL8373_TX_DSC_CHK_TMR_ADDR                                                                           (0x4540)
  #define RTL8373_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_OFFSET                                                        (0)
  #define RTL8373_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_MASK                                                          (0xFF << RTL8373_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_OFFSET)

#define RTL8373_RXFIFO_OVERFLOW_STS_ADDR                                                                      (0x10A0)
  #define RTL8373_RXFIFO_OVERFLOW_STS_RXFIFO_OVERFLOW_STS_OFFSET                                              (16)
  #define RTL8373_RXFIFO_OVERFLOW_STS_RXFIFO_OVERFLOW_STS_MASK                                                (0x3FF << RTL8373_RXFIFO_OVERFLOW_STS_RXFIFO_OVERFLOW_STS_OFFSET)
  #define RTL8373_RXFIFO_OVERFLOW_STS_RXFIFO_OVERFLOW_ERR_OFFSET                                              (0)
  #define RTL8373_RXFIFO_OVERFLOW_STS_RXFIFO_OVERFLOW_ERR_MASK                                                (0x3FF << RTL8373_RXFIFO_OVERFLOW_STS_RXFIFO_OVERFLOW_ERR_OFFSET)

#define RTL8373_RXFIFO_RDEMPTY_STS_ADDR                                                                       (0x10A4)
  #define RTL8373_RXFIFO_RDEMPTY_STS_RXFIFO_RDEMPTY_STS_OFFSET                                                (16)
  #define RTL8373_RXFIFO_RDEMPTY_STS_RXFIFO_RDEMPTY_STS_MASK                                                  (0x3FF << RTL8373_RXFIFO_RDEMPTY_STS_RXFIFO_RDEMPTY_STS_OFFSET)
  #define RTL8373_RXFIFO_RDEMPTY_STS_RXFIFO_RDEMPTY_ERR_OFFSET                                                (0)
  #define RTL8373_RXFIFO_RDEMPTY_STS_RXFIFO_RDEMPTY_ERR_MASK                                                  (0x3FF << RTL8373_RXFIFO_RDEMPTY_STS_RXFIFO_RDEMPTY_ERR_OFFSET)

#define RTL8373_TXFIFO_OVERFLOW_STS_ADDR                                                                      (0x10A8)
  #define RTL8373_TXFIFO_OVERFLOW_STS_TXFIFO_OVERFLOW_STS_OFFSET                                              (16)
  #define RTL8373_TXFIFO_OVERFLOW_STS_TXFIFO_OVERFLOW_STS_MASK                                                (0x3FF << RTL8373_TXFIFO_OVERFLOW_STS_TXFIFO_OVERFLOW_STS_OFFSET)
  #define RTL8373_TXFIFO_OVERFLOW_STS_TXFIFO_OVERFLOW_ERR_OFFSET                                              (0)
  #define RTL8373_TXFIFO_OVERFLOW_STS_TXFIFO_OVERFLOW_ERR_MASK                                                (0x3FF << RTL8373_TXFIFO_OVERFLOW_STS_TXFIFO_OVERFLOW_ERR_OFFSET)

#define RTL8373_TXFIFO_RDEMPTY_STS_ADDR                                                                       (0x10AC)
  #define RTL8373_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_STS_OFFSET                                                (16)
  #define RTL8373_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_STS_MASK                                                  (0x3FF << RTL8373_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_STS_OFFSET)
  #define RTL8373_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_ERR_OFFSET                                                (0)
  #define RTL8373_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_ERR_MASK                                                  (0x3FF << RTL8373_TXFIFO_RDEMPTY_STS_TXFIFO_RDEMPTY_ERR_OFFSET)

#define RTL8373_PINGPONG_PLUS_STS_ADDR                                                                        (0x4544)
  #define RTL8373_PINGPONG_PLUS_STS_PINGPONG_PLUS_STS_OFFSET                                                  (16)
  #define RTL8373_PINGPONG_PLUS_STS_PINGPONG_PLUS_STS_MASK                                                    (0x3FF << RTL8373_PINGPONG_PLUS_STS_PINGPONG_PLUS_STS_OFFSET)
  #define RTL8373_PINGPONG_PLUS_STS_PINGPONG_PLUS_ERR_OFFSET                                                  (0)
  #define RTL8373_PINGPONG_PLUS_STS_PINGPONG_PLUS_ERR_MASK                                                    (0x3FF << RTL8373_PINGPONG_PLUS_STS_PINGPONG_PLUS_ERR_OFFSET)

#define RTL8373_TOKEN_STS_ADDR                                                                                (0x75B4)
  #define RTL8373_TOKEN_STS_TOKEN_STS_OFFSET                                                                  (16)
  #define RTL8373_TOKEN_STS_TOKEN_STS_MASK                                                                    (0x3FF << RTL8373_TOKEN_STS_TOKEN_STS_OFFSET)
  #define RTL8373_TOKEN_STS_TOKEN_ERR_OFFSET                                                                  (0)
  #define RTL8373_TOKEN_STS_TOKEN_ERR_MASK                                                                    (0x3FF << RTL8373_TOKEN_STS_TOKEN_ERR_OFFSET)

#define RTL8373_SW_Q_RST_CNT_ADDR                                                                             (0x6054)
  #define RTL8373_SW_Q_RST_CNT_SW_Q_RST_ASIC_CNT_OFFSET                                                       (0)
  #define RTL8373_SW_Q_RST_CNT_SW_Q_RST_ASIC_CNT_MASK                                                         (0xFFFF << RTL8373_SW_Q_RST_CNT_SW_Q_RST_ASIC_CNT_OFFSET)

#define RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_ADDR                                                             (0x75B8)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_TOKEN_ERR_MSK_OFFSET                                           (16)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_TOKEN_ERR_MSK_MASK                                             (0x3FF << RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_TOKEN_ERR_MSK_OFFSET)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_RXSYS_DSC_ERR_MSK_OFFSET                                       (10)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_RXSYS_DSC_ERR_MSK_MASK                                         (0x1 << RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_RXSYS_DSC_ERR_MSK_OFFSET)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_RXPORT_DSC_ERR_MSK_OFFSET                                      (0)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_RXPORT_DSC_ERR_MSK_MASK                                        (0x3FF << RTL8373_AUTO_RECOVER_SRC_SEL_INGRESS_RXPORT_DSC_ERR_MSK_OFFSET)

#define RTL8373_AUTO_RECOVER_SRC_SEL_EGRESS_ADDR                                                              (0x4548)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_EGRESS_PINGPONG_PLUS_ERR_MSK_OFFSET                                    (16)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_EGRESS_PINGPONG_PLUS_ERR_MSK_MASK                                      (0x3FF << RTL8373_AUTO_RECOVER_SRC_SEL_EGRESS_PINGPONG_PLUS_ERR_MSK_OFFSET)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_EGRESS_LD_TX_DSC_ERR_MSK_OFFSET                                        (0)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_EGRESS_LD_TX_DSC_ERR_MSK_MASK                                          (0x3FF << RTL8373_AUTO_RECOVER_SRC_SEL_EGRESS_LD_TX_DSC_ERR_MSK_OFFSET)

#define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_0_ADDR                                                               (0x10B0)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_0_RXFIFO_RDEMPTY_ERR_MSK_OFFSET                                    (16)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_0_RXFIFO_RDEMPTY_ERR_MSK_MASK                                      (0x3FF << RTL8373_AUTO_RECOVER_SRC_SEL_MAC_0_RXFIFO_RDEMPTY_ERR_MSK_OFFSET)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_0_RXFIFO_OVERFLOW_ERR_MSK_OFFSET                                   (0)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_0_RXFIFO_OVERFLOW_ERR_MSK_MASK                                     (0x3FF << RTL8373_AUTO_RECOVER_SRC_SEL_MAC_0_RXFIFO_OVERFLOW_ERR_MSK_OFFSET)

#define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_1_ADDR                                                               (0x10B4)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_1_TXFIFO_RDEMPTY_ERR_MSK_OFFSET                                    (16)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_1_TXFIFO_RDEMPTY_ERR_MSK_MASK                                      (0x3FF << RTL8373_AUTO_RECOVER_SRC_SEL_MAC_1_TXFIFO_RDEMPTY_ERR_MSK_OFFSET)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_1_TXFIFO_OVERFLOW_ERR_MSK_OFFSET                                   (0)
  #define RTL8373_AUTO_RECOVER_SRC_SEL_MAC_1_TXFIFO_OVERFLOW_ERR_MSK_MASK                                     (0x3FF << RTL8373_AUTO_RECOVER_SRC_SEL_MAC_1_TXFIFO_OVERFLOW_ERR_MSK_OFFSET)

#define RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_ADDR                                                           (0x75BC)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_TOKEN_ERR_TRIG_OFFSET                                     (2)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_TOKEN_ERR_TRIG_MASK                                       (0x1 << RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_TOKEN_ERR_TRIG_OFFSET)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_RXPORT_DSC_ERR_TRIG_OFFSET                                (1)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_RXPORT_DSC_ERR_TRIG_MASK                                  (0x1 << RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_RXPORT_DSC_ERR_TRIG_OFFSET)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_SYS_DSC_ERR_TRIG_OFFSET                                   (0)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_SYS_DSC_ERR_TRIG_MASK                                     (0x1 << RTL8373_TRIG_AUTO_RECOVER_CTRL_INGRESS_EN_SYS_DSC_ERR_TRIG_OFFSET)

#define RTL8373_TRIG_AUTO_RECOVER_CTRL_EGRESS_ADDR                                                            (0x454C)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_PINGPONG_PLUS_ERR_TRIG_OFFSET                              (1)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_PINGPONG_PLUS_ERR_TRIG_MASK                                (0x1 << RTL8373_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_PINGPONG_PLUS_ERR_TRIG_OFFSET)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_LD_TX_DSC_ERR_TRIG_OFFSET                                  (0)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_LD_TX_DSC_ERR_TRIG_MASK                                    (0x1 << RTL8373_TRIG_AUTO_RECOVER_CTRL_EGRESS_EN_LD_TX_DSC_ERR_TRIG_OFFSET)

#define RTL8373_TRIG_AUTO_RECOVER_CTRL_MAC_ADDR                                                               (0x10B8)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_MAC_EN_FIFO_ERR_TRIG_OFFSET                                          (0)
  #define RTL8373_TRIG_AUTO_RECOVER_CTRL_MAC_EN_FIFO_ERR_TRIG_MASK                                            (0x1 << RTL8373_TRIG_AUTO_RECOVER_CTRL_MAC_EN_FIFO_ERR_TRIG_OFFSET)

#define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_ADDR                                                      (0x75C0)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_TOKEN_STS_OFFSET                                    (2)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_TOKEN_STS_MASK                                      (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_TOKEN_STS_OFFSET)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_RXPORT_DSC_STS_OFFSET                               (1)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_RXPORT_DSC_STS_MASK                                 (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_RXPORT_DSC_STS_OFFSET)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_SYS_DSC_STS_OFFSET                                  (0)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_SYS_DSC_STS_MASK                                    (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_GLB_SYS_DSC_STS_OFFSET)

#define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_ADDR                                                       (0x4550)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_PINGPONG_STS_OFFSET                                  (1)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_PINGPONG_STS_MASK                                    (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_PINGPONG_STS_OFFSET)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_LD_TX_DSC_STS_OFFSET                                 (0)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_LD_TX_DSC_STS_MASK                                   (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_GLB_LD_TX_DSC_STS_OFFSET)

#define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_MAC_ADDR                                                          (0x10BC)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_MAC_GLB_FIFO_STS_OFFSET                                         (0)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_MAC_GLB_FIFO_STS_MASK                                           (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_STS_MAC_GLB_FIFO_STS_OFFSET)

#define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_ADDR                                                      (0x75C4)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_TOKEN_ERR_OFFSET                                    (2)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_TOKEN_ERR_MASK                                      (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_TOKEN_ERR_OFFSET)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_RX_P_DSC_ERR_OFFSET                                 (1)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_RX_P_DSC_ERR_MASK                                   (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_RX_P_DSC_ERR_OFFSET)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_SYS_DSC_ERR_OFFSET                                  (0)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_SYS_DSC_ERR_MASK                                    (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_GLB_SYS_DSC_ERR_OFFSET)

#define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_ADDR                                                       (0x4554)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_PINGPONG_ERR_OFFSET                                  (1)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_PINGPONG_ERR_MASK                                    (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_PINGPONG_ERR_OFFSET)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_LD_TX_DSC_ERR_OFFSET                                 (0)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_LD_TX_DSC_ERR_MASK                                   (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_GLB_LD_TX_DSC_ERR_OFFSET)

#define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_MAC_ADDR                                                          (0x10C0)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_MAC_GLB_FIFO_ERR_OFFSET                                         (0)
  #define RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_MAC_GLB_FIFO_ERR_MASK                                           (0x1 << RTL8373_AUTO_RECOVER_EVENT_FLAG_ERR_MAC_GLB_FIFO_ERR_OFFSET)

#define RTL8373_FIFO_FLOW_FLAG_MSK_ADDR                                                                       (0x10C4)
  #define RTL8373_FIFO_FLOW_FLAG_MSK_RXFIFO_DGLT_EN_OFFSET                                                    (6)
  #define RTL8373_FIFO_FLOW_FLAG_MSK_RXFIFO_DGLT_EN_MASK                                                      (0x1 << RTL8373_FIFO_FLOW_FLAG_MSK_RXFIFO_DGLT_EN_OFFSET)
  #define RTL8373_FIFO_FLOW_FLAG_MSK_EGR_P_DGLT_EN_OFFSET                                                     (5)
  #define RTL8373_FIFO_FLOW_FLAG_MSK_EGR_P_DGLT_EN_MASK                                                       (0x1 << RTL8373_FIFO_FLOW_FLAG_MSK_EGR_P_DGLT_EN_OFFSET)
  #define RTL8373_FIFO_FLOW_FLAG_MSK_TXFIFO_DGLT_EN_OFFSET                                                    (4)
  #define RTL8373_FIFO_FLOW_FLAG_MSK_TXFIFO_DGLT_EN_MASK                                                      (0x1 << RTL8373_FIFO_FLOW_FLAG_MSK_TXFIFO_DGLT_EN_OFFSET)
  #define RTL8373_FIFO_FLOW_FLAG_MSK_FIFO_FLAG_MSK_OFFSET                                                     (0)
  #define RTL8373_FIFO_FLOW_FLAG_MSK_FIFO_FLAG_MSK_MASK                                                       (0xF << RTL8373_FIFO_FLOW_FLAG_MSK_FIFO_FLAG_MSK_OFFSET)

/*
 * Feature: ECO
 */
#define RTL8373_CHIP_MISC_DUMY_0_ADDR                                                                         (0x60)
  #define RTL8373_CHIP_MISC_DUMY_0_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_CHIP_MISC_DUMY_0_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_CHIP_MISC_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_CHIP_MISC_DUMY_1_ADDR                                                                         (0x64)
  #define RTL8373_CHIP_MISC_DUMY_1_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_CHIP_MISC_DUMY_1_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_CHIP_MISC_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_TM0_CTRL_DUMY_0_ADDR                                                                          (0x2F4)
  #define RTL8373_TM0_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_TM0_CTRL_DUMY_0_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_TM0_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_TM0_CTRL_DUMY_1_ADDR                                                                          (0x2F8)
  #define RTL8373_TM0_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_TM0_CTRL_DUMY_1_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_TM0_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_TM1_CTRL_DUMY_0_ADDR                                                                          (0x354)
  #define RTL8373_TM1_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_TM1_CTRL_DUMY_0_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_TM1_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_TM1_CTRL_DUMY_1_ADDR                                                                          (0x358)
  #define RTL8373_TM1_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_TM1_CTRL_DUMY_1_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_TM1_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_VOLT_PROB_DUMY_0_ADDR                                                                         (0x39C)
  #define RTL8373_VOLT_PROB_DUMY_0_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_VOLT_PROB_DUMY_0_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_VOLT_PROB_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_VOLT_PROB_DUMY_1_ADDR                                                                         (0x3A0)
  #define RTL8373_VOLT_PROB_DUMY_1_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_VOLT_PROB_DUMY_1_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_VOLT_PROB_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_REG_IF_DUMY_0_ADDR                                                                            (0x44C)
  #define RTL8373_REG_IF_DUMY_0_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_REG_IF_DUMY_0_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_REG_IF_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_REG_IF_DUMY_1_ADDR                                                                            (0x450)
  #define RTL8373_REG_IF_DUMY_1_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_REG_IF_DUMY_1_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_REG_IF_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_0_DUMY_0_ADDR                                                                             (0x6F4)
  #define RTL8373_MIB_0_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_0_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_0_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_0_DUMY_1_ADDR                                                                             (0x6F8)
  #define RTL8373_MIB_0_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_0_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_0_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_1_DUMY_0_ADDR                                                                             (0x720)
  #define RTL8373_MIB_1_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_1_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_1_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_1_DUMY_1_ADDR                                                                             (0x724)
  #define RTL8373_MIB_1_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_1_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_1_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_2_DUMY_0_ADDR                                                                             (0x740)
  #define RTL8373_MIB_2_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_2_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_2_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_2_DUMY_1_ADDR                                                                             (0x744)
  #define RTL8373_MIB_2_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_2_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_2_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_3_DUMY_0_ADDR                                                                             (0x760)
  #define RTL8373_MIB_3_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_3_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_3_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_3_DUMY_1_ADDR                                                                             (0x764)
  #define RTL8373_MIB_3_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_3_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_3_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_4_DUMY_0_ADDR                                                                             (0x780)
  #define RTL8373_MIB_4_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_4_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_4_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_4_DUMY_1_ADDR                                                                             (0x784)
  #define RTL8373_MIB_4_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_4_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_4_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_5_DUMY_0_ADDR                                                                             (0x7A0)
  #define RTL8373_MIB_5_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_5_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_5_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_5_DUMY_1_ADDR                                                                             (0x7A4)
  #define RTL8373_MIB_5_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_5_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_5_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_6_DUMY_0_ADDR                                                                             (0x7C0)
  #define RTL8373_MIB_6_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_6_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_6_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_6_DUMY_1_ADDR                                                                             (0x7C4)
  #define RTL8373_MIB_6_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_6_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_6_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_7_DUMY_0_ADDR                                                                             (0x7E0)
  #define RTL8373_MIB_7_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_7_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_7_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_7_DUMY_1_ADDR                                                                             (0x7E4)
  #define RTL8373_MIB_7_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_7_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_7_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_8_DUMY_0_ADDR                                                                             (0x800)
  #define RTL8373_MIB_8_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_8_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_8_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_8_DUMY_1_ADDR                                                                             (0x804)
  #define RTL8373_MIB_8_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_8_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_8_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_9_DUMY_0_ADDR                                                                             (0x820)
  #define RTL8373_MIB_9_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_9_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_9_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_9_DUMY_1_ADDR                                                                             (0x824)
  #define RTL8373_MIB_9_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_MIB_9_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_MIB_9_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_10_DUMY_0_ADDR                                                                            (0x840)
  #define RTL8373_MIB_10_DUMY_0_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_10_DUMY_0_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_10_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_10_DUMY_1_ADDR                                                                            (0x844)
  #define RTL8373_MIB_10_DUMY_1_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_10_DUMY_1_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_10_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_11_DUMY_0_ADDR                                                                            (0x860)
  #define RTL8373_MIB_11_DUMY_0_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_11_DUMY_0_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_11_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_11_DUMY_1_ADDR                                                                            (0x864)
  #define RTL8373_MIB_11_DUMY_1_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_11_DUMY_1_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_11_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_12_DUMY_0_ADDR                                                                            (0x880)
  #define RTL8373_MIB_12_DUMY_0_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_12_DUMY_0_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_12_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_12_DUMY_1_ADDR                                                                            (0x884)
  #define RTL8373_MIB_12_DUMY_1_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_12_DUMY_1_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_12_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_13_DUMY_0_ADDR                                                                            (0x8A0)
  #define RTL8373_MIB_13_DUMY_0_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_13_DUMY_0_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_13_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_13_DUMY_1_ADDR                                                                            (0x8A4)
  #define RTL8373_MIB_13_DUMY_1_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_13_DUMY_1_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_13_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_14_DUMY_0_ADDR                                                                            (0x8C0)
  #define RTL8373_MIB_14_DUMY_0_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_14_DUMY_0_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_14_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_14_DUMY_1_ADDR                                                                            (0x8C4)
  #define RTL8373_MIB_14_DUMY_1_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_14_DUMY_1_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_14_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_15_DUMY_0_ADDR                                                                            (0x8E0)
  #define RTL8373_MIB_15_DUMY_0_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_15_DUMY_0_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_15_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_15_DUMY_1_ADDR                                                                            (0x8E4)
  #define RTL8373_MIB_15_DUMY_1_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_15_DUMY_1_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_15_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_16_DUMY_0_ADDR                                                                            (0x900)
  #define RTL8373_MIB_16_DUMY_0_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_16_DUMY_0_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_16_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_16_DUMY_1_ADDR                                                                            (0x904)
  #define RTL8373_MIB_16_DUMY_1_DUMMY_REGISTER_OFFSET                                                         (0)
  #define RTL8373_MIB_16_DUMY_1_DUMMY_REGISTER_MASK                                                           (0xFFFFFFFF << RTL8373_MIB_16_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_PHY_INTF_DUMY_0_ADDR                                                                          (0x970)
  #define RTL8373_PHY_INTF_DUMY_0_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_PHY_INTF_DUMY_0_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_PHY_INTF_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_PHY_INTF_DUMY_1_ADDR                                                                          (0x974)
  #define RTL8373_PHY_INTF_DUMY_1_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_PHY_INTF_DUMY_1_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_PHY_INTF_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_PHY_INTF_DUMY_2_ADDR                                                                          (0x978)
  #define RTL8373_PHY_INTF_DUMY_2_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_PHY_INTF_DUMY_2_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_PHY_INTF_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_PHY_INTF_DUMY_3_ADDR                                                                          (0x97C)
  #define RTL8373_PHY_INTF_DUMY_3_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_PHY_INTF_DUMY_3_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_PHY_INTF_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_PHY_PKG_DUMY_0_ADDR                                                                           (0xA2C)
  #define RTL8373_PHY_PKG_DUMY_0_DUMMY_REGISTER_OFFSET                                                        (0)
  #define RTL8373_PHY_PKG_DUMY_0_DUMMY_REGISTER_MASK                                                          (0xFFFFFFFF << RTL8373_PHY_PKG_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_PHY_PKG_DUMY_1_ADDR                                                                           (0xA30)
  #define RTL8373_PHY_PKG_DUMY_1_DUMMY_REGISTER_OFFSET                                                        (0)
  #define RTL8373_PHY_PKG_DUMY_1_DUMMY_REGISTER_MASK                                                          (0xFFFFFFFF << RTL8373_PHY_PKG_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_PHY_MISC_DUMY_0_ADDR                                                                          (0xBE0)
  #define RTL8373_PHY_MISC_DUMY_0_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_PHY_MISC_DUMY_0_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_PHY_MISC_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_PHY_MISC_DUMY_1_ADDR                                                                          (0xBE4)
  #define RTL8373_PHY_MISC_DUMY_1_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_PHY_MISC_DUMY_1_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_PHY_MISC_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_RANDOM_SEED_DUMY_0_ADDR                                                                       (0xEC0)
  #define RTL8373_RANDOM_SEED_DUMY_0_DUMMY_REGISTER_OFFSET                                                    (0)
  #define RTL8373_RANDOM_SEED_DUMY_0_DUMMY_REGISTER_MASK                                                      (0xFFFFFFFF << RTL8373_RANDOM_SEED_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_RANDOM_SEED_DUMY_1_ADDR                                                                       (0xEC4)
  #define RTL8373_RANDOM_SEED_DUMY_1_DUMMY_REGISTER_OFFSET                                                    (0)
  #define RTL8373_RANDOM_SEED_DUMY_1_DUMMY_REGISTER_MASK                                                      (0xFFFFFFFF << RTL8373_RANDOM_SEED_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_RANDOM_SEED_DUMY_2_ADDR                                                                       (0xEC8)
  #define RTL8373_RANDOM_SEED_DUMY_2_DUMMY_REGISTER_OFFSET                                                    (0)
  #define RTL8373_RANDOM_SEED_DUMY_2_DUMMY_REGISTER_MASK                                                      (0xFFFFFFFF << RTL8373_RANDOM_SEED_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_RANDOM_SEED_DUMY_3_ADDR                                                                       (0xECC)
  #define RTL8373_RANDOM_SEED_DUMY_3_DUMMY_REGISTER_OFFSET                                                    (0)
  #define RTL8373_RANDOM_SEED_DUMY_3_DUMMY_REGISTER_MASK                                                      (0xFFFFFFFF << RTL8373_RANDOM_SEED_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_CTRL_DUMY_0_ADDR                                                                          (0xF6C)
  #define RTL8373_MIB_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_MIB_CTRL_DUMY_0_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_MIB_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MIB_CTRL_DUMY_1_ADDR                                                                          (0xF70)
  #define RTL8373_MIB_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_MIB_CTRL_DUMY_1_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_MIB_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MAC_GLB_DUMY_0_ADDR                                                                           (0x10C8)
  #define RTL8373_MAC_GLB_DUMY_0_DUMMY_REGISTER_OFFSET                                                        (0)
  #define RTL8373_MAC_GLB_DUMY_0_DUMMY_REGISTER_MASK                                                          (0xFFFFFFFF << RTL8373_MAC_GLB_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MAC_GLB_DUMY_1_ADDR                                                                           (0x10CC)
  #define RTL8373_MAC_GLB_DUMY_1_DUMMY_REGISTER_OFFSET                                                        (0)
  #define RTL8373_MAC_GLB_DUMY_1_DUMMY_REGISTER_MASK                                                          (0xFFFFFFFF << RTL8373_MAC_GLB_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_PER_PORT_MAC_DUMY_0_ADDR(port)                                                                (0x1268 + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_PER_PORT_MAC_DUMY_0_DUMMY_REGISTER_OFFSET                                                   (0)
  #define RTL8373_PER_PORT_MAC_DUMY_0_DUMMY_REGISTER_MASK                                                     (0xFFFFFFFF << RTL8373_PER_PORT_MAC_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_PER_PORT_MAC_DUMY_1_ADDR(port)                                                                (0x126C + (((port) << 8))) /* port: 0-9 */
  #define RTL8373_PER_PORT_MAC_DUMY_1_DUMMY_REGISTER_OFFSET                                                   (0)
  #define RTL8373_PER_PORT_MAC_DUMY_1_DUMMY_REGISTER_MASK                                                     (0xFFFFFFFF << RTL8373_PER_PORT_MAC_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_PER_PORT_TXQ_REG_10P_DUMY_0_ADDR(port)                                                        (0x1D48 + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_PER_PORT_TXQ_REG_10P_DUMY_0_DUMMY_REGISTER_OFFSET                                           (0)
  #define RTL8373_PER_PORT_TXQ_REG_10P_DUMY_0_DUMMY_REGISTER_MASK                                             (0xFFFFFFFF << RTL8373_PER_PORT_TXQ_REG_10P_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_PER_PORT_TXQ_REG_10P_DUMY_1_ADDR(port)                                                        (0x1D4C + (((port) << 10))) /* port: 0-9 */
  #define RTL8373_PER_PORT_TXQ_REG_10P_DUMY_1_DUMMY_REGISTER_OFFSET                                           (0)
  #define RTL8373_PER_PORT_TXQ_REG_10P_DUMY_1_DUMMY_REGISTER_MASK                                             (0xFFFFFFFF << RTL8373_PER_PORT_TXQ_REG_10P_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_EGRESS_CTRL_DUMY_0_ADDR                                                                       (0x4558)
  #define RTL8373_EGRESS_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET                                                    (0)
  #define RTL8373_EGRESS_CTRL_DUMY_0_DUMMY_REGISTER_MASK                                                      (0xFFFFFFFF << RTL8373_EGRESS_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_EGRESS_CTRL_DUMY_1_ADDR                                                                       (0x455C)
  #define RTL8373_EGRESS_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET                                                    (0)
  #define RTL8373_EGRESS_CTRL_DUMY_1_DUMMY_REGISTER_MASK                                                      (0xFFFFFFFF << RTL8373_EGRESS_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_EGRESS_CTRL_DUMY_2_ADDR                                                                       (0x4560)
  #define RTL8373_EGRESS_CTRL_DUMY_2_DUMMY_REGISTER_OFFSET                                                    (0)
  #define RTL8373_EGRESS_CTRL_DUMY_2_DUMMY_REGISTER_MASK                                                      (0xFFFFFFFF << RTL8373_EGRESS_CTRL_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_EGRESS_CTRL_DUMY_3_ADDR                                                                       (0x4564)
  #define RTL8373_EGRESS_CTRL_DUMY_3_DUMMY_REGISTER_OFFSET                                                    (0)
  #define RTL8373_EGRESS_CTRL_DUMY_3_DUMMY_REGISTER_MASK                                                      (0xFFFFFFFF << RTL8373_EGRESS_CTRL_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_ACL_DUMY_0_ADDR                                                                               (0x4BF0)
  #define RTL8373_ACL_DUMY_0_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_ACL_DUMY_0_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_ACL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_ACL_DUMY_1_ADDR                                                                               (0x4BF4)
  #define RTL8373_ACL_DUMY_1_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_ACL_DUMY_1_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_ACL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_ACL_DUMY_2_ADDR                                                                               (0x4BF8)
  #define RTL8373_ACL_DUMY_2_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_ACL_DUMY_2_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_ACL_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_ACL_DUMY_3_ADDR                                                                               (0x4BFC)
  #define RTL8373_ACL_DUMY_3_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_ACL_DUMY_3_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_ACL_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_INBW_DUMY_0_ADDR                                                                              (0x4CB4)
  #define RTL8373_INBW_DUMY_0_DUMMY_REGISTER_OFFSET                                                           (0)
  #define RTL8373_INBW_DUMY_0_DUMMY_REGISTER_MASK                                                             (0xFFFFFFFF << RTL8373_INBW_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_INBW_DUMY_1_ADDR                                                                              (0x4CB8)
  #define RTL8373_INBW_DUMY_1_DUMMY_REGISTER_OFFSET                                                           (0)
  #define RTL8373_INBW_DUMY_1_DUMMY_REGISTER_MASK                                                             (0xFFFFFFFF << RTL8373_INBW_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_CVLAN_DUMY_0_ADDR                                                                             (0x4E44)
  #define RTL8373_CVLAN_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_CVLAN_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_CVLAN_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_CVLAN_DUMY_1_ADDR                                                                             (0x4E48)
  #define RTL8373_CVLAN_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_CVLAN_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_CVLAN_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_CVLAN_DUMY_2_ADDR                                                                             (0x4E4C)
  #define RTL8373_CVLAN_DUMY_2_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_CVLAN_DUMY_2_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_CVLAN_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_CVLAN_DUMY_3_ADDR                                                                             (0x4E50)
  #define RTL8373_CVLAN_DUMY_3_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_CVLAN_DUMY_3_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_CVLAN_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_DPM_DUMY_0_ADDR                                                                               (0x51E8)
  #define RTL8373_DPM_DUMY_0_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_DPM_DUMY_0_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_DPM_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_DPM_DUMY_1_ADDR                                                                               (0x51EC)
  #define RTL8373_DPM_DUMY_1_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_DPM_DUMY_1_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_DPM_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_IGMP_DUMY_0_ADDR                                                                              (0x52F4)
  #define RTL8373_IGMP_DUMY_0_DUMMY_REGISTER_OFFSET                                                           (0)
  #define RTL8373_IGMP_DUMY_0_DUMMY_REGISTER_MASK                                                             (0xFFFFFFFF << RTL8373_IGMP_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_IGMP_DUMY_1_ADDR                                                                              (0x52F8)
  #define RTL8373_IGMP_DUMY_1_DUMMY_REGISTER_OFFSET                                                           (0)
  #define RTL8373_IGMP_DUMY_1_DUMMY_REGISTER_MASK                                                             (0xFFFFFFFF << RTL8373_IGMP_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_L2_DUMY_0_ADDR                                                                                (0x558C)
  #define RTL8373_L2_DUMY_0_DUMMY_REGISTER_OFFSET                                                             (0)
  #define RTL8373_L2_DUMY_0_DUMMY_REGISTER_MASK                                                               (0xFFFFFFFF << RTL8373_L2_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_L2_DUMY_1_ADDR                                                                                (0x5590)
  #define RTL8373_L2_DUMY_1_DUMMY_REGISTER_OFFSET                                                             (0)
  #define RTL8373_L2_DUMY_1_DUMMY_REGISTER_MASK                                                               (0xFFFFFFFF << RTL8373_L2_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_SVLAN_DUMY_0_ADDR                                                                             (0x5BE8)
  #define RTL8373_SVLAN_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_SVLAN_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_SVLAN_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_SVLAN_DUMY_1_ADDR                                                                             (0x5BEC)
  #define RTL8373_SVLAN_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_SVLAN_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_SVLAN_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_SVLAN_DUMY_2_ADDR                                                                             (0x5BF0)
  #define RTL8373_SVLAN_DUMY_2_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_SVLAN_DUMY_2_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_SVLAN_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_SVLAN_DUMY_3_ADDR                                                                             (0x5BF4)
  #define RTL8373_SVLAN_DUMY_3_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_SVLAN_DUMY_3_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_SVLAN_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_TABLE_DUMY_0_ADDR                                                                             (0x5CE0)
  #define RTL8373_TABLE_DUMY_0_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_TABLE_DUMY_0_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_TABLE_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_TABLE_DUMY_1_ADDR                                                                             (0x5CE4)
  #define RTL8373_TABLE_DUMY_1_DUMMY_REGISTER_OFFSET                                                          (0)
  #define RTL8373_TABLE_DUMY_1_DUMMY_REGISTER_MASK                                                            (0xFFFFFFFF << RTL8373_TABLE_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_MTRPOOL_DUMY_0_ADDR                                                                           (0x5F18)
  #define RTL8373_MTRPOOL_DUMY_0_DUMMY_REGISTER_OFFSET                                                        (0)
  #define RTL8373_MTRPOOL_DUMY_0_DUMMY_REGISTER_MASK                                                          (0xFFFFFFFF << RTL8373_MTRPOOL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_MTRPOOL_DUMY_1_ADDR                                                                           (0x5F1C)
  #define RTL8373_MTRPOOL_DUMY_1_DUMMY_REGISTER_OFFSET                                                        (0)
  #define RTL8373_MTRPOOL_DUMY_1_DUMMY_REGISTER_MASK                                                          (0xFFFFFFFF << RTL8373_MTRPOOL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_GLB_CTRL_DUMY_0_ADDR                                                                          (0x6058)
  #define RTL8373_GLB_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_GLB_CTRL_DUMY_0_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_GLB_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_GLB_CTRL_DUMY_1_ADDR                                                                          (0x605C)
  #define RTL8373_GLB_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_GLB_CTRL_DUMY_1_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_GLB_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_GLB_CTRL_DUMY_2_ADDR                                                                          (0x6060)
  #define RTL8373_GLB_CTRL_DUMY_2_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_GLB_CTRL_DUMY_2_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_GLB_CTRL_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_GLB_CTRL_DUMY_3_ADDR                                                                          (0x6064)
  #define RTL8373_GLB_CTRL_DUMY_3_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_GLB_CTRL_DUMY_3_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_GLB_CTRL_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_SMI_CTRL_DUMY_0_ADDR                                                                          (0x649C)
  #define RTL8373_SMI_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_SMI_CTRL_DUMY_0_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_SMI_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_SMI_CTRL_DUMY_1_ADDR                                                                          (0x64A0)
  #define RTL8373_SMI_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_SMI_CTRL_DUMY_1_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_SMI_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_LED_DUMY_0_ADDR                                                                               (0x6604)
  #define RTL8373_LED_DUMY_0_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_LED_DUMY_0_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_LED_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_LED_DUMY_1_ADDR                                                                               (0x6608)
  #define RTL8373_LED_DUMY_1_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_LED_DUMY_1_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_LED_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_PKT_ENCAP_DUMY_0_ADDR                                                                         (0x67BC)
  #define RTL8373_PKT_ENCAP_DUMY_0_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_PKT_ENCAP_DUMY_0_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_PKT_ENCAP_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_PKT_ENCAP_DUMY_1_ADDR                                                                         (0x67C0)
  #define RTL8373_PKT_ENCAP_DUMY_1_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_PKT_ENCAP_DUMY_1_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_PKT_ENCAP_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_PKT_ENCAP_DUMY_2_ADDR                                                                         (0x67C4)
  #define RTL8373_PKT_ENCAP_DUMY_2_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_PKT_ENCAP_DUMY_2_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_PKT_ENCAP_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_PKT_ENCAP_DUMY_3_ADDR                                                                         (0x67C8)
  #define RTL8373_PKT_ENCAP_DUMY_3_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_PKT_ENCAP_DUMY_3_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_PKT_ENCAP_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_PKT_PARSER_DUMY_0_ADDR                                                                        (0x6FF0)
  #define RTL8373_PKT_PARSER_DUMY_0_DUMMY_REGISTER_OFFSET                                                     (0)
  #define RTL8373_PKT_PARSER_DUMY_0_DUMMY_REGISTER_MASK                                                       (0xFFFFFFFF << RTL8373_PKT_PARSER_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_PKT_PARSER_DUMY_1_ADDR                                                                        (0x6FF4)
  #define RTL8373_PKT_PARSER_DUMY_1_DUMMY_REGISTER_OFFSET                                                     (0)
  #define RTL8373_PKT_PARSER_DUMY_1_DUMMY_REGISTER_MASK                                                       (0xFFFFFFFF << RTL8373_PKT_PARSER_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_INGRESS_CTRL_DUMY_0_ADDR                                                                      (0x7494)
  #define RTL8373_INGRESS_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET                                                   (0)
  #define RTL8373_INGRESS_CTRL_DUMY_0_DUMMY_REGISTER_MASK                                                     (0xFFFFFFFF << RTL8373_INGRESS_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_INGRESS_CTRL_DUMY_1_ADDR                                                                      (0x7498)
  #define RTL8373_INGRESS_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET                                                   (0)
  #define RTL8373_INGRESS_CTRL_DUMY_1_DUMMY_REGISTER_MASK                                                     (0xFFFFFFFF << RTL8373_INGRESS_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_INGRESS_CTRL_DUMY_2_ADDR                                                                      (0x749C)
  #define RTL8373_INGRESS_CTRL_DUMY_2_DUMMY_REGISTER_OFFSET                                                   (0)
  #define RTL8373_INGRESS_CTRL_DUMY_2_DUMMY_REGISTER_MASK                                                     (0xFFFFFFFF << RTL8373_INGRESS_CTRL_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_INGRESS_CTRL_DUMY_3_ADDR                                                                      (0x74A0)
  #define RTL8373_INGRESS_CTRL_DUMY_3_DUMMY_REGISTER_OFFSET                                                   (0)
  #define RTL8373_INGRESS_CTRL_DUMY_3_DUMMY_REGISTER_MASK                                                     (0xFFFFFFFF << RTL8373_INGRESS_CTRL_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_INGRESS_CTRL_2_DUMY_0_ADDR                                                                    (0x75C8)
  #define RTL8373_INGRESS_CTRL_2_DUMY_0_DUMMY_REGISTER_OFFSET                                                 (0)
  #define RTL8373_INGRESS_CTRL_2_DUMY_0_DUMMY_REGISTER_MASK                                                   (0xFFFFFFFF << RTL8373_INGRESS_CTRL_2_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_INGRESS_CTRL_2_DUMY_1_ADDR                                                                    (0x75CC)
  #define RTL8373_INGRESS_CTRL_2_DUMY_1_DUMMY_REGISTER_OFFSET                                                 (0)
  #define RTL8373_INGRESS_CTRL_2_DUMY_1_DUMMY_REGISTER_MASK                                                   (0xFFFFFFFF << RTL8373_INGRESS_CTRL_2_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_INGRESS_CTRL_2_DUMY_2_ADDR                                                                    (0x75D0)
  #define RTL8373_INGRESS_CTRL_2_DUMY_2_DUMMY_REGISTER_OFFSET                                                 (0)
  #define RTL8373_INGRESS_CTRL_2_DUMY_2_DUMMY_REGISTER_MASK                                                   (0xFFFFFFFF << RTL8373_INGRESS_CTRL_2_DUMY_2_DUMMY_REGISTER_OFFSET)

#define RTL8373_INGRESS_CTRL_2_DUMY_3_ADDR                                                                    (0x75D4)
  #define RTL8373_INGRESS_CTRL_2_DUMY_3_DUMMY_REGISTER_OFFSET                                                 (0)
  #define RTL8373_INGRESS_CTRL_2_DUMY_3_DUMMY_REGISTER_MASK                                                   (0xFFFFFFFF << RTL8373_INGRESS_CTRL_2_DUMY_3_DUMMY_REGISTER_OFFSET)

#define RTL8373_NIC_DUMY_0_ADDR                                                                               (0x789C)
  #define RTL8373_NIC_DUMY_0_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_NIC_DUMY_0_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_NIC_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_NIC_DUMY_1_ADDR                                                                               (0x78A0)
  #define RTL8373_NIC_DUMY_1_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_NIC_DUMY_1_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_NIC_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_CHIP_BIST_DUMY_0_ADDR                                                                         (0x7A30)
  #define RTL8373_CHIP_BIST_DUMY_0_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_CHIP_BIST_DUMY_0_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_CHIP_BIST_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_CHIP_BIST_DUMY_1_ADDR                                                                         (0x7A34)
  #define RTL8373_CHIP_BIST_DUMY_1_DUMMY_REGISTER_OFFSET                                                      (0)
  #define RTL8373_CHIP_BIST_DUMY_1_DUMMY_REGISTER_MASK                                                        (0xFFFFFFFF << RTL8373_CHIP_BIST_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_SDS_DUMY_0_ADDR                                                                               (0x7B70)
  #define RTL8373_SDS_DUMY_0_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_SDS_DUMY_0_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_SDS_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_SDS_DUMY_1_ADDR                                                                               (0x7B74)
  #define RTL8373_SDS_DUMY_1_DUMMY_REGISTER_OFFSET                                                            (0)
  #define RTL8373_SDS_DUMY_1_DUMMY_REGISTER_MASK                                                              (0xFFFFFFFF << RTL8373_SDS_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_IO_DUMY_0_ADDR                                                                                (0x7FB8)
  #define RTL8373_IO_DUMY_0_DUMMY_REGISTER_OFFSET                                                             (0)
  #define RTL8373_IO_DUMY_0_DUMMY_REGISTER_MASK                                                               (0xFFFFFFFF << RTL8373_IO_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_IO_DUMY_1_ADDR                                                                                (0x7FBC)
  #define RTL8373_IO_DUMY_1_DUMMY_REGISTER_OFFSET                                                             (0)
  #define RTL8373_IO_DUMY_1_DUMMY_REGISTER_MASK                                                               (0xFFFFFFFF << RTL8373_IO_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_EFUSE_CTRL_DUMY_0_ADDR                                                                        (0x8094)
  #define RTL8373_EFUSE_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET                                                     (0)
  #define RTL8373_EFUSE_CTRL_DUMY_0_DUMMY_REGISTER_MASK                                                       (0xFFFFFFFF << RTL8373_EFUSE_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_EFUSE_CTRL_DUMY_1_ADDR                                                                        (0x8098)
  #define RTL8373_EFUSE_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET                                                     (0)
  #define RTL8373_EFUSE_CTRL_DUMY_1_DUMMY_REGISTER_MASK                                                       (0xFFFFFFFF << RTL8373_EFUSE_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_DBG_CTRL_DUMY_0_ADDR                                                                          (0xC0D4)
  #define RTL8373_DBG_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_DBG_CTRL_DUMY_0_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_DBG_CTRL_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_DBG_CTRL_DUMY_1_ADDR                                                                          (0xC0D8)
  #define RTL8373_DBG_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET                                                       (0)
  #define RTL8373_DBG_CTRL_DUMY_1_DUMMY_REGISTER_MASK                                                         (0xFFFFFFFF << RTL8373_DBG_CTRL_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_RATE_ADAPTER0_DUMY_0_ADDR                                                                     (0xE148)
  #define RTL8373_RATE_ADAPTER0_DUMY_0_DUMMY_REGISTER_OFFSET                                                  (0)
  #define RTL8373_RATE_ADAPTER0_DUMY_0_DUMMY_REGISTER_MASK                                                    (0xFFFFFFFF << RTL8373_RATE_ADAPTER0_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_RATE_ADAPTER0_DUMY_1_ADDR                                                                     (0xE14C)
  #define RTL8373_RATE_ADAPTER0_DUMY_1_DUMMY_REGISTER_OFFSET                                                  (0)
  #define RTL8373_RATE_ADAPTER0_DUMY_1_DUMMY_REGISTER_MASK                                                    (0xFFFFFFFF << RTL8373_RATE_ADAPTER0_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_RATE_ADAPTER1_DUMY_0_ADDR                                                                     (0xE348)
  #define RTL8373_RATE_ADAPTER1_DUMY_0_DUMMY_REGISTER_OFFSET                                                  (0)
  #define RTL8373_RATE_ADAPTER1_DUMY_0_DUMMY_REGISTER_MASK                                                    (0xFFFFFFFF << RTL8373_RATE_ADAPTER1_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_RATE_ADAPTER1_DUMY_1_ADDR                                                                     (0xE34C)
  #define RTL8373_RATE_ADAPTER1_DUMY_1_DUMMY_REGISTER_OFFSET                                                  (0)
  #define RTL8373_RATE_ADAPTER1_DUMY_1_DUMMY_REGISTER_MASK                                                    (0xFFFFFFFF << RTL8373_RATE_ADAPTER1_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_RATE_ADAPTER2_DUMY_0_ADDR                                                                     (0xE548)
  #define RTL8373_RATE_ADAPTER2_DUMY_0_DUMMY_REGISTER_OFFSET                                                  (0)
  #define RTL8373_RATE_ADAPTER2_DUMY_0_DUMMY_REGISTER_MASK                                                    (0xFFFFFFFF << RTL8373_RATE_ADAPTER2_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_RATE_ADAPTER2_DUMY_1_ADDR                                                                     (0xE54C)
  #define RTL8373_RATE_ADAPTER2_DUMY_1_DUMMY_REGISTER_OFFSET                                                  (0)
  #define RTL8373_RATE_ADAPTER2_DUMY_1_DUMMY_REGISTER_MASK                                                    (0xFFFFFFFF << RTL8373_RATE_ADAPTER2_DUMY_1_DUMMY_REGISTER_OFFSET)

#define RTL8373_RATE_ADAPTER3_DUMY_0_ADDR                                                                     (0xE748)
  #define RTL8373_RATE_ADAPTER3_DUMY_0_DUMMY_REGISTER_OFFSET                                                  (0)
  #define RTL8373_RATE_ADAPTER3_DUMY_0_DUMMY_REGISTER_MASK                                                    (0xFFFFFFFF << RTL8373_RATE_ADAPTER3_DUMY_0_DUMMY_REGISTER_OFFSET)

#define RTL8373_RATE_ADAPTER3_DUMY_1_ADDR                                                                     (0xE74C)
  #define RTL8373_RATE_ADAPTER3_DUMY_1_DUMMY_REGISTER_OFFSET                                                  (0)
  #define RTL8373_RATE_ADAPTER3_DUMY_1_DUMMY_REGISTER_MASK                                                    (0xFFFFFFFF << RTL8373_RATE_ADAPTER3_DUMY_1_DUMMY_REGISTER_OFFSET)


#endif    /* __RTL8373_REG_DEFINITION_H__ */

