// Seed: 4083018590
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd80
) (
    _id_1,
    id_2
);
  output uwire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  assign id_2 = 1;
  generate
    if (!1) logic [id_1  ==  id_1 : (  id_1  )] id_3;
    ;
  endgenerate
  assign id_1 = id_1;
endmodule
module module_2 #(
    parameter id_2 = 32'd78,
    parameter id_5 = 32'd60
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire _id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 ();
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire [id_5 : id_2] \id_10 ;
  logic id_11;
  ;
  assign id_4[-1] = "";
  wire id_12;
  logic id_13, id_14;
  wire id_15;
endmodule
