{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15697, "design__instance__area": 148811, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 208, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 7, "power__internal__total": 0.01577276736497879, "power__switching__total": 0.007590465247631073, "power__leakage__total": 1.567205742958322e-07, "power__total": 0.0233633890748024, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.2378424191582755, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2378424191582755, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31591263832407834, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.393964649831762, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 126, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 208, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 7, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.4203121303304168, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.4203121303304168, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.4596552157890594, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.0623716651536177, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -45.06565914664481, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.0623716651536177, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 208, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.15899215727330993, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.15899215727330993, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11053758221618064, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.240435678172537, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 149, "design__max_fanout_violation__count": 208, "design__max_cap_violation__count": 15, "clock__skew__worst_hold": 0.437575654762374, "clock__skew__worst_setup": 0.15462620510549396, "timing__hold__ws": 0.10702794509147627, "timing__setup__ws": -2.5397231703218726, "timing__hold__tns": 0, "timing__setup__tns": -56.5263869489283, "timing__hold__wns": 0, "timing__setup__wns": -2.5397231703218726, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.445 479.165", "design__core__bbox": "5.52 10.88 462.76 467.84", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 224462, "design__core__area": 208940, "design__instance__count__stdcell": 15697, "design__instance__area__stdcell": 148811, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.71222, "design__instance__utilization__stdcell": 0.71222, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 10238579, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 338378, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2233, "antenna__violating__nets": 21, "antenna__violating__pins": 29, "route__antenna_violation__count": 21, "route__net": 12590, "route__net__special": 2, "route__drc_errors__iter:1": 9042, "route__wirelength__iter:1": 411705, "route__drc_errors__iter:2": 2811, "route__wirelength__iter:2": 407233, "route__drc_errors__iter:3": 2798, "route__wirelength__iter:3": 406226, "route__drc_errors__iter:4": 370, "route__wirelength__iter:4": 405398, "route__drc_errors__iter:5": 62, "route__wirelength__iter:5": 405308, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 405316, "route__drc_errors": 0, "route__wirelength": 405316, "route__vias": 86956, "route__vias__singlecut": 86956, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1150.54, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 184, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 184, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 184, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 208, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 4, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.23030206171752174, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.23030206171752174, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3130265024676373, "timing__setup__ws__corner:min_tt_025C_1v80": 2.684040621285263, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 184, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 77, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 208, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.40880466835472384, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.40880466835472384, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5572729102576728, "timing__setup__ws__corner:min_ss_100C_1v60": -1.5314798751531968, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -33.31358394546407, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.5314798751531968, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 184, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 208, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.15462620510549396, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.15462620510549396, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10702794509147627, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.431924286340293, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 184, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 208, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 14, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.24845171068164476, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.24845171068164476, "timing__hold__ws__corner:max_tt_025C_1v80": 0.31898917743462757, "timing__setup__ws__corner:max_tt_025C_1v80": 2.130286674025965, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 184, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 149, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 208, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 14, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.437575654762374, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.437575654762374, "timing__hold__ws__corner:max_ss_100C_1v60": 0.36605497447097596, "timing__setup__ws__corner:max_ss_100C_1v60": -2.5397231703218726, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -56.5263869489283, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.5397231703218726, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 184, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 208, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 15, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.16644314175805375, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.16644314175805375, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11317225255043216, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.058052675421072, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 184, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 184, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79864, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79972, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00136298, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00132422, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000274925, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00132422, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000285, "ir__drop__worst": 0.00136, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}