<strong>verilog-alw-get-outputs-delayed</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.<br/>
<br/>
(verilog-alw-get-outputs-delayed SIGS)<br/>
<br/>
Not documented.