// Seed: 2310963124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wand id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = -1;
endmodule
module module_1;
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
macromodule module_2 (
    input  wor  id_0,
    input  wand id_1,
    output tri  id_2
);
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_3 (
    input supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    input wire id_7,
    output uwire id_8,
    output wire id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    output supply1 id_13,
    output supply0 id_14,
    input wor id_15,
    input supply0 id_16,
    input tri id_17,
    output tri0 id_18
    , id_21,
    output supply0 id_19
);
  wire [-1 : -1] id_22;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22,
      id_22,
      id_21
  );
  assign modCall_1.id_5 = 0;
endmodule
