 
****************************************
Report : saif
        -missing
        -hierarchy
        -rtl_saif
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:05:22 2021
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Ports        0(0.00%)          135(67.84%)       64(32.16%)         199
 Seq Cells    0(0.00%)          0(0.00%)          195(100.00%)       195
 Tri Cells    0(0.00%)          0(0.00%)          0(0.00%)           0
--------------------------------------------------------------------------------

 List of Non-annotated ports :

   Out1[0] 
   Out1[1] 
   Out1[2] 
   Out1[3] 
   Out1[4] 
   Out1[5] 
   Out1[6] 
   Out1[7] 
   Out1[8] 
   Out1[9] 
   Out1[10] 
   Out1[11] 
   Out1[12] 
   Out1[13] 
   Out1[14] 
   Out1[15] 
   Out1[16] 
   Out1[17] 
   Out1[18] 
   Out1[19] 
   Out1[20] 
   Out1[21] 
   Out1[22] 
   Out1[23] 
   Out1[24] 
   Out1[25] 
   Out1[26] 
   Out1[27] 
   Out1[28] 
   Out1[29] 
   Out1[30] 
   Out1[31] 
   Out1[32] 
   Out1[33] 
   Out1[34] 
   Out1[35] 
   Out1[36] 
   Out1[37] 
   Out1[38] 
   Out1[39] 
   Out1[40] 
   Out1[41] 
   Out1[42] 
   Out1[43] 
   Out1[44] 
   Out1[45] 
   Out1[46] 
   Out1[47] 
   Out1[48] 
   Out1[49] 
   Out1[50] 
   Out1[51] 
   Out1[52] 
   Out1[53] 
   Out1[54] 
   Out1[55] 
   Out1[56] 
   Out1[57] 
   Out1[58] 
   Out1[59] 
   Out1[60] 
   Out1[61] 
   Out1[62] 
   Out1[63] 
   ce_out 
   In3[0] 
   In3[1] 
   In3[2] 
   In2[0] 
   In2[1] 
   In2[2] 
   In2[3] 
   In2[4] 
   In2[5] 
   In2[6] 
   In2[7] 
   In2[8] 
   In2[9] 
   In2[10] 
   In2[11] 
   In2[12] 
   In2[13] 
   In2[14] 
   In2[15] 
   In2[16] 
   In2[17] 
   In2[18] 
   In2[19] 
   In2[20] 
   In2[21] 
   In2[22] 
   In2[23] 
   In2[24] 
   In2[25] 
   In2[26] 
   In2[27] 
   In2[28] 
   In2[29] 
   In2[30] 
   In2[31] 
   In2[32] 
   In2[33] 
   In2[34] 
   In2[35] 
   In2[36] 
   In2[37] 
   In2[38] 
   In2[39] 
   In2[40] 
   In2[41] 
   In2[42] 
   In2[43] 
   In2[44] 
   In2[45] 
   In2[46] 
   In2[47] 
   In2[48] 
   In2[49] 
   In2[50] 
   In2[51] 
   In2[52] 
   In2[53] 
   In2[54] 
   In2[55] 
   In2[56] 
   In2[57] 
   In2[58] 
   In2[59] 
   In2[60] 
   In2[61] 
   In2[62] 
   In2[63] 
   In1[0] 
   In1[1] 
   In1[2] 
   In1[3] 
   In1[4] 
   In1[5] 
   In1[6] 
   In1[7] 
   In1[8] 
   In1[9] 
   In1[10] 
   In1[11] 
   In1[12] 
   In1[13] 
   In1[14] 
   In1[15] 
   In1[16] 
   In1[17] 
   In1[18] 
   In1[19] 
   In1[20] 
   In1[21] 
   In1[22] 
   In1[23] 
   In1[24] 
   In1[25] 
   In1[26] 
   In1[27] 
   In1[28] 
   In1[29] 
   In1[30] 
   In1[31] 
   In1[32] 
   In1[33] 
   In1[34] 
   In1[35] 
   In1[36] 
   In1[37] 
   In1[38] 
   In1[39] 
   In1[40] 
   In1[41] 
   In1[42] 
   In1[43] 
   In1[44] 
   In1[45] 
   In1[46] 
   In1[47] 
   In1[48] 
   In1[49] 
   In1[50] 
   In1[51] 
   In1[52] 
   In1[53] 
   In1[54] 
   In1[55] 
   In1[56] 
   In1[57] 
   In1[58] 
   In1[59] 
   In1[60] 
   In1[61] 
   In1[62] 
   In1[63] 
   clk_enable 
   reset 
   clk 

 List of Non-annotated sequential cells :

   Delay1_out1_reg[27] 
   Delay_out1_reg[42] 
   Delay1_out1_reg[5] 
   Delay_out1_reg[60] 
   Delay2_out1_reg[0] 
   Delay1_out1_reg[62] 
   Delay1_out1_reg[63] 
   Delay1_out1_reg[24] 
   Delay1_out1_reg[41] 
   Delay1_out1_reg[61] 
   Delay1_out1_reg[59] 
   Delay1_out1_reg[60] 
   Delay1_out1_reg[58] 
   Delay1_out1_reg[57] 
   Delay1_out1_reg[46] 
   Delay1_out1_reg[45] 
   Delay1_out1_reg[53] 
   Delay1_out1_reg[56] 
   Delay_out1_reg[61] 
   Delay1_out1_reg[50] 
   Delay1_out1_reg[44] 
   Delay_out1_reg[59] 
   Delay1_out1_reg[47] 
   Delay1_out1_reg[40] 
   Delay1_out1_reg[48] 
   Delay_out1_reg[58] 
   Delay1_out1_reg[51] 
   Delay1_out1_reg[55] 
   Delay2_out1_reg[1] 
   Delay1_out1_reg[21] 
   Delay1_out1_reg[28] 
   Delay1_out1_reg[1] 
   Delay1_out1_reg[16] 
   Delay1_out1_reg[33] 
   Delay1_out1_reg[23] 
   Delay1_out1_reg[25] 
   Delay1_out1_reg[49] 
   Delay1_out1_reg[17] 
   Delay1_out1_reg[30] 
   Delay2_out1_reg[2] 
   Delay1_out1_reg[18] 
   Delay_out1_reg[11] 
   Delay1_out1_reg[54] 
   Delay1_out1_reg[52] 
   Delay1_out1_reg[31] 
   Delay3_out1_reg[46] 
   Delay3_out1_reg[39] 
   Delay3_out1_reg[41] 
   Delay3_out1_reg[49] 
   Delay3_out1_reg[50] 
   Delay3_out1_reg[36] 
   Delay3_out1_reg[42] 
   Delay3_out1_reg[62] 
   Delay3_out1_reg[63] 
   Delay3_out1_reg[53] 
   Delay3_out1_reg[20] 
   Delay3_out1_reg[19] 
   Delay3_out1_reg[22] 
   Delay3_out1_reg[21] 
   Delay3_out1_reg[30] 
   Delay3_out1_reg[28] 
   Delay3_out1_reg[24] 
   Delay3_out1_reg[26] 
   Delay3_out1_reg[27] 
   Delay3_out1_reg[29] 
   Delay3_out1_reg[31] 
   Delay3_out1_reg[25] 
   Delay3_out1_reg[59] 
   Delay3_out1_reg[58] 
   Delay3_out1_reg[54] 
   Delay3_out1_reg[40] 
   Delay3_out1_reg[35] 
   Delay3_out1_reg[14] 
   Delay3_out1_reg[12] 
   Delay3_out1_reg[11] 
   Delay3_out1_reg[9] 
   Delay3_out1_reg[10] 
   Delay3_out1_reg[47] 
   Delay3_out1_reg[18] 
   Delay3_out1_reg[7] 
   Delay3_out1_reg[23] 
   Delay3_out1_reg[33] 
   Delay3_out1_reg[16] 
   Delay3_out1_reg[15] 
   Delay3_out1_reg[17] 
   Delay3_out1_reg[6] 
   Delay3_out1_reg[5] 
   Delay3_out1_reg[13] 
   Delay3_out1_reg[8] 
   Delay3_out1_reg[4] 
   Delay_out1_reg[63] 
   Delay_out1_reg[62] 
   Delay1_out1_reg[29] 
   Delay1_out1_reg[14] 
   Delay1_out1_reg[13] 
   Delay1_out1_reg[9] 
   Delay1_out1_reg[7] 
   Delay1_out1_reg[42] 
   Delay1_out1_reg[26] 
   Delay1_out1_reg[10] 
   Delay1_out1_reg[12] 
   Delay1_out1_reg[39] 
   Delay1_out1_reg[38] 
   Delay1_out1_reg[22] 
   Delay1_out1_reg[37] 
   Delay1_out1_reg[6] 
   Delay1_out1_reg[11] 
   Delay1_out1_reg[35] 
   Delay1_out1_reg[19] 
   Delay1_out1_reg[2] 
   Delay_out1_reg[53] 
   Delay_out1_reg[57] 
   Delay1_out1_reg[36] 
   Delay1_out1_reg[20] 
   Delay1_out1_reg[34] 
   Delay_out1_reg[29] 
   Delay_out1_reg[54] 
   Delay_out1_reg[51] 
   Delay_out1_reg[55] 
   Delay1_out1_reg[3] 
   Delay_out1_reg[30] 
   Delay_out1_reg[27] 
   Delay_out1_reg[45] 
   Delay1_out1_reg[15] 
   Delay_out1_reg[49] 
   Delay_out1_reg[46] 
   Delay_out1_reg[43] 
   Delay1_out1_reg[32] 
   Delay_out1_reg[25] 
   Delay1_out1_reg[0] 
   Delay_out1_reg[52] 
   Delay_out1_reg[56] 
   Delay_out1_reg[13] 
   Delay_out1_reg[8] 
   Delay_out1_reg[9] 
   Delay_out1_reg[50] 
   Delay_out1_reg[28] 
   Delay_out1_reg[0] 
   Delay_out1_reg[37] 
   Delay_out1_reg[41] 
   Delay_out1_reg[14] 
   Delay_out1_reg[21] 
   Delay_out1_reg[26] 
   Delay_out1_reg[7] 
   Delay1_out1_reg[8] 
   Delay_out1_reg[44] 
   Delay_out1_reg[47] 
   Delay_out1_reg[38] 
   Delay_out1_reg[17] 
   Delay_out1_reg[22] 
   Delay_out1_reg[5] 
   Delay_out1_reg[35] 
   Delay1_out1_reg[43] 
   Delay_out1_reg[19] 
   Delay_out1_reg[48] 
   Delay_out1_reg[1] 
   Delay_out1_reg[6] 
   Delay_out1_reg[36] 
   Delay_out1_reg[3] 
   Delay_out1_reg[12] 
   Delay_out1_reg[10] 
   Delay_out1_reg[39] 
   Delay_out1_reg[33] 
   Delay_out1_reg[20] 
   Delay_out1_reg[40] 
   Delay_out1_reg[34] 
   Delay_out1_reg[23] 
   Delay_out1_reg[32] 
   Delay_out1_reg[31] 
   Delay_out1_reg[2] 
   Delay1_out1_reg[4] 
   Delay_out1_reg[4] 
   Delay_out1_reg[18] 
   Delay_out1_reg[15] 
   Delay_out1_reg[24] 
   Delay3_out1_reg[48] 
   Delay3_out1_reg[44] 
   Delay3_out1_reg[32] 
   Delay3_out1_reg[45] 
   Delay3_out1_reg[51] 
   Delay3_out1_reg[43] 
   Delay_out1_reg[16] 
   Delay3_out1_reg[60] 
   Delay3_out1_reg[56] 
   Delay3_out1_reg[52] 
   Delay3_out1_reg[38] 
   Delay3_out1_reg[34] 
   Delay3_out1_reg[37] 
   Delay3_out1_reg[57] 
   Delay3_out1_reg[55] 
   Delay3_out1_reg[61] 
   Delay3_out1_reg[0] 
   Delay3_out1_reg[1] 
   Delay3_out1_reg[2] 
   Delay3_out1_reg[3] 

 List of Non-annotated three-state cells :

   0 three-state cells

--------------------------------------------------------------------------------
1
