

================================================================
== Vitis HLS Report for 'fn1_Pipeline_VITIS_LOOP_445_8'
================================================================
* Date:           Sun Jun 23 22:27:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rand1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_445_8  |        ?|        ?|       116|        115|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 115, depth = 117


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 117
* Pipeline : 1
  Pipeline-0 : II = 115, D = 117, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%v_87 = alloca i32 1" [ldrgen/rand_c/rand1.c:33]   --->   Operation 119 'alloca' 'v_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv5"   --->   Operation 120 'read' 'conv5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sub5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sub5"   --->   Operation 121 'read' 'sub5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv13892_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %conv13892"   --->   Operation 122 'read' 'conv13892_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p"   --->   Operation 123 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_13"   --->   Operation 124 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %empty"   --->   Operation 125 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tmp_14"   --->   Operation 126 'read' 'tmp_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv1326_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv1326"   --->   Operation 127 'read' 'conv1326_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%val_12_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %val_12"   --->   Operation 128 'read' 'val_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mul13357_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mul13357"   --->   Operation 129 'read' 'mul13357_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_15_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_15"   --->   Operation 130 'read' 'p_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv13892_cast = zext i17 %conv13892_read"   --->   Operation 131 'zext' 'conv13892_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv1326_cast = sext i16 %conv1326_read"   --->   Operation 132 'sext' 'conv1326_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln33 = store i64 %p_15_read, i64 %v_87" [ldrgen/rand_c/rand1.c:33]   --->   Operation 133 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond1318"   --->   Operation 134 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%v_87_1 = load i64 %v_87" [ldrgen/rand_c/rand1.c:447]   --->   Operation 135 'load' 'v_87_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [5/5] (3.87ns)   --->   "%mul_ln447 = mul i64 %v_87_1, i64 57233" [ldrgen/rand_c/rand1.c:447]   --->   Operation 136 'mul' 'mul_ln447' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (3.52ns)   --->   "%add_ln446 = add i64 %val_12_read, i64 %conv1326_cast" [ldrgen/rand_c/rand1.c:446]   --->   Operation 137 'add' 'add_ln446' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (1.91ns)   --->   "%icmp_ln448_2 = icmp_ne  i8 %tmp_14_read, i8 255" [ldrgen/rand_c/rand1.c:448]   --->   Operation 138 'icmp' 'icmp_ln448_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (2.28ns)   --->   "%icmp_ln448_3 = icmp_eq  i23 %tmp, i23 0" [ldrgen/rand_c/rand1.c:448]   --->   Operation 139 'icmp' 'icmp_ln448_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 140 [4/5] (3.87ns)   --->   "%mul_ln447 = mul i64 %v_87_1, i64 57233" [ldrgen/rand_c/rand1.c:447]   --->   Operation 140 'mul' 'mul_ln447' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 141 [3/5] (3.87ns)   --->   "%mul_ln447 = mul i64 %v_87_1, i64 57233" [ldrgen/rand_c/rand1.c:447]   --->   Operation 141 'mul' 'mul_ln447' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 142 [2/5] (3.87ns)   --->   "%mul_ln447 = mul i64 %v_87_1, i64 57233" [ldrgen/rand_c/rand1.c:447]   --->   Operation 142 'mul' 'mul_ln447' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 143 [1/5] (3.87ns)   --->   "%mul_ln447 = mul i64 %v_87_1, i64 57233" [ldrgen/rand_c/rand1.c:447]   --->   Operation 143 'mul' 'mul_ln447' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 144 [1/1] (3.52ns)   --->   "%icmp_ln447 = icmp_ugt  i64 %mul_ln447, i64 18446744073709545970" [ldrgen/rand_c/rand1.c:447]   --->   Operation 144 'icmp' 'icmp_ln447' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sub_ln445)   --->   "%and_ln447 = and i1 %icmp_ln447, i1 %mul13357_read" [ldrgen/rand_c/rand1.c:447]   --->   Operation 145 'and' 'and_ln447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sub_ln445)   --->   "%zext_ln446 = zext i1 %and_ln447" [ldrgen/rand_c/rand1.c:446]   --->   Operation 146 'zext' 'zext_ln446' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln445 = sub i64 %add_ln446, i64 %zext_ln446" [ldrgen/rand_c/rand1.c:445]   --->   Operation 147 'sub' 'sub_ln445' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.31>
ST_9 : Operation 148 [7/7] (6.31ns)   --->   "%conv = uitofp i64 %sub_ln445" [ldrgen/rand_c/rand1.c:445]   --->   Operation 148 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.31>
ST_10 : Operation 149 [6/7] (6.31ns)   --->   "%conv = uitofp i64 %sub_ln445" [ldrgen/rand_c/rand1.c:445]   --->   Operation 149 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.31>
ST_11 : Operation 150 [5/7] (6.31ns)   --->   "%conv = uitofp i64 %sub_ln445" [ldrgen/rand_c/rand1.c:445]   --->   Operation 150 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.31>
ST_12 : Operation 151 [4/7] (6.31ns)   --->   "%conv = uitofp i64 %sub_ln445" [ldrgen/rand_c/rand1.c:445]   --->   Operation 151 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.31>
ST_13 : Operation 152 [3/7] (6.31ns)   --->   "%conv = uitofp i64 %sub_ln445" [ldrgen/rand_c/rand1.c:445]   --->   Operation 152 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.31>
ST_14 : Operation 153 [2/7] (6.31ns)   --->   "%conv = uitofp i64 %sub_ln445" [ldrgen/rand_c/rand1.c:445]   --->   Operation 153 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.31>
ST_15 : Operation 154 [1/7] (6.31ns)   --->   "%conv = uitofp i64 %sub_ln445" [ldrgen/rand_c/rand1.c:445]   --->   Operation 154 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.73>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln448 = bitcast i32 %conv" [ldrgen/rand_c/rand1.c:448]   --->   Operation 155 'bitcast' 'bitcast_ln448' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln448, i32 23, i32 30" [ldrgen/rand_c/rand1.c:448]   --->   Operation 156 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln448 = trunc i32 %bitcast_ln448" [ldrgen/rand_c/rand1.c:448]   --->   Operation 157 'trunc' 'trunc_ln448' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (1.91ns)   --->   "%icmp_ln448 = icmp_ne  i8 %tmp_s, i8 255" [ldrgen/rand_c/rand1.c:448]   --->   Operation 158 'icmp' 'icmp_ln448' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (2.28ns)   --->   "%icmp_ln448_1 = icmp_eq  i23 %trunc_ln448, i23 0" [ldrgen/rand_c/rand1.c:448]   --->   Operation 159 'icmp' 'icmp_ln448_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [4/4] (2.73ns)   --->   "%tmp_1 = fcmp_olt  i32 %conv, i32 %p_13_read" [ldrgen/rand_c/rand1.c:448]   --->   Operation 160 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.73>
ST_17 : Operation 161 [3/4] (2.73ns)   --->   "%tmp_1 = fcmp_olt  i32 %conv, i32 %p_13_read" [ldrgen/rand_c/rand1.c:448]   --->   Operation 161 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.73>
ST_18 : Operation 162 [2/4] (2.73ns)   --->   "%tmp_1 = fcmp_olt  i32 %conv, i32 %p_13_read" [ldrgen/rand_c/rand1.c:448]   --->   Operation 162 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.73>
ST_19 : Operation 163 [1/4] (2.73ns)   --->   "%tmp_1 = fcmp_olt  i32 %conv, i32 %p_13_read" [ldrgen/rand_c/rand1.c:448]   --->   Operation 163 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln448_1)   --->   "%or_ln448 = or i1 %icmp_ln448_1, i1 %icmp_ln448" [ldrgen/rand_c/rand1.c:448]   --->   Operation 164 'or' 'or_ln448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln448_1)   --->   "%or_ln448_1 = or i1 %icmp_ln448_3, i1 %icmp_ln448_2" [ldrgen/rand_c/rand1.c:448]   --->   Operation 165 'or' 'or_ln448_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln448_1)   --->   "%and_ln448 = and i1 %or_ln448, i1 %or_ln448_1" [ldrgen/rand_c/rand1.c:448]   --->   Operation 166 'and' 'and_ln448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln448_1 = and i1 %and_ln448, i1 %tmp_1" [ldrgen/rand_c/rand1.c:448]   --->   Operation 167 'and' 'and_ln448_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln445 = br i1 %and_ln448_1, void %if.end1424.loopexit.exitStub, void %while.body1341" [ldrgen/rand_c/rand1.c:445]   --->   Operation 168 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [68/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 169 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 289 'ret' 'ret_ln0' <Predicate = (!and_ln448_1)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 170 [67/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 170 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 171 [66/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 171 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 172 [65/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 172 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 173 [64/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 173 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 174 [63/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 174 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 175 [62/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 175 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 176 [61/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 176 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 177 [60/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 177 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 178 [59/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 178 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 179 [58/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 179 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 180 [57/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 180 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 181 [56/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 181 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 182 [55/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 182 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 183 [54/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 183 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 184 [53/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 184 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 185 [52/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 185 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 186 [51/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 186 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 187 [50/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 187 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 188 [49/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 188 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 189 [48/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 189 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 190 [47/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 190 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 191 [46/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 191 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 192 [45/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 192 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 193 [44/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 193 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 194 [43/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 194 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 195 [42/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 195 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 196 [41/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 196 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 197 [40/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 197 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 198 [39/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 198 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 199 [38/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 199 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 200 [37/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 200 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 201 [36/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 201 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 202 [35/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 202 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 203 [34/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 203 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 204 [33/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 204 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 205 [32/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 205 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 206 [31/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 206 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 207 [30/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 207 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 208 [29/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 208 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 209 [28/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 209 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 210 [27/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 210 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 211 [26/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 211 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 212 [25/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 212 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 213 [24/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 213 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 214 [23/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 214 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 215 [22/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 215 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 216 [21/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 216 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.27>
ST_68 : Operation 217 [20/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 217 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.27>
ST_69 : Operation 218 [19/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 218 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.27>
ST_70 : Operation 219 [18/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 219 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.27>
ST_71 : Operation 220 [17/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 220 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.27>
ST_72 : Operation 221 [16/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 221 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.27>
ST_73 : Operation 222 [15/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 222 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.27>
ST_74 : Operation 223 [14/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 223 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.27>
ST_75 : Operation 224 [13/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 224 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.27>
ST_76 : Operation 225 [12/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 225 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.27>
ST_77 : Operation 226 [11/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 226 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.27>
ST_78 : Operation 227 [10/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 227 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.27>
ST_79 : Operation 228 [9/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 228 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.27>
ST_80 : Operation 229 [8/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 229 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.27>
ST_81 : Operation 230 [7/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 230 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.27>
ST_82 : Operation 231 [6/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 231 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.27>
ST_83 : Operation 232 [5/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 232 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.27>
ST_84 : Operation 233 [4/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 233 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.27>
ST_85 : Operation 234 [3/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 234 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.27>
ST_86 : Operation 235 [2/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 235 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.27>
ST_87 : Operation 236 [1/68] (5.27ns)   --->   "%srem_ln465 = srem i64 %p_read, i64 %conv13892_cast" [ldrgen/rand_c/rand1.c:465]   --->   Operation 236 'srem' 'srem_ln465' <Predicate = (and_ln448_1)> <Delay = 5.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.13>
ST_88 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln464 = trunc i18 %srem_ln465" [ldrgen/rand_c/rand1.c:464]   --->   Operation 237 'trunc' 'trunc_ln464' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_88 : Operation 238 [1/1] (2.13ns)   --->   "%sub_ln464 = sub i18 0, i18 %trunc_ln464" [ldrgen/rand_c/rand1.c:464]   --->   Operation 238 'sub' 'sub_ln464' <Predicate = (and_ln448_1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.31>
ST_89 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln464 = sext i18 %sub_ln464" [ldrgen/rand_c/rand1.c:464]   --->   Operation 239 'sext' 'sext_ln464' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_89 : Operation 240 [7/7] (6.31ns)   --->   "%conv1 = sitofp i32 %sext_ln464" [ldrgen/rand_c/rand1.c:464]   --->   Operation 240 'sitofp' 'conv1' <Predicate = (and_ln448_1)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.31>
ST_90 : Operation 241 [6/7] (6.31ns)   --->   "%conv1 = sitofp i32 %sext_ln464" [ldrgen/rand_c/rand1.c:464]   --->   Operation 241 'sitofp' 'conv1' <Predicate = (and_ln448_1)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.31>
ST_91 : Operation 242 [5/7] (6.31ns)   --->   "%conv1 = sitofp i32 %sext_ln464" [ldrgen/rand_c/rand1.c:464]   --->   Operation 242 'sitofp' 'conv1' <Predicate = (and_ln448_1)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.31>
ST_92 : Operation 243 [4/7] (6.31ns)   --->   "%conv1 = sitofp i32 %sext_ln464" [ldrgen/rand_c/rand1.c:464]   --->   Operation 243 'sitofp' 'conv1' <Predicate = (and_ln448_1)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.31>
ST_93 : Operation 244 [3/7] (6.31ns)   --->   "%conv1 = sitofp i32 %sext_ln464" [ldrgen/rand_c/rand1.c:464]   --->   Operation 244 'sitofp' 'conv1' <Predicate = (and_ln448_1)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.31>
ST_94 : Operation 245 [2/7] (6.31ns)   --->   "%conv1 = sitofp i32 %sext_ln464" [ldrgen/rand_c/rand1.c:464]   --->   Operation 245 'sitofp' 'conv1' <Predicate = (and_ln448_1)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.31>
ST_95 : Operation 246 [1/7] (6.31ns)   --->   "%conv1 = sitofp i32 %sext_ln464" [ldrgen/rand_c/rand1.c:464]   --->   Operation 246 'sitofp' 'conv1' <Predicate = (and_ln448_1)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.56>
ST_96 : Operation 247 [8/8] (2.56ns)   --->   "%mul = fmul i32 %sub5_read, i32 %conv1" [ldrgen/rand_c/rand1.c:464]   --->   Operation 247 'fmul' 'mul' <Predicate = (and_ln448_1)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.56>
ST_97 : Operation 248 [7/8] (2.56ns)   --->   "%mul = fmul i32 %sub5_read, i32 %conv1" [ldrgen/rand_c/rand1.c:464]   --->   Operation 248 'fmul' 'mul' <Predicate = (and_ln448_1)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.56>
ST_98 : Operation 249 [6/8] (2.56ns)   --->   "%mul = fmul i32 %sub5_read, i32 %conv1" [ldrgen/rand_c/rand1.c:464]   --->   Operation 249 'fmul' 'mul' <Predicate = (and_ln448_1)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.56>
ST_99 : Operation 250 [5/8] (2.56ns)   --->   "%mul = fmul i32 %sub5_read, i32 %conv1" [ldrgen/rand_c/rand1.c:464]   --->   Operation 250 'fmul' 'mul' <Predicate = (and_ln448_1)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.56>
ST_100 : Operation 251 [4/8] (2.56ns)   --->   "%mul = fmul i32 %sub5_read, i32 %conv1" [ldrgen/rand_c/rand1.c:464]   --->   Operation 251 'fmul' 'mul' <Predicate = (and_ln448_1)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.56>
ST_101 : Operation 252 [3/8] (2.56ns)   --->   "%mul = fmul i32 %sub5_read, i32 %conv1" [ldrgen/rand_c/rand1.c:464]   --->   Operation 252 'fmul' 'mul' <Predicate = (and_ln448_1)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.56>
ST_102 : Operation 253 [2/8] (2.56ns)   --->   "%mul = fmul i32 %sub5_read, i32 %conv1" [ldrgen/rand_c/rand1.c:464]   --->   Operation 253 'fmul' 'mul' <Predicate = (and_ln448_1)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.56>
ST_103 : Operation 254 [1/8] (2.56ns)   --->   "%mul = fmul i32 %sub5_read, i32 %conv1" [ldrgen/rand_c/rand1.c:464]   --->   Operation 254 'fmul' 'mul' <Predicate = (and_ln448_1)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.35>
ST_104 : Operation 255 [10/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 255 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.35>
ST_105 : Operation 256 [9/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 256 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.35>
ST_106 : Operation 257 [8/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 257 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 3.35>
ST_107 : Operation 258 [7/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 258 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.35>
ST_108 : Operation 259 [6/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 259 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.35>
ST_109 : Operation 260 [5/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 260 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.35>
ST_110 : Operation 261 [4/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 261 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 3.35>
ST_111 : Operation 262 [3/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 262 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.35>
ST_112 : Operation 263 [2/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 263 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 3.35>
ST_113 : Operation 264 [1/10] (3.35ns)   --->   "%sub6 = fsub i32 %conv5_read, i32 %mul" [ldrgen/rand_c/rand1.c:464]   --->   Operation 264 'fsub' 'sub6' <Predicate = (and_ln448_1)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln464 = bitcast i32 %sub6" [ldrgen/rand_c/rand1.c:464]   --->   Operation 265 'bitcast' 'bitcast_ln464' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_113 : Operation 266 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln464, i32 23, i32 30" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:295->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 266 'partselect' 'xs_exp' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_113 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %bitcast_ln464" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:342->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 267 'trunc' 'trunc_ln342' <Predicate = (and_ln448_1)> <Delay = 0.00>

State 114 <SV = 113> <Delay = 2.88>
ST_114 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 268 'zext' 'zext_ln317' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_114 : Operation 269 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 269 'add' 'add_ln317' <Predicate = (and_ln448_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 270 'bitselect' 'tmp_2' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_114 : Operation 271 [1/1] (1.91ns)   --->   "%sub_ln71 = sub i8 127, i8 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 271 'sub' 'sub_ln71' <Predicate = (and_ln448_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i8 %sub_ln71" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 272 'sext' 'sext_ln71' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_114 : Operation 273 [1/1] (0.96ns)   --->   "%select_ln71 = select i1 %tmp_2, i9 %sext_ln71, i9 %add_ln317" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 273 'select' 'select_ln71' <Predicate = (and_ln448_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 115 <SV = 114> <Delay = 3.60>
ST_115 : Operation 274 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 274 'bitconcatenate' 'mantissa' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_115 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 275 'zext' 'zext_ln68' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_115 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i9 %select_ln71" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 276 'sext' 'sext_ln71_1' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_115 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %sext_ln71_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 277 'zext' 'zext_ln71' <Predicate = (and_ln448_1)> <Delay = 0.00>
ST_115 : Operation 278 [2/2] (3.60ns)   --->   "%lshr_ln71 = lshr i111 %zext_ln68, i111 %zext_ln71" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 278 'lshr' 'lshr_ln71' <Predicate = (and_ln448_1 & tmp_2)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 279 [2/2] (3.60ns)   --->   "%shl_ln71 = shl i111 %zext_ln68, i111 %zext_ln71" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 279 'shl' 'shl_ln71' <Predicate = (and_ln448_1 & !tmp_2)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 3.60>
ST_116 : Operation 280 [1/2] (3.60ns)   --->   "%lshr_ln71 = lshr i111 %zext_ln68, i111 %zext_ln71" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 280 'lshr' 'lshr_ln71' <Predicate = (and_ln448_1 & tmp_2)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 281 [1/2] (3.60ns)   --->   "%shl_ln71 = shl i111 %zext_ln68, i111 %zext_ln71" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 281 'shl' 'shl_ln71' <Predicate = (and_ln448_1 & !tmp_2)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %lshr_ln71, i32 24, i32 87" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 282 'partselect' 'tmp_3' <Predicate = (and_ln448_1 & tmp_2)> <Delay = 0.00>
ST_116 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %shl_ln71, i32 24, i32 87" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 283 'partselect' 'tmp_4' <Predicate = (and_ln448_1 & !tmp_2)> <Delay = 0.00>

State 117 <SV = 116> <Delay = 3.06>
ST_117 : Operation 284 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [ldrgen/rand_c/rand1.c:32]   --->   Operation 284 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 285 [1/1] (0.00ns)   --->   "%specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [ldrgen/rand_c/rand1.c:445]   --->   Operation 285 'specloopname' 'specloopname_ln445' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 286 [1/1] (1.48ns)   --->   "%val = select i1 %tmp_2, i64 %tmp_3, i64 %tmp_4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464]   --->   Operation 286 'select' 'val' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln33 = store i64 %val, i64 %v_87" [ldrgen/rand_c/rand1.c:33]   --->   Operation 287 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_117 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln445 = br void %while.cond1318" [ldrgen/rand_c/rand1.c:445]   --->   Operation 288 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 64 bit ('v_87', ldrgen/rand_c/rand1.c:33) [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln33', ldrgen/rand_c/rand1.c:33) of variable 'p_15_read' on local variable 'v_87', ldrgen/rand_c/rand1.c:33 [26]  (1.588 ns)

 <State 2>: 3.871ns
The critical path consists of the following:
	'load' operation 64 bit ('v_87', ldrgen/rand_c/rand1.c:447) on local variable 'v_87', ldrgen/rand_c/rand1.c:33 [29]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln447', ldrgen/rand_c/rand1.c:447) [30]  (3.871 ns)

 <State 3>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln447', ldrgen/rand_c/rand1.c:447) [30]  (3.871 ns)

 <State 4>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln447', ldrgen/rand_c/rand1.c:447) [30]  (3.871 ns)

 <State 5>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln447', ldrgen/rand_c/rand1.c:447) [30]  (3.871 ns)

 <State 6>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln447', ldrgen/rand_c/rand1.c:447) [30]  (3.871 ns)

 <State 7>: 3.520ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln447', ldrgen/rand_c/rand1.c:447) [31]  (3.520 ns)

 <State 8>: 3.520ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln447', ldrgen/rand_c/rand1.c:447) [32]  (0.000 ns)
	'sub' operation 64 bit ('sub_ln445', ldrgen/rand_c/rand1.c:445) [35]  (3.520 ns)

 <State 9>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', ldrgen/rand_c/rand1.c:445) [36]  (6.312 ns)

 <State 10>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', ldrgen/rand_c/rand1.c:445) [36]  (6.312 ns)

 <State 11>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', ldrgen/rand_c/rand1.c:445) [36]  (6.312 ns)

 <State 12>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', ldrgen/rand_c/rand1.c:445) [36]  (6.312 ns)

 <State 13>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', ldrgen/rand_c/rand1.c:445) [36]  (6.312 ns)

 <State 14>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', ldrgen/rand_c/rand1.c:445) [36]  (6.312 ns)

 <State 15>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv', ldrgen/rand_c/rand1.c:445) [36]  (6.312 ns)

 <State 16>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', ldrgen/rand_c/rand1.c:448) [46]  (2.730 ns)

 <State 17>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', ldrgen/rand_c/rand1.c:448) [46]  (2.730 ns)

 <State 18>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', ldrgen/rand_c/rand1.c:448) [46]  (2.730 ns)

 <State 19>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', ldrgen/rand_c/rand1.c:448) [46]  (2.730 ns)

 <State 20>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 21>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 22>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 23>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 24>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 25>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 26>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 27>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 28>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 29>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 30>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 31>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 32>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 33>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 34>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 35>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 36>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 37>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 38>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 39>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 40>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 41>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 42>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 43>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 44>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 45>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 46>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 47>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 48>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 49>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 50>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 51>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 52>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 53>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 54>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 55>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 56>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 57>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 58>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 59>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 60>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 61>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 62>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 63>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 64>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 65>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 66>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 67>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 68>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 69>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 70>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 71>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 72>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 73>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 74>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 75>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 76>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 77>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 78>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 79>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 80>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 81>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 82>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 83>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 84>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 85>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 86>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 87>: 5.272ns
The critical path consists of the following:
	'srem' operation 18 bit ('srem_ln465', ldrgen/rand_c/rand1.c:465) [53]  (5.272 ns)

 <State 88>: 2.136ns
The critical path consists of the following:
	'sub' operation 18 bit ('sub_ln464', ldrgen/rand_c/rand1.c:464) [55]  (2.136 ns)

 <State 89>: 6.312ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv1', ldrgen/rand_c/rand1.c:464) [57]  (6.312 ns)

 <State 90>: 6.312ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv1', ldrgen/rand_c/rand1.c:464) [57]  (6.312 ns)

 <State 91>: 6.312ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv1', ldrgen/rand_c/rand1.c:464) [57]  (6.312 ns)

 <State 92>: 6.312ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv1', ldrgen/rand_c/rand1.c:464) [57]  (6.312 ns)

 <State 93>: 6.312ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv1', ldrgen/rand_c/rand1.c:464) [57]  (6.312 ns)

 <State 94>: 6.312ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv1', ldrgen/rand_c/rand1.c:464) [57]  (6.312 ns)

 <State 95>: 6.312ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv1', ldrgen/rand_c/rand1.c:464) [57]  (6.312 ns)

 <State 96>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ldrgen/rand_c/rand1.c:464) [58]  (2.566 ns)

 <State 97>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ldrgen/rand_c/rand1.c:464) [58]  (2.566 ns)

 <State 98>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ldrgen/rand_c/rand1.c:464) [58]  (2.566 ns)

 <State 99>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ldrgen/rand_c/rand1.c:464) [58]  (2.566 ns)

 <State 100>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ldrgen/rand_c/rand1.c:464) [58]  (2.566 ns)

 <State 101>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ldrgen/rand_c/rand1.c:464) [58]  (2.566 ns)

 <State 102>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ldrgen/rand_c/rand1.c:464) [58]  (2.566 ns)

 <State 103>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ldrgen/rand_c/rand1.c:464) [58]  (2.566 ns)

 <State 104>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 105>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 106>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 107>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 108>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 109>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 110>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 111>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 112>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 113>: 3.356ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub6', ldrgen/rand_c/rand1.c:464) [59]  (3.356 ns)

 <State 114>: 2.883ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln317', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464) [66]  (1.915 ns)
	'select' operation 9 bit ('select_ln71', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464) [70]  (0.968 ns)

 <State 115>: 3.607ns
The critical path consists of the following:
	'lshr' operation 111 bit ('lshr_ln71', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464) [73]  (3.607 ns)

 <State 116>: 3.607ns
The critical path consists of the following:
	'lshr' operation 111 bit ('lshr_ln71', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464) [73]  (3.607 ns)

 <State 117>: 3.069ns
The critical path consists of the following:
	'select' operation 64 bit ('val', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464) [77]  (1.481 ns)
	'store' operation 0 bit ('store_ln33', ldrgen/rand_c/rand1.c:33) of variable 'val', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:66->ldrgen/rand_c/rand1.c:464 on local variable 'v_87', ldrgen/rand_c/rand1.c:33 [78]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
