--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml RunningLights.twx RunningLights.ncd -o RunningLights.twr
RunningLights.pcf

Design file:              RunningLights.ncd
Physical constraint file: RunningLights.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW0         |    1.427(R)|      SLOW  |    0.363(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW1         |    1.301(R)|      SLOW  |    0.445(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW2         |    1.384(R)|      SLOW  |    0.247(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW3         |    1.184(R)|      SLOW  |    0.367(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         8.733(R)|      SLOW  |         3.518(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         8.731(R)|      SLOW  |         3.516(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         8.590(R)|      SLOW  |         3.461(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         8.866(R)|      SLOW  |         3.559(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         9.109(R)|      SLOW  |         3.712(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |         8.941(R)|      SLOW  |         3.616(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |         9.014(R)|      SLOW  |         3.698(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |         8.976(R)|      SLOW  |         3.665(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.239|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 19 22:08:10 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



