PPA Report for async_reset_regfile.v (Module: async_reset_regfile)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 141
FF Count: 549
IO Count: 75
Cell Count: 960

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 543.18 MHz
End-to-End Path Delay: 6.091 ns
Reg-to-Reg Critical Path Delay: 1.556 ns

POWER METRICS:
-------------
Total Power Consumption: 0.485 W
