# 4-bit_multiplier
-Implementation of a 4-bit multiplier circuit in VHDL.<br />
-Circuit built using full adders

## Built With
-Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition<br />
(Copyright (C) 2020 Intel Corporation. All rights reserved).

## Circuit Schematic
![alt text](https://github.com/AlexandreLujan/4-bit_multiplier/blob/main/4-bit_multiplier.png?raw=true)

## Simulation
-Simulation result using ModelSim-Altera contained in Quartus.<br />
-Note: This project uses a testbench to simulate the circuit. The testbench was implemented at the top of the circuit hierarchy.<br />
![alt text](https://github.com/AlexandreLujan/4-bit_multiplier/blob/main/Simulation.png?raw=true)
