m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/simulation
vclock_divider
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1612758047
!i10b 1
!s100 `2F<eQ:62_3>K^Do_mU`m3
!s11b Z=`2Rl:Rb[dWY`VR4?HZn1
I5^N916nCZb3HO4fiDANP@3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/simulation
Z5 w1612740470
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v
L0 1
Z6 OW;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1612758047.000000
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v|
!s101 -O0
!i113 1
Z8 o-sv -work presynth -O0
Z9 tCvgOpt 0
vconfig_sccb
R1
R2
!i10b 1
!s100 __il?ea>`J0VOl@e9H]m?1
!s11b l_z0lPa?G@^0E6d?VIhnM1
IIUNBh`f0]a]62Y2He0RMB1
R3
S1
R4
w1612751717
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v
L0 3
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v|
!s101 -O0
!i113 1
R8
R9
vCoreSCCB
R1
R2
!i10b 1
!s100 ;^`<m^Di;fPziG5PMQ:@O3
!s11b YW2JHUJ_m?SWXZ03eKnQo3
ILY:JJUGhQ^i>PHbWMl3QR3
R3
S1
R4
w1612758035
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v
L0 2
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v|
!s101 -O0
!i113 1
R8
R9
n@core@s@c@c@b
vFCCC_C0
R1
Z10 !s110 1612758046
!i10b 1
!s100 1U7ZF>TG2e^DW7Yi4oEhS0
!s11b f2j83^I44gT:YSXQahkj20
I8`>l]iY23cf9dR4]]ok6_0
R3
S1
R4
R5
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v
L0 9
R6
r1
!s85 0
31
Z11 !s108 1612758046.000000
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v|
!s101 -O0
!i113 1
R8
R9
n@f@c@c@c_@c0
vFCCC_C0_FCCC_C0_0_FCCC
R1
R10
!i10b 1
!s100 Lge<^7:EMS`5>35`5h;FW1
!s11b aY:G=jbY3dbOn4cQe6`2Y1
IBfMzB2?NS34mILBJ``BiS3
R3
S1
R4
R5
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v
L0 5
R6
r1
!s85 0
31
R11
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v|
!s101 -O0
!i113 1
R8
R9
n@f@c@c@c_@c0_@f@c@c@c_@c0_0_@f@c@c@c
vOSC_C0
R1
R2
!i10b 1
!s100 l2mPS9`Z:o9?OmWnPiX]a1
!s11b n]BCCZ[P8Ej8JQLSI401m2
IbMK?Tg:>XTK:OV=W`@62K2
R3
S1
R4
Z12 w1612048708
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v
L0 9
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v|
!s101 -O0
!i113 1
R8
R9
n@o@s@c_@c0
vOSC_C0_OSC_C0_0_OSC
R1
R2
!i10b 1
!s100 bzQ21`e4Jjl=^dzOmcOZX2
!s11b iTL;]@TbB_IXiXMEMem]a0
I]QPzUB@o?FhBg?6kMIfSl0
R3
S1
R4
R12
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v
L0 5
R6
r1
!s85 0
31
R11
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v|
!s101 -O0
!i113 1
R8
R9
n@o@s@c_@c0_@o@s@c_@c0_0_@o@s@c
vSCCB
R1
!s110 1612245539
!i10b 1
!s100 zDLz4X0`77Ham55Rk?`N<1
!s11b WkmjXi:`?fLMcI?CkDRMF0
IPom1QPU2GSXHUVIjh7[Qm3
R3
S1
R0
w1612236276
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v
L0 9
R6
r1
!s85 0
31
!s108 1612245539.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v|
!s101 -O0
!i113 1
R8
R9
n@s@c@c@b
vsccb_design
R1
R2
!i10b 1
!s100 akBgEU]FQXN;JemkeSB@K1
!s11b clTg@WMiM`zCH@g:_`Yi:1
ITI7=f6=XOe?M3DcIWF9dR2
R3
S1
R4
w1612752135
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v
L0 9
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v|
!s101 -O0
!i113 1
R8
R9
vtb
R1
!s110 1612240706
!i10b 1
!s100 M>dm?`he0GIXR?O1]D=lz0
!s11b jC]0:h_d[kB;JNj7^LcQY1
I@EdlLUKVXkRmozmH2>]<>0
R3
S1
R0
w1612236281
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v
L0 9
R6
r1
!s85 0
31
!s108 1612240706.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v|
!s90 -reportprogress|300|+incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v|
!s101 -O0
!i113 1
R8
!s92 +incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb -sv -work presynth -O0
R9
vtestbench
R1
R2
!i10b 1
!s100 2Q>5<=[1LkTiak=gfoZ<a3
!s11b ZlG[gRJOl2W9:4OWSJgg61
Ig:Rg90nh@oNd9naKU1c8D0
R3
S1
R4
R5
8C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v
FC:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v
L0 3
R6
r1
!s85 0
31
R7
!s107 C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus|-sv|-work|presynth|C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v|
!s101 -O0
!i113 1
R8
!s92 +incdir+C:/Users/cheec/Desktop/Masters/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus -sv -work presynth -O0
R9
