#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov  9 12:09:26 2022
# Process ID: 12184
# Current directory: C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent51736 C:\Users\aamalik3\Desktop\Power Energy Setup\multislot_scheduling_3\multislot_scheduling.xpr
# Log file: C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/vivado.log
# Journal file: C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/aamalik3/Desktop/Power Energy Setup/custom_IP.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Users/aamalik3/Desktop/Power Energy Setup/custom_IP.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file C:/Users/aamalik3/Desktop/Power Energy Setup/custom_IP.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aamalik3/Desktop/GitHub/Scheduling-PR/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 953.398 ; gain = 236.945
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/aamalik3/Desktop/custom_IP.dcp
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 12
[Wed Nov  9 12:10:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_IP_wrapper_0_0/design_1_IP_wrapper_0_0.dcp' for cell 'design_1_i/IP_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_IP_wrapper_0_1/design_1_IP_wrapper_0_1.dcp' for cell 'design_1_i/IP_wrapper_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_IP_wrapper_1_0/design_1_IP_wrapper_1_0.dcp' for cell 'design_1_i/IP_wrapper_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_axi_hwicap_0_0/design_1_axi_hwicap_0_0.dcp' for cell 'design_1_i/axi_hwicap_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.dcp' for cell 'design_1_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_axi_hwicap_0_0/design_1_axi_hwicap_0_0.xdc] for cell 'design_1_i/axi_hwicap_0/U0'
Finished Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_axi_hwicap_0_0/design_1_axi_hwicap_0_0.xdc] for cell 'design_1_i/axi_hwicap_0/U0'
Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/constrs_1/new/port_const.xdc]
Finished Parsing XDC File [C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/constrs_1/new/port_const.xdc]
Parsing XDC File [C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/constrs_1/new/PR_const.xdc]
INFO: [Vivado 12-3520] Assignment of 'custom_IP' to a pblock 'pblock_custom_IP' means that all children of 'IP_wrapper_0' are in the pblock. Changing the pblock assignment to 'IP_wrapper_0'. [C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/constrs_1/new/PR_const.xdc:2]
INFO: [Vivado 12-3520] Assignment of 'custom_IP' to a pblock 'pblock_custom_IP_1' means that all children of 'IP_wrapper_1' are in the pblock. Changing the pblock assignment to 'IP_wrapper_1'. [C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/constrs_1/new/PR_const.xdc:13]
INFO: [Vivado 12-3520] Assignment of 'custom_IP' to a pblock 'pblock_custom_IP_2' means that all children of 'IP_wrapper_2' are in the pblock. Changing the pblock assignment to 'IP_wrapper_2'. [C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/constrs_1/new/PR_const.xdc:24]
Finished Parsing XDC File [C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/constrs_1/new/PR_const.xdc]
Parsing XDC File [C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/constrs_1/new/unknown_const.xdc]
Finished Parsing XDC File [C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/constrs_1/new/unknown_const.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_axi_hwicap_0_0/design_1_axi_hwicap_0_0.dcp'
Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_axi_hwicap_0_0/design_1_axi_hwicap_0_0_clocks.xdc] for cell 'design_1_i/axi_hwicap_0/U0'
Finished Parsing XDC File [c:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3/multislot_scheduling.srcs/sources_1/bd/design_1/ip/design_1_axi_hwicap_0_0/design_1_axi_hwicap_0_0_clocks.xdc] for cell 'design_1_i/axi_hwicap_0/U0'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_IP_wrapper_0_0_custom_IP' instantiated as 'design_1_i/IP_wrapper_0/inst/custom_IP' [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ipshared/3948/hdl/IP_wrapper_v1_0.v:49]
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_IP_wrapper_0_1__custom_IP' instantiated as 'design_1_i/IP_wrapper_1/inst/custom_IP' [c:/Users/aamalik3/Desktop/GitHub/Scheduling-PR/multislot_scheduling/multislot_scheduling.srcs/sources_1/bd/design_1/ipshared/3948/hdl/IP_wrapper_v1_0.v:49]
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_IP_wrapper_1_0_custom_IP' instantiated as 'design_1_i/IP_wrapper_2/inst/custom_IP' [c:/Users/aamalik3/Desktop/GitHub/Scheduling-PR/multislot_scheduling/multislot_scheduling.srcs/sources_1/bd/design_1/ipshared/3948/hdl/IP_wrapper_v1_0.v:49]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1941.891 ; gain = 932.609
update_design -cell [get_cell design_1_i/IP_wrapper_0/inst/custom_IP] -black_box 
ERROR: [Coretcl 2-1015] cell 'design_1_i/IP_wrapper_0/inst/custom_IP' is already a black box cell.
pwd
C:/Users/aamalik3/Desktop/Power Energy Setup/multislot_scheduling_3
cd ../../
read_checkpoint -cell [get_cell design_1_i/IP_wrapper_0/inst/custom_IP] custom_IP.dcp
Command: read_checkpoint -cell [get_cells design_1_i/IP_wrapper_0/inst/custom_IP] custom_IP.dcp
WARNING: [filemgmt 56-12] File 'C:/Users/aamalik3/Desktop/custom_IP.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
synth_1
read_checkpoint -cell [get_cell design_1_i/IP_wrapper_1/inst/custom_IP] custom_IP.dcp
Command: read_checkpoint -cell [get_cells design_1_i/IP_wrapper_1/inst/custom_IP] custom_IP.dcp
WARNING: [filemgmt 56-12] File 'C:/Users/aamalik3/Desktop/custom_IP.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
synth_1
read_checkpoint -cell [get_cell design_1_i/IP_wrapper_2/inst/custom_IP] custom_IP.dcp
Command: read_checkpoint -cell [get_cells design_1_i/IP_wrapper_2/inst/custom_IP] custom_IP.dcp
WARNING: [filemgmt 56-12] File 'C:/Users/aamalik3/Desktop/custom_IP.dcp' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
synth_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.516 . Memory (MB): peak = 1965.359 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d4696314

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 2004.250 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 37 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d4696314

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.250 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1661616a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.250 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 117 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1661616a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.250 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1661616a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.250 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2004.250 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1681cf0f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.250 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.834 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1f986f08e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2218.301 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f986f08e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2218.301 ; gain = 214.051
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2218.301 ; gain = 252.941
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2218.301 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12b6fec38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2218.301 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6d6bda49

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: efd462e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: efd462e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2218.301 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: efd462e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18d426a6b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18d426a6b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d34ebc6e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16b5baf10

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16b5baf10

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: f7ec4750

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2218.301 ; gain = 0.000
Phase 3.5 Small Shape Detail Placement | Checksum: f7ec4750

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14ef7f006

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14ef7f006

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2218.301 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14ef7f006

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 146ba99c4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 146ba99c4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2218.301 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.185. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 177a37429

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2218.301 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 177a37429

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 177a37429

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 177a37429

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2218.301 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ec6f0a4f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2218.301 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ec6f0a4f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2218.301 ; gain = 0.000
Ending Placer Task | Checksum: 1aea72824

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2218.301 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2218.301 ; gain = 0.000
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cecebcf0 ConstDB: 0 ShapeSum: dfd86b34 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 25ba9cdbe

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2258.840 ; gain = 40.539
Post Restoration Checksum: NetGraph: fe6178a7 NumContArr: c5d81417 Constraints: 97704100 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 25ba9cdbe

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2259.414 ; gain = 41.113

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 25ba9cdbe

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2259.414 ; gain = 41.113

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 25ba9cdbe

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2259.414 ; gain = 41.113
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 239c923ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2265.312 ; gain = 47.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.158  | TNS=0.000  | WHS=-0.280 | THS=-117.644|

Phase 2 Router Initialization | Checksum: 23d6a56f6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 263ca422f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1616
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.700  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c991c016

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.700  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24afa021b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2275.840 ; gain = 57.539
Phase 4 Rip-up And Reroute | Checksum: 24afa021b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 24afa021b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24afa021b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2275.840 ; gain = 57.539
Phase 5 Delay and Skew Optimization | Checksum: 24afa021b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a6e16d50

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2275.840 ; gain = 57.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.851  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24ec78750

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2275.840 ; gain = 57.539
Phase 6 Post Hold Fix | Checksum: 24ec78750

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.49146 %
  Global Horizontal Routing Utilization  = 3.16329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26006c435

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26006c435

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2719a5bde

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 2275.840 ; gain = 57.539

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.851  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2719a5bde

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 2275.840 ; gain = 57.539
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 2275.840 ; gain = 57.539

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 2275.840 ; gain = 57.539
report_power
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Nov  9 12:13:29 2022
| Host             : aes running 64-bit major release  (build 9200)
| Command          : report_power
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.730        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.583        |
| Device Static (W)        | 0.147        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.1         |
| Junction Temperature (C) | 44.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |        3 |       --- |             --- |
| Slice Logic             |     0.007 |    14083 |       --- |             --- |
|   LUT as Logic          |     0.007 |     6085 |     53200 |           11.44 |
|   Register              |    <0.001 |     6470 |    106400 |            6.08 |
|   CARRY4                |    <0.001 |       29 |     13300 |            0.22 |
|   F7/F8 Muxes           |    <0.001 |       98 |     53200 |            0.18 |
|   LUT as Shift Register |    <0.001 |       63 |     17400 |            0.36 |
|   Others                |     0.000 |      339 |       --- |             --- |
| Signals                 |     0.012 |    12454 |       --- |             --- |
| Block RAM               |     0.023 |     11.5 |       140 |            8.21 |
| I/O                     |    <0.001 |        1 |       200 |            0.50 |
| PS7                     |     1.528 |        1 |       --- |             --- |
| Static Power            |     0.147 |          |           |                 |
| Total                   |     1.730 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.069 |       0.053 |      0.016 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.717 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                          | Power (W) |
+-----------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                              |     1.583 |
|   design_1_i                                                                                  |     1.583 |
|     IP_wrapper_0                                                                              |     0.016 |
|       inst                                                                                    |     0.016 |
|         custom_IP                                                                             |     0.016 |
|           BUS_A_s_axi_U                                                                       |     0.010 |
|             int_buf_r                                                                         |     0.003 |
|             int_ctx                                                                           |     0.003 |
|             int_k                                                                             |     0.002 |
|           grp_aes_expandEncKey_1_fu_899                                                       |     0.003 |
|             sbox_U                                                                            |    <0.001 |
|               aes256_encrypt_ecb_aes_expandEncKey_1_sbox_rom_U                                |    <0.001 |
|     IP_wrapper_1                                                                              |     0.016 |
|       inst                                                                                    |     0.016 |
|         custom_IP                                                                             |     0.016 |
|           BUS_A_s_axi_U                                                                       |     0.010 |
|             int_buf_r                                                                         |     0.003 |
|             int_ctx                                                                           |     0.003 |
|             int_k                                                                             |     0.002 |
|           grp_aes_expandEncKey_1_fu_899                                                       |     0.003 |
|             sbox_U                                                                            |    <0.001 |
|               aes256_encrypt_ecb_aes_expandEncKey_1_sbox_rom_U                                |    <0.001 |
|     IP_wrapper_2                                                                              |     0.015 |
|       inst                                                                                    |     0.015 |
|         custom_IP                                                                             |     0.015 |
|           BUS_A_s_axi_U                                                                       |     0.010 |
|             int_buf_r                                                                         |     0.003 |
|             int_ctx                                                                           |     0.003 |
|             int_k                                                                             |     0.002 |
|           grp_aes_expandEncKey_1_fu_899                                                       |     0.003 |
|             sbox_U                                                                            |    <0.001 |
|               aes256_encrypt_ecb_aes_expandEncKey_1_sbox_rom_U                                |    <0.001 |
|     axi_hwicap_0                                                                              |     0.004 |
|       U0                                                                                      |     0.004 |
|         ICAP_NOT_SHARED.HWICAP_CTRL_I                                                         |     0.004 |
|           GEN_BUS2ICAP_RESET                                                                  |    <0.001 |
|           IPIC_IF_I                                                                           |     0.003 |
|             BUS2ICAP_SIZE_REGISTER_PROCESS                                                    |    <0.001 |
|             ICAP2BUS_STATUS_REGISTER_PROCESS                                                  |    <0.001 |
|             ICAP2PLB_SYNCH1                                                                   |    <0.001 |
|             ICAP2PLB_SYNCH2                                                                   |    <0.001 |
|             ICAP2PLB_SYNCH3                                                                   |    <0.001 |
|             ICAP2PLB_SYNCH4                                                                   |    <0.001 |
|             ICAP2PLB_SYNCH5                                                                   |    <0.001 |
|             PLB2ICAP_SYNCH1                                                                   |    <0.001 |
|             PLB2ICAP_SYNCH2                                                                   |    <0.001 |
|             PLB2ICAP_SYNCH3                                                                   |    <0.001 |
|             RD_FIFO.RDDATA_FIFO_I                                                             |     0.001 |
|               lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                |     0.001 |
|                 inst_fifo_gen                                                                 |     0.001 |
|                   gconvfifo.rf                                                                |     0.001 |
|                     grf.rf                                                                    |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                         rd_pntr_cdc_inst                                                      |    <0.001 |
|                         wr_pntr_cdc_inst                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                         gras.grdc1.rdc                                                        |    <0.001 |
|                         gras.rsts                                                             |    <0.001 |
|                         rpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                         gwas.gwdc0.wdc                                                        |    <0.001 |
|                         gwas.wsts                                                             |    <0.001 |
|                         wpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                           inst_blk_mem_gen                                                    |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                               valid.cstr                                                      |    <0.001 |
|                                 ramloop[0].ram.r                                              |    <0.001 |
|                                   prim_noinit.ram                                             |    <0.001 |
|                       rstblk                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|             RD_FIFO.RDFULL_SYNCH                                                              |    <0.001 |
|             WRFIFO.WRDATA_FIFO_I                                                              |     0.001 |
|               lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                |     0.001 |
|                 inst_fifo_gen                                                                 |     0.001 |
|                   gconvfifo.rf                                                                |     0.001 |
|                     grf.rf                                                                    |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                         rd_pntr_cdc_inst                                                      |    <0.001 |
|                         wr_pntr_cdc_inst                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                         gras.rsts                                                             |    <0.001 |
|                         rpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                         gwas.gwdc0.wdc                                                        |    <0.001 |
|                         gwas.wsts                                                             |    <0.001 |
|                         wpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                           inst_blk_mem_gen                                                    |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                               valid.cstr                                                      |    <0.001 |
|                                 ramloop[0].ram.r                                              |    <0.001 |
|                                   prim_noinit.ram                                             |    <0.001 |
|                       rstblk                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|             WRFIFO.WREMPTY_SYNCH                                                              |    <0.001 |
|           icap_statemachine_I1                                                                |    <0.001 |
|         INTERRUPT_CONTROL_I                                                                   |    <0.001 |
|         XI4_LITE_I                                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|             I_DECODER                                                                         |    <0.001 |
|     processing_system7_0                                                                      |     1.529 |
|       inst                                                                                    |     1.529 |
|     ps7_0_axi_periph                                                                          |     0.003 |
|       s00_couplers                                                                            |     0.002 |
|         auto_pc                                                                               |     0.002 |
|           inst                                                                                |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                              |     0.002 |
|               RD.ar_channel_0                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                  |    <0.001 |
|                 cmd_translator_0                                                              |    <0.001 |
|                   incr_cmd_0                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                  |    <0.001 |
|               RD.r_channel_0                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                |    <0.001 |
|                 transaction_fifo_0                                                            |    <0.001 |
|               SI_REG                                                                          |    <0.001 |
|                 ar.ar_pipe                                                                    |    <0.001 |
|                 aw.aw_pipe                                                                    |    <0.001 |
|                 b.b_pipe                                                                      |    <0.001 |
|                 r.r_pipe                                                                      |    <0.001 |
|               WR.aw_channel_0                                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                                  |    <0.001 |
|                 cmd_translator_0                                                              |    <0.001 |
|                   incr_cmd_0                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                  |    <0.001 |
|               WR.b_channel_0                                                                  |    <0.001 |
|                 bid_fifo_0                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                  |    <0.001 |
|       xbar                                                                                    |    <0.001 |
|         inst                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                            |    <0.001 |
|             addr_arbiter_inst                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                      |    <0.001 |
|             reg_slice_r                                                                       |    <0.001 |
|             splitter_ar                                                                       |    <0.001 |
|             splitter_aw                                                                       |    <0.001 |
|     rst_ps7_0_100M                                                                            |    <0.001 |
|       U0                                                                                      |    <0.001 |
|         EXT_LPF                                                                               |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |    <0.001 |
|         SEQ                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                         |    <0.001 |
|     util_vector_logic_0                                                                       |    <0.001 |
|     util_vector_logic_1                                                                       |    <0.001 |
+-----------------------------------------------------------------------------------------------+-----------+


0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_design
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 12:13:58 2022...
