<dec f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h' l='98' type='void llvm::InstrEmitter::EmitCopyToRegClassNode(llvm::SDNode * Node, DenseMap&lt;llvm::SDValue, llvm::Register&gt; &amp; VRBaseMap)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='607' ll='624' type='void llvm::InstrEmitter::EmitCopyToRegClassNode(llvm::SDNode * Node, DenseMap&lt;llvm::SDValue, llvm::Register&gt; &amp; VRBaseMap)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='859' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='603'>/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.
/// COPY_TO_REGCLASS is just a normal copy, except that the destination
/// register is constrained to be in a particular register class.
///</doc>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h' l='94'>/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.
  /// COPY_TO_REGCLASS is just a normal copy, except that the destination
  /// register is constrained to be in a particular register class.
  ///</doc>
