

================================================================
== Vivado HLS Report for 'forw_back'
================================================================
* Date:           Thu May 11 11:34:53 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.195|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.conv_kernel_1.conv1         |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.conv_kernel_2.conv2         |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.fc_hidden_layer1.fc1        |  721|  721|         3|          1|          1|   720|    yes   |
        |- memcpy.fc_hidden_layer2.fc2        |  201|  201|         3|          1|          1|   200|    yes   |
        |- memcpy.mnist_data.in               |  901|  901|         3|          1|          1|   900|    yes   |
        |- memcpy.out.probability_result.gep  |   11|   11|         3|          1|          1|    10|    yes   |
        |- memcpy.conv1.conv_kernel_1.gep     |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.conv2.conv_kernel_2.gep     |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.fc1.fc_hidden_layer1.gep    |  721|  721|         3|          1|          1|   720|    yes   |
        |- memcpy.fc2.fc_hidden_layer2.gep    |  201|  201|         3|          1|          1|   200|    yes   |
        +-------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 99
* Pipeline : 10
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-2 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-3 : II = 1, D = 3, States = { 27 28 29 }
  Pipeline-4 : II = 1, D = 3, States = { 36 37 38 }
  Pipeline-5 : II = 1, D = 3, States = { 55 56 57 }
  Pipeline-6 : II = 1, D = 3, States = { 66 67 68 }
  Pipeline-7 : II = 1, D = 3, States = { 76 77 78 }
  Pipeline-8 : II = 1, D = 3, States = { 86 87 88 }
  Pipeline-9 : II = 1, D = 3, States = { 96 97 98 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 59 48 47 44 2 35 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 30 28 
28 --> 29 
29 --> 27 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 99 
35 --> 36 
36 --> 39 37 
37 --> 38 
38 --> 36 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 34 
44 --> 45 
45 --> 46 
46 --> 34 
47 --> 34 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 58 56 
56 --> 57 
57 --> 55 
58 --> 34 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 69 67 
67 --> 68 
68 --> 66 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 79 77 
77 --> 78 
78 --> 76 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 89 87 
87 --> 88 
88 --> 86 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 99 97 
97 --> 98 
98 --> 96 
99 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%lr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lr)"   --->   Operation 100 'read' 'lr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%label_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %label_r)"   --->   Operation 101 'read' 'label_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)"   --->   Operation 102 'read' 'out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%fc2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc2)"   --->   Operation 103 'read' 'fc2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%fc1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc1)"   --->   Operation 104 'read' 'fc1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%conv2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv2)"   --->   Operation 105 'read' 'conv2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%conv1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv1)"   --->   Operation 106 'read' 'conv1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)"   --->   Operation 107 'read' 'in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%flag_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %flag)"   --->   Operation 108 'read' 'flag_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%lr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lr_read, i32 2, i32 31)"   --->   Operation 109 'partselect' 'lr1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%out1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_read, i32 2, i32 31)"   --->   Operation 110 'partselect' 'out1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%empty = zext i30 %out1 to i64"   --->   Operation 111 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_addr = getelementptr float* %data, i64 %empty"   --->   Operation 112 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%fc = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc2_read, i32 2, i32 31)"   --->   Operation 113 'partselect' 'fc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%empty_21 = zext i30 %fc to i64"   --->   Operation 114 'zext' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr float* %data, i64 %empty_21"   --->   Operation 115 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%fc3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc1_read, i32 2, i32 31)"   --->   Operation 116 'partselect' 'fc3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%empty_22 = zext i30 %fc3 to i64"   --->   Operation 117 'zext' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr float* %data, i64 %empty_22"   --->   Operation 118 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv2_read, i32 2, i32 31)"   --->   Operation 119 'partselect' 'conv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%empty_23 = zext i30 %conv to i64"   --->   Operation 120 'zext' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr float* %data, i64 %empty_23"   --->   Operation 121 'getelementptr' 'data_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv1_read, i32 2, i32 31)"   --->   Operation 122 'partselect' 'conv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty_24 = zext i30 %conv3 to i64"   --->   Operation 123 'zext' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr float* %data, i64 %empty_24"   --->   Operation 124 'getelementptr' 'data_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_read, i32 2, i32 31)"   --->   Operation 125 'partselect' 'in1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%empty_25 = zext i30 %in1 to i64"   --->   Operation 126 'zext' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr float* %data, i64 %empty_25"   --->   Operation 127 'getelementptr' 'data_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data), !map !73"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %flag) nounwind, !map !85"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %label_r) nounwind, !map !91"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @forw_back_str) nounwind"   --->   Operation 131 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lr, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:198]   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %flag, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:199]   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %label_r, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:200]   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:201]   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv1, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:202]   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv2, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:203]   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:204]   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc1, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:205]   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc2, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:206]   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 32, [5 x i8]* @p_str8, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:207]   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [f_b_4_new_network/forw_back_new_network.c:213]   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (2.47ns)   --->   "%icmp_ln215 = icmp eq i32 %flag_read, 0" [f_b_4_new_network/forw_back_new_network.c:215]   --->   Operation 143 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %burst.rd.header.preheader, label %1" [f_b_4_new_network/forw_back_new_network.c:215]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (2.47ns)   --->   "%icmp_ln221 = icmp eq i32 %flag_read, 1" [f_b_4_new_network/forw_back_new_network.c:221]   --->   Operation 145 'icmp' 'icmp_ln221' <Predicate = (!icmp_ln215)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %burst.rd.header46.preheader, label %2" [f_b_4_new_network/forw_back_new_network.c:221]   --->   Operation 146 'br' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (2.47ns)   --->   "%icmp_ln224 = icmp eq i32 %flag_read, 2" [f_b_4_new_network/forw_back_new_network.c:224]   --->   Operation 147 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln215 & !icmp_ln221)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln224, label %3, label %4" [f_b_4_new_network/forw_back_new_network.c:224]   --->   Operation 148 'br' <Predicate = (!icmp_ln215 & !icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (2.47ns)   --->   "%icmp_ln227 = icmp eq i32 %flag_read, 3" [f_b_4_new_network/forw_back_new_network.c:227]   --->   Operation 149 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %icmp_ln227, label %5, label %6" [f_b_4_new_network/forw_back_new_network.c:227]   --->   Operation 150 'br' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln231 = icmp eq i32 %flag_read, 4" [f_b_4_new_network/forw_back_new_network.c:231]   --->   Operation 151 'icmp' 'icmp_ln231' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224 & !icmp_ln227)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %burst.wr.header.preheader, label %burst.wr.header71.preheader" [f_b_4_new_network/forw_back_new_network.c:231]   --->   Operation 152 'br' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224 & !icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 153 [2/2] (1.76ns)   --->   "call fastcc void @forward()" [f_b_4_new_network/forw_back_new_network.c:228]   --->   Operation 153 'call' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224 & icmp_ln227)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 154 [2/2] (1.76ns)   --->   "call fastcc void @forward()" [f_b_4_new_network/forw_back_new_network.c:225]   --->   Operation 154 'call' <Predicate = (!icmp_ln215 & !icmp_ln221 & icmp_ln224)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 155 [1/1] (8.75ns)   --->   "%data_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 155 'writereq' 'data_addr_4_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 156 [1/1] (1.76ns)   --->   "br label %burst.wr.header71" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 156 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%phi_ln235 = phi i4 [ %add_ln235, %burstwrite.region1 ], [ 0, %burst.wr.header71.preheader ]" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 157 'phi' 'phi_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.30ns)   --->   "%icmp_ln235 = icmp eq i4 %phi_ln235, -7" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 158 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 159 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.73ns)   --->   "%add_ln235 = add i4 %phi_ln235, 1" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 160 'add' 'add_ln235' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln235, label %burst.wr.header95.preheader, label %burstwrite.region1" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i4 %phi_ln235 to i64" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 162 'zext' 'zext_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%conv_kernel_1_addr_1 = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln235" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 163 'getelementptr' 'conv_kernel_1_addr_1' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (2.32ns)   --->   "%conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 164 'load' 'conv_kernel_1_load' <Predicate = (!icmp_ln235)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 165 [1/2] (2.32ns)   --->   "%conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 165 'load' 'conv_kernel_1_load' <Predicate = (!icmp_ln235)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 166 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 167 'specpipeline' 'empty_39' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv1_OC_c)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 168 'specloopname' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_4, float %conv_kernel_1_load, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 169 'write' <Predicate = (!icmp_ln235)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%burstwrite_rend83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 170 'specregionend' 'burstwrite_rend83' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "br label %burst.wr.header71" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 171 'br' <Predicate = (!icmp_ln235)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.75>
ST_6 : Operation 172 [5/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 172 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 8.75>
ST_7 : Operation 173 [4/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 173 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 8.75>
ST_8 : Operation 174 [3/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 174 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 8.75>
ST_9 : Operation 175 [2/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 175 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 8.75>
ST_10 : Operation 176 [1/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 176 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 177 [1/1] (8.75ns)   --->   "%data_addr_3_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 177 'writereq' 'data_addr_3_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 178 [1/1] (1.76ns)   --->   "br label %burst.wr.header95" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 178 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 8> <Delay = 2.32>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%phi_ln236 = phi i4 [ %add_ln236, %burstwrite.region2 ], [ 0, %burst.wr.header95.preheader ]" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 179 'phi' 'phi_ln236' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (1.30ns)   --->   "%icmp_ln236 = icmp eq i4 %phi_ln236, -7" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 180 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 181 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (1.73ns)   --->   "%add_ln236 = add i4 %phi_ln236, 1" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 182 'add' 'add_ln236' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %burst.wr.header119.preheader, label %burstwrite.region2" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i4 %phi_ln236 to i64" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 184 'zext' 'zext_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%conv_kernel_2_addr_1 = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln236" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 185 'getelementptr' 'conv_kernel_2_addr_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_11 : Operation 186 [2/2] (2.32ns)   --->   "%conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 186 'load' 'conv_kernel_2_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 12 <SV = 9> <Delay = 2.32>
ST_12 : Operation 187 [1/2] (2.32ns)   --->   "%conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 187 'load' 'conv_kernel_2_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 188 'specregionbegin' 'burstwrite_rbegin2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18) nounwind" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 189 'specpipeline' 'empty_41' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv2_OC_c)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 190 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_3, float %conv_kernel_2_load, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 191 'write' <Predicate = (!icmp_ln236)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%burstwrite_rend107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin2) nounwind" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 192 'specregionend' 'burstwrite_rend107' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "br label %burst.wr.header95" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 193 'br' <Predicate = (!icmp_ln236)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 8.75>
ST_14 : Operation 194 [5/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 194 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 10> <Delay = 8.75>
ST_15 : Operation 195 [4/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 195 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 11> <Delay = 8.75>
ST_16 : Operation 196 [3/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 196 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 8.75>
ST_17 : Operation 197 [2/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 197 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 8.75>
ST_18 : Operation 198 [1/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 198 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 199 [1/1] (8.75ns)   --->   "%data_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 199 'writereq' 'data_addr_2_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 200 [1/1] (1.76ns)   --->   "br label %burst.wr.header119" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 200 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 14> <Delay = 3.25>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%phi_ln237 = phi i10 [ %add_ln237, %burstwrite.region3 ], [ 0, %burst.wr.header119.preheader ]" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 201 'phi' 'phi_ln237' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (1.77ns)   --->   "%icmp_ln237 = icmp eq i10 %phi_ln237, -304" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 202 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720) nounwind"   --->   Operation 203 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (1.73ns)   --->   "%add_ln237 = add i10 %phi_ln237, 1" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 204 'add' 'add_ln237' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %burst.wr.header143.preheader, label %burstwrite.region3" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i10 %phi_ln237 to i64" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 206 'zext' 'zext_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add_1 = getelementptr [720 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln237" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 207 'getelementptr' 'fc_hidden_layer1_add_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_19 : Operation 208 [2/2] (3.25ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 208 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln237)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 20 <SV = 15> <Delay = 3.25>
ST_20 : Operation 209 [1/2] (3.25ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 209 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln237)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 210 'specregionbegin' 'burstwrite_rbegin3' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 211 'specpipeline' 'empty_43' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc1_OC_fc_s)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 212 'specloopname' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_2, float %fc_hidden_layer1_loa, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 213 'write' <Predicate = (!icmp_ln237)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%burstwrite_rend131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin3) nounwind" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 214 'specregionend' 'burstwrite_rend131' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "br label %burst.wr.header119" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 215 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>

State 22 <SV = 15> <Delay = 8.75>
ST_22 : Operation 216 [5/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 216 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 16> <Delay = 8.75>
ST_23 : Operation 217 [4/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 217 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 17> <Delay = 8.75>
ST_24 : Operation 218 [3/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 218 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 18> <Delay = 8.75>
ST_25 : Operation 219 [2/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 219 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 19> <Delay = 8.75>
ST_26 : Operation 220 [1/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 220 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 221 [1/1] (8.75ns)   --->   "%data_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 221 'writereq' 'data_addr_1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 222 [1/1] (1.76ns)   --->   "br label %burst.wr.header143" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 222 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 20> <Delay = 3.25>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%phi_ln238 = phi i8 [ %add_ln238, %burstwrite.region4 ], [ 0, %burst.wr.header143.preheader ]" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 223 'phi' 'phi_ln238' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (1.55ns)   --->   "%icmp_ln238 = icmp eq i8 %phi_ln238, -56" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 224 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind"   --->   Operation 225 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 226 [1/1] (1.91ns)   --->   "%add_ln238 = add i8 %phi_ln238, 1" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 226 'add' 'add_ln238' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %memcpy.tail.loopexit, label %burstwrite.region4" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i8 %phi_ln238 to i64" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 228 'zext' 'zext_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add_1 = getelementptr [200 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln238" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 229 'getelementptr' 'fc_hidden_layer2_add_1' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_27 : Operation 230 [2/2] (3.25ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 230 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 28 <SV = 21> <Delay = 3.25>
ST_28 : Operation 231 [1/2] (3.25ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 231 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 29 <SV = 22> <Delay = 8.75>
ST_29 : Operation 232 [1/1] (0.00ns)   --->   "%burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 232 'specregionbegin' 'burstwrite_rbegin4' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 233 'specpipeline' 'empty_45' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc2_OC_fc_s)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 234 'specloopname' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_1, float %fc_hidden_layer2_loa, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 235 'write' <Predicate = (!icmp_ln238)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%burstwrite_rend155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin4) nounwind" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 236 'specregionend' 'burstwrite_rend155' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "br label %burst.wr.header143" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 237 'br' <Predicate = (!icmp_ln238)> <Delay = 0.00>

State 30 <SV = 21> <Delay = 8.75>
ST_30 : Operation 238 [5/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 238 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 22> <Delay = 8.75>
ST_31 : Operation 239 [4/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 239 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 240 [3/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 240 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 24> <Delay = 8.75>
ST_33 : Operation 241 [2/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 241 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 25> <Delay = 8.75>
ST_34 : Operation 242 [1/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 242 'writeresp' 'data_addr_1_wr_resp' <Predicate = (!icmp_ln221 & !icmp_ln224 & !icmp_ln227 & !icmp_ln231)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "br label %memcpy.tail"   --->   Operation 243 'br' <Predicate = (!icmp_ln221 & !icmp_ln224 & !icmp_ln227 & !icmp_ln231)> <Delay = 0.00>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 244 'br' <Predicate = (!icmp_ln221 & !icmp_ln224 & !icmp_ln227)> <Delay = 0.00>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 245 'br' <Predicate = (!icmp_ln221 & !icmp_ln224)> <Delay = 0.00>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "br label %burst.rd.end45"   --->   Operation 246 'br' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "br label %burst.rd.end32"   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 1> <Delay = 8.75>
ST_35 : Operation 248 [1/1] (8.75ns)   --->   "%data_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr, i32 10)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 248 'writereq' 'data_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 249 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 249 'br' <Predicate = true> <Delay = 1.76>

State 36 <SV = 2> <Delay = 2.32>
ST_36 : Operation 250 [1/1] (0.00ns)   --->   "%phi_ln232 = phi i4 [ %add_ln232, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 250 'phi' 'phi_ln232' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 251 [1/1] (1.30ns)   --->   "%icmp_ln232 = icmp eq i4 %phi_ln232, -6" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 251 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 252 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 252 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 253 [1/1] (1.73ns)   --->   "%add_ln232 = add i4 %phi_ln232, 1" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 253 'add' 'add_ln232' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %memcpy.tail.loopexit19, label %burstwrite.region" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i4 %phi_ln232 to i64" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 255 'zext' 'zext_ln232' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%probability_result_a = getelementptr [10 x float]* @probability_result, i64 0, i64 %zext_ln232" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 256 'getelementptr' 'probability_result_a' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_36 : Operation 257 [2/2] (2.32ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 257 'load' 'probability_result_l' <Predicate = (!icmp_ln232)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 37 <SV = 3> <Delay = 2.32>
ST_37 : Operation 258 [1/2] (2.32ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 258 'load' 'probability_result_l' <Predicate = (!icmp_ln232)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 38 <SV = 4> <Delay = 8.75>
ST_38 : Operation 259 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 259 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_38 : Operation 260 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 260 'specpipeline' 'empty_37' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_38 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_out_OC_pro)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 261 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_38 : Operation 262 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr, float %probability_result_l, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 262 'write' <Predicate = (!icmp_ln232)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 263 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 263 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_38 : Operation 264 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 264 'br' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 39 <SV = 3> <Delay = 8.75>
ST_39 : Operation 265 [5/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 265 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 4> <Delay = 8.75>
ST_40 : Operation 266 [4/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 266 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 5> <Delay = 8.75>
ST_41 : Operation 267 [3/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 267 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 6> <Delay = 8.75>
ST_42 : Operation 268 [2/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 268 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 7> <Delay = 8.75>
ST_43 : Operation 269 [1/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 269 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 270 [1/1] (0.00ns)   --->   "br label %memcpy.tail"   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 1> <Delay = 0.00>
ST_44 : Operation 271 [1/2] (0.00ns)   --->   "call fastcc void @forward()" [f_b_4_new_network/forw_back_new_network.c:228]   --->   Operation 271 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 2> <Delay = 2.32>
ST_45 : Operation 272 [2/2] (2.32ns)   --->   "call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)" [f_b_4_new_network/forw_back_new_network.c:229]   --->   Operation 272 'call' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 3> <Delay = 0.00>
ST_46 : Operation 273 [1/2] (0.00ns)   --->   "call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)" [f_b_4_new_network/forw_back_new_network.c:229]   --->   Operation 273 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 274 [1/1] (0.00ns)   --->   "br label %7" [f_b_4_new_network/forw_back_new_network.c:230]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 1> <Delay = 0.00>
ST_47 : Operation 275 [1/2] (0.00ns)   --->   "call fastcc void @forward()" [f_b_4_new_network/forw_back_new_network.c:225]   --->   Operation 275 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 276 [1/1] (0.00ns)   --->   "br label %8" [f_b_4_new_network/forw_back_new_network.c:226]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 1> <Delay = 8.75>
ST_48 : Operation 277 [7/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 277 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 2> <Delay = 8.75>
ST_49 : Operation 278 [6/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 278 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 3> <Delay = 8.75>
ST_50 : Operation 279 [5/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 279 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 4> <Delay = 8.75>
ST_51 : Operation 280 [4/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 280 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 5> <Delay = 8.75>
ST_52 : Operation 281 [3/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 281 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 6> <Delay = 8.75>
ST_53 : Operation 282 [2/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 282 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 7> <Delay = 8.75>
ST_54 : Operation 283 [1/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 283 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 284 [1/1] (1.76ns)   --->   "br label %burst.rd.header46" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 284 'br' <Predicate = true> <Delay = 1.76>

State 55 <SV = 8> <Delay = 1.77>
ST_55 : Operation 285 [1/1] (0.00ns)   --->   "%phi_ln222 = phi i10 [ %add_ln222, %burstread.region4 ], [ 0, %burst.rd.header46.preheader ]" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 285 'phi' 'phi_ln222' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 286 [1/1] (1.77ns)   --->   "%icmp_ln222 = icmp eq i10 %phi_ln222, -124" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 286 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 287 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900) nounwind"   --->   Operation 287 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 288 [1/1] (1.73ns)   --->   "%add_ln222 = add i10 %phi_ln222, 1" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 288 'add' 'add_ln222' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %burst.rd.end45.loopexit, label %burstread.region4" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 9> <Delay = 8.75>
ST_56 : Operation 290 [1/1] (8.75ns)   --->   "%data_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_5)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 290 'read' 'data_addr_5_read' <Predicate = (!icmp_ln222)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 10> <Delay = 3.25>
ST_57 : Operation 291 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 291 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 292 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 292 'specpipeline' 'empty_35' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_mnist_data)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 293 'specloopname' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i10 %phi_ln222 to i64" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 294 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 295 [1/1] (0.00ns)   --->   "%mnist_data_addr = getelementptr [900 x float]* @mnist_data, i64 0, i64 %zext_ln222" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 295 'getelementptr' 'mnist_data_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 296 [1/1] (3.25ns)   --->   "store float %data_addr_5_read, float* %mnist_data_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 296 'store' <Predicate = (!icmp_ln222)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_57 : Operation 297 [1/1] (0.00ns)   --->   "%burstread_rend55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 297 'specregionend' 'burstread_rend55' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 298 [1/1] (0.00ns)   --->   "br label %burst.rd.header46" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 298 'br' <Predicate = (!icmp_ln222)> <Delay = 0.00>

State 58 <SV = 9> <Delay = 0.00>
ST_58 : Operation 299 [1/1] (0.00ns)   --->   "br label %burst.rd.end45"   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 1> <Delay = 8.75>
ST_59 : Operation 300 [7/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 300 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 2> <Delay = 8.75>
ST_60 : Operation 301 [6/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 301 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 3> <Delay = 8.75>
ST_61 : Operation 302 [5/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 302 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 4> <Delay = 8.75>
ST_62 : Operation 303 [4/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 303 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 5> <Delay = 8.75>
ST_63 : Operation 304 [3/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 304 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 6> <Delay = 8.75>
ST_64 : Operation 305 [2/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 305 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 7> <Delay = 8.75>
ST_65 : Operation 306 [1/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 306 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 307 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 307 'br' <Predicate = true> <Delay = 1.76>

State 66 <SV = 8> <Delay = 1.73>
ST_66 : Operation 308 [1/1] (0.00ns)   --->   "%phi_ln216 = phi i4 [ %add_ln216, %burstread.region ], [ 0, %burst.rd.header.preheader ]" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 308 'phi' 'phi_ln216' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 309 [1/1] (1.30ns)   --->   "%icmp_ln216 = icmp eq i4 %phi_ln216, -7" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 309 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 310 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 310 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 311 [1/1] (1.73ns)   --->   "%add_ln216 = add i4 %phi_ln216, 1" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 311 'add' 'add_ln216' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %burst.rd.header7.preheader, label %burstread.region" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 9> <Delay = 8.75>
ST_67 : Operation 313 [1/1] (8.75ns)   --->   "%data_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 313 'read' 'data_addr_4_read' <Predicate = (!icmp_ln216)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 10> <Delay = 2.32>
ST_68 : Operation 314 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 314 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 315 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 315 'specpipeline' 'empty_27' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne_1)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 316 'specloopname' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i4 %phi_ln216 to i64" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 317 'zext' 'zext_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 318 [1/1] (0.00ns)   --->   "%conv_kernel_1_addr = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln216" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 318 'getelementptr' 'conv_kernel_1_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 319 [1/1] (2.32ns)   --->   "store float %data_addr_4_read, float* %conv_kernel_1_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 319 'store' <Predicate = (!icmp_ln216)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_68 : Operation 320 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 320 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 321 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 321 'br' <Predicate = (!icmp_ln216)> <Delay = 0.00>

State 69 <SV = 9> <Delay = 8.75>
ST_69 : Operation 322 [7/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 322 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 10> <Delay = 8.75>
ST_70 : Operation 323 [6/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 323 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 11> <Delay = 8.75>
ST_71 : Operation 324 [5/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 324 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 12> <Delay = 8.75>
ST_72 : Operation 325 [4/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 325 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 13> <Delay = 8.75>
ST_73 : Operation 326 [3/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 326 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 14> <Delay = 8.75>
ST_74 : Operation 327 [2/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 327 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 15> <Delay = 8.75>
ST_75 : Operation 328 [1/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 328 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 329 [1/1] (1.76ns)   --->   "br label %burst.rd.header7" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 329 'br' <Predicate = true> <Delay = 1.76>

State 76 <SV = 16> <Delay = 1.73>
ST_76 : Operation 330 [1/1] (0.00ns)   --->   "%phi_ln217 = phi i4 [ %add_ln217, %burstread.region1 ], [ 0, %burst.rd.header7.preheader ]" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 330 'phi' 'phi_ln217' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 331 [1/1] (1.30ns)   --->   "%icmp_ln217 = icmp eq i4 %phi_ln217, -7" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 331 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 332 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 332 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 333 [1/1] (1.73ns)   --->   "%add_ln217 = add i4 %phi_ln217, 1" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 333 'add' 'add_ln217' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 334 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %burst.rd.header20.preheader, label %burstread.region1" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 334 'br' <Predicate = true> <Delay = 0.00>

State 77 <SV = 17> <Delay = 8.75>
ST_77 : Operation 335 [1/1] (8.75ns)   --->   "%data_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 335 'read' 'data_addr_3_read' <Predicate = (!icmp_ln217)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 18> <Delay = 2.32>
ST_78 : Operation 336 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 336 'specregionbegin' 'burstread_rbegin2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 337 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 337 'specpipeline' 'empty_29' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 338 'specloopname' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %phi_ln217 to i64" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 339 'zext' 'zext_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 340 [1/1] (0.00ns)   --->   "%conv_kernel_2_addr = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln217" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 340 'getelementptr' 'conv_kernel_2_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 341 [1/1] (2.32ns)   --->   "store float %data_addr_3_read, float* %conv_kernel_2_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 341 'store' <Predicate = (!icmp_ln217)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_78 : Operation 342 [1/1] (0.00ns)   --->   "%burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 342 'specregionend' 'burstread_rend17' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 343 [1/1] (0.00ns)   --->   "br label %burst.rd.header7" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 343 'br' <Predicate = (!icmp_ln217)> <Delay = 0.00>

State 79 <SV = 17> <Delay = 8.75>
ST_79 : Operation 344 [7/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 344 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 18> <Delay = 8.75>
ST_80 : Operation 345 [6/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 345 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 19> <Delay = 8.75>
ST_81 : Operation 346 [5/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 346 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 20> <Delay = 8.75>
ST_82 : Operation 347 [4/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 347 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 21> <Delay = 8.75>
ST_83 : Operation 348 [3/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 348 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 22> <Delay = 8.75>
ST_84 : Operation 349 [2/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 349 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 23> <Delay = 8.75>
ST_85 : Operation 350 [1/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 350 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 351 [1/1] (1.76ns)   --->   "br label %burst.rd.header20" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 351 'br' <Predicate = true> <Delay = 1.76>

State 86 <SV = 24> <Delay = 1.77>
ST_86 : Operation 352 [1/1] (0.00ns)   --->   "%phi_ln218 = phi i10 [ %add_ln218, %burstread.region2 ], [ 0, %burst.rd.header20.preheader ]" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 352 'phi' 'phi_ln218' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 353 [1/1] (1.77ns)   --->   "%icmp_ln218 = icmp eq i10 %phi_ln218, -304" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 353 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 354 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720) nounwind"   --->   Operation 354 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 355 [1/1] (1.73ns)   --->   "%add_ln218 = add i10 %phi_ln218, 1" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 355 'add' 'add_ln218' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %icmp_ln218, label %burst.rd.header33.preheader, label %burstread.region2" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 25> <Delay = 8.75>
ST_87 : Operation 357 [1/1] (8.75ns)   --->   "%data_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 357 'read' 'data_addr_2_read' <Predicate = (!icmp_ln218)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 26> <Delay = 3.25>
ST_88 : Operation 358 [1/1] (0.00ns)   --->   "%burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 358 'specregionbegin' 'burstread_rbegin3' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 359 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 359 'specpipeline' 'empty_31' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_1)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 360 'specloopname' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i10 %phi_ln218 to i64" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 361 'zext' 'zext_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 362 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add = getelementptr [720 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln218" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 362 'getelementptr' 'fc_hidden_layer1_add' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 363 [1/1] (3.25ns)   --->   "store float %data_addr_2_read, float* %fc_hidden_layer1_add, align 4" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 363 'store' <Predicate = (!icmp_ln218)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_88 : Operation 364 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 364 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 365 [1/1] (0.00ns)   --->   "br label %burst.rd.header20" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 365 'br' <Predicate = (!icmp_ln218)> <Delay = 0.00>

State 89 <SV = 25> <Delay = 8.75>
ST_89 : Operation 366 [7/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 366 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 26> <Delay = 8.75>
ST_90 : Operation 367 [6/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 367 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 27> <Delay = 8.75>
ST_91 : Operation 368 [5/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 368 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 28> <Delay = 8.75>
ST_92 : Operation 369 [4/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 369 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 29> <Delay = 8.75>
ST_93 : Operation 370 [3/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 370 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 30> <Delay = 8.75>
ST_94 : Operation 371 [2/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 371 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 31> <Delay = 8.75>
ST_95 : Operation 372 [1/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 372 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 373 [1/1] (1.76ns)   --->   "br label %burst.rd.header33" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 373 'br' <Predicate = true> <Delay = 1.76>

State 96 <SV = 32> <Delay = 1.91>
ST_96 : Operation 374 [1/1] (0.00ns)   --->   "%phi_ln219 = phi i8 [ %add_ln219, %burstread.region3 ], [ 0, %burst.rd.header33.preheader ]" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 374 'phi' 'phi_ln219' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 375 [1/1] (1.55ns)   --->   "%icmp_ln219 = icmp eq i8 %phi_ln219, -56" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 375 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 376 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind"   --->   Operation 376 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 377 [1/1] (1.91ns)   --->   "%add_ln219 = add i8 %phi_ln219, 1" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 377 'add' 'add_ln219' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 378 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %burst.rd.end32.loopexit, label %burstread.region3" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>

State 97 <SV = 33> <Delay = 8.75>
ST_97 : Operation 379 [1/1] (8.75ns)   --->   "%data_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 379 'read' 'data_addr_1_read' <Predicate = (!icmp_ln219)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 34> <Delay = 3.25>
ST_98 : Operation 380 [1/1] (0.00ns)   --->   "%burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 380 'specregionbegin' 'burstread_rbegin4' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 381 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 381 'specpipeline' 'empty_33' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_s)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 382 'specloopname' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i8 %phi_ln219 to i64" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 383 'zext' 'zext_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 384 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add = getelementptr [200 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln219" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 384 'getelementptr' 'fc_hidden_layer2_add' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 385 [1/1] (3.25ns)   --->   "store float %data_addr_1_read, float* %fc_hidden_layer2_add, align 4" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 385 'store' <Predicate = (!icmp_ln219)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_98 : Operation 386 [1/1] (0.00ns)   --->   "%burstread_rend43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 386 'specregionend' 'burstread_rend43' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 387 [1/1] (0.00ns)   --->   "br label %burst.rd.header33" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 387 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 99 <SV = 33> <Delay = 0.00>
ST_99 : Operation 388 [1/1] (0.00ns)   --->   "br label %burst.rd.end32"   --->   Operation 388 'br' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_99 : Operation 389 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:240]   --->   Operation 389 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'flag' [35]  (1 ns)
	'icmp' operation ('icmp_ln231', f_b_4_new_network/forw_back_new_network.c:231) [82]  (2.47 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:235) [85]  (8.75 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('phi_ln235', f_b_4_new_network/forw_back_new_network.c:235) with incoming values : ('add_ln235', f_b_4_new_network/forw_back_new_network.c:235) [88]  (0 ns)
	'getelementptr' operation ('conv_kernel_1_addr_1', f_b_4_new_network/forw_back_new_network.c:235) [98]  (0 ns)
	'load' operation ('conv_kernel_1_load', f_b_4_new_network/forw_back_new_network.c:235) on array 'conv_kernel_1' [99]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_kernel_1_load', f_b_4_new_network/forw_back_new_network.c:235) on array 'conv_kernel_1' [99]  (2.32 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_4_new_network/forw_back_new_network.c:235) [100]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:235) [104]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:235) [104]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:235) [104]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:235) [104]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:235) [104]  (8.75 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'phi' operation ('phi_ln236', f_b_4_new_network/forw_back_new_network.c:236) with incoming values : ('add_ln236', f_b_4_new_network/forw_back_new_network.c:236) [108]  (0 ns)
	'getelementptr' operation ('conv_kernel_2_addr_1', f_b_4_new_network/forw_back_new_network.c:236) [118]  (0 ns)
	'load' operation ('conv_kernel_2_load', f_b_4_new_network/forw_back_new_network.c:236) on array 'conv_kernel_2' [119]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_kernel_2_load', f_b_4_new_network/forw_back_new_network.c:236) on array 'conv_kernel_2' [119]  (2.32 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_4_new_network/forw_back_new_network.c:236) [120]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:236) [124]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:236) [124]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:236) [124]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:236) [124]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:236) [124]  (8.75 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln237', f_b_4_new_network/forw_back_new_network.c:237) with incoming values : ('add_ln237', f_b_4_new_network/forw_back_new_network.c:237) [128]  (0 ns)
	'getelementptr' operation ('fc_hidden_layer1_add_1', f_b_4_new_network/forw_back_new_network.c:237) [138]  (0 ns)
	'load' operation ('fc_hidden_layer1_loa', f_b_4_new_network/forw_back_new_network.c:237) on array 'fc_hidden_layer1' [139]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer1_loa', f_b_4_new_network/forw_back_new_network.c:237) on array 'fc_hidden_layer1' [139]  (3.25 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_4_new_network/forw_back_new_network.c:237) [140]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:237) [144]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:237) [144]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:237) [144]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:237) [144]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:237) [144]  (8.75 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln238', f_b_4_new_network/forw_back_new_network.c:238) with incoming values : ('add_ln238', f_b_4_new_network/forw_back_new_network.c:238) [148]  (0 ns)
	'getelementptr' operation ('fc_hidden_layer2_add_1', f_b_4_new_network/forw_back_new_network.c:238) [158]  (0 ns)
	'load' operation ('fc_hidden_layer2_loa', f_b_4_new_network/forw_back_new_network.c:238) on array 'fc_hidden_layer2' [159]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer2_loa', f_b_4_new_network/forw_back_new_network.c:238) on array 'fc_hidden_layer2' [159]  (3.25 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_4_new_network/forw_back_new_network.c:238) [160]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:238) [164]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:238) [164]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:238) [164]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:238) [164]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:238) [164]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:232) [167]  (8.75 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'phi' operation ('phi_ln232', f_b_4_new_network/forw_back_new_network.c:232) with incoming values : ('add_ln232', f_b_4_new_network/forw_back_new_network.c:232) [170]  (0 ns)
	'getelementptr' operation ('probability_result_a', f_b_4_new_network/forw_back_new_network.c:232) [180]  (0 ns)
	'load' operation ('probability_result_l', f_b_4_new_network/forw_back_new_network.c:232) on array 'probability_result' [181]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'load' operation ('probability_result_l', f_b_4_new_network/forw_back_new_network.c:232) on array 'probability_result' [181]  (2.32 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_4_new_network/forw_back_new_network.c:232) [182]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:232) [186]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:232) [186]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:232) [186]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:232) [186]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_4_new_network/forw_back_new_network.c:232) [186]  (8.75 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln229', f_b_4_new_network/forw_back_new_network.c:229) to 'backward' [192]  (2.32 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:222) [202]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:222) [202]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:222) [202]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:222) [202]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:222) [202]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:222) [202]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:222) [202]  (8.75 ns)

 <State 55>: 1.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln222', f_b_4_new_network/forw_back_new_network.c:222) with incoming values : ('add_ln222', f_b_4_new_network/forw_back_new_network.c:222) [205]  (0 ns)
	'icmp' operation ('icmp_ln222', f_b_4_new_network/forw_back_new_network.c:222) [206]  (1.77 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_4_new_network/forw_back_new_network.c:222) [215]  (8.75 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('mnist_data_addr', f_b_4_new_network/forw_back_new_network.c:222) [216]  (0 ns)
	'store' operation ('store_ln222', f_b_4_new_network/forw_back_new_network.c:222) of variable 'data_addr_5_read', f_b_4_new_network/forw_back_new_network.c:222 on array 'mnist_data' [217]  (3.25 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:216) [225]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:216) [225]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:216) [225]  (8.75 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:216) [225]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:216) [225]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:216) [225]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:216) [225]  (8.75 ns)

 <State 66>: 1.74ns
The critical path consists of the following:
	'phi' operation ('phi_ln216', f_b_4_new_network/forw_back_new_network.c:216) with incoming values : ('add_ln216', f_b_4_new_network/forw_back_new_network.c:216) [228]  (0 ns)
	'add' operation ('add_ln216', f_b_4_new_network/forw_back_new_network.c:216) [231]  (1.74 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_4_new_network/forw_back_new_network.c:216) [238]  (8.75 ns)

 <State 68>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('conv_kernel_1_addr', f_b_4_new_network/forw_back_new_network.c:216) [239]  (0 ns)
	'store' operation ('store_ln216', f_b_4_new_network/forw_back_new_network.c:216) of variable 'data_addr_4_read', f_b_4_new_network/forw_back_new_network.c:216 on array 'conv_kernel_1' [240]  (2.32 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:217) [244]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:217) [244]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:217) [244]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:217) [244]  (8.75 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:217) [244]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:217) [244]  (8.75 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:217) [244]  (8.75 ns)

 <State 76>: 1.74ns
The critical path consists of the following:
	'phi' operation ('phi_ln217', f_b_4_new_network/forw_back_new_network.c:217) with incoming values : ('add_ln217', f_b_4_new_network/forw_back_new_network.c:217) [247]  (0 ns)
	'add' operation ('add_ln217', f_b_4_new_network/forw_back_new_network.c:217) [250]  (1.74 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_4_new_network/forw_back_new_network.c:217) [257]  (8.75 ns)

 <State 78>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('conv_kernel_2_addr', f_b_4_new_network/forw_back_new_network.c:217) [258]  (0 ns)
	'store' operation ('store_ln217', f_b_4_new_network/forw_back_new_network.c:217) of variable 'data_addr_3_read', f_b_4_new_network/forw_back_new_network.c:217 on array 'conv_kernel_2' [259]  (2.32 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:218) [263]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:218) [263]  (8.75 ns)

 <State 81>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:218) [263]  (8.75 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:218) [263]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:218) [263]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:218) [263]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:218) [263]  (8.75 ns)

 <State 86>: 1.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln218', f_b_4_new_network/forw_back_new_network.c:218) with incoming values : ('add_ln218', f_b_4_new_network/forw_back_new_network.c:218) [266]  (0 ns)
	'icmp' operation ('icmp_ln218', f_b_4_new_network/forw_back_new_network.c:218) [267]  (1.77 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_4_new_network/forw_back_new_network.c:218) [276]  (8.75 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('fc_hidden_layer1_add', f_b_4_new_network/forw_back_new_network.c:218) [277]  (0 ns)
	'store' operation ('store_ln218', f_b_4_new_network/forw_back_new_network.c:218) of variable 'data_addr_2_read', f_b_4_new_network/forw_back_new_network.c:218 on array 'fc_hidden_layer1' [278]  (3.25 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:219) [282]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:219) [282]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:219) [282]  (8.75 ns)

 <State 92>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:219) [282]  (8.75 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:219) [282]  (8.75 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:219) [282]  (8.75 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_4_new_network/forw_back_new_network.c:219) [282]  (8.75 ns)

 <State 96>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_ln219', f_b_4_new_network/forw_back_new_network.c:219) with incoming values : ('add_ln219', f_b_4_new_network/forw_back_new_network.c:219) [285]  (0 ns)
	'add' operation ('add_ln219', f_b_4_new_network/forw_back_new_network.c:219) [288]  (1.92 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_4_new_network/forw_back_new_network.c:219) [295]  (8.75 ns)

 <State 98>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('fc_hidden_layer2_add', f_b_4_new_network/forw_back_new_network.c:219) [296]  (0 ns)
	'store' operation ('store_ln219', f_b_4_new_network/forw_back_new_network.c:219) of variable 'data_addr_1_read', f_b_4_new_network/forw_back_new_network.c:219 on array 'fc_hidden_layer2' [297]  (3.25 ns)

 <State 99>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
