Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: InstManager.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "InstManager.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "InstManager"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : InstManager
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\CPU\RTL\PANZER16\Register_16Bit.vhd" into library work
Parsing entity <Register_16Bit>.
Parsing architecture <RegisterArch> of entity <register_16bit>.
Parsing VHDL file "E:\CPU\RTL\PANZER16\Mux16-2.vhd" into library work
Parsing entity <Mux16_2>.
Parsing architecture <MuxArch> of entity <mux16_2>.
Parsing VHDL file "E:\CPU\RTL\PANZER16\Register_4Slot_Fifo.vhd" into library work
Parsing entity <Register_4Slot_Fifo>.
Parsing architecture <RegisterFifoArch> of entity <register_4slot_fifo>.
Parsing VHDL file "E:\CPU\RTL\PANZER16\Incrementer.vhd" into library work
Parsing entity <Incrementer>.
Parsing architecture <Behavioral> of entity <incrementer>.
Parsing VHDL file "E:\CPU\RTL\PANZER16\InstManager.vhd" into library work
Parsing entity <InstManager>.
Parsing architecture <Behavioral> of entity <instmanager>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <InstManager> (architecture <Behavioral>) from library <work>.

Elaborating entity <Incrementer> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux16_2> (architecture <MuxArch>) from library <work>.

Elaborating entity <Register_16Bit> (architecture <RegisterArch>) from library <work>.

Elaborating entity <Register_4Slot_Fifo> (architecture <RegisterFifoArch>) from library <work>.
INFO:HDLCompiler:679 - "E:\CPU\RTL\PANZER16\InstManager.vhd" Line 121. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\CPU\RTL\PANZER16\InstManager.vhd" Line 135. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <InstManager>.
    Related source file is "E:\CPU\RTL\PANZER16\InstManager.vhd".
    Found 3-bit register for signal <CurrentState>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <InstManager> synthesized.

Synthesizing Unit <Incrementer>.
    Related source file is "E:\CPU\RTL\PANZER16\Incrementer.vhd".
    Found 16-bit register for signal <dout>.
    Found 16-bit adder for signal <DataIn[15]_GND_5_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <Incrementer> synthesized.

Synthesizing Unit <Mux16_2>.
    Related source file is "E:\CPU\RTL\PANZER16\Mux16-2.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux16_2> synthesized.

Synthesizing Unit <Register_16Bit>.
    Related source file is "E:\CPU\RTL\PANZER16\Register_16Bit.vhd".
    Found 16-bit register for signal <dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register_16Bit> synthesized.

Synthesizing Unit <Register_4Slot_Fifo>.
    Related source file is "E:\CPU\RTL\PANZER16\Register_4Slot_Fifo.vhd".
    Found 3-bit register for signal <DataCounter>.
    Found 3-bit register for signal <MuxSelect>.
    Found 4-bit register for signal <RegSelect>.
    Found 1-bit register for signal <Empty>.
    Found 1-bit register for signal <Full>.
    Found 3-bit adder for signal <DataCounter[2]_GND_24_o_add_3_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_24_o_GND_24_o_sub_1_OUT<2:0>> created at line 1308.
    Found 8x4-bit Read Only RAM for signal <DataCounter[2]_GND_24_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Register_4Slot_Fifo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 3-bit addsub                                          : 1
# Registers                                            : 11
 1-bit register                                        : 2
 16-bit register                                       : 6
 3-bit register                                        : 2
 4-bit register                                        : 1
# Multiplexers                                         : 6
 16-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Register_4Slot_Fifo>.
The following registers are absorbed into counter <DataCounter>: 1 register on signal <DataCounter>.
INFO:Xst:3213 - HDL ADVISOR - Characteristics of the register <RegSelect> prevent it from being combined with the RAM <Mram_DataCounter[2]_GND_24_o_wide_mux_1_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DataCounter>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Register_4Slot_Fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 1
 3-bit updown counter                                  : 1
# Registers                                            : 105
 Flip-Flops                                            : 105
# Multiplexers                                         : 6
 16-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <CurrentState[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 fetching   | 001
 waiting    | 010
 enqueueing | 011
 dequeueing | 100
 setting    | 101
------------------------

Optimizing unit <Register_16Bit> ...

Optimizing unit <Incrementer> ...

Optimizing unit <InstManager> ...

Optimizing unit <Register_4Slot_Fifo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block InstManager, actual ratio is 1.
FlipFlop CurrentState_FSM_FFd1 has been replicated 3 time(s)
FlipFlop CurrentState_FSM_FFd2 has been replicated 1 time(s)
FlipFlop CurrentState_FSM_FFd3 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : InstManager.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 164
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 3
#      LUT3                        : 57
#      LUT4                        : 21
#      LUT5                        : 3
#      LUT6                        : 27
#      MUXCY                       : 15
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 118
#      FD                          : 6
#      FDC                         : 13
#      FDCE                        : 80
#      FDE                         : 16
#      FDRE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 71
#      IBUF                        : 36
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             118  out of  18224     0%  
 Number of Slice LUTs:                  128  out of   9112     1%  
    Number used as Logic:               128  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    142
   Number with an unused Flip Flop:      24  out of    142    16%  
   Number with an unused LUT:            14  out of    142     9%  
   Number of fully used LUT-FF pairs:   104  out of    142    73%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  72  out of    232    31%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 118   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.894ns (Maximum Frequency: 345.501MHz)
   Minimum input arrival time before clock: 4.518ns
   Maximum output required time after clock: 5.578ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 2.894ns (frequency: 345.501MHz)
  Total number of paths / destination ports: 740 / 271
-------------------------------------------------------------------------
Delay:               2.894ns (Levels of Logic = 1)
  Source:            CurrentState_FSM_FFd1_1 (FF)
  Destination:       InternalFifo/R4/dout_15 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: CurrentState_FSM_FFd1_1 to InternalFifo/R4/dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  CurrentState_FSM_FFd1_1 (CurrentState_FSM_FFd1_1)
     LUT3:I1->O           17   0.203   1.027  FifoRST1 (FifoRST)
     FDCE:CLR                  0.430          InternalFifo/R4/dout_0
    ----------------------------------------
    Total                      2.894ns (1.080ns logic, 1.814ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 207 / 193
-------------------------------------------------------------------------
Offset:              4.518ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       InternalFifo/R4/dout_15 (FF)
  Destination Clock: Clk rising

  Data Path: RST to InternalFifo/R4/dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  RST_IBUF (RST_IBUF)
     LUT3:I0->O           17   0.205   1.027  FifoRST1 (FifoRST)
     FDCE:CLR                  0.430          InternalFifo/R4/dout_0
    ----------------------------------------
    Total                      4.518ns (1.857ns logic, 2.661ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 39 / 35
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 2)
  Source:            CurrentState_FSM_FFd3 (FF)
  Destination:       Busy (PAD)
  Source Clock:      Clk rising

  Data Path: CurrentState_FSM_FFd3 to Busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             50   0.447   1.776  CurrentState_FSM_FFd3 (CurrentState_FSM_FFd3)
     LUT3:I0->O            1   0.205   0.579  CurrentState_Control<0>1 (Busy_OBUF)
     OBUF:I->O                 2.571          Busy_OBUF (Busy)
    ----------------------------------------
    Total                      5.578ns (3.223ns logic, 2.355ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.894|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.77 secs
 
--> 

Total memory usage is 4484892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

