INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/stream_kernels_single
	Log files: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/logs/stream_kernels_single
INFO: [v++ 60-1548] Creating build summary session with primary output /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/bin/tmp_compile/stream_kernels_single.xo.compile_summary, at Wed Apr  1 09:32:20 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Apr  1 09:32:20 2020
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/stream_kernels_single/v++_compile_stream_kernels_single_guidance.html', at Wed Apr  1 09:32:21 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
WARNING: [v++ 60-889] User-specified kernel frequency for ID 0 is the same as the default frequency 300 MHz, so it will be ignored
INFO: [v++ 60-242] Creating kernel: 'calc_0'

===>The following messages were generated while  performing high-level synthesis for kernel: calc_0 Log file: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/stream_kernels_single/calc_0/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.2'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.3'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.02 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/reports/stream_kernels_single/system_estimate_stream_kernels_single.xtxt
INFO: [v++ 60-586] Created /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/bin/tmp_compile/stream_kernels_single.xo
INFO: [v++ 60-791] Total elapsed time: 0h 0m 53s
