-- This file has been generated by CocoSim compiler + verifier


-- System nodes
node trigger_test_TriggeredSubsystem9 (In1_1_1 : real; In1_1_2 : real; In1_1_3 : real; trigger_test_TriggeredSubsystem9_Trigger_1_1: bool; trigger_test_TriggeredSubsystem9_Trigger_pre_1_1: bool; )
returns (Out1_1_1 : real; Out1_1_2 : real; Out1_1_3 : real) 
var
	Trigger_1_1 : real;
	Add_1_1 : real; Add_1_2 : real; Add_1_3 : real;
let 
	Trigger_1_1 = if trigger_test_TriggeredSubsystem9_Trigger_pre_1_1 and not(trigger_test_TriggeredSubsystem9_Trigger_1_1) then -1.0 else 1.0;
	Add_1_1 = Trigger_1_1 + In1_1_1;
	Add_1_2 = Trigger_1_1 + In1_1_2;
	Add_1_3 = Trigger_1_1 + In1_1_3;
	Out1_1_1 = Add_1_1;
	Out1_1_2 = Add_1_2;
	Out1_1_3 = Add_1_3;
tel

node trigger_test_TriggeredSubsystem8 (In1_1_1 : real; )
returns (Out1_1_1 : real) 
let 
	Out1_1_1 = In1_1_1;
tel

node trigger_test_TriggeredSubsystem7 (In1_1_1 : real; )
returns (Out1_1_1 : real) 
let 
	Out1_1_1 = In1_1_1;
tel

node trigger_test_TriggeredSubsystem6 (In1_1_1 : real; )
returns (Out1_1_1 : real) 
let 
	Out1_1_1 = In1_1_1;
tel

node trigger_test_TriggeredSubsystem5 (In1_1_1 : real; trigger_test_TriggeredSubsystem5_Trigger_1_1: int; trigger_test_TriggeredSubsystem5_Trigger_pre_1_1: int; )
returns (Out1_1_1 : real) 
var
	Trigger_1_1 : real;
	Add_1_1 : real;
let 
	Trigger_1_1 = if trigger_test_TriggeredSubsystem5_Trigger_pre_1_1 > trigger_test_TriggeredSubsystem5_Trigger_1_1 then -1.0 else 1.0;
	Add_1_1 = Trigger_1_1 + In1_1_1;
	Out1_1_1 = Add_1_1;
tel

node trigger_test_TriggeredSubsystem4 (In1_1_1 : real; )
returns (Out1_1_1 : real) 
let 
	Out1_1_1 = In1_1_1;
tel

node trigger_test_TriggeredSubsystem3 (In1_1_1 : real; )
returns (Out1_1_1 : real) 
let 
	Out1_1_1 = In1_1_1;
tel

node trigger_test_TriggeredSubsystem2 (In1_1_1 : real; trigger_test_TriggeredSubsystem2_Trigger_1_1: bool; trigger_test_TriggeredSubsystem2_Trigger_pre_1_1: bool; )
returns (Out1_1_1 : real) 
var
	Trigger_1_1 : real;
	Add_1_1 : real;
let 
	Trigger_1_1 = if trigger_test_TriggeredSubsystem2_Trigger_pre_1_1 and not(trigger_test_TriggeredSubsystem2_Trigger_1_1) then -1.0 else 1.0;
	Add_1_1 = Trigger_1_1 + In1_1_1;
	Out1_1_1 = Add_1_1;
tel

node trigger_test_TriggeredSubsystem1 (In2_1_1 : real; )
returns (Out2_1_1 : real) 
var
	Trigger_1_1 : real;
	Add_1_1 : real;
let 
	Trigger_1_1 = -1.0;
	Add_1_1 = Trigger_1_1 + In2_1_1;
	Out2_1_1 = Add_1_1;
tel

node trigger_test_TriggeredSubsystem (In1_1_1 : real; )
returns (Out1_1_1 : bool) 
var
	Trigger_1_1 : real;
	LogicalOperator_1_1 : bool;
let 
	Trigger_1_1 = 1.0;
	LogicalOperator_1_1 = (if Trigger_1_1 = 0.0 then false else true) and (if In1_1_1 = 0.0 then false else true);
	Out1_1_1 = LogicalOperator_1_1;
tel

node trigger_test (In1_1_1 : real; In2_1_1 : bool; In3_1_1 : real; In4_1_1 : int; In5_1_1 : real; In6_1_1 : real; In7_1_1 : real; In7_1_2 : real; In7_1_3 : real; In8_1_1 : bool; )
returns (Out1_1_1 : bool;
	Out2_2_1 : real;
	Out3_3_1 : real;
	Out4_4_1 : real;
	Out5_5_1 : real;
	Out6_6_1 : real;
	Out7_7_1 : real;
	Out8_8_1 : real;
	Out9_9_1 : real;
	Out10_10_1 : real; Out10_10_2 : real; Out10_10_3 : real) 
var
	TriggeredSubsystem_1_1 : bool;
	TriggeredSubsystem1_1_1 : real;
	TriggeredSubsystem2_1_1 : real;
	TriggeredSubsystem3_1_1 : real;
	TriggeredSubsystem4_1_1 : real;
	TriggeredSubsystem5_1_1 : real;
	TriggeredSubsystem6_1_1 : real;
	TriggeredSubsystem7_1_1 : real;
	TriggeredSubsystem8_1_1 : real;
	TriggeredSubsystem9_1_1 : real; TriggeredSubsystem9_1_2 : real; TriggeredSubsystem9_1_3 : real;
let 
	TriggeredSubsystem_1_1 = if false -> (not(pre In2_1_1) and In2_1_1) then trigger_test_TriggeredSubsystem(In1_1_1) else true;
	TriggeredSubsystem1_1_1 = if false -> (pre(In2_1_1) and not(In2_1_1)) then trigger_test_TriggeredSubsystem1(In1_1_1) else In1_1_1;
	TriggeredSubsystem2_1_1 = if false -> (not(pre(In2_1_1) = In2_1_1)) then trigger_test_TriggeredSubsystem2(In1_1_1, In2_1_1, pre(In2_1_1)) else In1_1_1;
	TriggeredSubsystem3_1_1 = if false -> (pre(In4_1_1) < In4_1_1) then trigger_test_TriggeredSubsystem3(In3_1_1) else In3_1_1;
	TriggeredSubsystem4_1_1 = if false -> (pre(In4_1_1) > In4_1_1) then trigger_test_TriggeredSubsystem4(In3_1_1) else In3_1_1;
	TriggeredSubsystem5_1_1 = if false -> (not(pre(In4_1_1) = In4_1_1)) then trigger_test_TriggeredSubsystem5(In3_1_1, In4_1_1, pre(In4_1_1)) else In3_1_1;
	TriggeredSubsystem6_1_1 = if false -> (pre(In6_1_1) < In6_1_1) then trigger_test_TriggeredSubsystem6(In5_1_1) else In5_1_1;
	TriggeredSubsystem7_1_1 = if false -> (pre(In6_1_1) > In6_1_1) then trigger_test_TriggeredSubsystem7(In5_1_1) else In5_1_1;
	TriggeredSubsystem8_1_1 = if false -> (not(pre(In6_1_1) = In6_1_1)) then trigger_test_TriggeredSubsystem8(In5_1_1) else In5_1_1;
	(TriggeredSubsystem9_1_1, TriggeredSubsystem9_1_2, TriggeredSubsystem9_1_3) = if false -> (not(pre(In8_1_1) = In8_1_1)) then trigger_test_TriggeredSubsystem9(In7_1_1, In7_1_2, In7_1_3, In8_1_1, pre(In8_1_1)) else (In7_1_1, In7_1_1, In7_1_1);
	Out1_1_1 = TriggeredSubsystem_1_1;
	Out2_2_1 = TriggeredSubsystem1_1_1;
	Out3_3_1 = TriggeredSubsystem2_1_1;
	Out4_4_1 = TriggeredSubsystem3_1_1;
	Out5_5_1 = TriggeredSubsystem4_1_1;
	Out6_6_1 = TriggeredSubsystem5_1_1;
	Out7_7_1 = TriggeredSubsystem6_1_1;
	Out8_8_1 = TriggeredSubsystem7_1_1;
	Out9_9_1 = TriggeredSubsystem8_1_1;
	Out10_10_1 = TriggeredSubsystem9_1_1;
	Out10_10_2 = TriggeredSubsystem9_1_2;
	Out10_10_3 = TriggeredSubsystem9_1_3;
	--!MAIN: true;
tel

