{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729542333368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729542333368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 17:25:33 2024 " "Processing started: Mon Oct 21 17:25:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729542333368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729542333368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off torreta -c torreta " "Command: quartus_map --read_settings_files=on --write_settings_files=off torreta -c torreta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729542333369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729542333728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729542333728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "torreta.v 1 1 " "Using design file torreta.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 torreta " "Found entity 1: torreta" {  } { { "torreta.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "torreta " "Elaborating entity \"torreta\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729542342798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "torreta_uc.v 1 1 " "Using design file torreta_uc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 torreta_uc " "Found entity 1: torreta_uc" {  } { { "torreta_uc.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "torreta_uc torreta_uc:UC " "Elaborating entity \"torreta_uc\" for hierarchy \"torreta_uc:UC\"" {  } { { "torreta.v" "UC" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342802 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "torreta_uc.v(54) " "Verilog HDL Case Statement information at torreta_uc.v(54): all case item expressions in this case statement are onehot" {  } { { "torreta_uc.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_uc.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729542342803 "|torreta|torreta_uc:UC"}
{ "Warning" "WSGN_SEARCH_FILE" "torreta_fd.v 1 1 " "Using design file torreta_fd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 torreta_fd " "Found entity 1: torreta_fd" {  } { { "torreta_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_ameaca_detectada torreta_fd.v(186) " "Verilog HDL Implicit Net warning at torreta_fd.v(186): created implicit net for \"s_ameaca_detectada\"" {  } { { "torreta_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342807 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "torreta_fd torreta_fd.v(34) " "Verilog HDL Parameter Declaration warning at torreta_fd.v(34): Parameter Declaration in module \"torreta_fd\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "torreta_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1729542342807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "torreta_fd torreta_fd:FD " "Elaborating entity \"torreta_fd\" for hierarchy \"torreta_fd:FD\"" {  } { { "torreta.v" "FD" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 torreta_fd.v(199) " "Verilog HDL assignment warning at torreta_fd.v(199): truncated value with size 7 to match size of target (4)" {  } { { "torreta_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729542342808 "|torreta|torreta_fd:FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 torreta_fd.v(200) " "Verilog HDL assignment warning at torreta_fd.v(200): truncated value with size 7 to match size of target (4)" {  } { { "torreta_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729542342808 "|torreta|torreta_fd:FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 torreta_fd.v(201) " "Verilog HDL assignment warning at torreta_fd.v(201): truncated value with size 7 to match size of target (4)" {  } { { "torreta_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729542342808 "|torreta|torreta_fd:FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 torreta_fd.v(210) " "Verilog HDL assignment warning at torreta_fd.v(210): truncated value with size 7 to match size of target (4)" {  } { { "torreta_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729542342808 "|torreta|torreta_fd:FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 torreta_fd.v(211) " "Verilog HDL assignment warning at torreta_fd.v(211): truncated value with size 7 to match size of target (4)" {  } { { "torreta_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729542342808 "|torreta|torreta_fd:FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 torreta_fd.v(212) " "Verilog HDL assignment warning at torreta_fd.v(212): truncated value with size 7 to match size of target (4)" {  } { { "torreta_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729542342808 "|torreta|torreta_fd:FD"}
{ "Warning" "WSGN_SEARCH_FILE" "interface_hcsr04.v 1 1 " "Using design file interface_hcsr04.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04 " "Found entity 1: interface_hcsr04" {  } { { "interface_hcsr04.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/interface_hcsr04.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04 torreta_fd:FD\|interface_hcsr04:INT " "Elaborating entity \"interface_hcsr04\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\"" {  } { { "torreta_fd.v" "INT" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "interface_hcsr04_uc.v 1 1 " "Using design file interface_hcsr04_uc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_uc " "Found entity 1: interface_hcsr04_uc" {  } { { "interface_hcsr04_uc.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/interface_hcsr04_uc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342814 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_uc torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_uc:U1 " "Elaborating entity \"interface_hcsr04_uc\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_uc:U1\"" {  } { { "interface_hcsr04.v" "U1" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/interface_hcsr04.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "interface_hcsr04_fd.v 1 1 " "Using design file interface_hcsr04_fd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_fd " "Found entity 1: interface_hcsr04_fd" {  } { { "interface_hcsr04_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/interface_hcsr04_fd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342817 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_fd torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2 " "Elaborating entity \"interface_hcsr04_fd\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\"" {  } { { "interface_hcsr04.v" "U2" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/interface_hcsr04.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gerador_pulso.v 1 1 " "Using design file gerador_pulso.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/gerador_pulso.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pulso torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|gerador_pulso:U1 " "Elaborating entity \"gerador_pulso\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|gerador_pulso:U1\"" {  } { { "interface_hcsr04_fd.v" "U1" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/interface_hcsr04_fd.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_cm.v 1 1 " "Using design file contador_cm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "contador_cm.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_cm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2 " "Elaborating entity \"contador_cm\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\"" {  } { { "interface_hcsr04_fd.v" "U2" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/interface_hcsr04_fd.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342825 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_cm_fd.v 1 1 " "Using design file contador_cm_fd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "contador_cm_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_cm_fd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_fd torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD " "Elaborating entity \"contador_cm_fd\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\"" {  } { { "contador_cm.v" "FD" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_cm.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_m.v 1 1 " "Using design file contador_m.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_m.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1 " "Elaborating entity \"contador_m\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1\"" {  } { { "contador_cm_fd.v" "U1" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_cm_fd.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_bcd_3digitos.v 1 1 " "Using design file contador_bcd_3digitos.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "contador_bcd_3digitos.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_bcd_3digitos.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bcd_3digitos torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2 " "Elaborating entity \"contador_bcd_3digitos\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2\"" {  } { { "contador_cm_fd.v" "U2" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_cm_fd.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_cm_uc.v 1 1 " "Using design file contador_cm_uc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "contador_cm_uc.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_cm_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_uc torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC " "Elaborating entity \"contador_cm_uc\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC\"" {  } { { "contador_cm.v" "UC" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_cm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador_n.v 1 1 " "Using design file registrador_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/registrador_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"torreta_fd:FD\|interface_hcsr04:INT\|interface_hcsr04_fd:U2\|registrador_n:U3\"" {  } { { "interface_hcsr04_fd.v" "U3" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/interface_hcsr04_fd.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controle_servo_5.v 1 1 " "Using design file controle_servo_5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controle_servo_5 " "Found entity 1: controle_servo_5" {  } { { "controle_servo_5.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/controle_servo_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_servo_5 torreta_fd:FD\|controle_servo_5:SERVO_BASE " "Elaborating entity \"controle_servo_5\" for hierarchy \"torreta_fd:FD\|controle_servo_5:SERVO_BASE\"" {  } { { "torreta_fd.v" "SERVO_BASE" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342852 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "db_posicao controle_servo_5.v(7) " "Output port \"db_posicao\" at controle_servo_5.v(7) has no driver" {  } { { "controle_servo_5.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/controle_servo_5.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729542342853 "|torreta|torreta_fd:FD|controle_servo_5:SERVO_BASE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "db_reset controle_servo_5.v(6) " "Output port \"db_reset\" at controle_servo_5.v(6) has no driver" {  } { { "controle_servo_5.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/controle_servo_5.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729542342853 "|torreta|torreta_fd:FD|controle_servo_5:SERVO_BASE"}
{ "Warning" "WSGN_SEARCH_FILE" "circuito_pwm_20_160.v 1 1 " "Using design file circuito_pwm_20_160.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm_20_160 " "Found entity 1: circuito_pwm_20_160" {  } { { "circuito_pwm_20_160.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/circuito_pwm_20_160.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_pwm_20_160 torreta_fd:FD\|controle_servo_5:SERVO_BASE\|circuito_pwm_20_160:dut " "Elaborating entity \"circuito_pwm_20_160\" for hierarchy \"torreta_fd:FD\|controle_servo_5:SERVO_BASE\|circuito_pwm_20_160:dut\"" {  } { { "controle_servo_5.v" "dut" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/controle_servo_5.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contadorg_updown_m.v 1 1 " "Using design file contadorg_updown_m.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contadorg_updown_m " "Found entity 1: contadorg_updown_m" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorg_updown_m torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN " "Elaborating entity \"contadorg_updown_m\" for hierarchy \"torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\"" {  } { { "torreta_fd.v" "CONT_UP_DOWN" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 contadorg_updown_m.v(36) " "Verilog HDL assignment warning at contadorg_updown_m.v(36): truncated value with size 32 to match size of target (5)" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729542342865 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 contadorg_updown_m.v(39) " "Verilog HDL assignment warning at contadorg_updown_m.v(39): truncated value with size 32 to match size of target (5)" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729542342865 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 contadorg_updown_m.v(45) " "Verilog HDL assignment warning at contadorg_updown_m.v(45): truncated value with size 32 to match size of target (5)" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729542342865 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IQ contadorg_updown_m.v(23) " "Verilog HDL Always Construct warning at contadorg_updown_m.v(23): inferring latch(es) for variable \"IQ\", which holds its previous value in one or more paths through the always construct" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729542342865 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dir contadorg_updown_m.v(23) " "Verilog HDL Always Construct warning at contadorg_updown_m.v(23): inferring latch(es) for variable \"dir\", which holds its previous value in one or more paths through the always construct" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729542342866 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir contadorg_updown_m.v(23) " "Inferred latch for \"dir\" at contadorg_updown_m.v(23)" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729542342866 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IQ\[0\] contadorg_updown_m.v(23) " "Inferred latch for \"IQ\[0\]\" at contadorg_updown_m.v(23)" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729542342866 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IQ\[1\] contadorg_updown_m.v(23) " "Inferred latch for \"IQ\[1\]\" at contadorg_updown_m.v(23)" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729542342866 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IQ\[2\] contadorg_updown_m.v(23) " "Inferred latch for \"IQ\[2\]\" at contadorg_updown_m.v(23)" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729542342866 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IQ\[3\] contadorg_updown_m.v(23) " "Inferred latch for \"IQ\[3\]\" at contadorg_updown_m.v(23)" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729542342866 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IQ\[4\] contadorg_updown_m.v(23) " "Inferred latch for \"IQ\[4\]\" at contadorg_updown_m.v(23)" {  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729542342866 "|torreta|torreta_fd:FD|contadorg_updown_m:CONT_UP_DOWN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m torreta_fd:FD\|contador_m:CONT_TEMPO " "Elaborating entity \"contador_m\" for hierarchy \"torreta_fd:FD\|contador_m:CONT_TEMPO\"" {  } { { "torreta_fd.v" "CONT_TEMPO" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "edge_detector.v 1 1 " "Using design file edge_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/edge_detector.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector torreta_fd:FD\|edge_detector:EDGE_SOMA_MUNICAO " "Elaborating entity \"edge_detector\" for hierarchy \"torreta_fd:FD\|edge_detector:EDGE_SOMA_MUNICAO\"" {  } { { "torreta_fd.v" "EDGE_SOMA_MUNICAO" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_soma_sub_m.v 1 1 " "Using design file contador_soma_sub_m.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_soma_sub_m " "Found entity 1: contador_soma_sub_m" {  } { { "contador_soma_sub_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contador_soma_sub_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_soma_sub_m torreta_fd:FD\|contador_soma_sub_m:CONT_MUNICAO " "Elaborating entity \"contador_soma_sub_m\" for hierarchy \"torreta_fd:FD\|contador_soma_sub_m:CONT_MUNICAO\"" {  } { { "torreta_fd.v" "CONT_MUNICAO" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom_angulos_29x24.v 1 1 " "Using design file rom_angulos_29x24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom_angulos_29x24 " "Found entity 1: rom_angulos_29x24" {  } { { "rom_angulos_29x24.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/rom_angulos_29x24.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_angulos_29x24 torreta_fd:FD\|rom_angulos_29x24:ROM " "Elaborating entity \"rom_angulos_29x24\" for hierarchy \"torreta_fd:FD\|rom_angulos_29x24:ROM\"" {  } { { "torreta_fd.v" "ROM" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342882 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tabela_angulos.data_a 0 rom_angulos_29x24.v(11) " "Net \"tabela_angulos.data_a\" at rom_angulos_29x24.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_angulos_29x24.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/rom_angulos_29x24.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729542342883 "|torreta|torreta_fd:FD|rom_angulos_29x24:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tabela_angulos.waddr_a 0 rom_angulos_29x24.v(11) " "Net \"tabela_angulos.waddr_a\" at rom_angulos_29x24.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_angulos_29x24.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/rom_angulos_29x24.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729542342883 "|torreta|torreta_fd:FD|rom_angulos_29x24:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tabela_angulos.we_a 0 rom_angulos_29x24.v(11) " "Net \"tabela_angulos.we_a\" at rom_angulos_29x24.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_angulos_29x24.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/rom_angulos_29x24.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729542342883 "|torreta|torreta_fd:FD|rom_angulos_29x24:ROM"}
{ "Warning" "WSGN_SEARCH_FILE" "transmissor_ascii.v 1 1 " "Using design file transmissor_ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor_ascii " "Found entity 1: transmissor_ascii" {  } { { "transmissor_ascii.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/transmissor_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor_ascii torreta_fd:FD\|transmissor_ascii:TRANS_ASCII " "Elaborating entity \"transmissor_ascii\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\"" {  } { { "torreta_fd.v" "TRANS_ASCII" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342888 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transmissor_ascii_fd.v 1 1 " "Using design file transmissor_ascii_fd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor_ascii_fd " "Found entity 1: transmissor_ascii_fd" {  } { { "transmissor_ascii_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/transmissor_ascii_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor_ascii_fd torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD " "Elaborating entity \"transmissor_ascii_fd\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\"" {  } { { "transmissor_ascii.v" "FD" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/transmissor_ascii.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_8x1_n.v 1 1 " "Using design file mux_8x1_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_n " "Found entity 1: mux_8x1_n" {  } { { "mux_8x1_n.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/mux_8x1_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_n torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|mux_8x1_n:MUX " "Elaborating entity \"mux_8x1_n\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|mux_8x1_n:MUX\"" {  } { { "transmissor_ascii_fd.v" "MUX" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/transmissor_ascii_fd.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|contador_m:CONTA_SELECT " "Elaborating entity \"contador_m\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|contador_m:CONTA_SELECT\"" {  } { { "transmissor_ascii_fd.v" "CONTA_SELECT" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/transmissor_ascii_fd.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tx_serial_7O1.v 1 1 " "Using design file tx_serial_7O1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1 " "Found entity 1: tx_serial_7O1" {  } { { "tx_serial_7O1.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342899 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "db_clock tx_serial_7O1.v(83) " "Verilog HDL Implicit Net warning at tx_serial_7O1.v(83): created implicit net for \"db_clock\"" {  } { { "tx_serial_7O1.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342899 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "db_tick tx_serial_7O1.v(84) " "Verilog HDL Implicit Net warning at tx_serial_7O1.v(84): created implicit net for \"db_tick\"" {  } { { "tx_serial_7O1.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1 torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL " "Elaborating entity \"tx_serial_7O1\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\"" {  } { { "transmissor_ascii_fd.v" "SERIAL" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/transmissor_ascii_fd.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_clock tx_serial_7O1.v(83) " "Verilog HDL or VHDL warning at tx_serial_7O1.v(83): object \"db_clock\" assigned a value but never read" {  } { { "tx_serial_7O1.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729542342900 "|torreta|torreta_fd:FD|transmissor_ascii:TRANS_ASCII|transmissor_ascii_fd:FD|tx_serial_7O1:SERIAL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_tick tx_serial_7O1.v(84) " "Verilog HDL or VHDL warning at tx_serial_7O1.v(84): object \"db_tick\" assigned a value but never read" {  } { { "tx_serial_7O1.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729542342900 "|torreta|torreta_fd:FD|transmissor_ascii:TRANS_ASCII|transmissor_ascii_fd:FD|tx_serial_7O1:SERIAL"}
{ "Warning" "WSGN_SEARCH_FILE" "tx_serial_7O1_fd.v 1 1 " "Using design file tx_serial_7O1_fd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1_fd " "Found entity 1: tx_serial_7O1_fd" {  } { { "tx_serial_7O1_fd.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1_fd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1_fd torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|tx_serial_7O1_fd:U1_FD " "Elaborating entity \"tx_serial_7O1_fd\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|tx_serial_7O1_fd:U1_FD\"" {  } { { "tx_serial_7O1.v" "U1_FD" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "deslocador_n.v 1 1 " "Using design file deslocador_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/deslocador_n.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342906 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|tx_serial_7O1_fd:U1_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|tx_serial_7O1_fd:U1_FD\|deslocador_n:U1\"" {  } { { "tx_serial_7O1_fd.v" "U1" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1_fd.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|tx_serial_7O1_fd:U1_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|tx_serial_7O1_fd:U1_FD\|contador_m:U2\"" {  } { { "tx_serial_7O1_fd.v" "U2" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1_fd.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tx_serial_uc.v 1 1 " "Using design file tx_serial_uc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_uc.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|tx_serial_uc:U2_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|tx_serial_uc:U2_UC\"" {  } { { "tx_serial_7O1.v" "U2_UC" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_fd:FD\|tx_serial_7O1:SERIAL\|contador_m:U3_TICK\"" {  } { { "tx_serial_7O1.v" "U3_TICK" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/tx_serial_7O1.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342914 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transmissor_ascii_uc.v 1 1 " "Using design file transmissor_ascii_uc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor_ascii_uc " "Found entity 1: transmissor_ascii_uc" {  } { { "transmissor_ascii_uc.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/transmissor_ascii_uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor_ascii_uc torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_uc:UC " "Elaborating entity \"transmissor_ascii_uc\" for hierarchy \"torreta_fd:FD\|transmissor_ascii:TRANS_ASCII\|transmissor_ascii_uc:UC\"" {  } { { "transmissor_ascii.v" "UC" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/transmissor_ascii.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m torreta_fd:FD\|contador_m:CONT_DUMMY_PREPARA " "Elaborating entity \"contador_m\" for hierarchy \"torreta_fd:FD\|contador_m:CONT_DUMMY_PREPARA\"" {  } { { "torreta_fd.v" "CONT_DUMMY_PREPARA" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342920 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador_m_we.v 1 1 " "Using design file registrador_m_we.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_m_we " "Found entity 1: registrador_m_we" {  } { { "registrador_m_we.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/registrador_m_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342924 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_m_we torreta_fd:FD\|registrador_m_we:REG_WE_AMEACA " "Elaborating entity \"registrador_m_we\" for hierarchy \"torreta_fd:FD\|registrador_m_we:REG_WE_AMEACA\"" {  } { { "torreta_fd.v" "REG_WE_AMEACA" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta_fd.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342924 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexa7seg.v 1 1 " "Using design file hexa7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/hexa7seg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729542342927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729542342927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX_ESTADO " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX_ESTADO\"" {  } { { "torreta.v" "HEX_ESTADO" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542342928 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "torreta_fd:FD\|rom_angulos_29x24:ROM\|tabela_angulos " "RAM logic \"torreta_fd:FD\|rom_angulos_29x24:ROM\|tabela_angulos\" is uninferred due to inappropriate RAM size" {  } { { "rom_angulos_29x24.v" "tabela_angulos" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/rom_angulos_29x24.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1729542343351 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "torreta_fd:FD\|controle_servo_5:SERVO_BASE\|circuito_pwm_20_160:dut\|Ram0 " "RAM logic \"torreta_fd:FD\|controle_servo_5:SERVO_BASE\|circuito_pwm_20_160:dut\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "circuito_pwm_20_160.v" "Ram0" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/circuito_pwm_20_160.v" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1729542343351 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1729542343351 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 29 /home/victor/Documentos/LABDIG2/LabDig2/Torreta/db/torreta.ram0_rom_angulos_29x24_14f59f04.hdl.mif " "Memory depth (32) in the design file differs from memory depth (29) in the Memory Initialization File \"/home/victor/Documentos/LABDIG2/LabDig2/Torreta/db/torreta.ram0_rom_angulos_29x24_14f59f04.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1729542343352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[4\] " "Latch torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "torreta.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729542343753 ""}  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729542343753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[0\] " "Latch torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "torreta.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729542343753 ""}  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729542343753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[1\] " "Latch torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "torreta.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729542343753 ""}  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729542343753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[2\] " "Latch torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "torreta.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729542343753 ""}  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729542343753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[3\] " "Latch torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|IQ\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "torreta.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729542343753 ""}  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729542343753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|dir " "Latch torreta_fd:FD\|contadorg_updown_m:CONT_UP_DOWN\|dir has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "torreta.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/torreta.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729542343753 ""}  } { { "contadorg_updown_m.v" "" { Text "/home/victor/Documentos/LABDIG2/LabDig2/Torreta/contadorg_updown_m.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729542343753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729542344138 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729542344558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729542344703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729542344703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "542 " "Implemented 542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729542344799 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729542344799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "492 " "Implemented 492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729542344799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729542344799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729542344812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 17:25:44 2024 " "Processing ended: Mon Oct 21 17:25:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729542344812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729542344812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729542344812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729542344812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729542345703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729542345704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 17:25:45 2024 " "Processing started: Mon Oct 21 17:25:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729542345704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729542345704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off torreta -c torreta " "Command: quartus_fit --read_settings_files=off --write_settings_files=off torreta -c torreta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729542345704 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729542345746 ""}
{ "Info" "0" "" "Project  = torreta" {  } {  } 0 0 "Project  = torreta" 0 0 "Fitter" 0 0 1729542345747 ""}
{ "Info" "0" "" "Revision = torreta" {  } {  } 0 0 "Revision = torreta" 0 0 "Fitter" 0 0 1729542345747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729542345920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729542345920 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "torreta 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"torreta\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729542345926 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1729542345991 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1729542345991 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729542346530 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729542346553 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729542346622 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 50 " "No exact pin location assignment(s) for 3 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1729542346836 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1729542355635 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 289 global CLKCTRL_G6 " "clock~inputCLKENA0 with 289 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1729542355770 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1729542355770 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729542355771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729542355778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729542355779 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729542355782 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729542355784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729542355784 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729542355786 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1729542356591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "torreta.sdc " "Synopsys Design Constraints File file not found: 'torreta.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729542356593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729542356593 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1729542356607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1729542356607 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729542356608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729542356660 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729542356662 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729542356662 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729542356730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729542366168 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1729542366514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729542369121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729542370664 ""}
