

================================================================
== Vitis HLS Report for 'mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s'
================================================================
* Date:           Sun Feb  2 21:00:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.197 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%padding_mask_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_11_val"   --->   Operation 7 'read' 'padding_mask_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%padding_mask_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_10_val"   --->   Operation 8 'read' 'padding_mask_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%padding_mask_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_9_val"   --->   Operation 9 'read' 'padding_mask_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%padding_mask_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_8_val"   --->   Operation 10 'read' 'padding_mask_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%padding_mask_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_7_val"   --->   Operation 11 'read' 'padding_mask_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%padding_mask_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_6_val"   --->   Operation 12 'read' 'padding_mask_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%padding_mask_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_5_val"   --->   Operation 13 'read' 'padding_mask_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%padding_mask_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_4_val"   --->   Operation 14 'read' 'padding_mask_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%padding_mask_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_3_val"   --->   Operation 15 'read' 'padding_mask_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%padding_mask_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_2_val"   --->   Operation 16 'read' 'padding_mask_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%padding_mask_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_1_val"   --->   Operation 17 'read' 'padding_mask_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%padding_mask_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %padding_mask_0_val"   --->   Operation 18 'read' 'padding_mask_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_71_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_71_val"   --->   Operation 19 'read' 'kernel_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_70_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_70_val"   --->   Operation 20 'read' 'kernel_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_69_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_69_val"   --->   Operation 21 'read' 'kernel_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_68_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_68_val"   --->   Operation 22 'read' 'kernel_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_67_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_67_val"   --->   Operation 23 'read' 'kernel_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_66_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_66_val"   --->   Operation 24 'read' 'kernel_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_65_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_65_val"   --->   Operation 25 'read' 'kernel_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_64_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_64_val"   --->   Operation 26 'read' 'kernel_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_63_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_63_val"   --->   Operation 27 'read' 'kernel_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_62_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_62_val"   --->   Operation 28 'read' 'kernel_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_61_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_61_val"   --->   Operation 29 'read' 'kernel_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_60_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_60_val"   --->   Operation 30 'read' 'kernel_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_59_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_59_val"   --->   Operation 31 'read' 'kernel_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_58_val"   --->   Operation 32 'read' 'kernel_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_57_val"   --->   Operation 33 'read' 'kernel_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_56_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_56_val"   --->   Operation 34 'read' 'kernel_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_55_val"   --->   Operation 35 'read' 'kernel_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_54_val"   --->   Operation 36 'read' 'kernel_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_53_val"   --->   Operation 37 'read' 'kernel_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_52_val"   --->   Operation 38 'read' 'kernel_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_51_val"   --->   Operation 39 'read' 'kernel_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_50_val"   --->   Operation 40 'read' 'kernel_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_49_val"   --->   Operation 41 'read' 'kernel_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_48_val"   --->   Operation 42 'read' 'kernel_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_47_val"   --->   Operation 43 'read' 'kernel_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_46_val"   --->   Operation 44 'read' 'kernel_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_45_val"   --->   Operation 45 'read' 'kernel_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_44_val"   --->   Operation 46 'read' 'kernel_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_43_val"   --->   Operation 47 'read' 'kernel_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_42_val"   --->   Operation 48 'read' 'kernel_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_41_val"   --->   Operation 49 'read' 'kernel_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_40_val"   --->   Operation 50 'read' 'kernel_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_39_val"   --->   Operation 51 'read' 'kernel_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_38_val"   --->   Operation 52 'read' 'kernel_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_37_val"   --->   Operation 53 'read' 'kernel_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_36_val"   --->   Operation 54 'read' 'kernel_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_35_val"   --->   Operation 55 'read' 'kernel_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_34_val"   --->   Operation 56 'read' 'kernel_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_33_val"   --->   Operation 57 'read' 'kernel_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_32_val"   --->   Operation 58 'read' 'kernel_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_31_val"   --->   Operation 59 'read' 'kernel_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_30_val"   --->   Operation 60 'read' 'kernel_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_29_val"   --->   Operation 61 'read' 'kernel_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_28_val"   --->   Operation 62 'read' 'kernel_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_27_val"   --->   Operation 63 'read' 'kernel_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_26_val"   --->   Operation 64 'read' 'kernel_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_25_val"   --->   Operation 65 'read' 'kernel_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_24_val"   --->   Operation 66 'read' 'kernel_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_23_val"   --->   Operation 67 'read' 'kernel_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_22_val"   --->   Operation 68 'read' 'kernel_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_21_val"   --->   Operation 69 'read' 'kernel_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_20_val"   --->   Operation 70 'read' 'kernel_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_19_val"   --->   Operation 71 'read' 'kernel_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_18_val"   --->   Operation 72 'read' 'kernel_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_17_val"   --->   Operation 73 'read' 'kernel_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_16_val"   --->   Operation 74 'read' 'kernel_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_15_val"   --->   Operation 75 'read' 'kernel_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_14_val"   --->   Operation 76 'read' 'kernel_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%kernel_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_13_val"   --->   Operation 77 'read' 'kernel_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_12_val"   --->   Operation 78 'read' 'kernel_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_11_val"   --->   Operation 79 'read' 'kernel_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_10_val"   --->   Operation 80 'read' 'kernel_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_9_val"   --->   Operation 81 'read' 'kernel_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_8_val"   --->   Operation 82 'read' 'kernel_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_7_val"   --->   Operation 83 'read' 'kernel_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_6_val"   --->   Operation 84 'read' 'kernel_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_5_val"   --->   Operation 85 'read' 'kernel_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_4_val"   --->   Operation 86 'read' 'kernel_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%kernel_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_3_val"   --->   Operation 87 'read' 'kernel_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%kernel_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_2_val"   --->   Operation 88 'read' 'kernel_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_1_val"   --->   Operation 89 'read' 'kernel_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %kernel_0_val"   --->   Operation 90 'read' 'kernel_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv7_i279 = sext i16 %padding_mask_0_val_read"   --->   Operation 91 'sext' 'conv7_i279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln189 = sext i16 %kernel_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 92 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.94ns)   --->   "%mul_ln189 = mul i32 %conv7_i279, i32 %sext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 93 'mul' 'mul_ln189' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln189_1 = sext i16 %kernel_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 94 'sext' 'sext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.94ns)   --->   "%mul_ln189_1 = mul i32 %conv7_i279, i32 %sext_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 95 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln189_2 = sext i16 %kernel_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 96 'sext' 'sext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.94ns)   --->   "%mul_ln189_2 = mul i32 %conv7_i279, i32 %sext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 97 'mul' 'mul_ln189_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv7_i279_13721 = sext i16 %padding_mask_1_val_read"   --->   Operation 98 'sext' 'conv7_i279_13721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln189_3 = sext i16 %kernel_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 99 'sext' 'sext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.94ns)   --->   "%mul_ln189_3 = mul i32 %conv7_i279_13721, i32 %sext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 100 'mul' 'mul_ln189_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln189_4 = sext i16 %kernel_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 101 'sext' 'sext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.94ns)   --->   "%mul_ln189_4 = mul i32 %conv7_i279_13721, i32 %sext_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 102 'mul' 'mul_ln189_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln189_5 = sext i16 %kernel_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 103 'sext' 'sext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.94ns)   --->   "%mul_ln189_5 = mul i32 %conv7_i279_13721, i32 %sext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 104 'mul' 'mul_ln189_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv7_i279_23949 = sext i16 %padding_mask_2_val_read"   --->   Operation 105 'sext' 'conv7_i279_23949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln189_6 = sext i16 %kernel_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 106 'sext' 'sext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.94ns)   --->   "%mul_ln189_6 = mul i32 %conv7_i279_23949, i32 %sext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 107 'mul' 'mul_ln189_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln189_7 = sext i16 %kernel_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 108 'sext' 'sext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.94ns)   --->   "%mul_ln189_7 = mul i32 %conv7_i279_23949, i32 %sext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 109 'mul' 'mul_ln189_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln189_8 = sext i16 %kernel_8_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 110 'sext' 'sext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.94ns)   --->   "%mul_ln189_8 = mul i32 %conv7_i279_23949, i32 %sext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 111 'mul' 'mul_ln189_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln189_9 = sext i16 %kernel_9_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 112 'sext' 'sext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.94ns)   --->   "%mul_ln189_9 = mul i32 %conv7_i279, i32 %sext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 113 'mul' 'mul_ln189_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln189_10 = sext i16 %kernel_10_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 114 'sext' 'sext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.94ns)   --->   "%mul_ln189_10 = mul i32 %conv7_i279, i32 %sext_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 115 'mul' 'mul_ln189_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln189_11 = sext i16 %kernel_11_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 116 'sext' 'sext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.94ns)   --->   "%mul_ln189_11 = mul i32 %conv7_i279, i32 %sext_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 117 'mul' 'mul_ln189_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln189_12 = sext i16 %kernel_12_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 118 'sext' 'sext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.94ns)   --->   "%mul_ln189_12 = mul i32 %conv7_i279_13721, i32 %sext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 119 'mul' 'mul_ln189_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln189_13 = sext i16 %kernel_13_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 120 'sext' 'sext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.94ns)   --->   "%mul_ln189_13 = mul i32 %conv7_i279_13721, i32 %sext_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 121 'mul' 'mul_ln189_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln189_14 = sext i16 %kernel_14_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 122 'sext' 'sext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.94ns)   --->   "%mul_ln189_14 = mul i32 %conv7_i279_13721, i32 %sext_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 123 'mul' 'mul_ln189_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln189_15 = sext i16 %kernel_15_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 124 'sext' 'sext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.94ns)   --->   "%mul_ln189_15 = mul i32 %conv7_i279_23949, i32 %sext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 125 'mul' 'mul_ln189_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln189_16 = sext i16 %kernel_16_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 126 'sext' 'sext_ln189_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.94ns)   --->   "%mul_ln189_16 = mul i32 %conv7_i279_23949, i32 %sext_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 127 'mul' 'mul_ln189_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln189_17 = sext i16 %kernel_17_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 128 'sext' 'sext_ln189_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.94ns)   --->   "%mul_ln189_17 = mul i32 %conv7_i279_23949, i32 %sext_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 129 'mul' 'mul_ln189_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv7_i279_1 = sext i16 %padding_mask_3_val_read"   --->   Operation 130 'sext' 'conv7_i279_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln189_18 = sext i16 %kernel_18_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 131 'sext' 'sext_ln189_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.94ns)   --->   "%mul_ln189_18 = mul i32 %conv7_i279_1, i32 %sext_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 132 'mul' 'mul_ln189_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln189_19 = sext i16 %kernel_19_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 133 'sext' 'sext_ln189_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.94ns)   --->   "%mul_ln189_19 = mul i32 %conv7_i279_1, i32 %sext_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 134 'mul' 'mul_ln189_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln189_20 = sext i16 %kernel_20_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 135 'sext' 'sext_ln189_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.94ns)   --->   "%mul_ln189_20 = mul i32 %conv7_i279_1, i32 %sext_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 136 'mul' 'mul_ln189_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv7_i279_1_12444 = sext i16 %padding_mask_4_val_read"   --->   Operation 137 'sext' 'conv7_i279_1_12444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln189_21 = sext i16 %kernel_21_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 138 'sext' 'sext_ln189_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.94ns)   --->   "%mul_ln189_21 = mul i32 %conv7_i279_1_12444, i32 %sext_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 139 'mul' 'mul_ln189_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln189_22 = sext i16 %kernel_22_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 140 'sext' 'sext_ln189_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.94ns)   --->   "%mul_ln189_22 = mul i32 %conv7_i279_1_12444, i32 %sext_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 141 'mul' 'mul_ln189_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln189_23 = sext i16 %kernel_23_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 142 'sext' 'sext_ln189_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.94ns)   --->   "%mul_ln189_23 = mul i32 %conv7_i279_1_12444, i32 %sext_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 143 'mul' 'mul_ln189_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv7_i279_1_2 = sext i16 %padding_mask_5_val_read"   --->   Operation 144 'sext' 'conv7_i279_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln189_24 = sext i16 %kernel_24_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 145 'sext' 'sext_ln189_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.94ns)   --->   "%mul_ln189_24 = mul i32 %conv7_i279_1_2, i32 %sext_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 146 'mul' 'mul_ln189_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln189_25 = sext i16 %kernel_25_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 147 'sext' 'sext_ln189_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.94ns)   --->   "%mul_ln189_25 = mul i32 %conv7_i279_1_2, i32 %sext_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 148 'mul' 'mul_ln189_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln189_26 = sext i16 %kernel_26_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 149 'sext' 'sext_ln189_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.94ns)   --->   "%mul_ln189_26 = mul i32 %conv7_i279_1_2, i32 %sext_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 150 'mul' 'mul_ln189_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln189_27 = sext i16 %kernel_27_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 151 'sext' 'sext_ln189_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.94ns)   --->   "%mul_ln189_27 = mul i32 %conv7_i279_1, i32 %sext_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 152 'mul' 'mul_ln189_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln189_28 = sext i16 %kernel_28_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 153 'sext' 'sext_ln189_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.94ns)   --->   "%mul_ln189_28 = mul i32 %conv7_i279_1, i32 %sext_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 154 'mul' 'mul_ln189_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln189_29 = sext i16 %kernel_29_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 155 'sext' 'sext_ln189_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.94ns)   --->   "%mul_ln189_29 = mul i32 %conv7_i279_1, i32 %sext_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 156 'mul' 'mul_ln189_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln189_30 = sext i16 %kernel_30_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 157 'sext' 'sext_ln189_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.94ns)   --->   "%mul_ln189_30 = mul i32 %conv7_i279_1_12444, i32 %sext_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 158 'mul' 'mul_ln189_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln189_31 = sext i16 %kernel_31_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 159 'sext' 'sext_ln189_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.94ns)   --->   "%mul_ln189_31 = mul i32 %conv7_i279_1_12444, i32 %sext_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 160 'mul' 'mul_ln189_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln189_32 = sext i16 %kernel_32_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 161 'sext' 'sext_ln189_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%mul_ln189_32 = mul i32 %conv7_i279_1_12444, i32 %sext_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 162 'mul' 'mul_ln189_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln189_33 = sext i16 %kernel_33_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 163 'sext' 'sext_ln189_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.94ns)   --->   "%mul_ln189_33 = mul i32 %conv7_i279_1_2, i32 %sext_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 164 'mul' 'mul_ln189_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln189_34 = sext i16 %kernel_34_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 165 'sext' 'sext_ln189_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.94ns)   --->   "%mul_ln189_34 = mul i32 %conv7_i279_1_2, i32 %sext_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 166 'mul' 'mul_ln189_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln189_35 = sext i16 %kernel_35_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 167 'sext' 'sext_ln189_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.94ns)   --->   "%mul_ln189_35 = mul i32 %conv7_i279_1_2, i32 %sext_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 168 'mul' 'mul_ln189_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv7_i279_2 = sext i16 %padding_mask_6_val_read"   --->   Operation 169 'sext' 'conv7_i279_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln189_36 = sext i16 %kernel_36_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 170 'sext' 'sext_ln189_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.94ns)   --->   "%mul_ln189_36 = mul i32 %conv7_i279_2, i32 %sext_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 171 'mul' 'mul_ln189_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln189_37 = sext i16 %kernel_37_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 172 'sext' 'sext_ln189_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (1.94ns)   --->   "%mul_ln189_37 = mul i32 %conv7_i279_2, i32 %sext_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 173 'mul' 'mul_ln189_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln189_38 = sext i16 %kernel_38_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 174 'sext' 'sext_ln189_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.94ns)   --->   "%mul_ln189_38 = mul i32 %conv7_i279_2, i32 %sext_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 175 'mul' 'mul_ln189_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv7_i279_2_11422 = sext i16 %padding_mask_7_val_read"   --->   Operation 176 'sext' 'conv7_i279_2_11422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln189_39 = sext i16 %kernel_39_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 177 'sext' 'sext_ln189_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.94ns)   --->   "%mul_ln189_39 = mul i32 %conv7_i279_2_11422, i32 %sext_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 178 'mul' 'mul_ln189_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln189_40 = sext i16 %kernel_40_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 179 'sext' 'sext_ln189_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.94ns)   --->   "%mul_ln189_40 = mul i32 %conv7_i279_2_11422, i32 %sext_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 180 'mul' 'mul_ln189_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln189_41 = sext i16 %kernel_41_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 181 'sext' 'sext_ln189_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.94ns)   --->   "%mul_ln189_41 = mul i32 %conv7_i279_2_11422, i32 %sext_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 182 'mul' 'mul_ln189_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%conv7_i279_2_2 = sext i16 %padding_mask_8_val_read"   --->   Operation 183 'sext' 'conv7_i279_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln189_42 = sext i16 %kernel_42_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 184 'sext' 'sext_ln189_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.94ns)   --->   "%mul_ln189_42 = mul i32 %conv7_i279_2_2, i32 %sext_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 185 'mul' 'mul_ln189_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln189_43 = sext i16 %kernel_43_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 186 'sext' 'sext_ln189_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (1.94ns)   --->   "%mul_ln189_43 = mul i32 %conv7_i279_2_2, i32 %sext_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 187 'mul' 'mul_ln189_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln189_44 = sext i16 %kernel_44_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 188 'sext' 'sext_ln189_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.94ns)   --->   "%mul_ln189_44 = mul i32 %conv7_i279_2_2, i32 %sext_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 189 'mul' 'mul_ln189_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln189_45 = sext i16 %kernel_45_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 190 'sext' 'sext_ln189_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.94ns)   --->   "%mul_ln189_45 = mul i32 %conv7_i279_2, i32 %sext_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 191 'mul' 'mul_ln189_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln189_46 = sext i16 %kernel_46_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 192 'sext' 'sext_ln189_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.94ns)   --->   "%mul_ln189_46 = mul i32 %conv7_i279_2, i32 %sext_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 193 'mul' 'mul_ln189_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln189_47 = sext i16 %kernel_47_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 194 'sext' 'sext_ln189_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (1.94ns)   --->   "%mul_ln189_47 = mul i32 %conv7_i279_2, i32 %sext_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 195 'mul' 'mul_ln189_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln189_48 = sext i16 %kernel_48_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 196 'sext' 'sext_ln189_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.94ns)   --->   "%mul_ln189_48 = mul i32 %conv7_i279_2_11422, i32 %sext_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 197 'mul' 'mul_ln189_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln189_49 = sext i16 %kernel_49_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 198 'sext' 'sext_ln189_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.94ns)   --->   "%mul_ln189_49 = mul i32 %conv7_i279_2_11422, i32 %sext_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 199 'mul' 'mul_ln189_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln189_50 = sext i16 %kernel_50_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 200 'sext' 'sext_ln189_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.94ns)   --->   "%mul_ln189_50 = mul i32 %conv7_i279_2_11422, i32 %sext_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 201 'mul' 'mul_ln189_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln189_51 = sext i16 %kernel_51_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 202 'sext' 'sext_ln189_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.94ns)   --->   "%mul_ln189_51 = mul i32 %conv7_i279_2_2, i32 %sext_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 203 'mul' 'mul_ln189_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln189_52 = sext i16 %kernel_52_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 204 'sext' 'sext_ln189_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (1.94ns)   --->   "%mul_ln189_52 = mul i32 %conv7_i279_2_2, i32 %sext_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 205 'mul' 'mul_ln189_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln189_53 = sext i16 %kernel_53_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 206 'sext' 'sext_ln189_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (1.94ns)   --->   "%mul_ln189_53 = mul i32 %conv7_i279_2_2, i32 %sext_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 207 'mul' 'mul_ln189_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%conv7_i279_3 = sext i16 %padding_mask_9_val_read"   --->   Operation 208 'sext' 'conv7_i279_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln189_54 = sext i16 %kernel_54_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 209 'sext' 'sext_ln189_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.94ns)   --->   "%mul_ln189_54 = mul i32 %conv7_i279_3, i32 %sext_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 210 'mul' 'mul_ln189_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln189_55 = sext i16 %kernel_55_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 211 'sext' 'sext_ln189_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.94ns)   --->   "%mul_ln189_55 = mul i32 %conv7_i279_3, i32 %sext_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 212 'mul' 'mul_ln189_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln189_56 = sext i16 %kernel_56_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 213 'sext' 'sext_ln189_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.94ns)   --->   "%mul_ln189_56 = mul i32 %conv7_i279_3, i32 %sext_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 214 'mul' 'mul_ln189_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%conv7_i279_3_1400 = sext i16 %padding_mask_10_val_read"   --->   Operation 215 'sext' 'conv7_i279_3_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln189_57 = sext i16 %kernel_57_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 216 'sext' 'sext_ln189_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.94ns)   --->   "%mul_ln189_57 = mul i32 %conv7_i279_3_1400, i32 %sext_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 217 'mul' 'mul_ln189_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln189_58 = sext i16 %kernel_58_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 218 'sext' 'sext_ln189_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (1.94ns)   --->   "%mul_ln189_58 = mul i32 %conv7_i279_3_1400, i32 %sext_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 219 'mul' 'mul_ln189_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln189_59 = sext i16 %kernel_59_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 220 'sext' 'sext_ln189_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.94ns)   --->   "%mul_ln189_59 = mul i32 %conv7_i279_3_1400, i32 %sext_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 221 'mul' 'mul_ln189_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%conv7_i279_3_2 = sext i16 %padding_mask_11_val_read"   --->   Operation 222 'sext' 'conv7_i279_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln189_60 = sext i16 %kernel_60_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 223 'sext' 'sext_ln189_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (1.94ns)   --->   "%mul_ln189_60 = mul i32 %conv7_i279_3_2, i32 %sext_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 224 'mul' 'mul_ln189_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln189_61 = sext i16 %kernel_61_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 225 'sext' 'sext_ln189_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.94ns)   --->   "%mul_ln189_61 = mul i32 %conv7_i279_3_2, i32 %sext_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 226 'mul' 'mul_ln189_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln189_62 = sext i16 %kernel_62_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 227 'sext' 'sext_ln189_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.94ns)   --->   "%mul_ln189_62 = mul i32 %conv7_i279_3_2, i32 %sext_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 228 'mul' 'mul_ln189_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln189_63 = sext i16 %kernel_63_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 229 'sext' 'sext_ln189_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.94ns)   --->   "%mul_ln189_63 = mul i32 %conv7_i279_3, i32 %sext_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 230 'mul' 'mul_ln189_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln189_64 = sext i16 %kernel_64_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 231 'sext' 'sext_ln189_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (1.94ns)   --->   "%mul_ln189_64 = mul i32 %conv7_i279_3, i32 %sext_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 232 'mul' 'mul_ln189_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln189_65 = sext i16 %kernel_65_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 233 'sext' 'sext_ln189_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.94ns)   --->   "%mul_ln189_65 = mul i32 %conv7_i279_3, i32 %sext_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 234 'mul' 'mul_ln189_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln189_66 = sext i16 %kernel_66_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 235 'sext' 'sext_ln189_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.94ns)   --->   "%mul_ln189_66 = mul i32 %conv7_i279_3_1400, i32 %sext_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 236 'mul' 'mul_ln189_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln189_67 = sext i16 %kernel_67_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 237 'sext' 'sext_ln189_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.94ns)   --->   "%mul_ln189_67 = mul i32 %conv7_i279_3_1400, i32 %sext_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 238 'mul' 'mul_ln189_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln189_68 = sext i16 %kernel_68_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 239 'sext' 'sext_ln189_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.94ns)   --->   "%mul_ln189_68 = mul i32 %conv7_i279_3_1400, i32 %sext_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 240 'mul' 'mul_ln189_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln189_69 = sext i16 %kernel_69_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 241 'sext' 'sext_ln189_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (1.94ns)   --->   "%mul_ln189_69 = mul i32 %conv7_i279_3_2, i32 %sext_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 242 'mul' 'mul_ln189_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln189_70 = sext i16 %kernel_70_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 243 'sext' 'sext_ln189_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (1.94ns)   --->   "%mul_ln189_70 = mul i32 %conv7_i279_3_2, i32 %sext_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 244 'mul' 'mul_ln189_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln189_71 = sext i16 %kernel_71_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 245 'sext' 'sext_ln189_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.94ns)   --->   "%mul_ln189_71 = mul i32 %conv7_i279_3_2, i32 %sext_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 246 'mul' 'mul_ln189_71' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i32 %mul_ln189" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 247 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln190_1 = sext i16 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 248 'sext' 'sext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (3.17ns)   --->   "%mul_ln190 = mul i48 %sext_ln190, i48 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 249 'mul' 'mul_ln190' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 250 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i48 %mul_ln190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 251 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.80ns)   --->   "%icmp_ln189 = icmp_ne  i19 %trunc_ln189, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 252 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 253 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.73ns)   --->   "%icmp_ln189_1 = icmp_eq  i11 %tmp_8, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 254 'icmp' 'icmp_ln189_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 255 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.74ns)   --->   "%icmp_ln189_2 = icmp_eq  i12 %tmp_s, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 256 'icmp' 'icmp_ln189_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.74ns)   --->   "%icmp_ln189_3 = icmp_eq  i12 %tmp_s, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 257 'icmp' 'icmp_ln189_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln190_2 = sext i32 %mul_ln189_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 258 'sext' 'sext_ln190_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln190_3 = sext i16 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 259 'sext' 'sext_ln190_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (3.17ns)   --->   "%mul_ln190_1 = mul i48 %sext_ln190_2, i48 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 260 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_7493 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_1, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 261 'bitselect' 'tmp_7493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln189_72 = trunc i48 %mul_ln190_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 262 'trunc' 'trunc_ln189_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.80ns)   --->   "%icmp_ln189_4 = icmp_ne  i19 %trunc_ln189_72, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 263 'icmp' 'icmp_ln189_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_3093 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_1, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 264 'partselect' 'tmp_3093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.73ns)   --->   "%icmp_ln189_5 = icmp_eq  i11 %tmp_3093, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 265 'icmp' 'icmp_ln189_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_3096 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_1, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 266 'partselect' 'tmp_3096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.74ns)   --->   "%icmp_ln189_6 = icmp_eq  i12 %tmp_3096, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 267 'icmp' 'icmp_ln189_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.74ns)   --->   "%icmp_ln189_7 = icmp_eq  i12 %tmp_3096, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 268 'icmp' 'icmp_ln189_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln190_4 = sext i32 %mul_ln189_2" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 269 'sext' 'sext_ln190_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln190_5 = sext i16 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 270 'sext' 'sext_ln190_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (3.17ns)   --->   "%mul_ln190_2 = mul i48 %sext_ln190_4, i48 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 271 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_7501 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_2, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 272 'bitselect' 'tmp_7501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln189_73 = trunc i48 %mul_ln190_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 273 'trunc' 'trunc_ln189_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.80ns)   --->   "%icmp_ln189_8 = icmp_ne  i19 %trunc_ln189_73, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 274 'icmp' 'icmp_ln189_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_3099 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_2, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 275 'partselect' 'tmp_3099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.73ns)   --->   "%icmp_ln189_9 = icmp_eq  i11 %tmp_3099, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 276 'icmp' 'icmp_ln189_9' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_3102 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_2, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 277 'partselect' 'tmp_3102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.74ns)   --->   "%icmp_ln189_10 = icmp_eq  i12 %tmp_3102, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 278 'icmp' 'icmp_ln189_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.74ns)   --->   "%icmp_ln189_11 = icmp_eq  i12 %tmp_3102, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 279 'icmp' 'icmp_ln189_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln190_6 = sext i32 %mul_ln189_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 280 'sext' 'sext_ln190_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (3.17ns)   --->   "%mul_ln190_3 = mul i48 %sext_ln190_6, i48 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 281 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_7530 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_3, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 282 'bitselect' 'tmp_7530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln189_74 = trunc i48 %mul_ln190_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 283 'trunc' 'trunc_ln189_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.80ns)   --->   "%icmp_ln189_12 = icmp_ne  i19 %trunc_ln189_74, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 284 'icmp' 'icmp_ln189_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_3103 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_3, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 285 'partselect' 'tmp_3103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.73ns)   --->   "%icmp_ln189_13 = icmp_eq  i11 %tmp_3103, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 286 'icmp' 'icmp_ln189_13' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_3104 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_3, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 287 'partselect' 'tmp_3104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.74ns)   --->   "%icmp_ln189_14 = icmp_eq  i12 %tmp_3104, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 288 'icmp' 'icmp_ln189_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.74ns)   --->   "%icmp_ln189_15 = icmp_eq  i12 %tmp_3104, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 289 'icmp' 'icmp_ln189_15' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln190_7 = sext i32 %mul_ln189_4" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 290 'sext' 'sext_ln190_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (3.17ns)   --->   "%mul_ln190_4 = mul i48 %sext_ln190_7, i48 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 291 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_7536 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_4, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 292 'bitselect' 'tmp_7536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln189_75 = trunc i48 %mul_ln190_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 293 'trunc' 'trunc_ln189_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.80ns)   --->   "%icmp_ln189_16 = icmp_ne  i19 %trunc_ln189_75, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 294 'icmp' 'icmp_ln189_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_3105 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_4, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 295 'partselect' 'tmp_3105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.73ns)   --->   "%icmp_ln189_17 = icmp_eq  i11 %tmp_3105, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 296 'icmp' 'icmp_ln189_17' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_3106 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_4, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 297 'partselect' 'tmp_3106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.74ns)   --->   "%icmp_ln189_18 = icmp_eq  i12 %tmp_3106, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 298 'icmp' 'icmp_ln189_18' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.74ns)   --->   "%icmp_ln189_19 = icmp_eq  i12 %tmp_3106, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 299 'icmp' 'icmp_ln189_19' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln190_8 = sext i32 %mul_ln189_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 300 'sext' 'sext_ln190_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (3.17ns)   --->   "%mul_ln190_5 = mul i48 %sext_ln190_8, i48 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 301 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_7544 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_5, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 302 'bitselect' 'tmp_7544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln189_76 = trunc i48 %mul_ln190_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 303 'trunc' 'trunc_ln189_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.80ns)   --->   "%icmp_ln189_20 = icmp_ne  i19 %trunc_ln189_76, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 304 'icmp' 'icmp_ln189_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3107 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_5, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 305 'partselect' 'tmp_3107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.73ns)   --->   "%icmp_ln189_21 = icmp_eq  i11 %tmp_3107, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 306 'icmp' 'icmp_ln189_21' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_3108 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_5, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 307 'partselect' 'tmp_3108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.74ns)   --->   "%icmp_ln189_22 = icmp_eq  i12 %tmp_3108, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 308 'icmp' 'icmp_ln189_22' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.74ns)   --->   "%icmp_ln189_23 = icmp_eq  i12 %tmp_3108, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 309 'icmp' 'icmp_ln189_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln190_9 = sext i32 %mul_ln189_6" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 310 'sext' 'sext_ln190_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (3.17ns)   --->   "%mul_ln190_6 = mul i48 %sext_ln190_9, i48 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 311 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_7573 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_6, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 312 'bitselect' 'tmp_7573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln189_77 = trunc i48 %mul_ln190_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 313 'trunc' 'trunc_ln189_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.80ns)   --->   "%icmp_ln189_24 = icmp_ne  i19 %trunc_ln189_77, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 314 'icmp' 'icmp_ln189_24' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_3109 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_6, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 315 'partselect' 'tmp_3109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.73ns)   --->   "%icmp_ln189_25 = icmp_eq  i11 %tmp_3109, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 316 'icmp' 'icmp_ln189_25' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_3110 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_6, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 317 'partselect' 'tmp_3110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.74ns)   --->   "%icmp_ln189_26 = icmp_eq  i12 %tmp_3110, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 318 'icmp' 'icmp_ln189_26' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.74ns)   --->   "%icmp_ln189_27 = icmp_eq  i12 %tmp_3110, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 319 'icmp' 'icmp_ln189_27' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln190_10 = sext i32 %mul_ln189_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 320 'sext' 'sext_ln190_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (3.17ns)   --->   "%mul_ln190_7 = mul i48 %sext_ln190_10, i48 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 321 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_7579 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_7, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 322 'bitselect' 'tmp_7579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln189_78 = trunc i48 %mul_ln190_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 323 'trunc' 'trunc_ln189_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.80ns)   --->   "%icmp_ln189_28 = icmp_ne  i19 %trunc_ln189_78, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 324 'icmp' 'icmp_ln189_28' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_3112 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_7, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 325 'partselect' 'tmp_3112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.73ns)   --->   "%icmp_ln189_29 = icmp_eq  i11 %tmp_3112, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 326 'icmp' 'icmp_ln189_29' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_3114 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_7, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 327 'partselect' 'tmp_3114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.74ns)   --->   "%icmp_ln189_30 = icmp_eq  i12 %tmp_3114, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 328 'icmp' 'icmp_ln189_30' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.74ns)   --->   "%icmp_ln189_31 = icmp_eq  i12 %tmp_3114, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 329 'icmp' 'icmp_ln189_31' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln190_11 = sext i32 %mul_ln189_8" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 330 'sext' 'sext_ln190_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (3.17ns)   --->   "%mul_ln190_8 = mul i48 %sext_ln190_11, i48 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 331 'mul' 'mul_ln190_8' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_7587 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_8, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 332 'bitselect' 'tmp_7587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln189_79 = trunc i48 %mul_ln190_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 333 'trunc' 'trunc_ln189_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.80ns)   --->   "%icmp_ln189_32 = icmp_ne  i19 %trunc_ln189_79, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 334 'icmp' 'icmp_ln189_32' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_3117 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_8, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 335 'partselect' 'tmp_3117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.73ns)   --->   "%icmp_ln189_33 = icmp_eq  i11 %tmp_3117, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 336 'icmp' 'icmp_ln189_33' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_3120 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_8, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 337 'partselect' 'tmp_3120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.74ns)   --->   "%icmp_ln189_34 = icmp_eq  i12 %tmp_3120, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 338 'icmp' 'icmp_ln189_34' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.74ns)   --->   "%icmp_ln189_35 = icmp_eq  i12 %tmp_3120, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 339 'icmp' 'icmp_ln189_35' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln190_12 = sext i32 %mul_ln189_9" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 340 'sext' 'sext_ln190_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (3.17ns)   --->   "%mul_ln190_9 = mul i48 %sext_ln190_12, i48 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 341 'mul' 'mul_ln190_9' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_7616 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_9, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 342 'bitselect' 'tmp_7616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln189_80 = trunc i48 %mul_ln190_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 343 'trunc' 'trunc_ln189_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.80ns)   --->   "%icmp_ln189_36 = icmp_ne  i19 %trunc_ln189_80, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 344 'icmp' 'icmp_ln189_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_3123 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_9, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 345 'partselect' 'tmp_3123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.73ns)   --->   "%icmp_ln189_37 = icmp_eq  i11 %tmp_3123, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 346 'icmp' 'icmp_ln189_37' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_3124 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_9, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 347 'partselect' 'tmp_3124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.74ns)   --->   "%icmp_ln189_38 = icmp_eq  i12 %tmp_3124, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 348 'icmp' 'icmp_ln189_38' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.74ns)   --->   "%icmp_ln189_39 = icmp_eq  i12 %tmp_3124, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 349 'icmp' 'icmp_ln189_39' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln190_13 = sext i32 %mul_ln189_10" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 350 'sext' 'sext_ln190_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (3.17ns)   --->   "%mul_ln190_10 = mul i48 %sext_ln190_13, i48 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 351 'mul' 'mul_ln190_10' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_7622 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_10, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 352 'bitselect' 'tmp_7622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln189_81 = trunc i48 %mul_ln190_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 353 'trunc' 'trunc_ln189_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.80ns)   --->   "%icmp_ln189_40 = icmp_ne  i19 %trunc_ln189_81, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 354 'icmp' 'icmp_ln189_40' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_3125 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_10, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 355 'partselect' 'tmp_3125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.73ns)   --->   "%icmp_ln189_41 = icmp_eq  i11 %tmp_3125, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 356 'icmp' 'icmp_ln189_41' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_3126 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_10, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 357 'partselect' 'tmp_3126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.74ns)   --->   "%icmp_ln189_42 = icmp_eq  i12 %tmp_3126, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 358 'icmp' 'icmp_ln189_42' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.74ns)   --->   "%icmp_ln189_43 = icmp_eq  i12 %tmp_3126, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 359 'icmp' 'icmp_ln189_43' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln190_14 = sext i32 %mul_ln189_11" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 360 'sext' 'sext_ln190_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (3.17ns)   --->   "%mul_ln190_11 = mul i48 %sext_ln190_14, i48 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 361 'mul' 'mul_ln190_11' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_7630 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_11, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 362 'bitselect' 'tmp_7630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln189_82 = trunc i48 %mul_ln190_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 363 'trunc' 'trunc_ln189_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.80ns)   --->   "%icmp_ln189_44 = icmp_ne  i19 %trunc_ln189_82, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 364 'icmp' 'icmp_ln189_44' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_3127 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_11, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 365 'partselect' 'tmp_3127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.73ns)   --->   "%icmp_ln189_45 = icmp_eq  i11 %tmp_3127, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 366 'icmp' 'icmp_ln189_45' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_3128 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_11, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 367 'partselect' 'tmp_3128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.74ns)   --->   "%icmp_ln189_46 = icmp_eq  i12 %tmp_3128, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 368 'icmp' 'icmp_ln189_46' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.74ns)   --->   "%icmp_ln189_47 = icmp_eq  i12 %tmp_3128, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 369 'icmp' 'icmp_ln189_47' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln190_15 = sext i32 %mul_ln189_12" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 370 'sext' 'sext_ln190_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (3.17ns)   --->   "%mul_ln190_12 = mul i48 %sext_ln190_15, i48 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 371 'mul' 'mul_ln190_12' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_7659 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_12, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 372 'bitselect' 'tmp_7659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln189_83 = trunc i48 %mul_ln190_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 373 'trunc' 'trunc_ln189_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.80ns)   --->   "%icmp_ln189_48 = icmp_ne  i19 %trunc_ln189_83, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 374 'icmp' 'icmp_ln189_48' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_3129 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_12, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 375 'partselect' 'tmp_3129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.73ns)   --->   "%icmp_ln189_49 = icmp_eq  i11 %tmp_3129, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 376 'icmp' 'icmp_ln189_49' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_3130 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_12, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 377 'partselect' 'tmp_3130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.74ns)   --->   "%icmp_ln189_50 = icmp_eq  i12 %tmp_3130, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 378 'icmp' 'icmp_ln189_50' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.74ns)   --->   "%icmp_ln189_51 = icmp_eq  i12 %tmp_3130, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 379 'icmp' 'icmp_ln189_51' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln190_16 = sext i32 %mul_ln189_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 380 'sext' 'sext_ln190_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (3.17ns)   --->   "%mul_ln190_13 = mul i48 %sext_ln190_16, i48 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 381 'mul' 'mul_ln190_13' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_7665 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_13, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 382 'bitselect' 'tmp_7665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln189_84 = trunc i48 %mul_ln190_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 383 'trunc' 'trunc_ln189_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.80ns)   --->   "%icmp_ln189_52 = icmp_ne  i19 %trunc_ln189_84, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 384 'icmp' 'icmp_ln189_52' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_3131 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_13, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 385 'partselect' 'tmp_3131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.73ns)   --->   "%icmp_ln189_53 = icmp_eq  i11 %tmp_3131, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 386 'icmp' 'icmp_ln189_53' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_3133 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_13, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 387 'partselect' 'tmp_3133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.74ns)   --->   "%icmp_ln189_54 = icmp_eq  i12 %tmp_3133, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 388 'icmp' 'icmp_ln189_54' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.74ns)   --->   "%icmp_ln189_55 = icmp_eq  i12 %tmp_3133, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 389 'icmp' 'icmp_ln189_55' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln190_17 = sext i32 %mul_ln189_14" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 390 'sext' 'sext_ln190_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (3.17ns)   --->   "%mul_ln190_14 = mul i48 %sext_ln190_17, i48 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 391 'mul' 'mul_ln190_14' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_7673 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_14, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 392 'bitselect' 'tmp_7673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln189_85 = trunc i48 %mul_ln190_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 393 'trunc' 'trunc_ln189_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.80ns)   --->   "%icmp_ln189_56 = icmp_ne  i19 %trunc_ln189_85, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 394 'icmp' 'icmp_ln189_56' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_3135 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_14, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 395 'partselect' 'tmp_3135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.73ns)   --->   "%icmp_ln189_57 = icmp_eq  i11 %tmp_3135, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 396 'icmp' 'icmp_ln189_57' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_3138 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_14, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 397 'partselect' 'tmp_3138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.74ns)   --->   "%icmp_ln189_58 = icmp_eq  i12 %tmp_3138, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 398 'icmp' 'icmp_ln189_58' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.74ns)   --->   "%icmp_ln189_59 = icmp_eq  i12 %tmp_3138, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 399 'icmp' 'icmp_ln189_59' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln190_18 = sext i32 %mul_ln189_15" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 400 'sext' 'sext_ln190_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (3.17ns)   --->   "%mul_ln190_15 = mul i48 %sext_ln190_18, i48 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 401 'mul' 'mul_ln190_15' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_7702 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_15, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 402 'bitselect' 'tmp_7702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln189_86 = trunc i48 %mul_ln190_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 403 'trunc' 'trunc_ln189_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.80ns)   --->   "%icmp_ln189_60 = icmp_ne  i19 %trunc_ln189_86, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 404 'icmp' 'icmp_ln189_60' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_3141 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_15, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 405 'partselect' 'tmp_3141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.73ns)   --->   "%icmp_ln189_61 = icmp_eq  i11 %tmp_3141, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 406 'icmp' 'icmp_ln189_61' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_3144 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_15, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 407 'partselect' 'tmp_3144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.74ns)   --->   "%icmp_ln189_62 = icmp_eq  i12 %tmp_3144, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 408 'icmp' 'icmp_ln189_62' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.74ns)   --->   "%icmp_ln189_63 = icmp_eq  i12 %tmp_3144, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 409 'icmp' 'icmp_ln189_63' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln190_19 = sext i32 %mul_ln189_16" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 410 'sext' 'sext_ln190_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (3.17ns)   --->   "%mul_ln190_16 = mul i48 %sext_ln190_19, i48 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 411 'mul' 'mul_ln190_16' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_7708 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_16, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 412 'bitselect' 'tmp_7708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln189_87 = trunc i48 %mul_ln190_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 413 'trunc' 'trunc_ln189_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.80ns)   --->   "%icmp_ln189_64 = icmp_ne  i19 %trunc_ln189_87, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 414 'icmp' 'icmp_ln189_64' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_3145 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_16, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 415 'partselect' 'tmp_3145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.73ns)   --->   "%icmp_ln189_65 = icmp_eq  i11 %tmp_3145, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 416 'icmp' 'icmp_ln189_65' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_3146 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_16, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 417 'partselect' 'tmp_3146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.74ns)   --->   "%icmp_ln189_66 = icmp_eq  i12 %tmp_3146, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 418 'icmp' 'icmp_ln189_66' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.74ns)   --->   "%icmp_ln189_67 = icmp_eq  i12 %tmp_3146, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 419 'icmp' 'icmp_ln189_67' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln190_20 = sext i32 %mul_ln189_17" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 420 'sext' 'sext_ln190_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (3.17ns)   --->   "%mul_ln190_17 = mul i48 %sext_ln190_20, i48 %sext_ln190_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 421 'mul' 'mul_ln190_17' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_7716 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_17, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 422 'bitselect' 'tmp_7716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln189_88 = trunc i48 %mul_ln190_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 423 'trunc' 'trunc_ln189_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.80ns)   --->   "%icmp_ln189_68 = icmp_ne  i19 %trunc_ln189_88, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 424 'icmp' 'icmp_ln189_68' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_3147 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_17, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 425 'partselect' 'tmp_3147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.73ns)   --->   "%icmp_ln189_69 = icmp_eq  i11 %tmp_3147, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 426 'icmp' 'icmp_ln189_69' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_3148 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_17, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 427 'partselect' 'tmp_3148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.74ns)   --->   "%icmp_ln189_70 = icmp_eq  i12 %tmp_3148, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 428 'icmp' 'icmp_ln189_70' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.74ns)   --->   "%icmp_ln189_71 = icmp_eq  i12 %tmp_3148, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 429 'icmp' 'icmp_ln189_71' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln190_21 = sext i32 %mul_ln189_18" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 430 'sext' 'sext_ln190_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln190_22 = sext i16 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 431 'sext' 'sext_ln190_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (3.17ns)   --->   "%mul_ln190_18 = mul i48 %sext_ln190_21, i48 %sext_ln190_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 432 'mul' 'mul_ln190_18' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_7745 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_18, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 433 'bitselect' 'tmp_7745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln189_89 = trunc i48 %mul_ln190_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 434 'trunc' 'trunc_ln189_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.80ns)   --->   "%icmp_ln189_72 = icmp_ne  i19 %trunc_ln189_89, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 435 'icmp' 'icmp_ln189_72' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_3149 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_18, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 436 'partselect' 'tmp_3149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.73ns)   --->   "%icmp_ln189_73 = icmp_eq  i11 %tmp_3149, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 437 'icmp' 'icmp_ln189_73' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_3150 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_18, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 438 'partselect' 'tmp_3150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.74ns)   --->   "%icmp_ln189_74 = icmp_eq  i12 %tmp_3150, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 439 'icmp' 'icmp_ln189_74' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.74ns)   --->   "%icmp_ln189_75 = icmp_eq  i12 %tmp_3150, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 440 'icmp' 'icmp_ln189_75' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln190_23 = sext i32 %mul_ln189_19" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 441 'sext' 'sext_ln190_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln190_24 = sext i16 %padding_mask_4_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 442 'sext' 'sext_ln190_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (3.17ns)   --->   "%mul_ln190_19 = mul i48 %sext_ln190_23, i48 %sext_ln190_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 443 'mul' 'mul_ln190_19' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_7751 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_19, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 444 'bitselect' 'tmp_7751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln189_90 = trunc i48 %mul_ln190_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 445 'trunc' 'trunc_ln189_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.80ns)   --->   "%icmp_ln189_76 = icmp_ne  i19 %trunc_ln189_90, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 446 'icmp' 'icmp_ln189_76' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_3151 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_19, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 447 'partselect' 'tmp_3151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.73ns)   --->   "%icmp_ln189_77 = icmp_eq  i11 %tmp_3151, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 448 'icmp' 'icmp_ln189_77' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_3152 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_19, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 449 'partselect' 'tmp_3152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.74ns)   --->   "%icmp_ln189_78 = icmp_eq  i12 %tmp_3152, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 450 'icmp' 'icmp_ln189_78' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.74ns)   --->   "%icmp_ln189_79 = icmp_eq  i12 %tmp_3152, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 451 'icmp' 'icmp_ln189_79' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln190_25 = sext i32 %mul_ln189_20" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 452 'sext' 'sext_ln190_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln190_26 = sext i16 %padding_mask_5_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 453 'sext' 'sext_ln190_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (3.17ns)   --->   "%mul_ln190_20 = mul i48 %sext_ln190_25, i48 %sext_ln190_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 454 'mul' 'mul_ln190_20' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_7759 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_20, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 455 'bitselect' 'tmp_7759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln189_91 = trunc i48 %mul_ln190_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 456 'trunc' 'trunc_ln189_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.80ns)   --->   "%icmp_ln189_80 = icmp_ne  i19 %trunc_ln189_91, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 457 'icmp' 'icmp_ln189_80' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_3154 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_20, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 458 'partselect' 'tmp_3154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.73ns)   --->   "%icmp_ln189_81 = icmp_eq  i11 %tmp_3154, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 459 'icmp' 'icmp_ln189_81' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_3156 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_20, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 460 'partselect' 'tmp_3156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.74ns)   --->   "%icmp_ln189_82 = icmp_eq  i12 %tmp_3156, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 461 'icmp' 'icmp_ln189_82' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.74ns)   --->   "%icmp_ln189_83 = icmp_eq  i12 %tmp_3156, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 462 'icmp' 'icmp_ln189_83' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln190_27 = sext i32 %mul_ln189_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 463 'sext' 'sext_ln190_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (3.17ns)   --->   "%mul_ln190_21 = mul i48 %sext_ln190_27, i48 %sext_ln190_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 464 'mul' 'mul_ln190_21' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_7788 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_21, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 465 'bitselect' 'tmp_7788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln189_92 = trunc i48 %mul_ln190_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 466 'trunc' 'trunc_ln189_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.80ns)   --->   "%icmp_ln189_84 = icmp_ne  i19 %trunc_ln189_92, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 467 'icmp' 'icmp_ln189_84' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_3163 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_21, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 468 'partselect' 'tmp_3163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.73ns)   --->   "%icmp_ln189_85 = icmp_eq  i11 %tmp_3163, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 469 'icmp' 'icmp_ln189_85' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_3164 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_21, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 470 'partselect' 'tmp_3164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.74ns)   --->   "%icmp_ln189_86 = icmp_eq  i12 %tmp_3164, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 471 'icmp' 'icmp_ln189_86' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.74ns)   --->   "%icmp_ln189_87 = icmp_eq  i12 %tmp_3164, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 472 'icmp' 'icmp_ln189_87' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln190_28 = sext i32 %mul_ln189_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 473 'sext' 'sext_ln190_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (3.17ns)   --->   "%mul_ln190_22 = mul i48 %sext_ln190_28, i48 %sext_ln190_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 474 'mul' 'mul_ln190_22' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_7794 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_22, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 475 'bitselect' 'tmp_7794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln189_93 = trunc i48 %mul_ln190_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 476 'trunc' 'trunc_ln189_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.80ns)   --->   "%icmp_ln189_88 = icmp_ne  i19 %trunc_ln189_93, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 477 'icmp' 'icmp_ln189_88' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_3165 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_22, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 478 'partselect' 'tmp_3165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.73ns)   --->   "%icmp_ln189_89 = icmp_eq  i11 %tmp_3165, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 479 'icmp' 'icmp_ln189_89' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_3166 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_22, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 480 'partselect' 'tmp_3166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.74ns)   --->   "%icmp_ln189_90 = icmp_eq  i12 %tmp_3166, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 481 'icmp' 'icmp_ln189_90' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.74ns)   --->   "%icmp_ln189_91 = icmp_eq  i12 %tmp_3166, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 482 'icmp' 'icmp_ln189_91' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln190_29 = sext i32 %mul_ln189_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 483 'sext' 'sext_ln190_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (3.17ns)   --->   "%mul_ln190_23 = mul i48 %sext_ln190_29, i48 %sext_ln190_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 484 'mul' 'mul_ln190_23' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_7802 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_23, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 485 'bitselect' 'tmp_7802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln189_94 = trunc i48 %mul_ln190_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 486 'trunc' 'trunc_ln189_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.80ns)   --->   "%icmp_ln189_92 = icmp_ne  i19 %trunc_ln189_94, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 487 'icmp' 'icmp_ln189_92' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_3167 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_23, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 488 'partselect' 'tmp_3167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.73ns)   --->   "%icmp_ln189_93 = icmp_eq  i11 %tmp_3167, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 489 'icmp' 'icmp_ln189_93' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_3168 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_23, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 490 'partselect' 'tmp_3168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.74ns)   --->   "%icmp_ln189_94 = icmp_eq  i12 %tmp_3168, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 491 'icmp' 'icmp_ln189_94' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.74ns)   --->   "%icmp_ln189_95 = icmp_eq  i12 %tmp_3168, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 492 'icmp' 'icmp_ln189_95' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln190_30 = sext i32 %mul_ln189_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 493 'sext' 'sext_ln190_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (3.17ns)   --->   "%mul_ln190_24 = mul i48 %sext_ln190_30, i48 %sext_ln190_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 494 'mul' 'mul_ln190_24' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_7831 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_24, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 495 'bitselect' 'tmp_7831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln189_95 = trunc i48 %mul_ln190_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 496 'trunc' 'trunc_ln189_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.80ns)   --->   "%icmp_ln189_96 = icmp_ne  i19 %trunc_ln189_95, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 497 'icmp' 'icmp_ln189_96' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_3177 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_24, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 498 'partselect' 'tmp_3177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.73ns)   --->   "%icmp_ln189_97 = icmp_eq  i11 %tmp_3177, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 499 'icmp' 'icmp_ln189_97' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_3178 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_24, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 500 'partselect' 'tmp_3178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.74ns)   --->   "%icmp_ln189_98 = icmp_eq  i12 %tmp_3178, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 501 'icmp' 'icmp_ln189_98' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.74ns)   --->   "%icmp_ln189_99 = icmp_eq  i12 %tmp_3178, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 502 'icmp' 'icmp_ln189_99' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln190_31 = sext i32 %mul_ln189_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 503 'sext' 'sext_ln190_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (3.17ns)   --->   "%mul_ln190_25 = mul i48 %sext_ln190_31, i48 %sext_ln190_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 504 'mul' 'mul_ln190_25' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_7837 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_25, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 505 'bitselect' 'tmp_7837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln189_96 = trunc i48 %mul_ln190_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 506 'trunc' 'trunc_ln189_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.80ns)   --->   "%icmp_ln189_100 = icmp_ne  i19 %trunc_ln189_96, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 507 'icmp' 'icmp_ln189_100' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_3179 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_25, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 508 'partselect' 'tmp_3179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.73ns)   --->   "%icmp_ln189_101 = icmp_eq  i11 %tmp_3179, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 509 'icmp' 'icmp_ln189_101' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_3180 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_25, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 510 'partselect' 'tmp_3180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.74ns)   --->   "%icmp_ln189_102 = icmp_eq  i12 %tmp_3180, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 511 'icmp' 'icmp_ln189_102' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.74ns)   --->   "%icmp_ln189_103 = icmp_eq  i12 %tmp_3180, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 512 'icmp' 'icmp_ln189_103' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln190_32 = sext i32 %mul_ln189_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 513 'sext' 'sext_ln190_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (3.17ns)   --->   "%mul_ln190_26 = mul i48 %sext_ln190_32, i48 %sext_ln190_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 514 'mul' 'mul_ln190_26' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_7845 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_26, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 515 'bitselect' 'tmp_7845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln189_97 = trunc i48 %mul_ln190_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 516 'trunc' 'trunc_ln189_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.80ns)   --->   "%icmp_ln189_104 = icmp_ne  i19 %trunc_ln189_97, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 517 'icmp' 'icmp_ln189_104' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_3181 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_26, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 518 'partselect' 'tmp_3181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.73ns)   --->   "%icmp_ln189_105 = icmp_eq  i11 %tmp_3181, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 519 'icmp' 'icmp_ln189_105' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_3182 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_26, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 520 'partselect' 'tmp_3182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.74ns)   --->   "%icmp_ln189_106 = icmp_eq  i12 %tmp_3182, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 521 'icmp' 'icmp_ln189_106' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.74ns)   --->   "%icmp_ln189_107 = icmp_eq  i12 %tmp_3182, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 522 'icmp' 'icmp_ln189_107' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln190_33 = sext i32 %mul_ln189_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 523 'sext' 'sext_ln190_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (3.17ns)   --->   "%mul_ln190_27 = mul i48 %sext_ln190_33, i48 %sext_ln190_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 524 'mul' 'mul_ln190_27' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_7874 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_27, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 525 'bitselect' 'tmp_7874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln189_98 = trunc i48 %mul_ln190_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 526 'trunc' 'trunc_ln189_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.80ns)   --->   "%icmp_ln189_108 = icmp_ne  i19 %trunc_ln189_98, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 527 'icmp' 'icmp_ln189_108' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_3191 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_27, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 528 'partselect' 'tmp_3191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.73ns)   --->   "%icmp_ln189_109 = icmp_eq  i11 %tmp_3191, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 529 'icmp' 'icmp_ln189_109' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_3192 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_27, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 530 'partselect' 'tmp_3192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.74ns)   --->   "%icmp_ln189_110 = icmp_eq  i12 %tmp_3192, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 531 'icmp' 'icmp_ln189_110' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.74ns)   --->   "%icmp_ln189_111 = icmp_eq  i12 %tmp_3192, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 532 'icmp' 'icmp_ln189_111' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln190_34 = sext i32 %mul_ln189_28" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 533 'sext' 'sext_ln190_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (3.17ns)   --->   "%mul_ln190_28 = mul i48 %sext_ln190_34, i48 %sext_ln190_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 534 'mul' 'mul_ln190_28' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_7880 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_28, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 535 'bitselect' 'tmp_7880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln189_99 = trunc i48 %mul_ln190_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 536 'trunc' 'trunc_ln189_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.80ns)   --->   "%icmp_ln189_112 = icmp_ne  i19 %trunc_ln189_99, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 537 'icmp' 'icmp_ln189_112' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_3193 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_28, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 538 'partselect' 'tmp_3193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.73ns)   --->   "%icmp_ln189_113 = icmp_eq  i11 %tmp_3193, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 539 'icmp' 'icmp_ln189_113' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_3194 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_28, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 540 'partselect' 'tmp_3194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.74ns)   --->   "%icmp_ln189_114 = icmp_eq  i12 %tmp_3194, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 541 'icmp' 'icmp_ln189_114' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.74ns)   --->   "%icmp_ln189_115 = icmp_eq  i12 %tmp_3194, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 542 'icmp' 'icmp_ln189_115' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln190_35 = sext i32 %mul_ln189_29" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 543 'sext' 'sext_ln190_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (3.17ns)   --->   "%mul_ln190_29 = mul i48 %sext_ln190_35, i48 %sext_ln190_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 544 'mul' 'mul_ln190_29' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_7888 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_29, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 545 'bitselect' 'tmp_7888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln189_100 = trunc i48 %mul_ln190_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 546 'trunc' 'trunc_ln189_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.80ns)   --->   "%icmp_ln189_116 = icmp_ne  i19 %trunc_ln189_100, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 547 'icmp' 'icmp_ln189_116' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_3195 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_29, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 548 'partselect' 'tmp_3195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.73ns)   --->   "%icmp_ln189_117 = icmp_eq  i11 %tmp_3195, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 549 'icmp' 'icmp_ln189_117' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_3196 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_29, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 550 'partselect' 'tmp_3196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.74ns)   --->   "%icmp_ln189_118 = icmp_eq  i12 %tmp_3196, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 551 'icmp' 'icmp_ln189_118' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.74ns)   --->   "%icmp_ln189_119 = icmp_eq  i12 %tmp_3196, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 552 'icmp' 'icmp_ln189_119' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln190_36 = sext i32 %mul_ln189_30" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 553 'sext' 'sext_ln190_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (3.17ns)   --->   "%mul_ln190_30 = mul i48 %sext_ln190_36, i48 %sext_ln190_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 554 'mul' 'mul_ln190_30' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_7917 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_30, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 555 'bitselect' 'tmp_7917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln189_101 = trunc i48 %mul_ln190_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 556 'trunc' 'trunc_ln189_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.80ns)   --->   "%icmp_ln189_120 = icmp_ne  i19 %trunc_ln189_101, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 557 'icmp' 'icmp_ln189_120' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_3205 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_30, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 558 'partselect' 'tmp_3205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.73ns)   --->   "%icmp_ln189_121 = icmp_eq  i11 %tmp_3205, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 559 'icmp' 'icmp_ln189_121' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_3206 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_30, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 560 'partselect' 'tmp_3206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.74ns)   --->   "%icmp_ln189_122 = icmp_eq  i12 %tmp_3206, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 561 'icmp' 'icmp_ln189_122' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.74ns)   --->   "%icmp_ln189_123 = icmp_eq  i12 %tmp_3206, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 562 'icmp' 'icmp_ln189_123' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln190_37 = sext i32 %mul_ln189_31" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 563 'sext' 'sext_ln190_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (3.17ns)   --->   "%mul_ln190_31 = mul i48 %sext_ln190_37, i48 %sext_ln190_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 564 'mul' 'mul_ln190_31' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_7923 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_31, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 565 'bitselect' 'tmp_7923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln189_102 = trunc i48 %mul_ln190_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 566 'trunc' 'trunc_ln189_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.80ns)   --->   "%icmp_ln189_124 = icmp_ne  i19 %trunc_ln189_102, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 567 'icmp' 'icmp_ln189_124' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_3207 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_31, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 568 'partselect' 'tmp_3207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.73ns)   --->   "%icmp_ln189_125 = icmp_eq  i11 %tmp_3207, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 569 'icmp' 'icmp_ln189_125' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_3208 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_31, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 570 'partselect' 'tmp_3208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.74ns)   --->   "%icmp_ln189_126 = icmp_eq  i12 %tmp_3208, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 571 'icmp' 'icmp_ln189_126' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.74ns)   --->   "%icmp_ln189_127 = icmp_eq  i12 %tmp_3208, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 572 'icmp' 'icmp_ln189_127' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln190_38 = sext i32 %mul_ln189_32" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 573 'sext' 'sext_ln190_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (3.17ns)   --->   "%mul_ln190_32 = mul i48 %sext_ln190_38, i48 %sext_ln190_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 574 'mul' 'mul_ln190_32' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_7931 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_32, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 575 'bitselect' 'tmp_7931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln189_103 = trunc i48 %mul_ln190_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 576 'trunc' 'trunc_ln189_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.80ns)   --->   "%icmp_ln189_128 = icmp_ne  i19 %trunc_ln189_103, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 577 'icmp' 'icmp_ln189_128' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_3209 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_32, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 578 'partselect' 'tmp_3209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.73ns)   --->   "%icmp_ln189_129 = icmp_eq  i11 %tmp_3209, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 579 'icmp' 'icmp_ln189_129' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_3210 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_32, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 580 'partselect' 'tmp_3210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.74ns)   --->   "%icmp_ln189_130 = icmp_eq  i12 %tmp_3210, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 581 'icmp' 'icmp_ln189_130' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.74ns)   --->   "%icmp_ln189_131 = icmp_eq  i12 %tmp_3210, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 582 'icmp' 'icmp_ln189_131' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln190_39 = sext i32 %mul_ln189_33" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 583 'sext' 'sext_ln190_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (3.17ns)   --->   "%mul_ln190_33 = mul i48 %sext_ln190_39, i48 %sext_ln190_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 584 'mul' 'mul_ln190_33' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_7960 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_33, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 585 'bitselect' 'tmp_7960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln189_104 = trunc i48 %mul_ln190_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 586 'trunc' 'trunc_ln189_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.80ns)   --->   "%icmp_ln189_132 = icmp_ne  i19 %trunc_ln189_104, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 587 'icmp' 'icmp_ln189_132' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_3219 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_33, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 588 'partselect' 'tmp_3219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.73ns)   --->   "%icmp_ln189_133 = icmp_eq  i11 %tmp_3219, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 589 'icmp' 'icmp_ln189_133' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_3220 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_33, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 590 'partselect' 'tmp_3220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.74ns)   --->   "%icmp_ln189_134 = icmp_eq  i12 %tmp_3220, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 591 'icmp' 'icmp_ln189_134' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.74ns)   --->   "%icmp_ln189_135 = icmp_eq  i12 %tmp_3220, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 592 'icmp' 'icmp_ln189_135' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln190_40 = sext i32 %mul_ln189_34" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 593 'sext' 'sext_ln190_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (3.17ns)   --->   "%mul_ln190_34 = mul i48 %sext_ln190_40, i48 %sext_ln190_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 594 'mul' 'mul_ln190_34' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_7966 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_34, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 595 'bitselect' 'tmp_7966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln189_105 = trunc i48 %mul_ln190_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 596 'trunc' 'trunc_ln189_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.80ns)   --->   "%icmp_ln189_136 = icmp_ne  i19 %trunc_ln189_105, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 597 'icmp' 'icmp_ln189_136' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_3221 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_34, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 598 'partselect' 'tmp_3221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.73ns)   --->   "%icmp_ln189_137 = icmp_eq  i11 %tmp_3221, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 599 'icmp' 'icmp_ln189_137' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_3222 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_34, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 600 'partselect' 'tmp_3222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.74ns)   --->   "%icmp_ln189_138 = icmp_eq  i12 %tmp_3222, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 601 'icmp' 'icmp_ln189_138' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.74ns)   --->   "%icmp_ln189_139 = icmp_eq  i12 %tmp_3222, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 602 'icmp' 'icmp_ln189_139' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln190_41 = sext i32 %mul_ln189_35" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 603 'sext' 'sext_ln190_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (3.17ns)   --->   "%mul_ln190_35 = mul i48 %sext_ln190_41, i48 %sext_ln190_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 604 'mul' 'mul_ln190_35' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_7974 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_35, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 605 'bitselect' 'tmp_7974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln189_106 = trunc i48 %mul_ln190_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 606 'trunc' 'trunc_ln189_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.80ns)   --->   "%icmp_ln189_140 = icmp_ne  i19 %trunc_ln189_106, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 607 'icmp' 'icmp_ln189_140' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_3223 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_35, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 608 'partselect' 'tmp_3223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.73ns)   --->   "%icmp_ln189_141 = icmp_eq  i11 %tmp_3223, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 609 'icmp' 'icmp_ln189_141' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_3224 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_35, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 610 'partselect' 'tmp_3224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.74ns)   --->   "%icmp_ln189_142 = icmp_eq  i12 %tmp_3224, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 611 'icmp' 'icmp_ln189_142' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.74ns)   --->   "%icmp_ln189_143 = icmp_eq  i12 %tmp_3224, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 612 'icmp' 'icmp_ln189_143' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln190_42 = sext i32 %mul_ln189_36" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 613 'sext' 'sext_ln190_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln190_43 = sext i16 %padding_mask_6_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 614 'sext' 'sext_ln190_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (3.17ns)   --->   "%mul_ln190_36 = mul i48 %sext_ln190_42, i48 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 615 'mul' 'mul_ln190_36' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_8003 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 616 'bitselect' 'tmp_8003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln189_107 = trunc i48 %mul_ln190_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 617 'trunc' 'trunc_ln189_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.80ns)   --->   "%icmp_ln189_144 = icmp_ne  i19 %trunc_ln189_107, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 618 'icmp' 'icmp_ln189_144' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_3233 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_36, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 619 'partselect' 'tmp_3233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.73ns)   --->   "%icmp_ln189_145 = icmp_eq  i11 %tmp_3233, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 620 'icmp' 'icmp_ln189_145' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_3234 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_36, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 621 'partselect' 'tmp_3234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.74ns)   --->   "%icmp_ln189_146 = icmp_eq  i12 %tmp_3234, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 622 'icmp' 'icmp_ln189_146' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.74ns)   --->   "%icmp_ln189_147 = icmp_eq  i12 %tmp_3234, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 623 'icmp' 'icmp_ln189_147' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln190_44 = sext i32 %mul_ln189_37" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 624 'sext' 'sext_ln190_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln190_45 = sext i16 %padding_mask_7_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 625 'sext' 'sext_ln190_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (3.17ns)   --->   "%mul_ln190_37 = mul i48 %sext_ln190_44, i48 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 626 'mul' 'mul_ln190_37' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_8009 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 627 'bitselect' 'tmp_8009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln189_108 = trunc i48 %mul_ln190_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 628 'trunc' 'trunc_ln189_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.80ns)   --->   "%icmp_ln189_148 = icmp_ne  i19 %trunc_ln189_108, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 629 'icmp' 'icmp_ln189_148' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_3235 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_37, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 630 'partselect' 'tmp_3235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.73ns)   --->   "%icmp_ln189_149 = icmp_eq  i11 %tmp_3235, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 631 'icmp' 'icmp_ln189_149' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_3236 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_37, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 632 'partselect' 'tmp_3236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.74ns)   --->   "%icmp_ln189_150 = icmp_eq  i12 %tmp_3236, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 633 'icmp' 'icmp_ln189_150' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.74ns)   --->   "%icmp_ln189_151 = icmp_eq  i12 %tmp_3236, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 634 'icmp' 'icmp_ln189_151' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln190_46 = sext i32 %mul_ln189_38" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 635 'sext' 'sext_ln190_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln190_47 = sext i16 %padding_mask_8_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 636 'sext' 'sext_ln190_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (3.17ns)   --->   "%mul_ln190_38 = mul i48 %sext_ln190_46, i48 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 637 'mul' 'mul_ln190_38' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_8017 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_38, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 638 'bitselect' 'tmp_8017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln189_109 = trunc i48 %mul_ln190_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 639 'trunc' 'trunc_ln189_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.80ns)   --->   "%icmp_ln189_152 = icmp_ne  i19 %trunc_ln189_109, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 640 'icmp' 'icmp_ln189_152' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_3237 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_38, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 641 'partselect' 'tmp_3237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.73ns)   --->   "%icmp_ln189_153 = icmp_eq  i11 %tmp_3237, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 642 'icmp' 'icmp_ln189_153' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_3238 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_38, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 643 'partselect' 'tmp_3238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.74ns)   --->   "%icmp_ln189_154 = icmp_eq  i12 %tmp_3238, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 644 'icmp' 'icmp_ln189_154' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.74ns)   --->   "%icmp_ln189_155 = icmp_eq  i12 %tmp_3238, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 645 'icmp' 'icmp_ln189_155' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln190_48 = sext i32 %mul_ln189_39" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 646 'sext' 'sext_ln190_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (3.17ns)   --->   "%mul_ln190_39 = mul i48 %sext_ln190_48, i48 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 647 'mul' 'mul_ln190_39' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_8046 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_39, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 648 'bitselect' 'tmp_8046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln189_110 = trunc i48 %mul_ln190_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 649 'trunc' 'trunc_ln189_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.80ns)   --->   "%icmp_ln189_156 = icmp_ne  i19 %trunc_ln189_110, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 650 'icmp' 'icmp_ln189_156' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_3247 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_39, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 651 'partselect' 'tmp_3247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.73ns)   --->   "%icmp_ln189_157 = icmp_eq  i11 %tmp_3247, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 652 'icmp' 'icmp_ln189_157' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_3248 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_39, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 653 'partselect' 'tmp_3248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.74ns)   --->   "%icmp_ln189_158 = icmp_eq  i12 %tmp_3248, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 654 'icmp' 'icmp_ln189_158' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.74ns)   --->   "%icmp_ln189_159 = icmp_eq  i12 %tmp_3248, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 655 'icmp' 'icmp_ln189_159' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln190_49 = sext i32 %mul_ln189_40" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 656 'sext' 'sext_ln190_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (3.17ns)   --->   "%mul_ln190_40 = mul i48 %sext_ln190_49, i48 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 657 'mul' 'mul_ln190_40' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_8052 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_40, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 658 'bitselect' 'tmp_8052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln189_111 = trunc i48 %mul_ln190_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 659 'trunc' 'trunc_ln189_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.80ns)   --->   "%icmp_ln189_160 = icmp_ne  i19 %trunc_ln189_111, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 660 'icmp' 'icmp_ln189_160' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_3249 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_40, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 661 'partselect' 'tmp_3249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.73ns)   --->   "%icmp_ln189_161 = icmp_eq  i11 %tmp_3249, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 662 'icmp' 'icmp_ln189_161' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_3250 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_40, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 663 'partselect' 'tmp_3250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.74ns)   --->   "%icmp_ln189_162 = icmp_eq  i12 %tmp_3250, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 664 'icmp' 'icmp_ln189_162' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.74ns)   --->   "%icmp_ln189_163 = icmp_eq  i12 %tmp_3250, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 665 'icmp' 'icmp_ln189_163' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln190_50 = sext i32 %mul_ln189_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 666 'sext' 'sext_ln190_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (3.17ns)   --->   "%mul_ln190_41 = mul i48 %sext_ln190_50, i48 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 667 'mul' 'mul_ln190_41' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_8060 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_41, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 668 'bitselect' 'tmp_8060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln189_112 = trunc i48 %mul_ln190_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 669 'trunc' 'trunc_ln189_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.80ns)   --->   "%icmp_ln189_164 = icmp_ne  i19 %trunc_ln189_112, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 670 'icmp' 'icmp_ln189_164' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_3251 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_41, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 671 'partselect' 'tmp_3251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.73ns)   --->   "%icmp_ln189_165 = icmp_eq  i11 %tmp_3251, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 672 'icmp' 'icmp_ln189_165' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_3252 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_41, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 673 'partselect' 'tmp_3252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.74ns)   --->   "%icmp_ln189_166 = icmp_eq  i12 %tmp_3252, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 674 'icmp' 'icmp_ln189_166' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.74ns)   --->   "%icmp_ln189_167 = icmp_eq  i12 %tmp_3252, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 675 'icmp' 'icmp_ln189_167' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln190_51 = sext i32 %mul_ln189_42" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 676 'sext' 'sext_ln190_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (3.17ns)   --->   "%mul_ln190_42 = mul i48 %sext_ln190_51, i48 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 677 'mul' 'mul_ln190_42' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_8089 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_42, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 678 'bitselect' 'tmp_8089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln189_113 = trunc i48 %mul_ln190_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 679 'trunc' 'trunc_ln189_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.80ns)   --->   "%icmp_ln189_168 = icmp_ne  i19 %trunc_ln189_113, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 680 'icmp' 'icmp_ln189_168' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_3261 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_42, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 681 'partselect' 'tmp_3261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.73ns)   --->   "%icmp_ln189_169 = icmp_eq  i11 %tmp_3261, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 682 'icmp' 'icmp_ln189_169' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_3262 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_42, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 683 'partselect' 'tmp_3262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.74ns)   --->   "%icmp_ln189_170 = icmp_eq  i12 %tmp_3262, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 684 'icmp' 'icmp_ln189_170' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.74ns)   --->   "%icmp_ln189_171 = icmp_eq  i12 %tmp_3262, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 685 'icmp' 'icmp_ln189_171' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln190_52 = sext i32 %mul_ln189_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 686 'sext' 'sext_ln190_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (3.17ns)   --->   "%mul_ln190_43 = mul i48 %sext_ln190_52, i48 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 687 'mul' 'mul_ln190_43' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_8095 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_43, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 688 'bitselect' 'tmp_8095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln189_114 = trunc i48 %mul_ln190_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 689 'trunc' 'trunc_ln189_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.80ns)   --->   "%icmp_ln189_172 = icmp_ne  i19 %trunc_ln189_114, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 690 'icmp' 'icmp_ln189_172' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_3263 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_43, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 691 'partselect' 'tmp_3263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.73ns)   --->   "%icmp_ln189_173 = icmp_eq  i11 %tmp_3263, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 692 'icmp' 'icmp_ln189_173' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_3264 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_43, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 693 'partselect' 'tmp_3264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.74ns)   --->   "%icmp_ln189_174 = icmp_eq  i12 %tmp_3264, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 694 'icmp' 'icmp_ln189_174' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.74ns)   --->   "%icmp_ln189_175 = icmp_eq  i12 %tmp_3264, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 695 'icmp' 'icmp_ln189_175' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln190_53 = sext i32 %mul_ln189_44" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 696 'sext' 'sext_ln190_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (3.17ns)   --->   "%mul_ln190_44 = mul i48 %sext_ln190_53, i48 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 697 'mul' 'mul_ln190_44' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_8103 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_44, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 698 'bitselect' 'tmp_8103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln189_115 = trunc i48 %mul_ln190_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 699 'trunc' 'trunc_ln189_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.80ns)   --->   "%icmp_ln189_176 = icmp_ne  i19 %trunc_ln189_115, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 700 'icmp' 'icmp_ln189_176' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_3265 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_44, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 701 'partselect' 'tmp_3265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.73ns)   --->   "%icmp_ln189_177 = icmp_eq  i11 %tmp_3265, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 702 'icmp' 'icmp_ln189_177' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_3266 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_44, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 703 'partselect' 'tmp_3266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.74ns)   --->   "%icmp_ln189_178 = icmp_eq  i12 %tmp_3266, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 704 'icmp' 'icmp_ln189_178' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.74ns)   --->   "%icmp_ln189_179 = icmp_eq  i12 %tmp_3266, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 705 'icmp' 'icmp_ln189_179' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln190_54 = sext i32 %mul_ln189_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 706 'sext' 'sext_ln190_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (3.17ns)   --->   "%mul_ln190_45 = mul i48 %sext_ln190_54, i48 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 707 'mul' 'mul_ln190_45' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_8132 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_45, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 708 'bitselect' 'tmp_8132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln189_116 = trunc i48 %mul_ln190_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 709 'trunc' 'trunc_ln189_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.80ns)   --->   "%icmp_ln189_180 = icmp_ne  i19 %trunc_ln189_116, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 710 'icmp' 'icmp_ln189_180' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_3275 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_45, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 711 'partselect' 'tmp_3275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.73ns)   --->   "%icmp_ln189_181 = icmp_eq  i11 %tmp_3275, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 712 'icmp' 'icmp_ln189_181' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_3276 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_45, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 713 'partselect' 'tmp_3276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.74ns)   --->   "%icmp_ln189_182 = icmp_eq  i12 %tmp_3276, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 714 'icmp' 'icmp_ln189_182' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.74ns)   --->   "%icmp_ln189_183 = icmp_eq  i12 %tmp_3276, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 715 'icmp' 'icmp_ln189_183' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln190_55 = sext i32 %mul_ln189_46" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 716 'sext' 'sext_ln190_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (3.17ns)   --->   "%mul_ln190_46 = mul i48 %sext_ln190_55, i48 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 717 'mul' 'mul_ln190_46' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_8138 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_46, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 718 'bitselect' 'tmp_8138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln189_117 = trunc i48 %mul_ln190_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 719 'trunc' 'trunc_ln189_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.80ns)   --->   "%icmp_ln189_184 = icmp_ne  i19 %trunc_ln189_117, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 720 'icmp' 'icmp_ln189_184' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_3277 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_46, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 721 'partselect' 'tmp_3277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.73ns)   --->   "%icmp_ln189_185 = icmp_eq  i11 %tmp_3277, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 722 'icmp' 'icmp_ln189_185' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_3278 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_46, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 723 'partselect' 'tmp_3278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.74ns)   --->   "%icmp_ln189_186 = icmp_eq  i12 %tmp_3278, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 724 'icmp' 'icmp_ln189_186' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.74ns)   --->   "%icmp_ln189_187 = icmp_eq  i12 %tmp_3278, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 725 'icmp' 'icmp_ln189_187' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln190_56 = sext i32 %mul_ln189_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 726 'sext' 'sext_ln190_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (3.17ns)   --->   "%mul_ln190_47 = mul i48 %sext_ln190_56, i48 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 727 'mul' 'mul_ln190_47' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_8146 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_47, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 728 'bitselect' 'tmp_8146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln189_118 = trunc i48 %mul_ln190_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 729 'trunc' 'trunc_ln189_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.80ns)   --->   "%icmp_ln189_188 = icmp_ne  i19 %trunc_ln189_118, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 730 'icmp' 'icmp_ln189_188' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_3279 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_47, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 731 'partselect' 'tmp_3279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.73ns)   --->   "%icmp_ln189_189 = icmp_eq  i11 %tmp_3279, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 732 'icmp' 'icmp_ln189_189' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_3280 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_47, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 733 'partselect' 'tmp_3280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.74ns)   --->   "%icmp_ln189_190 = icmp_eq  i12 %tmp_3280, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 734 'icmp' 'icmp_ln189_190' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.74ns)   --->   "%icmp_ln189_191 = icmp_eq  i12 %tmp_3280, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 735 'icmp' 'icmp_ln189_191' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln190_57 = sext i32 %mul_ln189_48" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 736 'sext' 'sext_ln190_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (3.17ns)   --->   "%mul_ln190_48 = mul i48 %sext_ln190_57, i48 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 737 'mul' 'mul_ln190_48' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_8175 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_48, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 738 'bitselect' 'tmp_8175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln189_119 = trunc i48 %mul_ln190_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 739 'trunc' 'trunc_ln189_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.80ns)   --->   "%icmp_ln189_192 = icmp_ne  i19 %trunc_ln189_119, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 740 'icmp' 'icmp_ln189_192' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_3289 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_48, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 741 'partselect' 'tmp_3289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.73ns)   --->   "%icmp_ln189_193 = icmp_eq  i11 %tmp_3289, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 742 'icmp' 'icmp_ln189_193' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_3290 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_48, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 743 'partselect' 'tmp_3290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.74ns)   --->   "%icmp_ln189_194 = icmp_eq  i12 %tmp_3290, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 744 'icmp' 'icmp_ln189_194' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.74ns)   --->   "%icmp_ln189_195 = icmp_eq  i12 %tmp_3290, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 745 'icmp' 'icmp_ln189_195' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln190_58 = sext i32 %mul_ln189_49" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 746 'sext' 'sext_ln190_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (3.17ns)   --->   "%mul_ln190_49 = mul i48 %sext_ln190_58, i48 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 747 'mul' 'mul_ln190_49' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_8181 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_49, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 748 'bitselect' 'tmp_8181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln189_120 = trunc i48 %mul_ln190_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 749 'trunc' 'trunc_ln189_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.80ns)   --->   "%icmp_ln189_196 = icmp_ne  i19 %trunc_ln189_120, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 750 'icmp' 'icmp_ln189_196' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_3291 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_49, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 751 'partselect' 'tmp_3291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.73ns)   --->   "%icmp_ln189_197 = icmp_eq  i11 %tmp_3291, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 752 'icmp' 'icmp_ln189_197' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_3292 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_49, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 753 'partselect' 'tmp_3292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.74ns)   --->   "%icmp_ln189_198 = icmp_eq  i12 %tmp_3292, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 754 'icmp' 'icmp_ln189_198' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.74ns)   --->   "%icmp_ln189_199 = icmp_eq  i12 %tmp_3292, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 755 'icmp' 'icmp_ln189_199' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln190_59 = sext i32 %mul_ln189_50" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 756 'sext' 'sext_ln190_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (3.17ns)   --->   "%mul_ln190_50 = mul i48 %sext_ln190_59, i48 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 757 'mul' 'mul_ln190_50' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_8189 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_50, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 758 'bitselect' 'tmp_8189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln189_121 = trunc i48 %mul_ln190_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 759 'trunc' 'trunc_ln189_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.80ns)   --->   "%icmp_ln189_200 = icmp_ne  i19 %trunc_ln189_121, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 760 'icmp' 'icmp_ln189_200' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_3293 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_50, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 761 'partselect' 'tmp_3293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.73ns)   --->   "%icmp_ln189_201 = icmp_eq  i11 %tmp_3293, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 762 'icmp' 'icmp_ln189_201' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_3294 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_50, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 763 'partselect' 'tmp_3294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.74ns)   --->   "%icmp_ln189_202 = icmp_eq  i12 %tmp_3294, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 764 'icmp' 'icmp_ln189_202' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.74ns)   --->   "%icmp_ln189_203 = icmp_eq  i12 %tmp_3294, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 765 'icmp' 'icmp_ln189_203' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln190_60 = sext i32 %mul_ln189_51" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 766 'sext' 'sext_ln190_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (3.17ns)   --->   "%mul_ln190_51 = mul i48 %sext_ln190_60, i48 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 767 'mul' 'mul_ln190_51' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_8218 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_51, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 768 'bitselect' 'tmp_8218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln189_122 = trunc i48 %mul_ln190_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 769 'trunc' 'trunc_ln189_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.80ns)   --->   "%icmp_ln189_204 = icmp_ne  i19 %trunc_ln189_122, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 770 'icmp' 'icmp_ln189_204' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_3303 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_51, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 771 'partselect' 'tmp_3303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.73ns)   --->   "%icmp_ln189_205 = icmp_eq  i11 %tmp_3303, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 772 'icmp' 'icmp_ln189_205' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_3304 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_51, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 773 'partselect' 'tmp_3304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.74ns)   --->   "%icmp_ln189_206 = icmp_eq  i12 %tmp_3304, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 774 'icmp' 'icmp_ln189_206' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.74ns)   --->   "%icmp_ln189_207 = icmp_eq  i12 %tmp_3304, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 775 'icmp' 'icmp_ln189_207' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln190_61 = sext i32 %mul_ln189_52" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 776 'sext' 'sext_ln190_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (3.17ns)   --->   "%mul_ln190_52 = mul i48 %sext_ln190_61, i48 %sext_ln190_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 777 'mul' 'mul_ln190_52' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_8224 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_52, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 778 'bitselect' 'tmp_8224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln189_123 = trunc i48 %mul_ln190_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 779 'trunc' 'trunc_ln189_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.80ns)   --->   "%icmp_ln189_208 = icmp_ne  i19 %trunc_ln189_123, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 780 'icmp' 'icmp_ln189_208' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_3305 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_52, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 781 'partselect' 'tmp_3305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.73ns)   --->   "%icmp_ln189_209 = icmp_eq  i11 %tmp_3305, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 782 'icmp' 'icmp_ln189_209' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_3306 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_52, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 783 'partselect' 'tmp_3306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.74ns)   --->   "%icmp_ln189_210 = icmp_eq  i12 %tmp_3306, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 784 'icmp' 'icmp_ln189_210' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.74ns)   --->   "%icmp_ln189_211 = icmp_eq  i12 %tmp_3306, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 785 'icmp' 'icmp_ln189_211' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln190_62 = sext i32 %mul_ln189_53" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 786 'sext' 'sext_ln190_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (3.17ns)   --->   "%mul_ln190_53 = mul i48 %sext_ln190_62, i48 %sext_ln190_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 787 'mul' 'mul_ln190_53' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_8232 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_53, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 788 'bitselect' 'tmp_8232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln189_124 = trunc i48 %mul_ln190_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 789 'trunc' 'trunc_ln189_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.80ns)   --->   "%icmp_ln189_212 = icmp_ne  i19 %trunc_ln189_124, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 790 'icmp' 'icmp_ln189_212' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_3307 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_53, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 791 'partselect' 'tmp_3307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.73ns)   --->   "%icmp_ln189_213 = icmp_eq  i11 %tmp_3307, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 792 'icmp' 'icmp_ln189_213' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_3308 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_53, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 793 'partselect' 'tmp_3308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.74ns)   --->   "%icmp_ln189_214 = icmp_eq  i12 %tmp_3308, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 794 'icmp' 'icmp_ln189_214' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.74ns)   --->   "%icmp_ln189_215 = icmp_eq  i12 %tmp_3308, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 795 'icmp' 'icmp_ln189_215' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln190_63 = sext i32 %mul_ln189_54" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 796 'sext' 'sext_ln190_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln190_64 = sext i16 %padding_mask_9_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 797 'sext' 'sext_ln190_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (3.17ns)   --->   "%mul_ln190_54 = mul i48 %sext_ln190_63, i48 %sext_ln190_64" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 798 'mul' 'mul_ln190_54' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_8261 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_54, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 799 'bitselect' 'tmp_8261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln189_125 = trunc i48 %mul_ln190_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 800 'trunc' 'trunc_ln189_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.80ns)   --->   "%icmp_ln189_216 = icmp_ne  i19 %trunc_ln189_125, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 801 'icmp' 'icmp_ln189_216' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_3317 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_54, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 802 'partselect' 'tmp_3317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.73ns)   --->   "%icmp_ln189_217 = icmp_eq  i11 %tmp_3317, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 803 'icmp' 'icmp_ln189_217' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_3318 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_54, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 804 'partselect' 'tmp_3318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.74ns)   --->   "%icmp_ln189_218 = icmp_eq  i12 %tmp_3318, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 805 'icmp' 'icmp_ln189_218' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.74ns)   --->   "%icmp_ln189_219 = icmp_eq  i12 %tmp_3318, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 806 'icmp' 'icmp_ln189_219' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln190_65 = sext i32 %mul_ln189_55" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 807 'sext' 'sext_ln190_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln190_66 = sext i16 %padding_mask_10_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 808 'sext' 'sext_ln190_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (3.17ns)   --->   "%mul_ln190_55 = mul i48 %sext_ln190_65, i48 %sext_ln190_66" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 809 'mul' 'mul_ln190_55' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_8267 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_55, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 810 'bitselect' 'tmp_8267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln189_126 = trunc i48 %mul_ln190_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 811 'trunc' 'trunc_ln189_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.80ns)   --->   "%icmp_ln189_220 = icmp_ne  i19 %trunc_ln189_126, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 812 'icmp' 'icmp_ln189_220' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_3319 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_55, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 813 'partselect' 'tmp_3319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.73ns)   --->   "%icmp_ln189_221 = icmp_eq  i11 %tmp_3319, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 814 'icmp' 'icmp_ln189_221' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_3320 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_55, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 815 'partselect' 'tmp_3320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.74ns)   --->   "%icmp_ln189_222 = icmp_eq  i12 %tmp_3320, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 816 'icmp' 'icmp_ln189_222' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.74ns)   --->   "%icmp_ln189_223 = icmp_eq  i12 %tmp_3320, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 817 'icmp' 'icmp_ln189_223' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln190_67 = sext i32 %mul_ln189_56" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 818 'sext' 'sext_ln190_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln190_68 = sext i16 %padding_mask_11_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 819 'sext' 'sext_ln190_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (3.17ns)   --->   "%mul_ln190_56 = mul i48 %sext_ln190_67, i48 %sext_ln190_68" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 820 'mul' 'mul_ln190_56' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_8275 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_56, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 821 'bitselect' 'tmp_8275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln189_127 = trunc i48 %mul_ln190_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 822 'trunc' 'trunc_ln189_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.80ns)   --->   "%icmp_ln189_224 = icmp_ne  i19 %trunc_ln189_127, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 823 'icmp' 'icmp_ln189_224' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_3321 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_56, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 824 'partselect' 'tmp_3321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.73ns)   --->   "%icmp_ln189_225 = icmp_eq  i11 %tmp_3321, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 825 'icmp' 'icmp_ln189_225' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_3322 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_56, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 826 'partselect' 'tmp_3322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.74ns)   --->   "%icmp_ln189_226 = icmp_eq  i12 %tmp_3322, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 827 'icmp' 'icmp_ln189_226' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.74ns)   --->   "%icmp_ln189_227 = icmp_eq  i12 %tmp_3322, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 828 'icmp' 'icmp_ln189_227' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln190_69 = sext i32 %mul_ln189_57" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 829 'sext' 'sext_ln190_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (3.17ns)   --->   "%mul_ln190_57 = mul i48 %sext_ln190_69, i48 %sext_ln190_64" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 830 'mul' 'mul_ln190_57' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_8304 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_57, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 831 'bitselect' 'tmp_8304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln189_128 = trunc i48 %mul_ln190_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 832 'trunc' 'trunc_ln189_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.80ns)   --->   "%icmp_ln189_228 = icmp_ne  i19 %trunc_ln189_128, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 833 'icmp' 'icmp_ln189_228' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_3331 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_57, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 834 'partselect' 'tmp_3331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.73ns)   --->   "%icmp_ln189_229 = icmp_eq  i11 %tmp_3331, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 835 'icmp' 'icmp_ln189_229' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_3332 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_57, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 836 'partselect' 'tmp_3332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.74ns)   --->   "%icmp_ln189_230 = icmp_eq  i12 %tmp_3332, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 837 'icmp' 'icmp_ln189_230' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.74ns)   --->   "%icmp_ln189_231 = icmp_eq  i12 %tmp_3332, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 838 'icmp' 'icmp_ln189_231' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln190_70 = sext i32 %mul_ln189_58" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 839 'sext' 'sext_ln190_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (3.17ns)   --->   "%mul_ln190_58 = mul i48 %sext_ln190_70, i48 %sext_ln190_66" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 840 'mul' 'mul_ln190_58' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_8310 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_58, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 841 'bitselect' 'tmp_8310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln189_129 = trunc i48 %mul_ln190_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 842 'trunc' 'trunc_ln189_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.80ns)   --->   "%icmp_ln189_232 = icmp_ne  i19 %trunc_ln189_129, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 843 'icmp' 'icmp_ln189_232' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_3333 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_58, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 844 'partselect' 'tmp_3333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.73ns)   --->   "%icmp_ln189_233 = icmp_eq  i11 %tmp_3333, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 845 'icmp' 'icmp_ln189_233' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_3334 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_58, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 846 'partselect' 'tmp_3334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.74ns)   --->   "%icmp_ln189_234 = icmp_eq  i12 %tmp_3334, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 847 'icmp' 'icmp_ln189_234' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.74ns)   --->   "%icmp_ln189_235 = icmp_eq  i12 %tmp_3334, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 848 'icmp' 'icmp_ln189_235' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln190_71 = sext i32 %mul_ln189_59" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 849 'sext' 'sext_ln190_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (3.17ns)   --->   "%mul_ln190_59 = mul i48 %sext_ln190_71, i48 %sext_ln190_68" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 850 'mul' 'mul_ln190_59' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_8318 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_59, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 851 'bitselect' 'tmp_8318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln189_130 = trunc i48 %mul_ln190_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 852 'trunc' 'trunc_ln189_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.80ns)   --->   "%icmp_ln189_236 = icmp_ne  i19 %trunc_ln189_130, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 853 'icmp' 'icmp_ln189_236' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_3335 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_59, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 854 'partselect' 'tmp_3335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.73ns)   --->   "%icmp_ln189_237 = icmp_eq  i11 %tmp_3335, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 855 'icmp' 'icmp_ln189_237' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_3336 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_59, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 856 'partselect' 'tmp_3336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.74ns)   --->   "%icmp_ln189_238 = icmp_eq  i12 %tmp_3336, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 857 'icmp' 'icmp_ln189_238' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.74ns)   --->   "%icmp_ln189_239 = icmp_eq  i12 %tmp_3336, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 858 'icmp' 'icmp_ln189_239' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln190_72 = sext i32 %mul_ln189_60" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 859 'sext' 'sext_ln190_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (3.17ns)   --->   "%mul_ln190_60 = mul i48 %sext_ln190_72, i48 %sext_ln190_64" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 860 'mul' 'mul_ln190_60' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_8347 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_60, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 861 'bitselect' 'tmp_8347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln189_131 = trunc i48 %mul_ln190_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 862 'trunc' 'trunc_ln189_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.80ns)   --->   "%icmp_ln189_240 = icmp_ne  i19 %trunc_ln189_131, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 863 'icmp' 'icmp_ln189_240' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_3345 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_60, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 864 'partselect' 'tmp_3345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.73ns)   --->   "%icmp_ln189_241 = icmp_eq  i11 %tmp_3345, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 865 'icmp' 'icmp_ln189_241' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_3346 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_60, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 866 'partselect' 'tmp_3346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.74ns)   --->   "%icmp_ln189_242 = icmp_eq  i12 %tmp_3346, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 867 'icmp' 'icmp_ln189_242' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.74ns)   --->   "%icmp_ln189_243 = icmp_eq  i12 %tmp_3346, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 868 'icmp' 'icmp_ln189_243' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln190_73 = sext i32 %mul_ln189_61" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 869 'sext' 'sext_ln190_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (3.17ns)   --->   "%mul_ln190_61 = mul i48 %sext_ln190_73, i48 %sext_ln190_66" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 870 'mul' 'mul_ln190_61' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_8353 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_61, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 871 'bitselect' 'tmp_8353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln189_132 = trunc i48 %mul_ln190_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 872 'trunc' 'trunc_ln189_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.80ns)   --->   "%icmp_ln189_244 = icmp_ne  i19 %trunc_ln189_132, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 873 'icmp' 'icmp_ln189_244' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_3347 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_61, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 874 'partselect' 'tmp_3347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.73ns)   --->   "%icmp_ln189_245 = icmp_eq  i11 %tmp_3347, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 875 'icmp' 'icmp_ln189_245' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_3348 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_61, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 876 'partselect' 'tmp_3348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.74ns)   --->   "%icmp_ln189_246 = icmp_eq  i12 %tmp_3348, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 877 'icmp' 'icmp_ln189_246' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.74ns)   --->   "%icmp_ln189_247 = icmp_eq  i12 %tmp_3348, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 878 'icmp' 'icmp_ln189_247' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln190_74 = sext i32 %mul_ln189_62" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 879 'sext' 'sext_ln190_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (3.17ns)   --->   "%mul_ln190_62 = mul i48 %sext_ln190_74, i48 %sext_ln190_68" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 880 'mul' 'mul_ln190_62' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_8361 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_62, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 881 'bitselect' 'tmp_8361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln189_133 = trunc i48 %mul_ln190_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 882 'trunc' 'trunc_ln189_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.80ns)   --->   "%icmp_ln189_248 = icmp_ne  i19 %trunc_ln189_133, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 883 'icmp' 'icmp_ln189_248' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_3349 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_62, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 884 'partselect' 'tmp_3349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.73ns)   --->   "%icmp_ln189_249 = icmp_eq  i11 %tmp_3349, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 885 'icmp' 'icmp_ln189_249' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_3350 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_62, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 886 'partselect' 'tmp_3350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.74ns)   --->   "%icmp_ln189_250 = icmp_eq  i12 %tmp_3350, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 887 'icmp' 'icmp_ln189_250' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.74ns)   --->   "%icmp_ln189_251 = icmp_eq  i12 %tmp_3350, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 888 'icmp' 'icmp_ln189_251' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln190_75 = sext i32 %mul_ln189_63" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 889 'sext' 'sext_ln190_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (3.17ns)   --->   "%mul_ln190_63 = mul i48 %sext_ln190_75, i48 %sext_ln190_64" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 890 'mul' 'mul_ln190_63' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_8390 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_63, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 891 'bitselect' 'tmp_8390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln189_134 = trunc i48 %mul_ln190_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 892 'trunc' 'trunc_ln189_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.80ns)   --->   "%icmp_ln189_252 = icmp_ne  i19 %trunc_ln189_134, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 893 'icmp' 'icmp_ln189_252' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_3359 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_63, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 894 'partselect' 'tmp_3359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.73ns)   --->   "%icmp_ln189_253 = icmp_eq  i11 %tmp_3359, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 895 'icmp' 'icmp_ln189_253' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_3360 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_63, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 896 'partselect' 'tmp_3360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.74ns)   --->   "%icmp_ln189_254 = icmp_eq  i12 %tmp_3360, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 897 'icmp' 'icmp_ln189_254' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.74ns)   --->   "%icmp_ln189_255 = icmp_eq  i12 %tmp_3360, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 898 'icmp' 'icmp_ln189_255' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln190_76 = sext i32 %mul_ln189_64" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 899 'sext' 'sext_ln190_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (3.17ns)   --->   "%mul_ln190_64 = mul i48 %sext_ln190_76, i48 %sext_ln190_66" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 900 'mul' 'mul_ln190_64' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_8396 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_64, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 901 'bitselect' 'tmp_8396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln189_135 = trunc i48 %mul_ln190_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 902 'trunc' 'trunc_ln189_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.80ns)   --->   "%icmp_ln189_256 = icmp_ne  i19 %trunc_ln189_135, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 903 'icmp' 'icmp_ln189_256' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_3361 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_64, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 904 'partselect' 'tmp_3361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.73ns)   --->   "%icmp_ln189_257 = icmp_eq  i11 %tmp_3361, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 905 'icmp' 'icmp_ln189_257' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_3362 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_64, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 906 'partselect' 'tmp_3362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.74ns)   --->   "%icmp_ln189_258 = icmp_eq  i12 %tmp_3362, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 907 'icmp' 'icmp_ln189_258' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.74ns)   --->   "%icmp_ln189_259 = icmp_eq  i12 %tmp_3362, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 908 'icmp' 'icmp_ln189_259' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln190_77 = sext i32 %mul_ln189_65" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 909 'sext' 'sext_ln190_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (3.17ns)   --->   "%mul_ln190_65 = mul i48 %sext_ln190_77, i48 %sext_ln190_68" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 910 'mul' 'mul_ln190_65' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_8404 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_65, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 911 'bitselect' 'tmp_8404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln189_136 = trunc i48 %mul_ln190_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 912 'trunc' 'trunc_ln189_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.80ns)   --->   "%icmp_ln189_260 = icmp_ne  i19 %trunc_ln189_136, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 913 'icmp' 'icmp_ln189_260' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_3363 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_65, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 914 'partselect' 'tmp_3363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.73ns)   --->   "%icmp_ln189_261 = icmp_eq  i11 %tmp_3363, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 915 'icmp' 'icmp_ln189_261' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_3364 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_65, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 916 'partselect' 'tmp_3364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.74ns)   --->   "%icmp_ln189_262 = icmp_eq  i12 %tmp_3364, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 917 'icmp' 'icmp_ln189_262' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.74ns)   --->   "%icmp_ln189_263 = icmp_eq  i12 %tmp_3364, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 918 'icmp' 'icmp_ln189_263' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln190_78 = sext i32 %mul_ln189_66" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 919 'sext' 'sext_ln190_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (3.17ns)   --->   "%mul_ln190_66 = mul i48 %sext_ln190_78, i48 %sext_ln190_64" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 920 'mul' 'mul_ln190_66' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_8433 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_66, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 921 'bitselect' 'tmp_8433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln189_137 = trunc i48 %mul_ln190_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 922 'trunc' 'trunc_ln189_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.80ns)   --->   "%icmp_ln189_264 = icmp_ne  i19 %trunc_ln189_137, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 923 'icmp' 'icmp_ln189_264' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_3373 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_66, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 924 'partselect' 'tmp_3373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.73ns)   --->   "%icmp_ln189_265 = icmp_eq  i11 %tmp_3373, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 925 'icmp' 'icmp_ln189_265' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_3374 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_66, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 926 'partselect' 'tmp_3374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.74ns)   --->   "%icmp_ln189_266 = icmp_eq  i12 %tmp_3374, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 927 'icmp' 'icmp_ln189_266' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.74ns)   --->   "%icmp_ln189_267 = icmp_eq  i12 %tmp_3374, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 928 'icmp' 'icmp_ln189_267' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln190_79 = sext i32 %mul_ln189_67" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 929 'sext' 'sext_ln190_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (3.17ns)   --->   "%mul_ln190_67 = mul i48 %sext_ln190_79, i48 %sext_ln190_66" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 930 'mul' 'mul_ln190_67' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_8439 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_67, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 931 'bitselect' 'tmp_8439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln189_138 = trunc i48 %mul_ln190_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 932 'trunc' 'trunc_ln189_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.80ns)   --->   "%icmp_ln189_268 = icmp_ne  i19 %trunc_ln189_138, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 933 'icmp' 'icmp_ln189_268' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_3375 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_67, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 934 'partselect' 'tmp_3375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.73ns)   --->   "%icmp_ln189_269 = icmp_eq  i11 %tmp_3375, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 935 'icmp' 'icmp_ln189_269' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_3376 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_67, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 936 'partselect' 'tmp_3376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.74ns)   --->   "%icmp_ln189_270 = icmp_eq  i12 %tmp_3376, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 937 'icmp' 'icmp_ln189_270' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.74ns)   --->   "%icmp_ln189_271 = icmp_eq  i12 %tmp_3376, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 938 'icmp' 'icmp_ln189_271' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln190_80 = sext i32 %mul_ln189_68" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 939 'sext' 'sext_ln190_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (3.17ns)   --->   "%mul_ln190_68 = mul i48 %sext_ln190_80, i48 %sext_ln190_68" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 940 'mul' 'mul_ln190_68' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_8447 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_68, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 941 'bitselect' 'tmp_8447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln189_139 = trunc i48 %mul_ln190_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 942 'trunc' 'trunc_ln189_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.80ns)   --->   "%icmp_ln189_272 = icmp_ne  i19 %trunc_ln189_139, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 943 'icmp' 'icmp_ln189_272' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_3377 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_68, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 944 'partselect' 'tmp_3377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.73ns)   --->   "%icmp_ln189_273 = icmp_eq  i11 %tmp_3377, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 945 'icmp' 'icmp_ln189_273' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_3378 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_68, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 946 'partselect' 'tmp_3378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.74ns)   --->   "%icmp_ln189_274 = icmp_eq  i12 %tmp_3378, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 947 'icmp' 'icmp_ln189_274' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.74ns)   --->   "%icmp_ln189_275 = icmp_eq  i12 %tmp_3378, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 948 'icmp' 'icmp_ln189_275' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln190_81 = sext i32 %mul_ln189_69" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 949 'sext' 'sext_ln190_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (3.17ns)   --->   "%mul_ln190_69 = mul i48 %sext_ln190_81, i48 %sext_ln190_64" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 950 'mul' 'mul_ln190_69' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_8476 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_69, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 951 'bitselect' 'tmp_8476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln189_140 = trunc i48 %mul_ln190_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 952 'trunc' 'trunc_ln189_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.80ns)   --->   "%icmp_ln189_276 = icmp_ne  i19 %trunc_ln189_140, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 953 'icmp' 'icmp_ln189_276' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_3387 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_69, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 954 'partselect' 'tmp_3387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.73ns)   --->   "%icmp_ln189_277 = icmp_eq  i11 %tmp_3387, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 955 'icmp' 'icmp_ln189_277' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_3388 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_69, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 956 'partselect' 'tmp_3388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.74ns)   --->   "%icmp_ln189_278 = icmp_eq  i12 %tmp_3388, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 957 'icmp' 'icmp_ln189_278' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.74ns)   --->   "%icmp_ln189_279 = icmp_eq  i12 %tmp_3388, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 958 'icmp' 'icmp_ln189_279' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln190_82 = sext i32 %mul_ln189_70" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 959 'sext' 'sext_ln190_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (3.17ns)   --->   "%mul_ln190_70 = mul i48 %sext_ln190_82, i48 %sext_ln190_66" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 960 'mul' 'mul_ln190_70' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_8482 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_70, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 961 'bitselect' 'tmp_8482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln189_141 = trunc i48 %mul_ln190_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 962 'trunc' 'trunc_ln189_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.80ns)   --->   "%icmp_ln189_280 = icmp_ne  i19 %trunc_ln189_141, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 963 'icmp' 'icmp_ln189_280' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_3389 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_70, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 964 'partselect' 'tmp_3389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.73ns)   --->   "%icmp_ln189_281 = icmp_eq  i11 %tmp_3389, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 965 'icmp' 'icmp_ln189_281' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_3390 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_70, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 966 'partselect' 'tmp_3390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.74ns)   --->   "%icmp_ln189_282 = icmp_eq  i12 %tmp_3390, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 967 'icmp' 'icmp_ln189_282' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.74ns)   --->   "%icmp_ln189_283 = icmp_eq  i12 %tmp_3390, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 968 'icmp' 'icmp_ln189_283' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln190_83 = sext i32 %mul_ln189_71" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 969 'sext' 'sext_ln190_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (3.17ns)   --->   "%mul_ln190_71 = mul i48 %sext_ln190_83, i48 %sext_ln190_68" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 970 'mul' 'mul_ln190_71' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_8490 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_71, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 971 'bitselect' 'tmp_8490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln189_142 = trunc i48 %mul_ln190_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 972 'trunc' 'trunc_ln189_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.80ns)   --->   "%icmp_ln189_284 = icmp_ne  i19 %trunc_ln189_142, i19 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 973 'icmp' 'icmp_ln189_284' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_3391 = partselect i11 @_ssdm_op_PartSelect.i11.i48.i32.i32, i48 %mul_ln190_71, i32 37, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 974 'partselect' 'tmp_3391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.73ns)   --->   "%icmp_ln189_285 = icmp_eq  i11 %tmp_3391, i11 2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 975 'icmp' 'icmp_ln189_285' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_3392 = partselect i12 @_ssdm_op_PartSelect.i12.i48.i32.i32, i48 %mul_ln190_71, i32 36, i32 47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 976 'partselect' 'tmp_3392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.74ns)   --->   "%icmp_ln189_286 = icmp_eq  i12 %tmp_3392, i12 4095" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 977 'icmp' 'icmp_ln189_286' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.74ns)   --->   "%icmp_ln189_287 = icmp_eq  i12 %tmp_3392, i12 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 978 'icmp' 'icmp_ln189_287' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.36>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 979 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_7488 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 980 'bitselect' 'tmp_7488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_7489 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 981 'bitselect' 'tmp_7489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%tmp_7490 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 982 'bitselect' 'tmp_7490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%or_ln189 = or i1 %tmp_7488, i1 %icmp_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 983 'or' 'or_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%and_ln189 = and i1 %or_ln189, i1 %tmp_7489" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 984 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%zext_ln189 = zext i1 %and_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 985 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 986 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189 = add i16 %trunc_ln, i16 %zext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 986 'add' 'add_ln189' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_7491 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 987 'bitselect' 'tmp_7491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%xor_ln189 = xor i1 %tmp_7491, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 988 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 989 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_1 = and i1 %tmp_7490, i1 %xor_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 989 'and' 'and_ln189_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%select_ln189 = select i1 %and_ln189_1, i1 %icmp_ln189_2, i1 %icmp_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 990 'select' 'select_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%tmp_7492 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 991 'bitselect' 'tmp_7492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%xor_ln189_288 = xor i1 %tmp_7492, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 992 'xor' 'xor_ln189_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_2 = and i1 %icmp_ln189_1, i1 %xor_ln189_288" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 993 'and' 'and_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%select_ln189_1 = select i1 %and_ln189_1, i1 %and_ln189_2, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 994 'select' 'select_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_3 = and i1 %and_ln189_1, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 995 'and' 'and_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_1 = xor i1 %select_ln189, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 996 'xor' 'xor_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%or_ln189_1 = or i1 %tmp_7491, i1 %xor_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 997 'or' 'or_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 998 'xor' 'xor_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_4 = and i1 %or_ln189_1, i1 %xor_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 999 'and' 'and_ln189_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_5 = and i1 %tmp_7491, i1 %select_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1000 'and' 'and_ln189_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%or_ln189_216 = or i1 %and_ln189_3, i1 %and_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1001 'or' 'or_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%xor_ln189_3 = xor i1 %or_ln189_216, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1002 'xor' 'xor_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_6 = and i1 %tmp, i1 %xor_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1003 'and' 'and_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_72)   --->   "%select_ln189_2 = select i1 %and_ln189_4, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1004 'select' 'select_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_2 = or i1 %and_ln189_4, i1 %and_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1005 'or' 'or_ln189_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_72 = select i1 %or_ln189_2, i16 %select_ln189_2, i16 %add_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1006 'select' 'masked_kernel_72' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%trunc_ln189_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_1, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1007 'partselect' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_7494 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_1, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1008 'bitselect' 'tmp_7494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_7495 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_1, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1009 'bitselect' 'tmp_7495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%tmp_7496 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_1, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1010 'bitselect' 'tmp_7496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%or_ln189_3 = or i1 %tmp_7494, i1 %icmp_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1011 'or' 'or_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%and_ln189_7 = and i1 %or_ln189_3, i1 %tmp_7495" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1012 'and' 'and_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%zext_ln189_1 = zext i1 %and_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1013 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1014 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_1 = add i16 %trunc_ln189_1, i16 %zext_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1014 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_7497 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_1, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1015 'bitselect' 'tmp_7497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%xor_ln189_4 = xor i1 %tmp_7497, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1016 'xor' 'xor_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1017 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_8 = and i1 %tmp_7496, i1 %xor_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1017 'and' 'and_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%select_ln189_4 = select i1 %and_ln189_8, i1 %icmp_ln189_6, i1 %icmp_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1018 'select' 'select_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%tmp_7498 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_1, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1019 'bitselect' 'tmp_7498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%xor_ln189_289 = xor i1 %tmp_7498, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1020 'xor' 'xor_ln189_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%and_ln189_9 = and i1 %icmp_ln189_5, i1 %xor_ln189_289" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1021 'and' 'and_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%select_ln189_5 = select i1 %and_ln189_8, i1 %and_ln189_9, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1022 'select' 'select_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_10 = and i1 %and_ln189_8, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1023 'and' 'and_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_5 = xor i1 %select_ln189_4, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1024 'xor' 'xor_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%or_ln189_4 = or i1 %tmp_7497, i1 %xor_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1025 'or' 'or_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_6 = xor i1 %tmp_7493, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1026 'xor' 'xor_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_11 = and i1 %or_ln189_4, i1 %xor_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1027 'and' 'and_ln189_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1028 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_12 = and i1 %tmp_7497, i1 %select_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1028 'and' 'and_ln189_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%or_ln189_217 = or i1 %and_ln189_10, i1 %and_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1029 'or' 'or_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%xor_ln189_7 = xor i1 %or_ln189_217, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1030 'xor' 'xor_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_13 = and i1 %tmp_7493, i1 %xor_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1031 'and' 'and_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel)   --->   "%select_ln189_6 = select i1 %and_ln189_11, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1032 'select' 'select_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1033 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_5 = or i1 %and_ln189_11, i1 %and_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1033 'or' 'or_ln189_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1034 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel = select i1 %or_ln189_5, i16 %select_ln189_6, i16 %add_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1034 'select' 'masked_kernel' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i16 %masked_kernel_72" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1035 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i16 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1036 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.78ns)   --->   "%sum_2939 = add i16 %masked_kernel, i16 %masked_kernel_72" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1037 'add' 'sum_2939' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.78ns)   --->   "%add_ln191 = add i17 %sext_ln191_1, i17 %sext_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1038 'add' 'add_ln191' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_7499 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1039 'bitselect' 'tmp_7499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_7500 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2939, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1040 'bitselect' 'tmp_7500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node sum_2940)   --->   "%xor_ln191 = xor i1 %tmp_7499, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1041 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node sum_2940)   --->   "%and_ln191 = and i1 %tmp_7500, i1 %xor_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1042 'and' 'and_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node sum_2940)   --->   "%xor_ln191_1 = xor i1 %tmp_7499, i1 %tmp_7500" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1043 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node sum_2940)   --->   "%select_ln191 = select i1 %and_ln191, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1044 'select' 'select_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1045 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2940 = select i1 %xor_ln191_1, i16 %select_ln191, i16 %sum_2939" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1045 'select' 'sum_2940' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%trunc_ln189_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_2, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1046 'partselect' 'trunc_ln189_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_7502 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_2, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1047 'bitselect' 'tmp_7502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_7503 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_2, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1048 'bitselect' 'tmp_7503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%tmp_7504 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_2, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1049 'bitselect' 'tmp_7504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%or_ln189_6 = or i1 %tmp_7502, i1 %icmp_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1050 'or' 'or_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%and_ln189_14 = and i1 %or_ln189_6, i1 %tmp_7503" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1051 'and' 'and_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%zext_ln189_2 = zext i1 %and_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1052 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1053 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_2 = add i16 %trunc_ln189_2, i16 %zext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1053 'add' 'add_ln189_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_7505 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_2, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1054 'bitselect' 'tmp_7505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%xor_ln189_8 = xor i1 %tmp_7505, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1055 'xor' 'xor_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1056 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_15 = and i1 %tmp_7504, i1 %xor_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1056 'and' 'and_ln189_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%select_ln189_8 = select i1 %and_ln189_15, i1 %icmp_ln189_10, i1 %icmp_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1057 'select' 'select_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%tmp_7506 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_2, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1058 'bitselect' 'tmp_7506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%xor_ln189_290 = xor i1 %tmp_7506, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1059 'xor' 'xor_ln189_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%and_ln189_16 = and i1 %icmp_ln189_9, i1 %xor_ln189_290" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1060 'and' 'and_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%select_ln189_9 = select i1 %and_ln189_15, i1 %and_ln189_16, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1061 'select' 'select_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_17 = and i1 %and_ln189_15, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1062 'and' 'and_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_9 = xor i1 %select_ln189_8, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1063 'xor' 'xor_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%or_ln189_7 = or i1 %tmp_7505, i1 %xor_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1064 'or' 'or_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_10 = xor i1 %tmp_7501, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1065 'xor' 'xor_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_18 = and i1 %or_ln189_7, i1 %xor_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1066 'and' 'and_ln189_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_19 = and i1 %tmp_7505, i1 %select_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1067 'and' 'and_ln189_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%or_ln189_218 = or i1 %and_ln189_17, i1 %and_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1068 'or' 'or_ln189_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%xor_ln189_11 = xor i1 %or_ln189_218, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1069 'xor' 'xor_ln189_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_20 = and i1 %tmp_7501, i1 %xor_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1070 'and' 'and_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_2)   --->   "%select_ln189_10 = select i1 %and_ln189_18, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1071 'select' 'select_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1072 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_8 = or i1 %and_ln189_18, i1 %and_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1072 'or' 'or_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1073 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_2 = select i1 %or_ln189_8, i16 %select_ln189_10, i16 %add_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1073 'select' 'masked_kernel_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i16 %sum_2940" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1074 'sext' 'sext_ln191_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln191_3 = sext i16 %masked_kernel_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1075 'sext' 'sext_ln191_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.78ns)   --->   "%sum_2941 = add i16 %masked_kernel_2, i16 %sum_2940" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1076 'add' 'sum_2941' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1077 [1/1] (0.78ns)   --->   "%add_ln191_1 = add i17 %sext_ln191_3, i17 %sext_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1077 'add' 'add_ln191_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_7507 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_1, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1078 'bitselect' 'tmp_7507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_7508 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2941, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1079 'bitselect' 'tmp_7508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%trunc_ln189_3 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_3, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1080 'partselect' 'trunc_ln189_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_7531 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_3, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1081 'bitselect' 'tmp_7531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_7532 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_3, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1082 'bitselect' 'tmp_7532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%tmp_7533 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_3, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1083 'bitselect' 'tmp_7533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%or_ln189_9 = or i1 %tmp_7531, i1 %icmp_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1084 'or' 'or_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%and_ln189_21 = and i1 %or_ln189_9, i1 %tmp_7532" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1085 'and' 'and_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%zext_ln189_3 = zext i1 %and_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1086 'zext' 'zext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_3 = add i16 %trunc_ln189_3, i16 %zext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1087 'add' 'add_ln189_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_7534 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_3, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1088 'bitselect' 'tmp_7534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%xor_ln189_12 = xor i1 %tmp_7534, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1089 'xor' 'xor_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_22 = and i1 %tmp_7533, i1 %xor_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1090 'and' 'and_ln189_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%select_ln189_12 = select i1 %and_ln189_22, i1 %icmp_ln189_14, i1 %icmp_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1091 'select' 'select_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%tmp_7535 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_3, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1092 'bitselect' 'tmp_7535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%xor_ln189_291 = xor i1 %tmp_7535, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1093 'xor' 'xor_ln189_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%and_ln189_23 = and i1 %icmp_ln189_13, i1 %xor_ln189_291" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1094 'and' 'and_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%select_ln189_13 = select i1 %and_ln189_22, i1 %and_ln189_23, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1095 'select' 'select_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_24 = and i1 %and_ln189_22, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1096 'and' 'and_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_13 = xor i1 %select_ln189_12, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1097 'xor' 'xor_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%or_ln189_10 = or i1 %tmp_7534, i1 %xor_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1098 'or' 'or_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_14 = xor i1 %tmp_7530, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1099 'xor' 'xor_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1100 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_25 = and i1 %or_ln189_10, i1 %xor_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1100 'and' 'and_ln189_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1101 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_26 = and i1 %tmp_7534, i1 %select_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1101 'and' 'and_ln189_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%or_ln189_219 = or i1 %and_ln189_24, i1 %and_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1102 'or' 'or_ln189_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%xor_ln189_15 = xor i1 %or_ln189_219, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1103 'xor' 'xor_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_27 = and i1 %tmp_7530, i1 %xor_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1104 'and' 'and_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_73)   --->   "%select_ln189_14 = select i1 %and_ln189_25, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1105 'select' 'select_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1106 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_11 = or i1 %and_ln189_25, i1 %and_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1106 'or' 'or_ln189_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_73 = select i1 %or_ln189_11, i16 %select_ln189_14, i16 %add_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1107 'select' 'masked_kernel_73' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%trunc_ln189_4 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_4, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1108 'partselect' 'trunc_ln189_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_7537 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_4, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1109 'bitselect' 'tmp_7537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_7538 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_4, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1110 'bitselect' 'tmp_7538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%tmp_7539 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_4, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1111 'bitselect' 'tmp_7539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%or_ln189_12 = or i1 %tmp_7537, i1 %icmp_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1112 'or' 'or_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%and_ln189_28 = and i1 %or_ln189_12, i1 %tmp_7538" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1113 'and' 'and_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%zext_ln189_4 = zext i1 %and_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1114 'zext' 'zext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1115 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_4 = add i16 %trunc_ln189_4, i16 %zext_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1115 'add' 'add_ln189_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_7540 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_4, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1116 'bitselect' 'tmp_7540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%xor_ln189_16 = xor i1 %tmp_7540, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1117 'xor' 'xor_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_29 = and i1 %tmp_7539, i1 %xor_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1118 'and' 'and_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%select_ln189_16 = select i1 %and_ln189_29, i1 %icmp_ln189_18, i1 %icmp_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1119 'select' 'select_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%tmp_7541 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_4, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1120 'bitselect' 'tmp_7541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%xor_ln189_292 = xor i1 %tmp_7541, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1121 'xor' 'xor_ln189_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%and_ln189_30 = and i1 %icmp_ln189_17, i1 %xor_ln189_292" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1122 'and' 'and_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%select_ln189_17 = select i1 %and_ln189_29, i1 %and_ln189_30, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1123 'select' 'select_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_31 = and i1 %and_ln189_29, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1124 'and' 'and_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_17 = xor i1 %select_ln189_16, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1125 'xor' 'xor_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%or_ln189_13 = or i1 %tmp_7540, i1 %xor_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1126 'or' 'or_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_18 = xor i1 %tmp_7536, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1127 'xor' 'xor_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1128 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_32 = and i1 %or_ln189_13, i1 %xor_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1128 'and' 'and_ln189_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1129 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_33 = and i1 %tmp_7540, i1 %select_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1129 'and' 'and_ln189_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%or_ln189_220 = or i1 %and_ln189_31, i1 %and_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1130 'or' 'or_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%xor_ln189_19 = xor i1 %or_ln189_220, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1131 'xor' 'xor_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_34 = and i1 %tmp_7536, i1 %xor_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1132 'and' 'and_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_4)   --->   "%select_ln189_18 = select i1 %and_ln189_32, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1133 'select' 'select_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1134 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_14 = or i1 %and_ln189_32, i1 %and_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1134 'or' 'or_ln189_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_4 = select i1 %or_ln189_14, i16 %select_ln189_18, i16 %add_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1135 'select' 'masked_kernel_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln191_4 = sext i16 %masked_kernel_73" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1136 'sext' 'sext_ln191_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln191_5 = sext i16 %masked_kernel_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1137 'sext' 'sext_ln191_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1138 [1/1] (0.78ns)   --->   "%sum_2944 = add i16 %masked_kernel_4, i16 %masked_kernel_73" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1138 'add' 'sum_2944' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1139 [1/1] (0.78ns)   --->   "%add_ln191_2 = add i17 %sext_ln191_5, i17 %sext_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1139 'add' 'add_ln191_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_7542 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_2, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1140 'bitselect' 'tmp_7542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_7543 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2944, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1141 'bitselect' 'tmp_7543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node sum_2945)   --->   "%xor_ln191_4 = xor i1 %tmp_7542, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1142 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node sum_2945)   --->   "%and_ln191_2 = and i1 %tmp_7543, i1 %xor_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1143 'and' 'and_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node sum_2945)   --->   "%xor_ln191_5 = xor i1 %tmp_7542, i1 %tmp_7543" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1144 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node sum_2945)   --->   "%select_ln191_4 = select i1 %and_ln191_2, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1145 'select' 'select_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1146 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2945 = select i1 %xor_ln191_5, i16 %select_ln191_4, i16 %sum_2944" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1146 'select' 'sum_2945' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%trunc_ln189_5 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_5, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1147 'partselect' 'trunc_ln189_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_7545 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_5, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1148 'bitselect' 'tmp_7545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_7546 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_5, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1149 'bitselect' 'tmp_7546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%tmp_7547 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_5, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1150 'bitselect' 'tmp_7547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%or_ln189_15 = or i1 %tmp_7545, i1 %icmp_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1151 'or' 'or_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%and_ln189_35 = and i1 %or_ln189_15, i1 %tmp_7546" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1152 'and' 'and_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%zext_ln189_5 = zext i1 %and_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1153 'zext' 'zext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_5 = add i16 %trunc_ln189_5, i16 %zext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1154 'add' 'add_ln189_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_7548 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_5, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1155 'bitselect' 'tmp_7548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%xor_ln189_20 = xor i1 %tmp_7548, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1156 'xor' 'xor_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1157 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_36 = and i1 %tmp_7547, i1 %xor_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1157 'and' 'and_ln189_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%select_ln189_20 = select i1 %and_ln189_36, i1 %icmp_ln189_22, i1 %icmp_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1158 'select' 'select_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%tmp_7549 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_5, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1159 'bitselect' 'tmp_7549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%xor_ln189_293 = xor i1 %tmp_7549, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1160 'xor' 'xor_ln189_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%and_ln189_37 = and i1 %icmp_ln189_21, i1 %xor_ln189_293" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1161 'and' 'and_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%select_ln189_21 = select i1 %and_ln189_36, i1 %and_ln189_37, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1162 'select' 'select_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_38 = and i1 %and_ln189_36, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1163 'and' 'and_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_21 = xor i1 %select_ln189_20, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1164 'xor' 'xor_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%or_ln189_16 = or i1 %tmp_7548, i1 %xor_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1165 'or' 'or_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_22 = xor i1 %tmp_7544, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1166 'xor' 'xor_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1167 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_39 = and i1 %or_ln189_16, i1 %xor_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1167 'and' 'and_ln189_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_40 = and i1 %tmp_7548, i1 %select_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1168 'and' 'and_ln189_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%or_ln189_221 = or i1 %and_ln189_38, i1 %and_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1169 'or' 'or_ln189_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%xor_ln189_23 = xor i1 %or_ln189_221, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1170 'xor' 'xor_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_41 = and i1 %tmp_7544, i1 %xor_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1171 'and' 'and_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_5)   --->   "%select_ln189_22 = select i1 %and_ln189_39, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1172 'select' 'select_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1173 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_17 = or i1 %and_ln189_39, i1 %and_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1173 'or' 'or_ln189_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1174 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_5 = select i1 %or_ln189_17, i16 %select_ln189_22, i16 %add_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1174 'select' 'masked_kernel_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln191_6 = sext i16 %sum_2945" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1175 'sext' 'sext_ln191_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln191_7 = sext i16 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1176 'sext' 'sext_ln191_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.78ns)   --->   "%sum_2946 = add i16 %masked_kernel_5, i16 %sum_2945" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1177 'add' 'sum_2946' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1178 [1/1] (0.78ns)   --->   "%add_ln191_3 = add i17 %sext_ln191_7, i17 %sext_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1178 'add' 'add_ln191_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_7550 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_3, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1179 'bitselect' 'tmp_7550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_7551 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2946, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1180 'bitselect' 'tmp_7551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%trunc_ln189_6 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_6, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1181 'partselect' 'trunc_ln189_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_7574 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_6, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1182 'bitselect' 'tmp_7574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_7575 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_6, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1183 'bitselect' 'tmp_7575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%tmp_7576 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_6, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1184 'bitselect' 'tmp_7576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%or_ln189_18 = or i1 %tmp_7574, i1 %icmp_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1185 'or' 'or_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%and_ln189_42 = and i1 %or_ln189_18, i1 %tmp_7575" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1186 'and' 'and_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%zext_ln189_6 = zext i1 %and_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1187 'zext' 'zext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_6 = add i16 %trunc_ln189_6, i16 %zext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1188 'add' 'add_ln189_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_7577 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_6, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1189 'bitselect' 'tmp_7577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%xor_ln189_24 = xor i1 %tmp_7577, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1190 'xor' 'xor_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1191 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_43 = and i1 %tmp_7576, i1 %xor_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1191 'and' 'and_ln189_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%select_ln189_24 = select i1 %and_ln189_43, i1 %icmp_ln189_26, i1 %icmp_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1192 'select' 'select_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%tmp_7578 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_6, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1193 'bitselect' 'tmp_7578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%xor_ln189_294 = xor i1 %tmp_7578, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1194 'xor' 'xor_ln189_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%and_ln189_44 = and i1 %icmp_ln189_25, i1 %xor_ln189_294" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1195 'and' 'and_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%select_ln189_25 = select i1 %and_ln189_43, i1 %and_ln189_44, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1196 'select' 'select_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_45 = and i1 %and_ln189_43, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1197 'and' 'and_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_25 = xor i1 %select_ln189_24, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1198 'xor' 'xor_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%or_ln189_19 = or i1 %tmp_7577, i1 %xor_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1199 'or' 'or_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_26 = xor i1 %tmp_7573, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1200 'xor' 'xor_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_46 = and i1 %or_ln189_19, i1 %xor_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1201 'and' 'and_ln189_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_47 = and i1 %tmp_7577, i1 %select_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1202 'and' 'and_ln189_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%or_ln189_222 = or i1 %and_ln189_45, i1 %and_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1203 'or' 'or_ln189_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%xor_ln189_27 = xor i1 %or_ln189_222, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1204 'xor' 'xor_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_48 = and i1 %tmp_7573, i1 %xor_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1205 'and' 'and_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_74)   --->   "%select_ln189_26 = select i1 %and_ln189_46, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1206 'select' 'select_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_20 = or i1 %and_ln189_46, i1 %and_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1207 'or' 'or_ln189_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_74 = select i1 %or_ln189_20, i16 %select_ln189_26, i16 %add_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1208 'select' 'masked_kernel_74' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%trunc_ln189_7 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_7, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1209 'partselect' 'trunc_ln189_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_7580 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_7, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1210 'bitselect' 'tmp_7580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_7581 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_7, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1211 'bitselect' 'tmp_7581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%tmp_7582 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_7, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1212 'bitselect' 'tmp_7582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%or_ln189_21 = or i1 %tmp_7580, i1 %icmp_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1213 'or' 'or_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%and_ln189_49 = and i1 %or_ln189_21, i1 %tmp_7581" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1214 'and' 'and_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%zext_ln189_7 = zext i1 %and_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1215 'zext' 'zext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_7 = add i16 %trunc_ln189_7, i16 %zext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1216 'add' 'add_ln189_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_7583 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_7, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1217 'bitselect' 'tmp_7583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%xor_ln189_28 = xor i1 %tmp_7583, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1218 'xor' 'xor_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_50 = and i1 %tmp_7582, i1 %xor_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1219 'and' 'and_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%select_ln189_28 = select i1 %and_ln189_50, i1 %icmp_ln189_30, i1 %icmp_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1220 'select' 'select_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%tmp_7584 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_7, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1221 'bitselect' 'tmp_7584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%xor_ln189_295 = xor i1 %tmp_7584, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1222 'xor' 'xor_ln189_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%and_ln189_51 = and i1 %icmp_ln189_29, i1 %xor_ln189_295" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1223 'and' 'and_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%select_ln189_29 = select i1 %and_ln189_50, i1 %and_ln189_51, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1224 'select' 'select_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_52 = and i1 %and_ln189_50, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1225 'and' 'and_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_29 = xor i1 %select_ln189_28, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1226 'xor' 'xor_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%or_ln189_22 = or i1 %tmp_7583, i1 %xor_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1227 'or' 'or_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_30 = xor i1 %tmp_7579, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1228 'xor' 'xor_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_53 = and i1 %or_ln189_22, i1 %xor_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1229 'and' 'and_ln189_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_54 = and i1 %tmp_7583, i1 %select_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1230 'and' 'and_ln189_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%or_ln189_223 = or i1 %and_ln189_52, i1 %and_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1231 'or' 'or_ln189_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%xor_ln189_31 = xor i1 %or_ln189_223, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1232 'xor' 'xor_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_55 = and i1 %tmp_7579, i1 %xor_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1233 'and' 'and_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_7)   --->   "%select_ln189_30 = select i1 %and_ln189_53, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1234 'select' 'select_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_23 = or i1 %and_ln189_53, i1 %and_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1235 'or' 'or_ln189_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_7 = select i1 %or_ln189_23, i16 %select_ln189_30, i16 %add_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1236 'select' 'masked_kernel_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln191_8 = sext i16 %masked_kernel_74" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1237 'sext' 'sext_ln191_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln191_9 = sext i16 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1238 'sext' 'sext_ln191_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.78ns)   --->   "%sum_2949 = add i16 %masked_kernel_7, i16 %masked_kernel_74" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1239 'add' 'sum_2949' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.78ns)   --->   "%add_ln191_4 = add i17 %sext_ln191_9, i17 %sext_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1240 'add' 'add_ln191_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_7585 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_4, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1241 'bitselect' 'tmp_7585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_7586 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2949, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1242 'bitselect' 'tmp_7586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node sum_2950)   --->   "%xor_ln191_8 = xor i1 %tmp_7585, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1243 'xor' 'xor_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node sum_2950)   --->   "%and_ln191_4 = and i1 %tmp_7586, i1 %xor_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1244 'and' 'and_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node sum_2950)   --->   "%xor_ln191_9 = xor i1 %tmp_7585, i1 %tmp_7586" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1245 'xor' 'xor_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node sum_2950)   --->   "%select_ln191_8 = select i1 %and_ln191_4, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1246 'select' 'select_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2950 = select i1 %xor_ln191_9, i16 %select_ln191_8, i16 %sum_2949" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1247 'select' 'sum_2950' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%trunc_ln189_8 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_8, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1248 'partselect' 'trunc_ln189_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_7588 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_8, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1249 'bitselect' 'tmp_7588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_7589 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_8, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1250 'bitselect' 'tmp_7589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%tmp_7590 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_8, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1251 'bitselect' 'tmp_7590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%or_ln189_24 = or i1 %tmp_7588, i1 %icmp_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1252 'or' 'or_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%and_ln189_56 = and i1 %or_ln189_24, i1 %tmp_7589" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1253 'and' 'and_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%zext_ln189_8 = zext i1 %and_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1254 'zext' 'zext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_8 = add i16 %trunc_ln189_8, i16 %zext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1255 'add' 'add_ln189_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_7591 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_8, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1256 'bitselect' 'tmp_7591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%xor_ln189_32 = xor i1 %tmp_7591, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1257 'xor' 'xor_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1258 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_57 = and i1 %tmp_7590, i1 %xor_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1258 'and' 'and_ln189_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%select_ln189_32 = select i1 %and_ln189_57, i1 %icmp_ln189_34, i1 %icmp_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1259 'select' 'select_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%tmp_7592 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_8, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1260 'bitselect' 'tmp_7592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%xor_ln189_296 = xor i1 %tmp_7592, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1261 'xor' 'xor_ln189_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%and_ln189_58 = and i1 %icmp_ln189_33, i1 %xor_ln189_296" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1262 'and' 'and_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%select_ln189_33 = select i1 %and_ln189_57, i1 %and_ln189_58, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1263 'select' 'select_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_59 = and i1 %and_ln189_57, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1264 'and' 'and_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_33 = xor i1 %select_ln189_32, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1265 'xor' 'xor_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%or_ln189_25 = or i1 %tmp_7591, i1 %xor_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1266 'or' 'or_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_34 = xor i1 %tmp_7587, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1267 'xor' 'xor_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1268 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_60 = and i1 %or_ln189_25, i1 %xor_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1268 'and' 'and_ln189_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1269 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_61 = and i1 %tmp_7591, i1 %select_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1269 'and' 'and_ln189_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%or_ln189_224 = or i1 %and_ln189_59, i1 %and_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1270 'or' 'or_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%xor_ln189_35 = xor i1 %or_ln189_224, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1271 'xor' 'xor_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_62 = and i1 %tmp_7587, i1 %xor_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1272 'and' 'and_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_8)   --->   "%select_ln189_34 = select i1 %and_ln189_60, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1273 'select' 'select_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1274 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_26 = or i1 %and_ln189_60, i1 %and_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1274 'or' 'or_ln189_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1275 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_8 = select i1 %or_ln189_26, i16 %select_ln189_34, i16 %add_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1275 'select' 'masked_kernel_8' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln191_10 = sext i16 %sum_2950" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1276 'sext' 'sext_ln191_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln191_11 = sext i16 %masked_kernel_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1277 'sext' 'sext_ln191_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.78ns)   --->   "%sum_2951 = add i16 %masked_kernel_8, i16 %sum_2950" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1278 'add' 'sum_2951' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1279 [1/1] (0.78ns)   --->   "%add_ln191_5 = add i17 %sext_ln191_11, i17 %sext_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1279 'add' 'add_ln191_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_7593 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_5, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1280 'bitselect' 'tmp_7593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_7594 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2951, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1281 'bitselect' 'tmp_7594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%trunc_ln189_9 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_9, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1282 'partselect' 'trunc_ln189_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_7617 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_9, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1283 'bitselect' 'tmp_7617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_7618 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_9, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1284 'bitselect' 'tmp_7618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%tmp_7619 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_9, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1285 'bitselect' 'tmp_7619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%or_ln189_27 = or i1 %tmp_7617, i1 %icmp_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1286 'or' 'or_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%and_ln189_63 = and i1 %or_ln189_27, i1 %tmp_7618" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1287 'and' 'and_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%zext_ln189_9 = zext i1 %and_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1288 'zext' 'zext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_9 = add i16 %trunc_ln189_9, i16 %zext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1289 'add' 'add_ln189_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_7620 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_9, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1290 'bitselect' 'tmp_7620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%xor_ln189_36 = xor i1 %tmp_7620, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1291 'xor' 'xor_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_64 = and i1 %tmp_7619, i1 %xor_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1292 'and' 'and_ln189_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%select_ln189_36 = select i1 %and_ln189_64, i1 %icmp_ln189_38, i1 %icmp_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1293 'select' 'select_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%tmp_7621 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_9, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1294 'bitselect' 'tmp_7621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%xor_ln189_297 = xor i1 %tmp_7621, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1295 'xor' 'xor_ln189_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%and_ln189_65 = and i1 %icmp_ln189_37, i1 %xor_ln189_297" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1296 'and' 'and_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%select_ln189_37 = select i1 %and_ln189_64, i1 %and_ln189_65, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1297 'select' 'select_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_66 = and i1 %and_ln189_64, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1298 'and' 'and_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_37 = xor i1 %select_ln189_36, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1299 'xor' 'xor_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%or_ln189_28 = or i1 %tmp_7620, i1 %xor_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1300 'or' 'or_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_38 = xor i1 %tmp_7616, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1301 'xor' 'xor_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1302 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_67 = and i1 %or_ln189_28, i1 %xor_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1302 'and' 'and_ln189_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_68 = and i1 %tmp_7620, i1 %select_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1303 'and' 'and_ln189_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%or_ln189_225 = or i1 %and_ln189_66, i1 %and_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1304 'or' 'or_ln189_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%xor_ln189_39 = xor i1 %or_ln189_225, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1305 'xor' 'xor_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_69 = and i1 %tmp_7616, i1 %xor_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1306 'and' 'and_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_75)   --->   "%select_ln189_38 = select i1 %and_ln189_67, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1307 'select' 'select_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_29 = or i1 %and_ln189_67, i1 %and_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1308 'or' 'or_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_75 = select i1 %or_ln189_29, i16 %select_ln189_38, i16 %add_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1309 'select' 'masked_kernel_75' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%trunc_ln189_s = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_10, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1310 'partselect' 'trunc_ln189_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_7623 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_10, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1311 'bitselect' 'tmp_7623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_7624 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_10, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1312 'bitselect' 'tmp_7624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%tmp_7625 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_10, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1313 'bitselect' 'tmp_7625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%or_ln189_30 = or i1 %tmp_7623, i1 %icmp_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1314 'or' 'or_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%and_ln189_70 = and i1 %or_ln189_30, i1 %tmp_7624" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1315 'and' 'and_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%zext_ln189_10 = zext i1 %and_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1316 'zext' 'zext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1317 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_10 = add i16 %trunc_ln189_s, i16 %zext_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1317 'add' 'add_ln189_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_7626 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_10, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1318 'bitselect' 'tmp_7626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%xor_ln189_40 = xor i1 %tmp_7626, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1319 'xor' 'xor_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_71 = and i1 %tmp_7625, i1 %xor_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1320 'and' 'and_ln189_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%select_ln189_40 = select i1 %and_ln189_71, i1 %icmp_ln189_42, i1 %icmp_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1321 'select' 'select_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%tmp_7627 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_10, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1322 'bitselect' 'tmp_7627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%xor_ln189_298 = xor i1 %tmp_7627, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1323 'xor' 'xor_ln189_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%and_ln189_72 = and i1 %icmp_ln189_41, i1 %xor_ln189_298" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1324 'and' 'and_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%select_ln189_41 = select i1 %and_ln189_71, i1 %and_ln189_72, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1325 'select' 'select_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_73 = and i1 %and_ln189_71, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1326 'and' 'and_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_41 = xor i1 %select_ln189_40, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1327 'xor' 'xor_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%or_ln189_31 = or i1 %tmp_7626, i1 %xor_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1328 'or' 'or_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_42 = xor i1 %tmp_7622, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1329 'xor' 'xor_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1330 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_74 = and i1 %or_ln189_31, i1 %xor_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1330 'and' 'and_ln189_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1331 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_75 = and i1 %tmp_7626, i1 %select_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1331 'and' 'and_ln189_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%or_ln189_226 = or i1 %and_ln189_73, i1 %and_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1332 'or' 'or_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%xor_ln189_43 = xor i1 %or_ln189_226, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1333 'xor' 'xor_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_76 = and i1 %tmp_7622, i1 %xor_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1334 'and' 'and_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_10)   --->   "%select_ln189_42 = select i1 %and_ln189_74, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1335 'select' 'select_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1336 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_32 = or i1 %and_ln189_74, i1 %and_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1336 'or' 'or_ln189_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1337 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_10 = select i1 %or_ln189_32, i16 %select_ln189_42, i16 %add_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1337 'select' 'masked_kernel_10' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln191_12 = sext i16 %masked_kernel_75" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1338 'sext' 'sext_ln191_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln191_13 = sext i16 %masked_kernel_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1339 'sext' 'sext_ln191_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.78ns)   --->   "%sum_2954 = add i16 %masked_kernel_10, i16 %masked_kernel_75" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1340 'add' 'sum_2954' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1341 [1/1] (0.78ns)   --->   "%add_ln191_6 = add i17 %sext_ln191_13, i17 %sext_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1341 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_7628 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_6, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1342 'bitselect' 'tmp_7628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_7629 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2954, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1343 'bitselect' 'tmp_7629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node sum_2955)   --->   "%xor_ln191_12 = xor i1 %tmp_7628, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1344 'xor' 'xor_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node sum_2955)   --->   "%and_ln191_6 = and i1 %tmp_7629, i1 %xor_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1345 'and' 'and_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node sum_2955)   --->   "%xor_ln191_13 = xor i1 %tmp_7628, i1 %tmp_7629" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1346 'xor' 'xor_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node sum_2955)   --->   "%select_ln191_12 = select i1 %and_ln191_6, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1347 'select' 'select_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1348 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2955 = select i1 %xor_ln191_13, i16 %select_ln191_12, i16 %sum_2954" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1348 'select' 'sum_2955' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%trunc_ln189_10 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_11, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1349 'partselect' 'trunc_ln189_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_7631 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_11, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1350 'bitselect' 'tmp_7631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_7632 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_11, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1351 'bitselect' 'tmp_7632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%tmp_7633 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_11, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1352 'bitselect' 'tmp_7633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%or_ln189_33 = or i1 %tmp_7631, i1 %icmp_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1353 'or' 'or_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%and_ln189_77 = and i1 %or_ln189_33, i1 %tmp_7632" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1354 'and' 'and_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%zext_ln189_11 = zext i1 %and_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1355 'zext' 'zext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_11 = add i16 %trunc_ln189_10, i16 %zext_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1356 'add' 'add_ln189_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_7634 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_11, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1357 'bitselect' 'tmp_7634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%xor_ln189_44 = xor i1 %tmp_7634, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1358 'xor' 'xor_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1359 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_78 = and i1 %tmp_7633, i1 %xor_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1359 'and' 'and_ln189_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%select_ln189_44 = select i1 %and_ln189_78, i1 %icmp_ln189_46, i1 %icmp_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1360 'select' 'select_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%tmp_7635 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_11, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1361 'bitselect' 'tmp_7635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%xor_ln189_299 = xor i1 %tmp_7635, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1362 'xor' 'xor_ln189_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%and_ln189_79 = and i1 %icmp_ln189_45, i1 %xor_ln189_299" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1363 'and' 'and_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%select_ln189_45 = select i1 %and_ln189_78, i1 %and_ln189_79, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1364 'select' 'select_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_80 = and i1 %and_ln189_78, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1365 'and' 'and_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_45 = xor i1 %select_ln189_44, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1366 'xor' 'xor_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%or_ln189_34 = or i1 %tmp_7634, i1 %xor_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1367 'or' 'or_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_46 = xor i1 %tmp_7630, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1368 'xor' 'xor_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_81 = and i1 %or_ln189_34, i1 %xor_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1369 'and' 'and_ln189_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1370 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_82 = and i1 %tmp_7634, i1 %select_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1370 'and' 'and_ln189_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%or_ln189_227 = or i1 %and_ln189_80, i1 %and_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1371 'or' 'or_ln189_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%xor_ln189_47 = xor i1 %or_ln189_227, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1372 'xor' 'xor_ln189_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_83 = and i1 %tmp_7630, i1 %xor_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1373 'and' 'and_ln189_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_11)   --->   "%select_ln189_46 = select i1 %and_ln189_81, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1374 'select' 'select_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1375 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_35 = or i1 %and_ln189_81, i1 %and_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1375 'or' 'or_ln189_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_11 = select i1 %or_ln189_35, i16 %select_ln189_46, i16 %add_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1376 'select' 'masked_kernel_11' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln191_14 = sext i16 %sum_2955" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1377 'sext' 'sext_ln191_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln191_15 = sext i16 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1378 'sext' 'sext_ln191_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.78ns)   --->   "%sum_2956 = add i16 %masked_kernel_11, i16 %sum_2955" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1379 'add' 'sum_2956' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [1/1] (0.78ns)   --->   "%add_ln191_7 = add i17 %sext_ln191_15, i17 %sext_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1380 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns)   --->   "%tmp_7636 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_7, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1381 'bitselect' 'tmp_7636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_7637 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2956, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1382 'bitselect' 'tmp_7637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%trunc_ln189_11 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_12, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1383 'partselect' 'trunc_ln189_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_7660 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_12, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1384 'bitselect' 'tmp_7660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_7661 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_12, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1385 'bitselect' 'tmp_7661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%tmp_7662 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_12, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1386 'bitselect' 'tmp_7662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%or_ln189_36 = or i1 %tmp_7660, i1 %icmp_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1387 'or' 'or_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%and_ln189_84 = and i1 %or_ln189_36, i1 %tmp_7661" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1388 'and' 'and_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%zext_ln189_12 = zext i1 %and_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1389 'zext' 'zext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1390 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_12 = add i16 %trunc_ln189_11, i16 %zext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1390 'add' 'add_ln189_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_7663 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_12, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1391 'bitselect' 'tmp_7663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%xor_ln189_48 = xor i1 %tmp_7663, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1392 'xor' 'xor_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_85 = and i1 %tmp_7662, i1 %xor_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1393 'and' 'and_ln189_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%select_ln189_48 = select i1 %and_ln189_85, i1 %icmp_ln189_50, i1 %icmp_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1394 'select' 'select_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%tmp_7664 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_12, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1395 'bitselect' 'tmp_7664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%xor_ln189_300 = xor i1 %tmp_7664, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1396 'xor' 'xor_ln189_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%and_ln189_86 = and i1 %icmp_ln189_49, i1 %xor_ln189_300" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1397 'and' 'and_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%select_ln189_49 = select i1 %and_ln189_85, i1 %and_ln189_86, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1398 'select' 'select_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_87 = and i1 %and_ln189_85, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1399 'and' 'and_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_49 = xor i1 %select_ln189_48, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1400 'xor' 'xor_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%or_ln189_37 = or i1 %tmp_7663, i1 %xor_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1401 'or' 'or_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_50 = xor i1 %tmp_7659, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1402 'xor' 'xor_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1403 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_88 = and i1 %or_ln189_37, i1 %xor_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1403 'and' 'and_ln189_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_89 = and i1 %tmp_7663, i1 %select_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1404 'and' 'and_ln189_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%or_ln189_228 = or i1 %and_ln189_87, i1 %and_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1405 'or' 'or_ln189_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%xor_ln189_51 = xor i1 %or_ln189_228, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1406 'xor' 'xor_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_90 = and i1 %tmp_7659, i1 %xor_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1407 'and' 'and_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_76)   --->   "%select_ln189_50 = select i1 %and_ln189_88, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1408 'select' 'select_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1409 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_38 = or i1 %and_ln189_88, i1 %and_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1409 'or' 'or_ln189_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1410 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_76 = select i1 %or_ln189_38, i16 %select_ln189_50, i16 %add_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1410 'select' 'masked_kernel_76' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%trunc_ln189_12 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_13, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1411 'partselect' 'trunc_ln189_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_7666 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_13, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1412 'bitselect' 'tmp_7666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_7667 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_13, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1413 'bitselect' 'tmp_7667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%tmp_7668 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_13, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1414 'bitselect' 'tmp_7668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%or_ln189_39 = or i1 %tmp_7666, i1 %icmp_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1415 'or' 'or_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%and_ln189_91 = and i1 %or_ln189_39, i1 %tmp_7667" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1416 'and' 'and_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%zext_ln189_13 = zext i1 %and_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1417 'zext' 'zext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_13 = add i16 %trunc_ln189_12, i16 %zext_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1418 'add' 'add_ln189_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_7669 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_13, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1419 'bitselect' 'tmp_7669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%xor_ln189_52 = xor i1 %tmp_7669, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1420 'xor' 'xor_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_92 = and i1 %tmp_7668, i1 %xor_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1421 'and' 'and_ln189_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%select_ln189_52 = select i1 %and_ln189_92, i1 %icmp_ln189_54, i1 %icmp_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1422 'select' 'select_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%tmp_7670 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_13, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1423 'bitselect' 'tmp_7670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%xor_ln189_301 = xor i1 %tmp_7670, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1424 'xor' 'xor_ln189_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%and_ln189_93 = and i1 %icmp_ln189_53, i1 %xor_ln189_301" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1425 'and' 'and_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%select_ln189_53 = select i1 %and_ln189_92, i1 %and_ln189_93, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1426 'select' 'select_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_94 = and i1 %and_ln189_92, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1427 'and' 'and_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_53 = xor i1 %select_ln189_52, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1428 'xor' 'xor_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%or_ln189_40 = or i1 %tmp_7669, i1 %xor_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1429 'or' 'or_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_54 = xor i1 %tmp_7665, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1430 'xor' 'xor_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_95 = and i1 %or_ln189_40, i1 %xor_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1431 'and' 'and_ln189_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1432 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_96 = and i1 %tmp_7669, i1 %select_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1432 'and' 'and_ln189_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%or_ln189_229 = or i1 %and_ln189_94, i1 %and_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1433 'or' 'or_ln189_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%xor_ln189_55 = xor i1 %or_ln189_229, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1434 'xor' 'xor_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_97 = and i1 %tmp_7665, i1 %xor_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1435 'and' 'and_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_13)   --->   "%select_ln189_54 = select i1 %and_ln189_95, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1436 'select' 'select_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_41 = or i1 %and_ln189_95, i1 %and_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1437 'or' 'or_ln189_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1438 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_13 = select i1 %or_ln189_41, i16 %select_ln189_54, i16 %add_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1438 'select' 'masked_kernel_13' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln191_16 = sext i16 %masked_kernel_76" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1439 'sext' 'sext_ln191_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln191_17 = sext i16 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1440 'sext' 'sext_ln191_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1441 [1/1] (0.78ns)   --->   "%sum_2959 = add i16 %masked_kernel_13, i16 %masked_kernel_76" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1441 'add' 'sum_2959' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.78ns)   --->   "%add_ln191_8 = add i17 %sext_ln191_17, i17 %sext_ln191_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1442 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_7671 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_8, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1443 'bitselect' 'tmp_7671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_7672 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2959, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1444 'bitselect' 'tmp_7672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node sum_2960)   --->   "%xor_ln191_16 = xor i1 %tmp_7671, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1445 'xor' 'xor_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node sum_2960)   --->   "%and_ln191_8 = and i1 %tmp_7672, i1 %xor_ln191_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1446 'and' 'and_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node sum_2960)   --->   "%xor_ln191_17 = xor i1 %tmp_7671, i1 %tmp_7672" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1447 'xor' 'xor_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node sum_2960)   --->   "%select_ln191_16 = select i1 %and_ln191_8, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1448 'select' 'select_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2960 = select i1 %xor_ln191_17, i16 %select_ln191_16, i16 %sum_2959" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1449 'select' 'sum_2960' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%trunc_ln189_13 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_14, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1450 'partselect' 'trunc_ln189_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_7674 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_14, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1451 'bitselect' 'tmp_7674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_7675 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_14, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1452 'bitselect' 'tmp_7675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%tmp_7676 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_14, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1453 'bitselect' 'tmp_7676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%or_ln189_42 = or i1 %tmp_7674, i1 %icmp_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1454 'or' 'or_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%and_ln189_98 = and i1 %or_ln189_42, i1 %tmp_7675" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1455 'and' 'and_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%zext_ln189_14 = zext i1 %and_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1456 'zext' 'zext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1457 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_14 = add i16 %trunc_ln189_13, i16 %zext_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1457 'add' 'add_ln189_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_7677 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_14, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1458 'bitselect' 'tmp_7677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%xor_ln189_56 = xor i1 %tmp_7677, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1459 'xor' 'xor_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1460 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_99 = and i1 %tmp_7676, i1 %xor_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1460 'and' 'and_ln189_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%select_ln189_56 = select i1 %and_ln189_99, i1 %icmp_ln189_58, i1 %icmp_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1461 'select' 'select_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%tmp_7678 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_14, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1462 'bitselect' 'tmp_7678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%xor_ln189_302 = xor i1 %tmp_7678, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1463 'xor' 'xor_ln189_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%and_ln189_100 = and i1 %icmp_ln189_57, i1 %xor_ln189_302" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1464 'and' 'and_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%select_ln189_57 = select i1 %and_ln189_99, i1 %and_ln189_100, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1465 'select' 'select_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_101 = and i1 %and_ln189_99, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1466 'and' 'and_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_57 = xor i1 %select_ln189_56, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1467 'xor' 'xor_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%or_ln189_43 = or i1 %tmp_7677, i1 %xor_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1468 'or' 'or_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_58 = xor i1 %tmp_7673, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1469 'xor' 'xor_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_102 = and i1 %or_ln189_43, i1 %xor_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1470 'and' 'and_ln189_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1471 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_103 = and i1 %tmp_7677, i1 %select_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1471 'and' 'and_ln189_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%or_ln189_230 = or i1 %and_ln189_101, i1 %and_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1472 'or' 'or_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%xor_ln189_59 = xor i1 %or_ln189_230, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1473 'xor' 'xor_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_104 = and i1 %tmp_7673, i1 %xor_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1474 'and' 'and_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_14)   --->   "%select_ln189_58 = select i1 %and_ln189_102, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1475 'select' 'select_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1476 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_44 = or i1 %and_ln189_102, i1 %and_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1476 'or' 'or_ln189_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_14 = select i1 %or_ln189_44, i16 %select_ln189_58, i16 %add_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1477 'select' 'masked_kernel_14' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln191_18 = sext i16 %sum_2960" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1478 'sext' 'sext_ln191_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln191_19 = sext i16 %masked_kernel_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1479 'sext' 'sext_ln191_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1480 [1/1] (0.78ns)   --->   "%sum_2961 = add i16 %masked_kernel_14, i16 %sum_2960" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1480 'add' 'sum_2961' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1481 [1/1] (0.78ns)   --->   "%add_ln191_9 = add i17 %sext_ln191_19, i17 %sext_ln191_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1481 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_7679 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_9, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1482 'bitselect' 'tmp_7679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_7680 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2961, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1483 'bitselect' 'tmp_7680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%trunc_ln189_14 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_15, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1484 'partselect' 'trunc_ln189_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_7703 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_15, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1485 'bitselect' 'tmp_7703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_7704 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_15, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1486 'bitselect' 'tmp_7704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%tmp_7705 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_15, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1487 'bitselect' 'tmp_7705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%or_ln189_45 = or i1 %tmp_7703, i1 %icmp_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1488 'or' 'or_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%and_ln189_105 = and i1 %or_ln189_45, i1 %tmp_7704" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1489 'and' 'and_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%zext_ln189_15 = zext i1 %and_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1490 'zext' 'zext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1491 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_15 = add i16 %trunc_ln189_14, i16 %zext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1491 'add' 'add_ln189_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_7706 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_15, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1492 'bitselect' 'tmp_7706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%xor_ln189_60 = xor i1 %tmp_7706, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1493 'xor' 'xor_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_106 = and i1 %tmp_7705, i1 %xor_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1494 'and' 'and_ln189_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%select_ln189_60 = select i1 %and_ln189_106, i1 %icmp_ln189_62, i1 %icmp_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1495 'select' 'select_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%tmp_7707 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_15, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1496 'bitselect' 'tmp_7707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%xor_ln189_303 = xor i1 %tmp_7707, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1497 'xor' 'xor_ln189_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%and_ln189_107 = and i1 %icmp_ln189_61, i1 %xor_ln189_303" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1498 'and' 'and_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%select_ln189_61 = select i1 %and_ln189_106, i1 %and_ln189_107, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1499 'select' 'select_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_108 = and i1 %and_ln189_106, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1500 'and' 'and_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_61 = xor i1 %select_ln189_60, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1501 'xor' 'xor_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%or_ln189_46 = or i1 %tmp_7706, i1 %xor_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1502 'or' 'or_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_62 = xor i1 %tmp_7702, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1503 'xor' 'xor_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1504 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_109 = and i1 %or_ln189_46, i1 %xor_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1504 'and' 'and_ln189_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1505 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_110 = and i1 %tmp_7706, i1 %select_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1505 'and' 'and_ln189_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%or_ln189_231 = or i1 %and_ln189_108, i1 %and_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1506 'or' 'or_ln189_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%xor_ln189_63 = xor i1 %or_ln189_231, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1507 'xor' 'xor_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_111 = and i1 %tmp_7702, i1 %xor_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1508 'and' 'and_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_77)   --->   "%select_ln189_62 = select i1 %and_ln189_109, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1509 'select' 'select_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_47 = or i1 %and_ln189_109, i1 %and_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1510 'or' 'or_ln189_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1511 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_77 = select i1 %or_ln189_47, i16 %select_ln189_62, i16 %add_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1511 'select' 'masked_kernel_77' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%trunc_ln189_15 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_16, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1512 'partselect' 'trunc_ln189_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%tmp_7709 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_16, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1513 'bitselect' 'tmp_7709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%tmp_7710 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_16, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1514 'bitselect' 'tmp_7710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_113)   --->   "%tmp_7711 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_16, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1515 'bitselect' 'tmp_7711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%or_ln189_48 = or i1 %tmp_7709, i1 %icmp_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1516 'or' 'or_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%and_ln189_112 = and i1 %or_ln189_48, i1 %tmp_7710" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1517 'and' 'and_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%zext_ln189_16 = zext i1 %and_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1518 'zext' 'zext_ln189_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1519 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_16 = add i16 %trunc_ln189_15, i16 %zext_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1519 'add' 'add_ln189_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_7712 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_16, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1520 'bitselect' 'tmp_7712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_113)   --->   "%xor_ln189_64 = xor i1 %tmp_7712, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1521 'xor' 'xor_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_113 = and i1 %tmp_7711, i1 %xor_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1522 'and' 'and_ln189_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%select_ln189_64 = select i1 %and_ln189_113, i1 %icmp_ln189_66, i1 %icmp_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1523 'select' 'select_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%tmp_7713 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_16, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1524 'bitselect' 'tmp_7713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%xor_ln189_304 = xor i1 %tmp_7713, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1525 'xor' 'xor_ln189_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%and_ln189_114 = and i1 %icmp_ln189_65, i1 %xor_ln189_304" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1526 'and' 'and_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%select_ln189_65 = select i1 %and_ln189_113, i1 %and_ln189_114, i1 %icmp_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1527 'select' 'select_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%and_ln189_115 = and i1 %and_ln189_113, i1 %icmp_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1528 'and' 'and_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%xor_ln189_65 = xor i1 %select_ln189_64, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1529 'xor' 'xor_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%or_ln189_49 = or i1 %tmp_7712, i1 %xor_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1530 'or' 'or_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%xor_ln189_66 = xor i1 %tmp_7708, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1531 'xor' 'xor_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1532 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_116 = and i1 %or_ln189_49, i1 %xor_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1532 'and' 'and_ln189_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_117 = and i1 %tmp_7712, i1 %select_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1533 'and' 'and_ln189_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%or_ln189_232 = or i1 %and_ln189_115, i1 %and_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1534 'or' 'or_ln189_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%xor_ln189_67 = xor i1 %or_ln189_232, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1535 'xor' 'xor_ln189_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%and_ln189_118 = and i1 %tmp_7708, i1 %xor_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1536 'and' 'and_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_16)   --->   "%select_ln189_66 = select i1 %and_ln189_116, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1537 'select' 'select_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_50 = or i1 %and_ln189_116, i1 %and_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1538 'or' 'or_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1539 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_16 = select i1 %or_ln189_50, i16 %select_ln189_66, i16 %add_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1539 'select' 'masked_kernel_16' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln191_20 = sext i16 %masked_kernel_77" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1540 'sext' 'sext_ln191_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln191_21 = sext i16 %masked_kernel_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1541 'sext' 'sext_ln191_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1542 [1/1] (0.78ns)   --->   "%sum_2964 = add i16 %masked_kernel_16, i16 %masked_kernel_77" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1542 'add' 'sum_2964' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1543 [1/1] (0.78ns)   --->   "%add_ln191_10 = add i17 %sext_ln191_21, i17 %sext_ln191_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1543 'add' 'add_ln191_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_7714 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_10, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1544 'bitselect' 'tmp_7714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_7715 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2964, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1545 'bitselect' 'tmp_7715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node sum_2965)   --->   "%xor_ln191_20 = xor i1 %tmp_7714, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1546 'xor' 'xor_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node sum_2965)   --->   "%and_ln191_10 = and i1 %tmp_7715, i1 %xor_ln191_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1547 'and' 'and_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node sum_2965)   --->   "%xor_ln191_21 = xor i1 %tmp_7714, i1 %tmp_7715" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1548 'xor' 'xor_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node sum_2965)   --->   "%select_ln191_20 = select i1 %and_ln191_10, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1549 'select' 'select_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2965 = select i1 %xor_ln191_21, i16 %select_ln191_20, i16 %sum_2964" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1550 'select' 'sum_2965' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%trunc_ln189_16 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_17, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1551 'partselect' 'trunc_ln189_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%tmp_7717 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_17, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1552 'bitselect' 'tmp_7717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%tmp_7718 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_17, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1553 'bitselect' 'tmp_7718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_120)   --->   "%tmp_7719 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_17, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1554 'bitselect' 'tmp_7719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%or_ln189_51 = or i1 %tmp_7717, i1 %icmp_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1555 'or' 'or_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%and_ln189_119 = and i1 %or_ln189_51, i1 %tmp_7718" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1556 'and' 'and_ln189_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%zext_ln189_17 = zext i1 %and_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1557 'zext' 'zext_ln189_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1558 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_17 = add i16 %trunc_ln189_16, i16 %zext_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1558 'add' 'add_ln189_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_7720 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_17, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1559 'bitselect' 'tmp_7720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_120)   --->   "%xor_ln189_68 = xor i1 %tmp_7720, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1560 'xor' 'xor_ln189_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1561 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_120 = and i1 %tmp_7719, i1 %xor_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1561 'and' 'and_ln189_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%select_ln189_68 = select i1 %and_ln189_120, i1 %icmp_ln189_70, i1 %icmp_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1562 'select' 'select_ln189_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%tmp_7721 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_17, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1563 'bitselect' 'tmp_7721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%xor_ln189_305 = xor i1 %tmp_7721, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1564 'xor' 'xor_ln189_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%and_ln189_121 = and i1 %icmp_ln189_69, i1 %xor_ln189_305" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1565 'and' 'and_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%select_ln189_69 = select i1 %and_ln189_120, i1 %and_ln189_121, i1 %icmp_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1566 'select' 'select_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%and_ln189_122 = and i1 %and_ln189_120, i1 %icmp_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1567 'and' 'and_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%xor_ln189_69 = xor i1 %select_ln189_68, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1568 'xor' 'xor_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%or_ln189_52 = or i1 %tmp_7720, i1 %xor_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1569 'or' 'or_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%xor_ln189_70 = xor i1 %tmp_7716, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1570 'xor' 'xor_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_123 = and i1 %or_ln189_52, i1 %xor_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1571 'and' 'and_ln189_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_124 = and i1 %tmp_7720, i1 %select_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1572 'and' 'and_ln189_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%or_ln189_233 = or i1 %and_ln189_122, i1 %and_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1573 'or' 'or_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%xor_ln189_71 = xor i1 %or_ln189_233, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1574 'xor' 'xor_ln189_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%and_ln189_125 = and i1 %tmp_7716, i1 %xor_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1575 'and' 'and_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_17)   --->   "%select_ln189_70 = select i1 %and_ln189_123, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1576 'select' 'select_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1577 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_53 = or i1 %and_ln189_123, i1 %and_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1577 'or' 'or_ln189_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1578 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_17 = select i1 %or_ln189_53, i16 %select_ln189_70, i16 %add_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1578 'select' 'masked_kernel_17' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln191_22 = sext i16 %sum_2965" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1579 'sext' 'sext_ln191_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln191_23 = sext i16 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1580 'sext' 'sext_ln191_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1581 [1/1] (0.78ns)   --->   "%sum_2966 = add i16 %masked_kernel_17, i16 %sum_2965" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1581 'add' 'sum_2966' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.78ns)   --->   "%add_ln191_11 = add i17 %sext_ln191_23, i17 %sext_ln191_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1582 'add' 'add_ln191_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_7722 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_11, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1583 'bitselect' 'tmp_7722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_7723 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2966, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1584 'bitselect' 'tmp_7723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%trunc_ln189_17 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_18, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1585 'partselect' 'trunc_ln189_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%tmp_7746 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_18, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1586 'bitselect' 'tmp_7746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%tmp_7747 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_18, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1587 'bitselect' 'tmp_7747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_127)   --->   "%tmp_7748 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_18, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1588 'bitselect' 'tmp_7748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%or_ln189_54 = or i1 %tmp_7746, i1 %icmp_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1589 'or' 'or_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%and_ln189_126 = and i1 %or_ln189_54, i1 %tmp_7747" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1590 'and' 'and_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%zext_ln189_18 = zext i1 %and_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1591 'zext' 'zext_ln189_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_18 = add i16 %trunc_ln189_17, i16 %zext_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1592 'add' 'add_ln189_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_7749 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_18, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1593 'bitselect' 'tmp_7749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_127)   --->   "%xor_ln189_72 = xor i1 %tmp_7749, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1594 'xor' 'xor_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_127 = and i1 %tmp_7748, i1 %xor_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1595 'and' 'and_ln189_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%select_ln189_72 = select i1 %and_ln189_127, i1 %icmp_ln189_74, i1 %icmp_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1596 'select' 'select_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%tmp_7750 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_18, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1597 'bitselect' 'tmp_7750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%xor_ln189_306 = xor i1 %tmp_7750, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1598 'xor' 'xor_ln189_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%and_ln189_128 = and i1 %icmp_ln189_73, i1 %xor_ln189_306" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1599 'and' 'and_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%select_ln189_73 = select i1 %and_ln189_127, i1 %and_ln189_128, i1 %icmp_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1600 'select' 'select_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%and_ln189_129 = and i1 %and_ln189_127, i1 %icmp_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1601 'and' 'and_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%xor_ln189_73 = xor i1 %select_ln189_72, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1602 'xor' 'xor_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%or_ln189_55 = or i1 %tmp_7749, i1 %xor_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1603 'or' 'or_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%xor_ln189_74 = xor i1 %tmp_7745, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1604 'xor' 'xor_ln189_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1605 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_130 = and i1 %or_ln189_55, i1 %xor_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1605 'and' 'and_ln189_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_131 = and i1 %tmp_7749, i1 %select_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1606 'and' 'and_ln189_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%or_ln189_234 = or i1 %and_ln189_129, i1 %and_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1607 'or' 'or_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%xor_ln189_75 = xor i1 %or_ln189_234, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1608 'xor' 'xor_ln189_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%and_ln189_132 = and i1 %tmp_7745, i1 %xor_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1609 'and' 'and_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_78)   --->   "%select_ln189_74 = select i1 %and_ln189_130, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1610 'select' 'select_ln189_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1611 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_56 = or i1 %and_ln189_130, i1 %and_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1611 'or' 'or_ln189_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1612 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_78 = select i1 %or_ln189_56, i16 %select_ln189_74, i16 %add_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1612 'select' 'masked_kernel_78' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%trunc_ln189_18 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_19, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1613 'partselect' 'trunc_ln189_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%tmp_7752 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_19, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1614 'bitselect' 'tmp_7752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%tmp_7753 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_19, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1615 'bitselect' 'tmp_7753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_134)   --->   "%tmp_7754 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_19, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1616 'bitselect' 'tmp_7754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%or_ln189_57 = or i1 %tmp_7752, i1 %icmp_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1617 'or' 'or_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%and_ln189_133 = and i1 %or_ln189_57, i1 %tmp_7753" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1618 'and' 'and_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%zext_ln189_19 = zext i1 %and_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1619 'zext' 'zext_ln189_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1620 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_19 = add i16 %trunc_ln189_18, i16 %zext_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1620 'add' 'add_ln189_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1621 [1/1] (0.00ns)   --->   "%tmp_7755 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_19, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1621 'bitselect' 'tmp_7755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_134)   --->   "%xor_ln189_76 = xor i1 %tmp_7755, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1622 'xor' 'xor_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_134 = and i1 %tmp_7754, i1 %xor_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1623 'and' 'and_ln189_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%select_ln189_76 = select i1 %and_ln189_134, i1 %icmp_ln189_78, i1 %icmp_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1624 'select' 'select_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%tmp_7756 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_19, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1625 'bitselect' 'tmp_7756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%xor_ln189_307 = xor i1 %tmp_7756, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1626 'xor' 'xor_ln189_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%and_ln189_135 = and i1 %icmp_ln189_77, i1 %xor_ln189_307" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1627 'and' 'and_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%select_ln189_77 = select i1 %and_ln189_134, i1 %and_ln189_135, i1 %icmp_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1628 'select' 'select_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%and_ln189_136 = and i1 %and_ln189_134, i1 %icmp_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1629 'and' 'and_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%xor_ln189_77 = xor i1 %select_ln189_76, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1630 'xor' 'xor_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%or_ln189_58 = or i1 %tmp_7755, i1 %xor_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1631 'or' 'or_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%xor_ln189_78 = xor i1 %tmp_7751, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1632 'xor' 'xor_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1633 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_137 = and i1 %or_ln189_58, i1 %xor_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1633 'and' 'and_ln189_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_138 = and i1 %tmp_7755, i1 %select_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1634 'and' 'and_ln189_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%or_ln189_235 = or i1 %and_ln189_136, i1 %and_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1635 'or' 'or_ln189_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%xor_ln189_79 = xor i1 %or_ln189_235, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1636 'xor' 'xor_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%and_ln189_139 = and i1 %tmp_7751, i1 %xor_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1637 'and' 'and_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_19)   --->   "%select_ln189_78 = select i1 %and_ln189_137, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1638 'select' 'select_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_59 = or i1 %and_ln189_137, i1 %and_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1639 'or' 'or_ln189_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1640 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_19 = select i1 %or_ln189_59, i16 %select_ln189_78, i16 %add_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1640 'select' 'masked_kernel_19' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln191_24 = sext i16 %masked_kernel_78" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1641 'sext' 'sext_ln191_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln191_25 = sext i16 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1642 'sext' 'sext_ln191_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1643 [1/1] (0.78ns)   --->   "%sum_2969 = add i16 %masked_kernel_19, i16 %masked_kernel_78" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1643 'add' 'sum_2969' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1644 [1/1] (0.78ns)   --->   "%add_ln191_12 = add i17 %sext_ln191_25, i17 %sext_ln191_24" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1644 'add' 'add_ln191_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_7757 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_12, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1645 'bitselect' 'tmp_7757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_7758 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2969, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1646 'bitselect' 'tmp_7758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node sum_2970)   --->   "%xor_ln191_24 = xor i1 %tmp_7757, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1647 'xor' 'xor_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node sum_2970)   --->   "%and_ln191_12 = and i1 %tmp_7758, i1 %xor_ln191_24" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1648 'and' 'and_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node sum_2970)   --->   "%xor_ln191_25 = xor i1 %tmp_7757, i1 %tmp_7758" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1649 'xor' 'xor_ln191_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node sum_2970)   --->   "%select_ln191_24 = select i1 %and_ln191_12, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1650 'select' 'select_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2970 = select i1 %xor_ln191_25, i16 %select_ln191_24, i16 %sum_2969" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1651 'select' 'sum_2970' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%trunc_ln189_19 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_20, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1652 'partselect' 'trunc_ln189_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%tmp_7760 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_20, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1653 'bitselect' 'tmp_7760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%tmp_7761 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_20, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1654 'bitselect' 'tmp_7761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_141)   --->   "%tmp_7762 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1655 'bitselect' 'tmp_7762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%or_ln189_60 = or i1 %tmp_7760, i1 %icmp_ln189_80" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1656 'or' 'or_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%and_ln189_140 = and i1 %or_ln189_60, i1 %tmp_7761" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1657 'and' 'and_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%zext_ln189_20 = zext i1 %and_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1658 'zext' 'zext_ln189_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1659 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_20 = add i16 %trunc_ln189_19, i16 %zext_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1659 'add' 'add_ln189_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_7763 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_20, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1660 'bitselect' 'tmp_7763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_141)   --->   "%xor_ln189_80 = xor i1 %tmp_7763, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1661 'xor' 'xor_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_141 = and i1 %tmp_7762, i1 %xor_ln189_80" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1662 'and' 'and_ln189_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%select_ln189_80 = select i1 %and_ln189_141, i1 %icmp_ln189_82, i1 %icmp_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1663 'select' 'select_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%tmp_7764 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_20, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1664 'bitselect' 'tmp_7764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%xor_ln189_308 = xor i1 %tmp_7764, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1665 'xor' 'xor_ln189_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%and_ln189_142 = and i1 %icmp_ln189_81, i1 %xor_ln189_308" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1666 'and' 'and_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%select_ln189_81 = select i1 %and_ln189_141, i1 %and_ln189_142, i1 %icmp_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1667 'select' 'select_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%and_ln189_143 = and i1 %and_ln189_141, i1 %icmp_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1668 'and' 'and_ln189_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%xor_ln189_81 = xor i1 %select_ln189_80, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1669 'xor' 'xor_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%or_ln189_61 = or i1 %tmp_7763, i1 %xor_ln189_81" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1670 'or' 'or_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%xor_ln189_82 = xor i1 %tmp_7759, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1671 'xor' 'xor_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1672 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_144 = and i1 %or_ln189_61, i1 %xor_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1672 'and' 'and_ln189_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1673 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_145 = and i1 %tmp_7763, i1 %select_ln189_81" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1673 'and' 'and_ln189_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%or_ln189_236 = or i1 %and_ln189_143, i1 %and_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1674 'or' 'or_ln189_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%xor_ln189_83 = xor i1 %or_ln189_236, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1675 'xor' 'xor_ln189_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%and_ln189_146 = and i1 %tmp_7759, i1 %xor_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1676 'and' 'and_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_20)   --->   "%select_ln189_82 = select i1 %and_ln189_144, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1677 'select' 'select_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1678 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_62 = or i1 %and_ln189_144, i1 %and_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1678 'or' 'or_ln189_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1679 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_20 = select i1 %or_ln189_62, i16 %select_ln189_82, i16 %add_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1679 'select' 'masked_kernel_20' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln191_26 = sext i16 %sum_2970" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1680 'sext' 'sext_ln191_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln191_27 = sext i16 %masked_kernel_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1681 'sext' 'sext_ln191_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1682 [1/1] (0.78ns)   --->   "%sum_2971 = add i16 %masked_kernel_20, i16 %sum_2970" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1682 'add' 'sum_2971' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1683 [1/1] (0.78ns)   --->   "%add_ln191_13 = add i17 %sext_ln191_27, i17 %sext_ln191_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1683 'add' 'add_ln191_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_7765 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_13, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1684 'bitselect' 'tmp_7765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_7766 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2971, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1685 'bitselect' 'tmp_7766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%trunc_ln189_20 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_21, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1686 'partselect' 'trunc_ln189_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%tmp_7789 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_21, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1687 'bitselect' 'tmp_7789' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%tmp_7790 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_21, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1688 'bitselect' 'tmp_7790' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_148)   --->   "%tmp_7791 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_21, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1689 'bitselect' 'tmp_7791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%or_ln189_63 = or i1 %tmp_7789, i1 %icmp_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1690 'or' 'or_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%and_ln189_147 = and i1 %or_ln189_63, i1 %tmp_7790" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1691 'and' 'and_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%zext_ln189_21 = zext i1 %and_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1692 'zext' 'zext_ln189_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1693 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_21 = add i16 %trunc_ln189_20, i16 %zext_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1693 'add' 'add_ln189_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1694 [1/1] (0.00ns)   --->   "%tmp_7792 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_21, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1694 'bitselect' 'tmp_7792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_148)   --->   "%xor_ln189_84 = xor i1 %tmp_7792, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1695 'xor' 'xor_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1696 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_148 = and i1 %tmp_7791, i1 %xor_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1696 'and' 'and_ln189_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%select_ln189_84 = select i1 %and_ln189_148, i1 %icmp_ln189_86, i1 %icmp_ln189_87" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1697 'select' 'select_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%tmp_7793 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_21, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1698 'bitselect' 'tmp_7793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%xor_ln189_309 = xor i1 %tmp_7793, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1699 'xor' 'xor_ln189_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%and_ln189_149 = and i1 %icmp_ln189_85, i1 %xor_ln189_309" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1700 'and' 'and_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%select_ln189_85 = select i1 %and_ln189_148, i1 %and_ln189_149, i1 %icmp_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1701 'select' 'select_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%and_ln189_150 = and i1 %and_ln189_148, i1 %icmp_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1702 'and' 'and_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%xor_ln189_85 = xor i1 %select_ln189_84, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1703 'xor' 'xor_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%or_ln189_64 = or i1 %tmp_7792, i1 %xor_ln189_85" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1704 'or' 'or_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%xor_ln189_86 = xor i1 %tmp_7788, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1705 'xor' 'xor_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1706 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_151 = and i1 %or_ln189_64, i1 %xor_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1706 'and' 'and_ln189_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1707 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_152 = and i1 %tmp_7792, i1 %select_ln189_85" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1707 'and' 'and_ln189_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%or_ln189_237 = or i1 %and_ln189_150, i1 %and_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1708 'or' 'or_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%xor_ln189_87 = xor i1 %or_ln189_237, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1709 'xor' 'xor_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%and_ln189_153 = and i1 %tmp_7788, i1 %xor_ln189_87" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1710 'and' 'and_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_79)   --->   "%select_ln189_86 = select i1 %and_ln189_151, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1711 'select' 'select_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1712 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_65 = or i1 %and_ln189_151, i1 %and_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1712 'or' 'or_ln189_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1713 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_79 = select i1 %or_ln189_65, i16 %select_ln189_86, i16 %add_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1713 'select' 'masked_kernel_79' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%trunc_ln189_21 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_22, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1714 'partselect' 'trunc_ln189_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%tmp_7795 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_22, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1715 'bitselect' 'tmp_7795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%tmp_7796 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_22, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1716 'bitselect' 'tmp_7796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_155)   --->   "%tmp_7797 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_22, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1717 'bitselect' 'tmp_7797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%or_ln189_66 = or i1 %tmp_7795, i1 %icmp_ln189_88" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1718 'or' 'or_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%and_ln189_154 = and i1 %or_ln189_66, i1 %tmp_7796" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1719 'and' 'and_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%zext_ln189_22 = zext i1 %and_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1720 'zext' 'zext_ln189_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1721 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_22 = add i16 %trunc_ln189_21, i16 %zext_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1721 'add' 'add_ln189_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_7798 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_22, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1722 'bitselect' 'tmp_7798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_155)   --->   "%xor_ln189_88 = xor i1 %tmp_7798, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1723 'xor' 'xor_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1724 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_155 = and i1 %tmp_7797, i1 %xor_ln189_88" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1724 'and' 'and_ln189_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%select_ln189_88 = select i1 %and_ln189_155, i1 %icmp_ln189_90, i1 %icmp_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1725 'select' 'select_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%tmp_7799 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_22, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1726 'bitselect' 'tmp_7799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%xor_ln189_310 = xor i1 %tmp_7799, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1727 'xor' 'xor_ln189_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%and_ln189_156 = and i1 %icmp_ln189_89, i1 %xor_ln189_310" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1728 'and' 'and_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%select_ln189_89 = select i1 %and_ln189_155, i1 %and_ln189_156, i1 %icmp_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1729 'select' 'select_ln189_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%and_ln189_157 = and i1 %and_ln189_155, i1 %icmp_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1730 'and' 'and_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%xor_ln189_89 = xor i1 %select_ln189_88, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1731 'xor' 'xor_ln189_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%or_ln189_67 = or i1 %tmp_7798, i1 %xor_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1732 'or' 'or_ln189_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%xor_ln189_90 = xor i1 %tmp_7794, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1733 'xor' 'xor_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1734 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_158 = and i1 %or_ln189_67, i1 %xor_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1734 'and' 'and_ln189_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_159 = and i1 %tmp_7798, i1 %select_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1735 'and' 'and_ln189_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%or_ln189_238 = or i1 %and_ln189_157, i1 %and_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1736 'or' 'or_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%xor_ln189_91 = xor i1 %or_ln189_238, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1737 'xor' 'xor_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%and_ln189_160 = and i1 %tmp_7794, i1 %xor_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1738 'and' 'and_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_22)   --->   "%select_ln189_90 = select i1 %and_ln189_158, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1739 'select' 'select_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_68 = or i1 %and_ln189_158, i1 %and_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1740 'or' 'or_ln189_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1741 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_22 = select i1 %or_ln189_68, i16 %select_ln189_90, i16 %add_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1741 'select' 'masked_kernel_22' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln191_28 = sext i16 %masked_kernel_79" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1742 'sext' 'sext_ln191_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln191_29 = sext i16 %masked_kernel_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1743 'sext' 'sext_ln191_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1744 [1/1] (0.78ns)   --->   "%sum_2974 = add i16 %masked_kernel_22, i16 %masked_kernel_79" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1744 'add' 'sum_2974' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1745 [1/1] (0.78ns)   --->   "%add_ln191_14 = add i17 %sext_ln191_29, i17 %sext_ln191_28" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1745 'add' 'add_ln191_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_7800 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_14, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1746 'bitselect' 'tmp_7800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1747 [1/1] (0.00ns)   --->   "%tmp_7801 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2974, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1747 'bitselect' 'tmp_7801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node sum_2975)   --->   "%xor_ln191_28 = xor i1 %tmp_7800, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1748 'xor' 'xor_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node sum_2975)   --->   "%and_ln191_14 = and i1 %tmp_7801, i1 %xor_ln191_28" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1749 'and' 'and_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node sum_2975)   --->   "%xor_ln191_29 = xor i1 %tmp_7800, i1 %tmp_7801" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1750 'xor' 'xor_ln191_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node sum_2975)   --->   "%select_ln191_28 = select i1 %and_ln191_14, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1751 'select' 'select_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2975 = select i1 %xor_ln191_29, i16 %select_ln191_28, i16 %sum_2974" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1752 'select' 'sum_2975' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%trunc_ln189_22 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_23, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1753 'partselect' 'trunc_ln189_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%tmp_7803 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_23, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1754 'bitselect' 'tmp_7803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%tmp_7804 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_23, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1755 'bitselect' 'tmp_7804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_162)   --->   "%tmp_7805 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_23, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1756 'bitselect' 'tmp_7805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%or_ln189_69 = or i1 %tmp_7803, i1 %icmp_ln189_92" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1757 'or' 'or_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%and_ln189_161 = and i1 %or_ln189_69, i1 %tmp_7804" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1758 'and' 'and_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%zext_ln189_23 = zext i1 %and_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1759 'zext' 'zext_ln189_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_23 = add i16 %trunc_ln189_22, i16 %zext_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1760 'add' 'add_ln189_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1761 [1/1] (0.00ns)   --->   "%tmp_7806 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_23, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1761 'bitselect' 'tmp_7806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_162)   --->   "%xor_ln189_92 = xor i1 %tmp_7806, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1762 'xor' 'xor_ln189_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1763 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_162 = and i1 %tmp_7805, i1 %xor_ln189_92" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1763 'and' 'and_ln189_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%select_ln189_92 = select i1 %and_ln189_162, i1 %icmp_ln189_94, i1 %icmp_ln189_95" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1764 'select' 'select_ln189_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%tmp_7807 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_23, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1765 'bitselect' 'tmp_7807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%xor_ln189_311 = xor i1 %tmp_7807, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1766 'xor' 'xor_ln189_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%and_ln189_163 = and i1 %icmp_ln189_93, i1 %xor_ln189_311" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1767 'and' 'and_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%select_ln189_93 = select i1 %and_ln189_162, i1 %and_ln189_163, i1 %icmp_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1768 'select' 'select_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%and_ln189_164 = and i1 %and_ln189_162, i1 %icmp_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1769 'and' 'and_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%xor_ln189_93 = xor i1 %select_ln189_92, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1770 'xor' 'xor_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%or_ln189_70 = or i1 %tmp_7806, i1 %xor_ln189_93" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1771 'or' 'or_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%xor_ln189_94 = xor i1 %tmp_7802, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1772 'xor' 'xor_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1773 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_165 = and i1 %or_ln189_70, i1 %xor_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1773 'and' 'and_ln189_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1774 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_166 = and i1 %tmp_7806, i1 %select_ln189_93" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1774 'and' 'and_ln189_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%or_ln189_239 = or i1 %and_ln189_164, i1 %and_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1775 'or' 'or_ln189_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%xor_ln189_95 = xor i1 %or_ln189_239, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1776 'xor' 'xor_ln189_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%and_ln189_167 = and i1 %tmp_7802, i1 %xor_ln189_95" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1777 'and' 'and_ln189_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_23)   --->   "%select_ln189_94 = select i1 %and_ln189_165, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1778 'select' 'select_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_71 = or i1 %and_ln189_165, i1 %and_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1779 'or' 'or_ln189_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1780 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_23 = select i1 %or_ln189_71, i16 %select_ln189_94, i16 %add_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1780 'select' 'masked_kernel_23' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln191_30 = sext i16 %sum_2975" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1781 'sext' 'sext_ln191_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln191_31 = sext i16 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1782 'sext' 'sext_ln191_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1783 [1/1] (0.78ns)   --->   "%sum_2976 = add i16 %masked_kernel_23, i16 %sum_2975" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1783 'add' 'sum_2976' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (0.78ns)   --->   "%add_ln191_15 = add i17 %sext_ln191_31, i17 %sext_ln191_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1784 'add' 'add_ln191_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (0.00ns)   --->   "%tmp_7808 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_15, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1785 'bitselect' 'tmp_7808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_7809 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2976, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1786 'bitselect' 'tmp_7809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%trunc_ln189_23 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_24, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1787 'partselect' 'trunc_ln189_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%tmp_7832 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_24, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1788 'bitselect' 'tmp_7832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%tmp_7833 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_24, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1789 'bitselect' 'tmp_7833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_169)   --->   "%tmp_7834 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_24, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1790 'bitselect' 'tmp_7834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%or_ln189_72 = or i1 %tmp_7832, i1 %icmp_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1791 'or' 'or_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%and_ln189_168 = and i1 %or_ln189_72, i1 %tmp_7833" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1792 'and' 'and_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%zext_ln189_24 = zext i1 %and_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1793 'zext' 'zext_ln189_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1794 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_24 = add i16 %trunc_ln189_23, i16 %zext_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1794 'add' 'add_ln189_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.00ns)   --->   "%tmp_7835 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_24, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1795 'bitselect' 'tmp_7835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_169)   --->   "%xor_ln189_96 = xor i1 %tmp_7835, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1796 'xor' 'xor_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1797 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_169 = and i1 %tmp_7834, i1 %xor_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1797 'and' 'and_ln189_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%select_ln189_96 = select i1 %and_ln189_169, i1 %icmp_ln189_98, i1 %icmp_ln189_99" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1798 'select' 'select_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%tmp_7836 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_24, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1799 'bitselect' 'tmp_7836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%xor_ln189_312 = xor i1 %tmp_7836, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1800 'xor' 'xor_ln189_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%and_ln189_170 = and i1 %icmp_ln189_97, i1 %xor_ln189_312" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1801 'and' 'and_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%select_ln189_97 = select i1 %and_ln189_169, i1 %and_ln189_170, i1 %icmp_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1802 'select' 'select_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%and_ln189_171 = and i1 %and_ln189_169, i1 %icmp_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1803 'and' 'and_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%xor_ln189_97 = xor i1 %select_ln189_96, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1804 'xor' 'xor_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%or_ln189_73 = or i1 %tmp_7835, i1 %xor_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1805 'or' 'or_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%xor_ln189_98 = xor i1 %tmp_7831, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1806 'xor' 'xor_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1807 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_172 = and i1 %or_ln189_73, i1 %xor_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1807 'and' 'and_ln189_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1808 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_173 = and i1 %tmp_7835, i1 %select_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1808 'and' 'and_ln189_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%or_ln189_240 = or i1 %and_ln189_171, i1 %and_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1809 'or' 'or_ln189_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%xor_ln189_99 = xor i1 %or_ln189_240, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1810 'xor' 'xor_ln189_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%and_ln189_174 = and i1 %tmp_7831, i1 %xor_ln189_99" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1811 'and' 'and_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_80)   --->   "%select_ln189_98 = select i1 %and_ln189_172, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1812 'select' 'select_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1813 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_74 = or i1 %and_ln189_172, i1 %and_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1813 'or' 'or_ln189_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1814 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_80 = select i1 %or_ln189_74, i16 %select_ln189_98, i16 %add_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1814 'select' 'masked_kernel_80' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%trunc_ln189_24 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_25, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1815 'partselect' 'trunc_ln189_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%tmp_7838 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_25, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1816 'bitselect' 'tmp_7838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%tmp_7839 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_25, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1817 'bitselect' 'tmp_7839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_176)   --->   "%tmp_7840 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_25, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1818 'bitselect' 'tmp_7840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%or_ln189_75 = or i1 %tmp_7838, i1 %icmp_ln189_100" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1819 'or' 'or_ln189_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%and_ln189_175 = and i1 %or_ln189_75, i1 %tmp_7839" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1820 'and' 'and_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%zext_ln189_25 = zext i1 %and_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1821 'zext' 'zext_ln189_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_25 = add i16 %trunc_ln189_24, i16 %zext_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1822 'add' 'add_ln189_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp_7841 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_25, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1823 'bitselect' 'tmp_7841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_176)   --->   "%xor_ln189_100 = xor i1 %tmp_7841, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1824 'xor' 'xor_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1825 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_176 = and i1 %tmp_7840, i1 %xor_ln189_100" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1825 'and' 'and_ln189_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%select_ln189_100 = select i1 %and_ln189_176, i1 %icmp_ln189_102, i1 %icmp_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1826 'select' 'select_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%tmp_7842 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_25, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1827 'bitselect' 'tmp_7842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%xor_ln189_313 = xor i1 %tmp_7842, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1828 'xor' 'xor_ln189_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%and_ln189_177 = and i1 %icmp_ln189_101, i1 %xor_ln189_313" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1829 'and' 'and_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%select_ln189_101 = select i1 %and_ln189_176, i1 %and_ln189_177, i1 %icmp_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1830 'select' 'select_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%and_ln189_178 = and i1 %and_ln189_176, i1 %icmp_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1831 'and' 'and_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%xor_ln189_101 = xor i1 %select_ln189_100, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1832 'xor' 'xor_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%or_ln189_76 = or i1 %tmp_7841, i1 %xor_ln189_101" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1833 'or' 'or_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%xor_ln189_102 = xor i1 %tmp_7837, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1834 'xor' 'xor_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_179 = and i1 %or_ln189_76, i1 %xor_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1835 'and' 'and_ln189_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1836 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_180 = and i1 %tmp_7841, i1 %select_ln189_101" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1836 'and' 'and_ln189_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%or_ln189_241 = or i1 %and_ln189_178, i1 %and_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1837 'or' 'or_ln189_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%xor_ln189_103 = xor i1 %or_ln189_241, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1838 'xor' 'xor_ln189_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%and_ln189_181 = and i1 %tmp_7837, i1 %xor_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1839 'and' 'and_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_25)   --->   "%select_ln189_102 = select i1 %and_ln189_179, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1840 'select' 'select_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1841 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_77 = or i1 %and_ln189_179, i1 %and_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1841 'or' 'or_ln189_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1842 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_25 = select i1 %or_ln189_77, i16 %select_ln189_102, i16 %add_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1842 'select' 'masked_kernel_25' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln191_32 = sext i16 %masked_kernel_80" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1843 'sext' 'sext_ln191_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln191_33 = sext i16 %masked_kernel_25" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1844 'sext' 'sext_ln191_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1845 [1/1] (0.78ns)   --->   "%sum_2979 = add i16 %masked_kernel_25, i16 %masked_kernel_80" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1845 'add' 'sum_2979' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1846 [1/1] (0.78ns)   --->   "%add_ln191_16 = add i17 %sext_ln191_33, i17 %sext_ln191_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1846 'add' 'add_ln191_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_7843 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_16, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1847 'bitselect' 'tmp_7843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1848 [1/1] (0.00ns)   --->   "%tmp_7844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2979, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1848 'bitselect' 'tmp_7844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node sum_2980)   --->   "%xor_ln191_32 = xor i1 %tmp_7843, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1849 'xor' 'xor_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node sum_2980)   --->   "%and_ln191_16 = and i1 %tmp_7844, i1 %xor_ln191_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1850 'and' 'and_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node sum_2980)   --->   "%xor_ln191_33 = xor i1 %tmp_7843, i1 %tmp_7844" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1851 'xor' 'xor_ln191_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node sum_2980)   --->   "%select_ln191_32 = select i1 %and_ln191_16, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1852 'select' 'select_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1853 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2980 = select i1 %xor_ln191_33, i16 %select_ln191_32, i16 %sum_2979" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1853 'select' 'sum_2980' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%trunc_ln189_25 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_26, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1854 'partselect' 'trunc_ln189_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%tmp_7846 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_26, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1855 'bitselect' 'tmp_7846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%tmp_7847 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_26, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1856 'bitselect' 'tmp_7847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_183)   --->   "%tmp_7848 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_26, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1857 'bitselect' 'tmp_7848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%or_ln189_78 = or i1 %tmp_7846, i1 %icmp_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1858 'or' 'or_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%and_ln189_182 = and i1 %or_ln189_78, i1 %tmp_7847" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1859 'and' 'and_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%zext_ln189_26 = zext i1 %and_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1860 'zext' 'zext_ln189_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1861 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_26 = add i16 %trunc_ln189_25, i16 %zext_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1861 'add' 'add_ln189_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp_7849 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_26, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1862 'bitselect' 'tmp_7849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_183)   --->   "%xor_ln189_104 = xor i1 %tmp_7849, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1863 'xor' 'xor_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_183 = and i1 %tmp_7848, i1 %xor_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1864 'and' 'and_ln189_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%select_ln189_104 = select i1 %and_ln189_183, i1 %icmp_ln189_106, i1 %icmp_ln189_107" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1865 'select' 'select_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%tmp_7850 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_26, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1866 'bitselect' 'tmp_7850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%xor_ln189_314 = xor i1 %tmp_7850, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1867 'xor' 'xor_ln189_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%and_ln189_184 = and i1 %icmp_ln189_105, i1 %xor_ln189_314" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1868 'and' 'and_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%select_ln189_105 = select i1 %and_ln189_183, i1 %and_ln189_184, i1 %icmp_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1869 'select' 'select_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%and_ln189_185 = and i1 %and_ln189_183, i1 %icmp_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1870 'and' 'and_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%xor_ln189_105 = xor i1 %select_ln189_104, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1871 'xor' 'xor_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%or_ln189_79 = or i1 %tmp_7849, i1 %xor_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1872 'or' 'or_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%xor_ln189_106 = xor i1 %tmp_7845, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1873 'xor' 'xor_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1874 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_186 = and i1 %or_ln189_79, i1 %xor_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1874 'and' 'and_ln189_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1875 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_187 = and i1 %tmp_7849, i1 %select_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1875 'and' 'and_ln189_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%or_ln189_242 = or i1 %and_ln189_185, i1 %and_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1876 'or' 'or_ln189_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%xor_ln189_107 = xor i1 %or_ln189_242, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1877 'xor' 'xor_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%and_ln189_188 = and i1 %tmp_7845, i1 %xor_ln189_107" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1878 'and' 'and_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_26)   --->   "%select_ln189_106 = select i1 %and_ln189_186, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1879 'select' 'select_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_80 = or i1 %and_ln189_186, i1 %and_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1880 'or' 'or_ln189_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_26 = select i1 %or_ln189_80, i16 %select_ln189_106, i16 %add_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1881 'select' 'masked_kernel_26' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln191_34 = sext i16 %sum_2980" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1882 'sext' 'sext_ln191_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln191_35 = sext i16 %masked_kernel_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1883 'sext' 'sext_ln191_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1884 [1/1] (0.78ns)   --->   "%sum_2981 = add i16 %masked_kernel_26, i16 %sum_2980" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1884 'add' 'sum_2981' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.78ns)   --->   "%add_ln191_17 = add i17 %sext_ln191_35, i17 %sext_ln191_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1885 'add' 'add_ln191_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_7851 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_17, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1886 'bitselect' 'tmp_7851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_7852 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2981, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1887 'bitselect' 'tmp_7852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%trunc_ln189_26 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_27, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1888 'partselect' 'trunc_ln189_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%tmp_7875 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_27, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1889 'bitselect' 'tmp_7875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%tmp_7876 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_27, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1890 'bitselect' 'tmp_7876' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_190)   --->   "%tmp_7877 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_27, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1891 'bitselect' 'tmp_7877' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%or_ln189_81 = or i1 %tmp_7875, i1 %icmp_ln189_108" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1892 'or' 'or_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%and_ln189_189 = and i1 %or_ln189_81, i1 %tmp_7876" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1893 'and' 'and_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%zext_ln189_27 = zext i1 %and_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1894 'zext' 'zext_ln189_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_27 = add i16 %trunc_ln189_26, i16 %zext_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1895 'add' 'add_ln189_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_7878 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_27, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1896 'bitselect' 'tmp_7878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_190)   --->   "%xor_ln189_108 = xor i1 %tmp_7878, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1897 'xor' 'xor_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1898 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_190 = and i1 %tmp_7877, i1 %xor_ln189_108" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1898 'and' 'and_ln189_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%select_ln189_108 = select i1 %and_ln189_190, i1 %icmp_ln189_110, i1 %icmp_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1899 'select' 'select_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%tmp_7879 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_27, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1900 'bitselect' 'tmp_7879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%xor_ln189_315 = xor i1 %tmp_7879, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1901 'xor' 'xor_ln189_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%and_ln189_191 = and i1 %icmp_ln189_109, i1 %xor_ln189_315" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1902 'and' 'and_ln189_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%select_ln189_109 = select i1 %and_ln189_190, i1 %and_ln189_191, i1 %icmp_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1903 'select' 'select_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%and_ln189_192 = and i1 %and_ln189_190, i1 %icmp_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1904 'and' 'and_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%xor_ln189_109 = xor i1 %select_ln189_108, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1905 'xor' 'xor_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%or_ln189_82 = or i1 %tmp_7878, i1 %xor_ln189_109" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1906 'or' 'or_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%xor_ln189_110 = xor i1 %tmp_7874, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1907 'xor' 'xor_ln189_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_193 = and i1 %or_ln189_82, i1 %xor_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1908 'and' 'and_ln189_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_194 = and i1 %tmp_7878, i1 %select_ln189_109" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1909 'and' 'and_ln189_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%or_ln189_243 = or i1 %and_ln189_192, i1 %and_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1910 'or' 'or_ln189_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%xor_ln189_111 = xor i1 %or_ln189_243, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1911 'xor' 'xor_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%and_ln189_195 = and i1 %tmp_7874, i1 %xor_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1912 'and' 'and_ln189_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_81)   --->   "%select_ln189_110 = select i1 %and_ln189_193, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1913 'select' 'select_ln189_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1914 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_83 = or i1 %and_ln189_193, i1 %and_ln189_195" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1914 'or' 'or_ln189_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1915 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_81 = select i1 %or_ln189_83, i16 %select_ln189_110, i16 %add_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1915 'select' 'masked_kernel_81' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%trunc_ln189_27 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_28, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1916 'partselect' 'trunc_ln189_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%tmp_7881 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_28, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1917 'bitselect' 'tmp_7881' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%tmp_7882 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_28, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1918 'bitselect' 'tmp_7882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_197)   --->   "%tmp_7883 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_28, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1919 'bitselect' 'tmp_7883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%or_ln189_84 = or i1 %tmp_7881, i1 %icmp_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1920 'or' 'or_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%and_ln189_196 = and i1 %or_ln189_84, i1 %tmp_7882" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1921 'and' 'and_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%zext_ln189_28 = zext i1 %and_ln189_196" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1922 'zext' 'zext_ln189_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1923 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_28 = add i16 %trunc_ln189_27, i16 %zext_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1923 'add' 'add_ln189_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_7884 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_28, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1924 'bitselect' 'tmp_7884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_197)   --->   "%xor_ln189_112 = xor i1 %tmp_7884, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1925 'xor' 'xor_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_197 = and i1 %tmp_7883, i1 %xor_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1926 'and' 'and_ln189_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%select_ln189_112 = select i1 %and_ln189_197, i1 %icmp_ln189_114, i1 %icmp_ln189_115" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1927 'select' 'select_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%tmp_7885 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_28, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1928 'bitselect' 'tmp_7885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%xor_ln189_316 = xor i1 %tmp_7885, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1929 'xor' 'xor_ln189_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%and_ln189_198 = and i1 %icmp_ln189_113, i1 %xor_ln189_316" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1930 'and' 'and_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%select_ln189_113 = select i1 %and_ln189_197, i1 %and_ln189_198, i1 %icmp_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1931 'select' 'select_ln189_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%and_ln189_199 = and i1 %and_ln189_197, i1 %icmp_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1932 'and' 'and_ln189_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%xor_ln189_113 = xor i1 %select_ln189_112, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1933 'xor' 'xor_ln189_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%or_ln189_85 = or i1 %tmp_7884, i1 %xor_ln189_113" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1934 'or' 'or_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%xor_ln189_114 = xor i1 %tmp_7880, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1935 'xor' 'xor_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_200 = and i1 %or_ln189_85, i1 %xor_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1936 'and' 'and_ln189_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_201 = and i1 %tmp_7884, i1 %select_ln189_113" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1937 'and' 'and_ln189_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%or_ln189_244 = or i1 %and_ln189_199, i1 %and_ln189_201" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1938 'or' 'or_ln189_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%xor_ln189_115 = xor i1 %or_ln189_244, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1939 'xor' 'xor_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%and_ln189_202 = and i1 %tmp_7880, i1 %xor_ln189_115" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1940 'and' 'and_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_28)   --->   "%select_ln189_114 = select i1 %and_ln189_200, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1941 'select' 'select_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1942 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_86 = or i1 %and_ln189_200, i1 %and_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1942 'or' 'or_ln189_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1943 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_28 = select i1 %or_ln189_86, i16 %select_ln189_114, i16 %add_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1943 'select' 'masked_kernel_28' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln191_36 = sext i16 %masked_kernel_81" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1944 'sext' 'sext_ln191_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln191_37 = sext i16 %masked_kernel_28" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1945 'sext' 'sext_ln191_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1946 [1/1] (0.78ns)   --->   "%sum_2984 = add i16 %masked_kernel_28, i16 %masked_kernel_81" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1946 'add' 'sum_2984' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1947 [1/1] (0.78ns)   --->   "%add_ln191_18 = add i17 %sext_ln191_37, i17 %sext_ln191_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1947 'add' 'add_ln191_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1948 [1/1] (0.00ns)   --->   "%tmp_7886 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_18, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1948 'bitselect' 'tmp_7886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp_7887 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2984, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1949 'bitselect' 'tmp_7887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node sum_2985)   --->   "%xor_ln191_36 = xor i1 %tmp_7886, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1950 'xor' 'xor_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node sum_2985)   --->   "%and_ln191_18 = and i1 %tmp_7887, i1 %xor_ln191_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1951 'and' 'and_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node sum_2985)   --->   "%xor_ln191_37 = xor i1 %tmp_7886, i1 %tmp_7887" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1952 'xor' 'xor_ln191_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node sum_2985)   --->   "%select_ln191_36 = select i1 %and_ln191_18, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1953 'select' 'select_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1954 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2985 = select i1 %xor_ln191_37, i16 %select_ln191_36, i16 %sum_2984" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1954 'select' 'sum_2985' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%trunc_ln189_28 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_29, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1955 'partselect' 'trunc_ln189_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%tmp_7889 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_29, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1956 'bitselect' 'tmp_7889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%tmp_7890 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_29, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1957 'bitselect' 'tmp_7890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_204)   --->   "%tmp_7891 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_29, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1958 'bitselect' 'tmp_7891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%or_ln189_87 = or i1 %tmp_7889, i1 %icmp_ln189_116" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1959 'or' 'or_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%and_ln189_203 = and i1 %or_ln189_87, i1 %tmp_7890" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1960 'and' 'and_ln189_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%zext_ln189_29 = zext i1 %and_ln189_203" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1961 'zext' 'zext_ln189_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1962 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_29 = add i16 %trunc_ln189_28, i16 %zext_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1962 'add' 'add_ln189_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (0.00ns)   --->   "%tmp_7892 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_29, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1963 'bitselect' 'tmp_7892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_204)   --->   "%xor_ln189_116 = xor i1 %tmp_7892, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1964 'xor' 'xor_ln189_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_204 = and i1 %tmp_7891, i1 %xor_ln189_116" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1965 'and' 'and_ln189_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%select_ln189_116 = select i1 %and_ln189_204, i1 %icmp_ln189_118, i1 %icmp_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1966 'select' 'select_ln189_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%tmp_7893 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_29, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1967 'bitselect' 'tmp_7893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%xor_ln189_317 = xor i1 %tmp_7893, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1968 'xor' 'xor_ln189_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%and_ln189_205 = and i1 %icmp_ln189_117, i1 %xor_ln189_317" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1969 'and' 'and_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%select_ln189_117 = select i1 %and_ln189_204, i1 %and_ln189_205, i1 %icmp_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1970 'select' 'select_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%and_ln189_206 = and i1 %and_ln189_204, i1 %icmp_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1971 'and' 'and_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%xor_ln189_117 = xor i1 %select_ln189_116, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1972 'xor' 'xor_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%or_ln189_88 = or i1 %tmp_7892, i1 %xor_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1973 'or' 'or_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%xor_ln189_118 = xor i1 %tmp_7888, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1974 'xor' 'xor_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1975 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_207 = and i1 %or_ln189_88, i1 %xor_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1975 'and' 'and_ln189_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1976 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_208 = and i1 %tmp_7892, i1 %select_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1976 'and' 'and_ln189_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%or_ln189_245 = or i1 %and_ln189_206, i1 %and_ln189_208" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1977 'or' 'or_ln189_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%xor_ln189_119 = xor i1 %or_ln189_245, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1978 'xor' 'xor_ln189_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%and_ln189_209 = and i1 %tmp_7888, i1 %xor_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1979 'and' 'and_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_29)   --->   "%select_ln189_118 = select i1 %and_ln189_207, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1980 'select' 'select_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1981 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_89 = or i1 %and_ln189_207, i1 %and_ln189_209" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1981 'or' 'or_ln189_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1982 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_29 = select i1 %or_ln189_89, i16 %select_ln189_118, i16 %add_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1982 'select' 'masked_kernel_29' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln191_38 = sext i16 %sum_2985" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1983 'sext' 'sext_ln191_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln191_39 = sext i16 %masked_kernel_29" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1984 'sext' 'sext_ln191_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1985 [1/1] (0.78ns)   --->   "%sum_2986 = add i16 %masked_kernel_29, i16 %sum_2985" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1985 'add' 'sum_2986' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/1] (0.78ns)   --->   "%add_ln191_19 = add i17 %sext_ln191_39, i17 %sext_ln191_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1986 'add' 'add_ln191_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1987 [1/1] (0.00ns)   --->   "%tmp_7894 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_19, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1987 'bitselect' 'tmp_7894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1988 [1/1] (0.00ns)   --->   "%tmp_7895 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2986, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 1988 'bitselect' 'tmp_7895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%trunc_ln189_29 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_30, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1989 'partselect' 'trunc_ln189_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%tmp_7918 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_30, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1990 'bitselect' 'tmp_7918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%tmp_7919 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_30, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1991 'bitselect' 'tmp_7919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_211)   --->   "%tmp_7920 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_30, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1992 'bitselect' 'tmp_7920' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%or_ln189_90 = or i1 %tmp_7918, i1 %icmp_ln189_120" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1993 'or' 'or_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%and_ln189_210 = and i1 %or_ln189_90, i1 %tmp_7919" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1994 'and' 'and_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%zext_ln189_30 = zext i1 %and_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1995 'zext' 'zext_ln189_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1996 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_30 = add i16 %trunc_ln189_29, i16 %zext_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1996 'add' 'add_ln189_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_7921 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_30, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1997 'bitselect' 'tmp_7921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_211)   --->   "%xor_ln189_120 = xor i1 %tmp_7921, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1998 'xor' 'xor_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1999 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_211 = and i1 %tmp_7920, i1 %xor_ln189_120" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1999 'and' 'and_ln189_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%select_ln189_120 = select i1 %and_ln189_211, i1 %icmp_ln189_122, i1 %icmp_ln189_123" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2000 'select' 'select_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%tmp_7922 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_30, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2001 'bitselect' 'tmp_7922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%xor_ln189_318 = xor i1 %tmp_7922, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2002 'xor' 'xor_ln189_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%and_ln189_212 = and i1 %icmp_ln189_121, i1 %xor_ln189_318" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2003 'and' 'and_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%select_ln189_121 = select i1 %and_ln189_211, i1 %and_ln189_212, i1 %icmp_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2004 'select' 'select_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%and_ln189_213 = and i1 %and_ln189_211, i1 %icmp_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2005 'and' 'and_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%xor_ln189_121 = xor i1 %select_ln189_120, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2006 'xor' 'xor_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%or_ln189_91 = or i1 %tmp_7921, i1 %xor_ln189_121" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2007 'or' 'or_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%xor_ln189_122 = xor i1 %tmp_7917, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2008 'xor' 'xor_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2009 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_214 = and i1 %or_ln189_91, i1 %xor_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2009 'and' 'and_ln189_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2010 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_215 = and i1 %tmp_7921, i1 %select_ln189_121" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2010 'and' 'and_ln189_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%or_ln189_246 = or i1 %and_ln189_213, i1 %and_ln189_215" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2011 'or' 'or_ln189_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%xor_ln189_123 = xor i1 %or_ln189_246, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2012 'xor' 'xor_ln189_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%and_ln189_216 = and i1 %tmp_7917, i1 %xor_ln189_123" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2013 'and' 'and_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_82)   --->   "%select_ln189_122 = select i1 %and_ln189_214, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2014 'select' 'select_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2015 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_92 = or i1 %and_ln189_214, i1 %and_ln189_216" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2015 'or' 'or_ln189_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2016 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_82 = select i1 %or_ln189_92, i16 %select_ln189_122, i16 %add_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2016 'select' 'masked_kernel_82' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%trunc_ln189_30 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_31, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2017 'partselect' 'trunc_ln189_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%tmp_7924 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_31, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2018 'bitselect' 'tmp_7924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%tmp_7925 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_31, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2019 'bitselect' 'tmp_7925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_218)   --->   "%tmp_7926 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_31, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2020 'bitselect' 'tmp_7926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%or_ln189_93 = or i1 %tmp_7924, i1 %icmp_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2021 'or' 'or_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%and_ln189_217 = and i1 %or_ln189_93, i1 %tmp_7925" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2022 'and' 'and_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%zext_ln189_31 = zext i1 %and_ln189_217" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2023 'zext' 'zext_ln189_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_31 = add i16 %trunc_ln189_30, i16 %zext_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2024 'add' 'add_ln189_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.00ns)   --->   "%tmp_7927 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_31, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2025 'bitselect' 'tmp_7927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_218)   --->   "%xor_ln189_124 = xor i1 %tmp_7927, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2026 'xor' 'xor_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2027 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_218 = and i1 %tmp_7926, i1 %xor_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2027 'and' 'and_ln189_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%select_ln189_124 = select i1 %and_ln189_218, i1 %icmp_ln189_126, i1 %icmp_ln189_127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2028 'select' 'select_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%tmp_7928 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_31, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2029 'bitselect' 'tmp_7928' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%xor_ln189_319 = xor i1 %tmp_7928, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2030 'xor' 'xor_ln189_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%and_ln189_219 = and i1 %icmp_ln189_125, i1 %xor_ln189_319" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2031 'and' 'and_ln189_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%select_ln189_125 = select i1 %and_ln189_218, i1 %and_ln189_219, i1 %icmp_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2032 'select' 'select_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%and_ln189_220 = and i1 %and_ln189_218, i1 %icmp_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2033 'and' 'and_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%xor_ln189_125 = xor i1 %select_ln189_124, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2034 'xor' 'xor_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%or_ln189_94 = or i1 %tmp_7927, i1 %xor_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2035 'or' 'or_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%xor_ln189_126 = xor i1 %tmp_7923, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2036 'xor' 'xor_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2037 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_221 = and i1 %or_ln189_94, i1 %xor_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2037 'and' 'and_ln189_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2038 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_222 = and i1 %tmp_7927, i1 %select_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2038 'and' 'and_ln189_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%or_ln189_247 = or i1 %and_ln189_220, i1 %and_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2039 'or' 'or_ln189_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%xor_ln189_127 = xor i1 %or_ln189_247, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2040 'xor' 'xor_ln189_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%and_ln189_223 = and i1 %tmp_7923, i1 %xor_ln189_127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2041 'and' 'and_ln189_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_31)   --->   "%select_ln189_126 = select i1 %and_ln189_221, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2042 'select' 'select_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2043 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_95 = or i1 %and_ln189_221, i1 %and_ln189_223" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2043 'or' 'or_ln189_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2044 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_31 = select i1 %or_ln189_95, i16 %select_ln189_126, i16 %add_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2044 'select' 'masked_kernel_31' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln191_40 = sext i16 %masked_kernel_82" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2045 'sext' 'sext_ln191_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln191_41 = sext i16 %masked_kernel_31" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2046 'sext' 'sext_ln191_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.78ns)   --->   "%sum_2989 = add i16 %masked_kernel_31, i16 %masked_kernel_82" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2047 'add' 'sum_2989' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2048 [1/1] (0.78ns)   --->   "%add_ln191_20 = add i17 %sext_ln191_41, i17 %sext_ln191_40" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2048 'add' 'add_ln191_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2049 [1/1] (0.00ns)   --->   "%tmp_7929 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_20, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2049 'bitselect' 'tmp_7929' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_7930 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2989, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2050 'bitselect' 'tmp_7930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node sum_2990)   --->   "%xor_ln191_40 = xor i1 %tmp_7929, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2051 'xor' 'xor_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node sum_2990)   --->   "%and_ln191_20 = and i1 %tmp_7930, i1 %xor_ln191_40" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2052 'and' 'and_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node sum_2990)   --->   "%xor_ln191_41 = xor i1 %tmp_7929, i1 %tmp_7930" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2053 'xor' 'xor_ln191_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node sum_2990)   --->   "%select_ln191_40 = select i1 %and_ln191_20, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2054 'select' 'select_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2055 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2990 = select i1 %xor_ln191_41, i16 %select_ln191_40, i16 %sum_2989" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2055 'select' 'sum_2990' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%trunc_ln189_31 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_32, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2056 'partselect' 'trunc_ln189_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%tmp_7932 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_32, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2057 'bitselect' 'tmp_7932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%tmp_7933 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_32, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2058 'bitselect' 'tmp_7933' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_225)   --->   "%tmp_7934 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_32, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2059 'bitselect' 'tmp_7934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%or_ln189_96 = or i1 %tmp_7932, i1 %icmp_ln189_128" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2060 'or' 'or_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%and_ln189_224 = and i1 %or_ln189_96, i1 %tmp_7933" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2061 'and' 'and_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%zext_ln189_32 = zext i1 %and_ln189_224" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2062 'zext' 'zext_ln189_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2063 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_32 = add i16 %trunc_ln189_31, i16 %zext_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2063 'add' 'add_ln189_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_7935 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_32, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2064 'bitselect' 'tmp_7935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_225)   --->   "%xor_ln189_128 = xor i1 %tmp_7935, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2065 'xor' 'xor_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2066 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_225 = and i1 %tmp_7934, i1 %xor_ln189_128" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2066 'and' 'and_ln189_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%select_ln189_128 = select i1 %and_ln189_225, i1 %icmp_ln189_130, i1 %icmp_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2067 'select' 'select_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%tmp_7936 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_32, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2068 'bitselect' 'tmp_7936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%xor_ln189_320 = xor i1 %tmp_7936, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2069 'xor' 'xor_ln189_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%and_ln189_226 = and i1 %icmp_ln189_129, i1 %xor_ln189_320" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2070 'and' 'and_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%select_ln189_129 = select i1 %and_ln189_225, i1 %and_ln189_226, i1 %icmp_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2071 'select' 'select_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%and_ln189_227 = and i1 %and_ln189_225, i1 %icmp_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2072 'and' 'and_ln189_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%xor_ln189_129 = xor i1 %select_ln189_128, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2073 'xor' 'xor_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%or_ln189_97 = or i1 %tmp_7935, i1 %xor_ln189_129" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2074 'or' 'or_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%xor_ln189_130 = xor i1 %tmp_7931, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2075 'xor' 'xor_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2076 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_228 = and i1 %or_ln189_97, i1 %xor_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2076 'and' 'and_ln189_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2077 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_229 = and i1 %tmp_7935, i1 %select_ln189_129" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2077 'and' 'and_ln189_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%or_ln189_248 = or i1 %and_ln189_227, i1 %and_ln189_229" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2078 'or' 'or_ln189_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%xor_ln189_131 = xor i1 %or_ln189_248, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2079 'xor' 'xor_ln189_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%and_ln189_230 = and i1 %tmp_7931, i1 %xor_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2080 'and' 'and_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_32)   --->   "%select_ln189_130 = select i1 %and_ln189_228, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2081 'select' 'select_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_98 = or i1 %and_ln189_228, i1 %and_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2082 'or' 'or_ln189_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2083 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_32 = select i1 %or_ln189_98, i16 %select_ln189_130, i16 %add_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2083 'select' 'masked_kernel_32' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln191_42 = sext i16 %sum_2990" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2084 'sext' 'sext_ln191_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln191_43 = sext i16 %masked_kernel_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2085 'sext' 'sext_ln191_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2086 [1/1] (0.78ns)   --->   "%sum_2991 = add i16 %masked_kernel_32, i16 %sum_2990" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2086 'add' 'sum_2991' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2087 [1/1] (0.78ns)   --->   "%add_ln191_21 = add i17 %sext_ln191_43, i17 %sext_ln191_42" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2087 'add' 'add_ln191_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2088 [1/1] (0.00ns)   --->   "%tmp_7937 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_21, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2088 'bitselect' 'tmp_7937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_7938 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2991, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2089 'bitselect' 'tmp_7938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%trunc_ln189_32 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_33, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2090 'partselect' 'trunc_ln189_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%tmp_7961 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_33, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2091 'bitselect' 'tmp_7961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%tmp_7962 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_33, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2092 'bitselect' 'tmp_7962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_232)   --->   "%tmp_7963 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_33, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2093 'bitselect' 'tmp_7963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%or_ln189_99 = or i1 %tmp_7961, i1 %icmp_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2094 'or' 'or_ln189_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%and_ln189_231 = and i1 %or_ln189_99, i1 %tmp_7962" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2095 'and' 'and_ln189_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%zext_ln189_33 = zext i1 %and_ln189_231" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2096 'zext' 'zext_ln189_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2097 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_33 = add i16 %trunc_ln189_32, i16 %zext_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2097 'add' 'add_ln189_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp_7964 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_33, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2098 'bitselect' 'tmp_7964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_232)   --->   "%xor_ln189_132 = xor i1 %tmp_7964, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2099 'xor' 'xor_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2100 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_232 = and i1 %tmp_7963, i1 %xor_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2100 'and' 'and_ln189_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%select_ln189_132 = select i1 %and_ln189_232, i1 %icmp_ln189_134, i1 %icmp_ln189_135" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2101 'select' 'select_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%tmp_7965 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_33, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2102 'bitselect' 'tmp_7965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%xor_ln189_321 = xor i1 %tmp_7965, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2103 'xor' 'xor_ln189_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%and_ln189_233 = and i1 %icmp_ln189_133, i1 %xor_ln189_321" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2104 'and' 'and_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%select_ln189_133 = select i1 %and_ln189_232, i1 %and_ln189_233, i1 %icmp_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2105 'select' 'select_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%and_ln189_234 = and i1 %and_ln189_232, i1 %icmp_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2106 'and' 'and_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%xor_ln189_133 = xor i1 %select_ln189_132, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2107 'xor' 'xor_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%or_ln189_100 = or i1 %tmp_7964, i1 %xor_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2108 'or' 'or_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%xor_ln189_134 = xor i1 %tmp_7960, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2109 'xor' 'xor_ln189_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_235 = and i1 %or_ln189_100, i1 %xor_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2110 'and' 'and_ln189_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2111 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_236 = and i1 %tmp_7964, i1 %select_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2111 'and' 'and_ln189_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%or_ln189_249 = or i1 %and_ln189_234, i1 %and_ln189_236" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2112 'or' 'or_ln189_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%xor_ln189_135 = xor i1 %or_ln189_249, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2113 'xor' 'xor_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%and_ln189_237 = and i1 %tmp_7960, i1 %xor_ln189_135" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2114 'and' 'and_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_83)   --->   "%select_ln189_134 = select i1 %and_ln189_235, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2115 'select' 'select_ln189_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2116 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_101 = or i1 %and_ln189_235, i1 %and_ln189_237" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2116 'or' 'or_ln189_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2117 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_83 = select i1 %or_ln189_101, i16 %select_ln189_134, i16 %add_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2117 'select' 'masked_kernel_83' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%trunc_ln189_33 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_34, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2118 'partselect' 'trunc_ln189_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%tmp_7967 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_34, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2119 'bitselect' 'tmp_7967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%tmp_7968 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_34, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2120 'bitselect' 'tmp_7968' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_239)   --->   "%tmp_7969 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_34, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2121 'bitselect' 'tmp_7969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%or_ln189_102 = or i1 %tmp_7967, i1 %icmp_ln189_136" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2122 'or' 'or_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%and_ln189_238 = and i1 %or_ln189_102, i1 %tmp_7968" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2123 'and' 'and_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%zext_ln189_34 = zext i1 %and_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2124 'zext' 'zext_ln189_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2125 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_34 = add i16 %trunc_ln189_33, i16 %zext_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2125 'add' 'add_ln189_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_7970 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_34, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2126 'bitselect' 'tmp_7970' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_239)   --->   "%xor_ln189_136 = xor i1 %tmp_7970, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2127 'xor' 'xor_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2128 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_239 = and i1 %tmp_7969, i1 %xor_ln189_136" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2128 'and' 'and_ln189_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%select_ln189_136 = select i1 %and_ln189_239, i1 %icmp_ln189_138, i1 %icmp_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2129 'select' 'select_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%tmp_7971 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_34, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2130 'bitselect' 'tmp_7971' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%xor_ln189_322 = xor i1 %tmp_7971, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2131 'xor' 'xor_ln189_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%and_ln189_240 = and i1 %icmp_ln189_137, i1 %xor_ln189_322" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2132 'and' 'and_ln189_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%select_ln189_137 = select i1 %and_ln189_239, i1 %and_ln189_240, i1 %icmp_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2133 'select' 'select_ln189_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%and_ln189_241 = and i1 %and_ln189_239, i1 %icmp_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2134 'and' 'and_ln189_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%xor_ln189_137 = xor i1 %select_ln189_136, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2135 'xor' 'xor_ln189_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%or_ln189_103 = or i1 %tmp_7970, i1 %xor_ln189_137" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2136 'or' 'or_ln189_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%xor_ln189_138 = xor i1 %tmp_7966, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2137 'xor' 'xor_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_242 = and i1 %or_ln189_103, i1 %xor_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2138 'and' 'and_ln189_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_243 = and i1 %tmp_7970, i1 %select_ln189_137" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2139 'and' 'and_ln189_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%or_ln189_250 = or i1 %and_ln189_241, i1 %and_ln189_243" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2140 'or' 'or_ln189_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%xor_ln189_139 = xor i1 %or_ln189_250, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2141 'xor' 'xor_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%and_ln189_244 = and i1 %tmp_7966, i1 %xor_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2142 'and' 'and_ln189_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_34)   --->   "%select_ln189_138 = select i1 %and_ln189_242, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2143 'select' 'select_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2144 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_104 = or i1 %and_ln189_242, i1 %and_ln189_244" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2144 'or' 'or_ln189_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2145 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_34 = select i1 %or_ln189_104, i16 %select_ln189_138, i16 %add_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2145 'select' 'masked_kernel_34' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln191_44 = sext i16 %masked_kernel_83" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2146 'sext' 'sext_ln191_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln191_45 = sext i16 %masked_kernel_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2147 'sext' 'sext_ln191_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2148 [1/1] (0.78ns)   --->   "%sum_2994 = add i16 %masked_kernel_34, i16 %masked_kernel_83" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2148 'add' 'sum_2994' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2149 [1/1] (0.78ns)   --->   "%add_ln191_22 = add i17 %sext_ln191_45, i17 %sext_ln191_44" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2149 'add' 'add_ln191_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_7972 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_22, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2150 'bitselect' 'tmp_7972' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp_7973 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2994, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2151 'bitselect' 'tmp_7973' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node sum_2995)   --->   "%xor_ln191_44 = xor i1 %tmp_7972, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2152 'xor' 'xor_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node sum_2995)   --->   "%and_ln191_22 = and i1 %tmp_7973, i1 %xor_ln191_44" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2153 'and' 'and_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node sum_2995)   --->   "%xor_ln191_45 = xor i1 %tmp_7972, i1 %tmp_7973" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2154 'xor' 'xor_ln191_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node sum_2995)   --->   "%select_ln191_44 = select i1 %and_ln191_22, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2155 'select' 'select_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2156 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2995 = select i1 %xor_ln191_45, i16 %select_ln191_44, i16 %sum_2994" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2156 'select' 'sum_2995' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%trunc_ln189_34 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_35, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2157 'partselect' 'trunc_ln189_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%tmp_7975 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_35, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2158 'bitselect' 'tmp_7975' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%tmp_7976 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_35, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2159 'bitselect' 'tmp_7976' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_246)   --->   "%tmp_7977 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_35, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2160 'bitselect' 'tmp_7977' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%or_ln189_105 = or i1 %tmp_7975, i1 %icmp_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2161 'or' 'or_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%and_ln189_245 = and i1 %or_ln189_105, i1 %tmp_7976" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2162 'and' 'and_ln189_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%zext_ln189_35 = zext i1 %and_ln189_245" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2163 'zext' 'zext_ln189_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_35 = add i16 %trunc_ln189_34, i16 %zext_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2164 'add' 'add_ln189_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_7978 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_35, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2165 'bitselect' 'tmp_7978' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_246)   --->   "%xor_ln189_140 = xor i1 %tmp_7978, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2166 'xor' 'xor_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_246 = and i1 %tmp_7977, i1 %xor_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2167 'and' 'and_ln189_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%select_ln189_140 = select i1 %and_ln189_246, i1 %icmp_ln189_142, i1 %icmp_ln189_143" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2168 'select' 'select_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%tmp_7979 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_35, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2169 'bitselect' 'tmp_7979' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%xor_ln189_323 = xor i1 %tmp_7979, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2170 'xor' 'xor_ln189_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%and_ln189_247 = and i1 %icmp_ln189_141, i1 %xor_ln189_323" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2171 'and' 'and_ln189_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%select_ln189_141 = select i1 %and_ln189_246, i1 %and_ln189_247, i1 %icmp_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2172 'select' 'select_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%and_ln189_248 = and i1 %and_ln189_246, i1 %icmp_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2173 'and' 'and_ln189_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%xor_ln189_141 = xor i1 %select_ln189_140, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2174 'xor' 'xor_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%or_ln189_106 = or i1 %tmp_7978, i1 %xor_ln189_141" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2175 'or' 'or_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%xor_ln189_142 = xor i1 %tmp_7974, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2176 'xor' 'xor_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2177 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_249 = and i1 %or_ln189_106, i1 %xor_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2177 'and' 'and_ln189_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2178 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_250 = and i1 %tmp_7978, i1 %select_ln189_141" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2178 'and' 'and_ln189_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%or_ln189_251 = or i1 %and_ln189_248, i1 %and_ln189_250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2179 'or' 'or_ln189_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%xor_ln189_143 = xor i1 %or_ln189_251, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2180 'xor' 'xor_ln189_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%and_ln189_251 = and i1 %tmp_7974, i1 %xor_ln189_143" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2181 'and' 'and_ln189_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_35)   --->   "%select_ln189_142 = select i1 %and_ln189_249, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2182 'select' 'select_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2183 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_107 = or i1 %and_ln189_249, i1 %and_ln189_251" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2183 'or' 'or_ln189_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2184 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_35 = select i1 %or_ln189_107, i16 %select_ln189_142, i16 %add_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2184 'select' 'masked_kernel_35' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln191_46 = sext i16 %sum_2995" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2185 'sext' 'sext_ln191_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln191_47 = sext i16 %masked_kernel_35" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2186 'sext' 'sext_ln191_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2187 [1/1] (0.78ns)   --->   "%sum_2996 = add i16 %masked_kernel_35, i16 %sum_2995" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2187 'add' 'sum_2996' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2188 [1/1] (0.78ns)   --->   "%add_ln191_23 = add i17 %sext_ln191_47, i17 %sext_ln191_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2188 'add' 'add_ln191_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_7980 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_23, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2189 'bitselect' 'tmp_7980' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp_7981 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2996, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2190 'bitselect' 'tmp_7981' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%trunc_ln189_35 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_36, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2191 'partselect' 'trunc_ln189_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%tmp_8004 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_36, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2192 'bitselect' 'tmp_8004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%tmp_8005 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_36, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2193 'bitselect' 'tmp_8005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_253)   --->   "%tmp_8006 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_36, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2194 'bitselect' 'tmp_8006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%or_ln189_108 = or i1 %tmp_8004, i1 %icmp_ln189_144" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2195 'or' 'or_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%and_ln189_252 = and i1 %or_ln189_108, i1 %tmp_8005" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2196 'and' 'and_ln189_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%zext_ln189_36 = zext i1 %and_ln189_252" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2197 'zext' 'zext_ln189_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2198 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_36 = add i16 %trunc_ln189_35, i16 %zext_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2198 'add' 'add_ln189_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp_8007 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_36, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2199 'bitselect' 'tmp_8007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_253)   --->   "%xor_ln189_144 = xor i1 %tmp_8007, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2200 'xor' 'xor_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2201 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_253 = and i1 %tmp_8006, i1 %xor_ln189_144" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2201 'and' 'and_ln189_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%select_ln189_144 = select i1 %and_ln189_253, i1 %icmp_ln189_146, i1 %icmp_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2202 'select' 'select_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%tmp_8008 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_36, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2203 'bitselect' 'tmp_8008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%xor_ln189_324 = xor i1 %tmp_8008, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2204 'xor' 'xor_ln189_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%and_ln189_254 = and i1 %icmp_ln189_145, i1 %xor_ln189_324" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2205 'and' 'and_ln189_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%select_ln189_145 = select i1 %and_ln189_253, i1 %and_ln189_254, i1 %icmp_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2206 'select' 'select_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%and_ln189_255 = and i1 %and_ln189_253, i1 %icmp_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2207 'and' 'and_ln189_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%xor_ln189_145 = xor i1 %select_ln189_144, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2208 'xor' 'xor_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%or_ln189_109 = or i1 %tmp_8007, i1 %xor_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2209 'or' 'or_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%xor_ln189_146 = xor i1 %tmp_8003, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2210 'xor' 'xor_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_256 = and i1 %or_ln189_109, i1 %xor_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2211 'and' 'and_ln189_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2212 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_257 = and i1 %tmp_8007, i1 %select_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2212 'and' 'and_ln189_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%or_ln189_252 = or i1 %and_ln189_255, i1 %and_ln189_257" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2213 'or' 'or_ln189_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%xor_ln189_147 = xor i1 %or_ln189_252, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2214 'xor' 'xor_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%and_ln189_258 = and i1 %tmp_8003, i1 %xor_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2215 'and' 'and_ln189_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_84)   --->   "%select_ln189_146 = select i1 %and_ln189_256, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2216 'select' 'select_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2217 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_110 = or i1 %and_ln189_256, i1 %and_ln189_258" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2217 'or' 'or_ln189_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2218 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_84 = select i1 %or_ln189_110, i16 %select_ln189_146, i16 %add_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2218 'select' 'masked_kernel_84' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%trunc_ln189_36 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_37, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2219 'partselect' 'trunc_ln189_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%tmp_8010 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_37, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2220 'bitselect' 'tmp_8010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%tmp_8011 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_37, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2221 'bitselect' 'tmp_8011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_260)   --->   "%tmp_8012 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_37, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2222 'bitselect' 'tmp_8012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%or_ln189_111 = or i1 %tmp_8010, i1 %icmp_ln189_148" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2223 'or' 'or_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%and_ln189_259 = and i1 %or_ln189_111, i1 %tmp_8011" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2224 'and' 'and_ln189_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%zext_ln189_37 = zext i1 %and_ln189_259" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2225 'zext' 'zext_ln189_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2226 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_37 = add i16 %trunc_ln189_36, i16 %zext_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2226 'add' 'add_ln189_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.00ns)   --->   "%tmp_8013 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_37, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2227 'bitselect' 'tmp_8013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_260)   --->   "%xor_ln189_148 = xor i1 %tmp_8013, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2228 'xor' 'xor_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2229 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_260 = and i1 %tmp_8012, i1 %xor_ln189_148" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2229 'and' 'and_ln189_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%select_ln189_148 = select i1 %and_ln189_260, i1 %icmp_ln189_150, i1 %icmp_ln189_151" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2230 'select' 'select_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%tmp_8014 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_37, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2231 'bitselect' 'tmp_8014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%xor_ln189_325 = xor i1 %tmp_8014, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2232 'xor' 'xor_ln189_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%and_ln189_261 = and i1 %icmp_ln189_149, i1 %xor_ln189_325" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2233 'and' 'and_ln189_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%select_ln189_149 = select i1 %and_ln189_260, i1 %and_ln189_261, i1 %icmp_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2234 'select' 'select_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%and_ln189_262 = and i1 %and_ln189_260, i1 %icmp_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2235 'and' 'and_ln189_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%xor_ln189_149 = xor i1 %select_ln189_148, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2236 'xor' 'xor_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%or_ln189_112 = or i1 %tmp_8013, i1 %xor_ln189_149" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2237 'or' 'or_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%xor_ln189_150 = xor i1 %tmp_8009, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2238 'xor' 'xor_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_263 = and i1 %or_ln189_112, i1 %xor_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2239 'and' 'and_ln189_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2240 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_264 = and i1 %tmp_8013, i1 %select_ln189_149" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2240 'and' 'and_ln189_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%or_ln189_253 = or i1 %and_ln189_262, i1 %and_ln189_264" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2241 'or' 'or_ln189_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%xor_ln189_151 = xor i1 %or_ln189_253, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2242 'xor' 'xor_ln189_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%and_ln189_265 = and i1 %tmp_8009, i1 %xor_ln189_151" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2243 'and' 'and_ln189_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_37)   --->   "%select_ln189_150 = select i1 %and_ln189_263, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2244 'select' 'select_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2245 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_113 = or i1 %and_ln189_263, i1 %and_ln189_265" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2245 'or' 'or_ln189_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2246 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_37 = select i1 %or_ln189_113, i16 %select_ln189_150, i16 %add_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2246 'select' 'masked_kernel_37' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln191_48 = sext i16 %masked_kernel_84" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2247 'sext' 'sext_ln191_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln191_49 = sext i16 %masked_kernel_37" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2248 'sext' 'sext_ln191_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2249 [1/1] (0.78ns)   --->   "%sum_2999 = add i16 %masked_kernel_37, i16 %masked_kernel_84" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2249 'add' 'sum_2999' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2250 [1/1] (0.78ns)   --->   "%add_ln191_24 = add i17 %sext_ln191_49, i17 %sext_ln191_48" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2250 'add' 'add_ln191_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_8015 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_24, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2251 'bitselect' 'tmp_8015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_8016 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2999, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2252 'bitselect' 'tmp_8016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node sum_3000)   --->   "%xor_ln191_48 = xor i1 %tmp_8015, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2253 'xor' 'xor_ln191_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node sum_3000)   --->   "%and_ln191_24 = and i1 %tmp_8016, i1 %xor_ln191_48" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2254 'and' 'and_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node sum_3000)   --->   "%xor_ln191_49 = xor i1 %tmp_8015, i1 %tmp_8016" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2255 'xor' 'xor_ln191_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node sum_3000)   --->   "%select_ln191_48 = select i1 %and_ln191_24, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2256 'select' 'select_ln191_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2257 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3000 = select i1 %xor_ln191_49, i16 %select_ln191_48, i16 %sum_2999" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2257 'select' 'sum_3000' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%trunc_ln189_37 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_38, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2258 'partselect' 'trunc_ln189_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%tmp_8018 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_38, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2259 'bitselect' 'tmp_8018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%tmp_8019 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_38, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2260 'bitselect' 'tmp_8019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_267)   --->   "%tmp_8020 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_38, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2261 'bitselect' 'tmp_8020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%or_ln189_114 = or i1 %tmp_8018, i1 %icmp_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2262 'or' 'or_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%and_ln189_266 = and i1 %or_ln189_114, i1 %tmp_8019" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2263 'and' 'and_ln189_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%zext_ln189_38 = zext i1 %and_ln189_266" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2264 'zext' 'zext_ln189_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2265 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_38 = add i16 %trunc_ln189_37, i16 %zext_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2265 'add' 'add_ln189_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_8021 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_38, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2266 'bitselect' 'tmp_8021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_267)   --->   "%xor_ln189_152 = xor i1 %tmp_8021, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2267 'xor' 'xor_ln189_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2268 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_267 = and i1 %tmp_8020, i1 %xor_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2268 'and' 'and_ln189_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%select_ln189_152 = select i1 %and_ln189_267, i1 %icmp_ln189_154, i1 %icmp_ln189_155" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2269 'select' 'select_ln189_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%tmp_8022 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_38, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2270 'bitselect' 'tmp_8022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%xor_ln189_326 = xor i1 %tmp_8022, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2271 'xor' 'xor_ln189_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%and_ln189_268 = and i1 %icmp_ln189_153, i1 %xor_ln189_326" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2272 'and' 'and_ln189_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%select_ln189_153 = select i1 %and_ln189_267, i1 %and_ln189_268, i1 %icmp_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2273 'select' 'select_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%and_ln189_269 = and i1 %and_ln189_267, i1 %icmp_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2274 'and' 'and_ln189_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%xor_ln189_153 = xor i1 %select_ln189_152, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2275 'xor' 'xor_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%or_ln189_115 = or i1 %tmp_8021, i1 %xor_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2276 'or' 'or_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%xor_ln189_154 = xor i1 %tmp_8017, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2277 'xor' 'xor_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2278 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_270 = and i1 %or_ln189_115, i1 %xor_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2278 'and' 'and_ln189_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2279 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_271 = and i1 %tmp_8021, i1 %select_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2279 'and' 'and_ln189_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%or_ln189_254 = or i1 %and_ln189_269, i1 %and_ln189_271" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2280 'or' 'or_ln189_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%xor_ln189_155 = xor i1 %or_ln189_254, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2281 'xor' 'xor_ln189_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%and_ln189_272 = and i1 %tmp_8017, i1 %xor_ln189_155" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2282 'and' 'and_ln189_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_38)   --->   "%select_ln189_154 = select i1 %and_ln189_270, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2283 'select' 'select_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2284 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_116 = or i1 %and_ln189_270, i1 %and_ln189_272" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2284 'or' 'or_ln189_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2285 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_38 = select i1 %or_ln189_116, i16 %select_ln189_154, i16 %add_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2285 'select' 'masked_kernel_38' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln191_50 = sext i16 %sum_3000" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2286 'sext' 'sext_ln191_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln191_51 = sext i16 %masked_kernel_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2287 'sext' 'sext_ln191_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2288 [1/1] (0.78ns)   --->   "%sum_3001 = add i16 %masked_kernel_38, i16 %sum_3000" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2288 'add' 'sum_3001' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2289 [1/1] (0.78ns)   --->   "%add_ln191_25 = add i17 %sext_ln191_51, i17 %sext_ln191_50" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2289 'add' 'add_ln191_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (0.00ns)   --->   "%tmp_8023 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_25, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2290 'bitselect' 'tmp_8023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2291 [1/1] (0.00ns)   --->   "%tmp_8024 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3001, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2291 'bitselect' 'tmp_8024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%trunc_ln189_38 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_39, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2292 'partselect' 'trunc_ln189_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%tmp_8047 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_39, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2293 'bitselect' 'tmp_8047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%tmp_8048 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_39, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2294 'bitselect' 'tmp_8048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_274)   --->   "%tmp_8049 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_39, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2295 'bitselect' 'tmp_8049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%or_ln189_117 = or i1 %tmp_8047, i1 %icmp_ln189_156" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2296 'or' 'or_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%and_ln189_273 = and i1 %or_ln189_117, i1 %tmp_8048" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2297 'and' 'and_ln189_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%zext_ln189_39 = zext i1 %and_ln189_273" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2298 'zext' 'zext_ln189_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2299 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_39 = add i16 %trunc_ln189_38, i16 %zext_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2299 'add' 'add_ln189_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_8050 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_39, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2300 'bitselect' 'tmp_8050' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_274)   --->   "%xor_ln189_156 = xor i1 %tmp_8050, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2301 'xor' 'xor_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2302 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_274 = and i1 %tmp_8049, i1 %xor_ln189_156" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2302 'and' 'and_ln189_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%select_ln189_156 = select i1 %and_ln189_274, i1 %icmp_ln189_158, i1 %icmp_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2303 'select' 'select_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%tmp_8051 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_39, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2304 'bitselect' 'tmp_8051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%xor_ln189_327 = xor i1 %tmp_8051, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2305 'xor' 'xor_ln189_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%and_ln189_275 = and i1 %icmp_ln189_157, i1 %xor_ln189_327" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2306 'and' 'and_ln189_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%select_ln189_157 = select i1 %and_ln189_274, i1 %and_ln189_275, i1 %icmp_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2307 'select' 'select_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%and_ln189_276 = and i1 %and_ln189_274, i1 %icmp_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2308 'and' 'and_ln189_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%xor_ln189_157 = xor i1 %select_ln189_156, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2309 'xor' 'xor_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%or_ln189_118 = or i1 %tmp_8050, i1 %xor_ln189_157" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2310 'or' 'or_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%xor_ln189_158 = xor i1 %tmp_8046, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2311 'xor' 'xor_ln189_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_277 = and i1 %or_ln189_118, i1 %xor_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2312 'and' 'and_ln189_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2313 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_278 = and i1 %tmp_8050, i1 %select_ln189_157" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2313 'and' 'and_ln189_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%or_ln189_255 = or i1 %and_ln189_276, i1 %and_ln189_278" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2314 'or' 'or_ln189_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%xor_ln189_159 = xor i1 %or_ln189_255, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2315 'xor' 'xor_ln189_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%and_ln189_279 = and i1 %tmp_8046, i1 %xor_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2316 'and' 'and_ln189_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_85)   --->   "%select_ln189_158 = select i1 %and_ln189_277, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2317 'select' 'select_ln189_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2318 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_119 = or i1 %and_ln189_277, i1 %and_ln189_279" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2318 'or' 'or_ln189_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_85 = select i1 %or_ln189_119, i16 %select_ln189_158, i16 %add_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2319 'select' 'masked_kernel_85' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%trunc_ln189_39 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_40, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2320 'partselect' 'trunc_ln189_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%tmp_8053 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_40, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2321 'bitselect' 'tmp_8053' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%tmp_8054 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_40, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2322 'bitselect' 'tmp_8054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_281)   --->   "%tmp_8055 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_40, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2323 'bitselect' 'tmp_8055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%or_ln189_120 = or i1 %tmp_8053, i1 %icmp_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2324 'or' 'or_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%and_ln189_280 = and i1 %or_ln189_120, i1 %tmp_8054" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2325 'and' 'and_ln189_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%zext_ln189_40 = zext i1 %and_ln189_280" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2326 'zext' 'zext_ln189_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2327 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_40 = add i16 %trunc_ln189_39, i16 %zext_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2327 'add' 'add_ln189_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.00ns)   --->   "%tmp_8056 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_40, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2328 'bitselect' 'tmp_8056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_281)   --->   "%xor_ln189_160 = xor i1 %tmp_8056, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2329 'xor' 'xor_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2330 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_281 = and i1 %tmp_8055, i1 %xor_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2330 'and' 'and_ln189_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%select_ln189_160 = select i1 %and_ln189_281, i1 %icmp_ln189_162, i1 %icmp_ln189_163" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2331 'select' 'select_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%tmp_8057 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_40, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2332 'bitselect' 'tmp_8057' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%xor_ln189_328 = xor i1 %tmp_8057, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2333 'xor' 'xor_ln189_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%and_ln189_282 = and i1 %icmp_ln189_161, i1 %xor_ln189_328" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2334 'and' 'and_ln189_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%select_ln189_161 = select i1 %and_ln189_281, i1 %and_ln189_282, i1 %icmp_ln189_162" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2335 'select' 'select_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%and_ln189_283 = and i1 %and_ln189_281, i1 %icmp_ln189_162" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2336 'and' 'and_ln189_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%xor_ln189_161 = xor i1 %select_ln189_160, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2337 'xor' 'xor_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%or_ln189_121 = or i1 %tmp_8056, i1 %xor_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2338 'or' 'or_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%xor_ln189_162 = xor i1 %tmp_8052, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2339 'xor' 'xor_ln189_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_284 = and i1 %or_ln189_121, i1 %xor_ln189_162" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2340 'and' 'and_ln189_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2341 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_285 = and i1 %tmp_8056, i1 %select_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2341 'and' 'and_ln189_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%or_ln189_256 = or i1 %and_ln189_283, i1 %and_ln189_285" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2342 'or' 'or_ln189_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%xor_ln189_163 = xor i1 %or_ln189_256, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2343 'xor' 'xor_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%and_ln189_286 = and i1 %tmp_8052, i1 %xor_ln189_163" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2344 'and' 'and_ln189_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_40)   --->   "%select_ln189_162 = select i1 %and_ln189_284, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2345 'select' 'select_ln189_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2346 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_122 = or i1 %and_ln189_284, i1 %and_ln189_286" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2346 'or' 'or_ln189_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2347 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_40 = select i1 %or_ln189_122, i16 %select_ln189_162, i16 %add_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2347 'select' 'masked_kernel_40' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln191_52 = sext i16 %masked_kernel_85" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2348 'sext' 'sext_ln191_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln191_53 = sext i16 %masked_kernel_40" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2349 'sext' 'sext_ln191_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2350 [1/1] (0.78ns)   --->   "%sum_3004 = add i16 %masked_kernel_40, i16 %masked_kernel_85" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2350 'add' 'sum_3004' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2351 [1/1] (0.78ns)   --->   "%add_ln191_26 = add i17 %sext_ln191_53, i17 %sext_ln191_52" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2351 'add' 'add_ln191_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2352 [1/1] (0.00ns)   --->   "%tmp_8058 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_26, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2352 'bitselect' 'tmp_8058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_8059 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3004, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2353 'bitselect' 'tmp_8059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node sum_3005)   --->   "%xor_ln191_52 = xor i1 %tmp_8058, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2354 'xor' 'xor_ln191_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node sum_3005)   --->   "%and_ln191_26 = and i1 %tmp_8059, i1 %xor_ln191_52" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2355 'and' 'and_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node sum_3005)   --->   "%xor_ln191_53 = xor i1 %tmp_8058, i1 %tmp_8059" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2356 'xor' 'xor_ln191_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node sum_3005)   --->   "%select_ln191_52 = select i1 %and_ln191_26, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2357 'select' 'select_ln191_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2358 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3005 = select i1 %xor_ln191_53, i16 %select_ln191_52, i16 %sum_3004" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2358 'select' 'sum_3005' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%trunc_ln189_40 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_41, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2359 'partselect' 'trunc_ln189_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%tmp_8061 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_41, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2360 'bitselect' 'tmp_8061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%tmp_8062 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_41, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2361 'bitselect' 'tmp_8062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_288)   --->   "%tmp_8063 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_41, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2362 'bitselect' 'tmp_8063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%or_ln189_123 = or i1 %tmp_8061, i1 %icmp_ln189_164" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2363 'or' 'or_ln189_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%and_ln189_287 = and i1 %or_ln189_123, i1 %tmp_8062" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2364 'and' 'and_ln189_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%zext_ln189_41 = zext i1 %and_ln189_287" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2365 'zext' 'zext_ln189_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2366 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_41 = add i16 %trunc_ln189_40, i16 %zext_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2366 'add' 'add_ln189_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.00ns)   --->   "%tmp_8064 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_41, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2367 'bitselect' 'tmp_8064' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_288)   --->   "%xor_ln189_164 = xor i1 %tmp_8064, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2368 'xor' 'xor_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2369 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_288 = and i1 %tmp_8063, i1 %xor_ln189_164" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2369 'and' 'and_ln189_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%select_ln189_164 = select i1 %and_ln189_288, i1 %icmp_ln189_166, i1 %icmp_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2370 'select' 'select_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%tmp_8065 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_41, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2371 'bitselect' 'tmp_8065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%xor_ln189_329 = xor i1 %tmp_8065, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2372 'xor' 'xor_ln189_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%and_ln189_289 = and i1 %icmp_ln189_165, i1 %xor_ln189_329" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2373 'and' 'and_ln189_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%select_ln189_165 = select i1 %and_ln189_288, i1 %and_ln189_289, i1 %icmp_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2374 'select' 'select_ln189_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%and_ln189_290 = and i1 %and_ln189_288, i1 %icmp_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2375 'and' 'and_ln189_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%xor_ln189_165 = xor i1 %select_ln189_164, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2376 'xor' 'xor_ln189_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%or_ln189_124 = or i1 %tmp_8064, i1 %xor_ln189_165" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2377 'or' 'or_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%xor_ln189_166 = xor i1 %tmp_8060, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2378 'xor' 'xor_ln189_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_291 = and i1 %or_ln189_124, i1 %xor_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2379 'and' 'and_ln189_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_292 = and i1 %tmp_8064, i1 %select_ln189_165" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2380 'and' 'and_ln189_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%or_ln189_257 = or i1 %and_ln189_290, i1 %and_ln189_292" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2381 'or' 'or_ln189_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%xor_ln189_167 = xor i1 %or_ln189_257, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2382 'xor' 'xor_ln189_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%and_ln189_293 = and i1 %tmp_8060, i1 %xor_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2383 'and' 'and_ln189_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_41)   --->   "%select_ln189_166 = select i1 %and_ln189_291, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2384 'select' 'select_ln189_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2385 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_125 = or i1 %and_ln189_291, i1 %and_ln189_293" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2385 'or' 'or_ln189_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2386 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_41 = select i1 %or_ln189_125, i16 %select_ln189_166, i16 %add_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2386 'select' 'masked_kernel_41' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln191_54 = sext i16 %sum_3005" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2387 'sext' 'sext_ln191_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln191_55 = sext i16 %masked_kernel_41" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2388 'sext' 'sext_ln191_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2389 [1/1] (0.78ns)   --->   "%sum_3006 = add i16 %masked_kernel_41, i16 %sum_3005" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2389 'add' 'sum_3006' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2390 [1/1] (0.78ns)   --->   "%add_ln191_27 = add i17 %sext_ln191_55, i17 %sext_ln191_54" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2390 'add' 'add_ln191_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_8066 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_27, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2391 'bitselect' 'tmp_8066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_8067 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3006, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2392 'bitselect' 'tmp_8067' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%trunc_ln189_41 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_42, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2393 'partselect' 'trunc_ln189_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%tmp_8090 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_42, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2394 'bitselect' 'tmp_8090' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%tmp_8091 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_42, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2395 'bitselect' 'tmp_8091' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_295)   --->   "%tmp_8092 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_42, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2396 'bitselect' 'tmp_8092' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%or_ln189_126 = or i1 %tmp_8090, i1 %icmp_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2397 'or' 'or_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%and_ln189_294 = and i1 %or_ln189_126, i1 %tmp_8091" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2398 'and' 'and_ln189_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%zext_ln189_42 = zext i1 %and_ln189_294" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2399 'zext' 'zext_ln189_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2400 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_42 = add i16 %trunc_ln189_41, i16 %zext_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2400 'add' 'add_ln189_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_8093 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_42, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2401 'bitselect' 'tmp_8093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_295)   --->   "%xor_ln189_168 = xor i1 %tmp_8093, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2402 'xor' 'xor_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_295 = and i1 %tmp_8092, i1 %xor_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2403 'and' 'and_ln189_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%select_ln189_168 = select i1 %and_ln189_295, i1 %icmp_ln189_170, i1 %icmp_ln189_171" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2404 'select' 'select_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%tmp_8094 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_42, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2405 'bitselect' 'tmp_8094' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%xor_ln189_330 = xor i1 %tmp_8094, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2406 'xor' 'xor_ln189_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%and_ln189_296 = and i1 %icmp_ln189_169, i1 %xor_ln189_330" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2407 'and' 'and_ln189_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%select_ln189_169 = select i1 %and_ln189_295, i1 %and_ln189_296, i1 %icmp_ln189_170" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2408 'select' 'select_ln189_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%and_ln189_297 = and i1 %and_ln189_295, i1 %icmp_ln189_170" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2409 'and' 'and_ln189_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%xor_ln189_169 = xor i1 %select_ln189_168, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2410 'xor' 'xor_ln189_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%or_ln189_127 = or i1 %tmp_8093, i1 %xor_ln189_169" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2411 'or' 'or_ln189_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%xor_ln189_170 = xor i1 %tmp_8089, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2412 'xor' 'xor_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2413 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_298 = and i1 %or_ln189_127, i1 %xor_ln189_170" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2413 'and' 'and_ln189_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2414 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_299 = and i1 %tmp_8093, i1 %select_ln189_169" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2414 'and' 'and_ln189_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%or_ln189_258 = or i1 %and_ln189_297, i1 %and_ln189_299" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2415 'or' 'or_ln189_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%xor_ln189_171 = xor i1 %or_ln189_258, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2416 'xor' 'xor_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%and_ln189_300 = and i1 %tmp_8089, i1 %xor_ln189_171" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2417 'and' 'and_ln189_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_86)   --->   "%select_ln189_170 = select i1 %and_ln189_298, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2418 'select' 'select_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2419 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_128 = or i1 %and_ln189_298, i1 %and_ln189_300" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2419 'or' 'or_ln189_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2420 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_86 = select i1 %or_ln189_128, i16 %select_ln189_170, i16 %add_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2420 'select' 'masked_kernel_86' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%trunc_ln189_42 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_43, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2421 'partselect' 'trunc_ln189_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%tmp_8096 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_43, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2422 'bitselect' 'tmp_8096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%tmp_8097 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_43, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2423 'bitselect' 'tmp_8097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_302)   --->   "%tmp_8098 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_43, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2424 'bitselect' 'tmp_8098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%or_ln189_129 = or i1 %tmp_8096, i1 %icmp_ln189_172" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2425 'or' 'or_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%and_ln189_301 = and i1 %or_ln189_129, i1 %tmp_8097" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2426 'and' 'and_ln189_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%zext_ln189_43 = zext i1 %and_ln189_301" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2427 'zext' 'zext_ln189_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2428 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_43 = add i16 %trunc_ln189_42, i16 %zext_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2428 'add' 'add_ln189_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (0.00ns)   --->   "%tmp_8099 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_43, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2429 'bitselect' 'tmp_8099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_302)   --->   "%xor_ln189_172 = xor i1 %tmp_8099, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2430 'xor' 'xor_ln189_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2431 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_302 = and i1 %tmp_8098, i1 %xor_ln189_172" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2431 'and' 'and_ln189_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%select_ln189_172 = select i1 %and_ln189_302, i1 %icmp_ln189_174, i1 %icmp_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2432 'select' 'select_ln189_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%tmp_8100 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_43, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2433 'bitselect' 'tmp_8100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%xor_ln189_331 = xor i1 %tmp_8100, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2434 'xor' 'xor_ln189_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%and_ln189_303 = and i1 %icmp_ln189_173, i1 %xor_ln189_331" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2435 'and' 'and_ln189_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%select_ln189_173 = select i1 %and_ln189_302, i1 %and_ln189_303, i1 %icmp_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2436 'select' 'select_ln189_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%and_ln189_304 = and i1 %and_ln189_302, i1 %icmp_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2437 'and' 'and_ln189_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%xor_ln189_173 = xor i1 %select_ln189_172, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2438 'xor' 'xor_ln189_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%or_ln189_130 = or i1 %tmp_8099, i1 %xor_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2439 'or' 'or_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%xor_ln189_174 = xor i1 %tmp_8095, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2440 'xor' 'xor_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_305 = and i1 %or_ln189_130, i1 %xor_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2441 'and' 'and_ln189_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2442 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_306 = and i1 %tmp_8099, i1 %select_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2442 'and' 'and_ln189_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%or_ln189_259 = or i1 %and_ln189_304, i1 %and_ln189_306" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2443 'or' 'or_ln189_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%xor_ln189_175 = xor i1 %or_ln189_259, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2444 'xor' 'xor_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%and_ln189_307 = and i1 %tmp_8095, i1 %xor_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2445 'and' 'and_ln189_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_43)   --->   "%select_ln189_174 = select i1 %and_ln189_305, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2446 'select' 'select_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2447 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_131 = or i1 %and_ln189_305, i1 %and_ln189_307" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2447 'or' 'or_ln189_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2448 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_43 = select i1 %or_ln189_131, i16 %select_ln189_174, i16 %add_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2448 'select' 'masked_kernel_43' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2449 [1/1] (0.00ns)   --->   "%sext_ln191_56 = sext i16 %masked_kernel_86" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2449 'sext' 'sext_ln191_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln191_57 = sext i16 %masked_kernel_43" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2450 'sext' 'sext_ln191_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.78ns)   --->   "%sum_3009 = add i16 %masked_kernel_43, i16 %masked_kernel_86" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2451 'add' 'sum_3009' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2452 [1/1] (0.78ns)   --->   "%add_ln191_28 = add i17 %sext_ln191_57, i17 %sext_ln191_56" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2452 'add' 'add_ln191_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2453 [1/1] (0.00ns)   --->   "%tmp_8101 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_28, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2453 'bitselect' 'tmp_8101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_8102 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3009, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2454 'bitselect' 'tmp_8102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node sum_3010)   --->   "%xor_ln191_56 = xor i1 %tmp_8101, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2455 'xor' 'xor_ln191_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node sum_3010)   --->   "%and_ln191_28 = and i1 %tmp_8102, i1 %xor_ln191_56" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2456 'and' 'and_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node sum_3010)   --->   "%xor_ln191_57 = xor i1 %tmp_8101, i1 %tmp_8102" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2457 'xor' 'xor_ln191_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node sum_3010)   --->   "%select_ln191_56 = select i1 %and_ln191_28, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2458 'select' 'select_ln191_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2459 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3010 = select i1 %xor_ln191_57, i16 %select_ln191_56, i16 %sum_3009" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2459 'select' 'sum_3010' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%trunc_ln189_43 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_44, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2460 'partselect' 'trunc_ln189_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%tmp_8104 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_44, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2461 'bitselect' 'tmp_8104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%tmp_8105 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_44, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2462 'bitselect' 'tmp_8105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_309)   --->   "%tmp_8106 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_44, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2463 'bitselect' 'tmp_8106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%or_ln189_132 = or i1 %tmp_8104, i1 %icmp_ln189_176" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2464 'or' 'or_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%and_ln189_308 = and i1 %or_ln189_132, i1 %tmp_8105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2465 'and' 'and_ln189_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%zext_ln189_44 = zext i1 %and_ln189_308" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2466 'zext' 'zext_ln189_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_44 = add i16 %trunc_ln189_43, i16 %zext_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2467 'add' 'add_ln189_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2468 [1/1] (0.00ns)   --->   "%tmp_8107 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_44, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2468 'bitselect' 'tmp_8107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_309)   --->   "%xor_ln189_176 = xor i1 %tmp_8107, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2469 'xor' 'xor_ln189_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2470 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_309 = and i1 %tmp_8106, i1 %xor_ln189_176" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2470 'and' 'and_ln189_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%select_ln189_176 = select i1 %and_ln189_309, i1 %icmp_ln189_178, i1 %icmp_ln189_179" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2471 'select' 'select_ln189_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%tmp_8108 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_44, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2472 'bitselect' 'tmp_8108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%xor_ln189_332 = xor i1 %tmp_8108, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2473 'xor' 'xor_ln189_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%and_ln189_310 = and i1 %icmp_ln189_177, i1 %xor_ln189_332" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2474 'and' 'and_ln189_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%select_ln189_177 = select i1 %and_ln189_309, i1 %and_ln189_310, i1 %icmp_ln189_178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2475 'select' 'select_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%and_ln189_311 = and i1 %and_ln189_309, i1 %icmp_ln189_178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2476 'and' 'and_ln189_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%xor_ln189_177 = xor i1 %select_ln189_176, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2477 'xor' 'xor_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%or_ln189_133 = or i1 %tmp_8107, i1 %xor_ln189_177" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2478 'or' 'or_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%xor_ln189_178 = xor i1 %tmp_8103, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2479 'xor' 'xor_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2480 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_312 = and i1 %or_ln189_133, i1 %xor_ln189_178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2480 'and' 'and_ln189_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2481 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_313 = and i1 %tmp_8107, i1 %select_ln189_177" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2481 'and' 'and_ln189_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%or_ln189_260 = or i1 %and_ln189_311, i1 %and_ln189_313" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2482 'or' 'or_ln189_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%xor_ln189_179 = xor i1 %or_ln189_260, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2483 'xor' 'xor_ln189_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%and_ln189_314 = and i1 %tmp_8103, i1 %xor_ln189_179" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2484 'and' 'and_ln189_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_44)   --->   "%select_ln189_178 = select i1 %and_ln189_312, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2485 'select' 'select_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2486 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_134 = or i1 %and_ln189_312, i1 %and_ln189_314" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2486 'or' 'or_ln189_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2487 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_44 = select i1 %or_ln189_134, i16 %select_ln189_178, i16 %add_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2487 'select' 'masked_kernel_44' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln191_58 = sext i16 %sum_3010" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2488 'sext' 'sext_ln191_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln191_59 = sext i16 %masked_kernel_44" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2489 'sext' 'sext_ln191_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2490 [1/1] (0.78ns)   --->   "%sum_3011 = add i16 %masked_kernel_44, i16 %sum_3010" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2490 'add' 'sum_3011' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2491 [1/1] (0.78ns)   --->   "%add_ln191_29 = add i17 %sext_ln191_59, i17 %sext_ln191_58" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2491 'add' 'add_ln191_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2492 [1/1] (0.00ns)   --->   "%tmp_8109 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_29, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2492 'bitselect' 'tmp_8109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2493 [1/1] (0.00ns)   --->   "%tmp_8110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3011, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2493 'bitselect' 'tmp_8110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%trunc_ln189_44 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_45, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2494 'partselect' 'trunc_ln189_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%tmp_8133 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_45, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2495 'bitselect' 'tmp_8133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%tmp_8134 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_45, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2496 'bitselect' 'tmp_8134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_316)   --->   "%tmp_8135 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_45, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2497 'bitselect' 'tmp_8135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%or_ln189_135 = or i1 %tmp_8133, i1 %icmp_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2498 'or' 'or_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%and_ln189_315 = and i1 %or_ln189_135, i1 %tmp_8134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2499 'and' 'and_ln189_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%zext_ln189_45 = zext i1 %and_ln189_315" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2500 'zext' 'zext_ln189_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2501 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_45 = add i16 %trunc_ln189_44, i16 %zext_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2501 'add' 'add_ln189_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_8136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_45, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2502 'bitselect' 'tmp_8136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_316)   --->   "%xor_ln189_180 = xor i1 %tmp_8136, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2503 'xor' 'xor_ln189_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2504 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_316 = and i1 %tmp_8135, i1 %xor_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2504 'and' 'and_ln189_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%select_ln189_180 = select i1 %and_ln189_316, i1 %icmp_ln189_182, i1 %icmp_ln189_183" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2505 'select' 'select_ln189_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%tmp_8137 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_45, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2506 'bitselect' 'tmp_8137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%xor_ln189_333 = xor i1 %tmp_8137, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2507 'xor' 'xor_ln189_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%and_ln189_317 = and i1 %icmp_ln189_181, i1 %xor_ln189_333" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2508 'and' 'and_ln189_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%select_ln189_181 = select i1 %and_ln189_316, i1 %and_ln189_317, i1 %icmp_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2509 'select' 'select_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%and_ln189_318 = and i1 %and_ln189_316, i1 %icmp_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2510 'and' 'and_ln189_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%xor_ln189_181 = xor i1 %select_ln189_180, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2511 'xor' 'xor_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%or_ln189_136 = or i1 %tmp_8136, i1 %xor_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2512 'or' 'or_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%xor_ln189_182 = xor i1 %tmp_8132, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2513 'xor' 'xor_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_319 = and i1 %or_ln189_136, i1 %xor_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2514 'and' 'and_ln189_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2515 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_320 = and i1 %tmp_8136, i1 %select_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2515 'and' 'and_ln189_320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%or_ln189_261 = or i1 %and_ln189_318, i1 %and_ln189_320" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2516 'or' 'or_ln189_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%xor_ln189_183 = xor i1 %or_ln189_261, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2517 'xor' 'xor_ln189_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%and_ln189_321 = and i1 %tmp_8132, i1 %xor_ln189_183" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2518 'and' 'and_ln189_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_87)   --->   "%select_ln189_182 = select i1 %and_ln189_319, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2519 'select' 'select_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2520 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_137 = or i1 %and_ln189_319, i1 %and_ln189_321" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2520 'or' 'or_ln189_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2521 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_87 = select i1 %or_ln189_137, i16 %select_ln189_182, i16 %add_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2521 'select' 'masked_kernel_87' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%trunc_ln189_45 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_46, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2522 'partselect' 'trunc_ln189_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%tmp_8139 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_46, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2523 'bitselect' 'tmp_8139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%tmp_8140 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_46, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2524 'bitselect' 'tmp_8140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_323)   --->   "%tmp_8141 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_46, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2525 'bitselect' 'tmp_8141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%or_ln189_138 = or i1 %tmp_8139, i1 %icmp_ln189_184" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2526 'or' 'or_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%and_ln189_322 = and i1 %or_ln189_138, i1 %tmp_8140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2527 'and' 'and_ln189_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%zext_ln189_46 = zext i1 %and_ln189_322" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2528 'zext' 'zext_ln189_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2529 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_46 = add i16 %trunc_ln189_45, i16 %zext_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2529 'add' 'add_ln189_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_8142 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_46, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2530 'bitselect' 'tmp_8142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_323)   --->   "%xor_ln189_184 = xor i1 %tmp_8142, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2531 'xor' 'xor_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2532 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_323 = and i1 %tmp_8141, i1 %xor_ln189_184" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2532 'and' 'and_ln189_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%select_ln189_184 = select i1 %and_ln189_323, i1 %icmp_ln189_186, i1 %icmp_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2533 'select' 'select_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%tmp_8143 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_46, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2534 'bitselect' 'tmp_8143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%xor_ln189_334 = xor i1 %tmp_8143, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2535 'xor' 'xor_ln189_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%and_ln189_324 = and i1 %icmp_ln189_185, i1 %xor_ln189_334" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2536 'and' 'and_ln189_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%select_ln189_185 = select i1 %and_ln189_323, i1 %and_ln189_324, i1 %icmp_ln189_186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2537 'select' 'select_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%and_ln189_325 = and i1 %and_ln189_323, i1 %icmp_ln189_186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2538 'and' 'and_ln189_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%xor_ln189_185 = xor i1 %select_ln189_184, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2539 'xor' 'xor_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%or_ln189_139 = or i1 %tmp_8142, i1 %xor_ln189_185" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2540 'or' 'or_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%xor_ln189_186 = xor i1 %tmp_8138, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2541 'xor' 'xor_ln189_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2542 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_326 = and i1 %or_ln189_139, i1 %xor_ln189_186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2542 'and' 'and_ln189_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2543 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_327 = and i1 %tmp_8142, i1 %select_ln189_185" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2543 'and' 'and_ln189_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%or_ln189_262 = or i1 %and_ln189_325, i1 %and_ln189_327" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2544 'or' 'or_ln189_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%xor_ln189_187 = xor i1 %or_ln189_262, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2545 'xor' 'xor_ln189_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%and_ln189_328 = and i1 %tmp_8138, i1 %xor_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2546 'and' 'and_ln189_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_46)   --->   "%select_ln189_186 = select i1 %and_ln189_326, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2547 'select' 'select_ln189_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2548 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_140 = or i1 %and_ln189_326, i1 %and_ln189_328" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2548 'or' 'or_ln189_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2549 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_46 = select i1 %or_ln189_140, i16 %select_ln189_186, i16 %add_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2549 'select' 'masked_kernel_46' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln191_60 = sext i16 %masked_kernel_87" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2550 'sext' 'sext_ln191_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln191_61 = sext i16 %masked_kernel_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2551 'sext' 'sext_ln191_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2552 [1/1] (0.78ns)   --->   "%sum_3014 = add i16 %masked_kernel_46, i16 %masked_kernel_87" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2552 'add' 'sum_3014' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2553 [1/1] (0.78ns)   --->   "%add_ln191_30 = add i17 %sext_ln191_61, i17 %sext_ln191_60" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2553 'add' 'add_ln191_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_8144 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_30, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2554 'bitselect' 'tmp_8144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2555 [1/1] (0.00ns)   --->   "%tmp_8145 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3014, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2555 'bitselect' 'tmp_8145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node sum_3015)   --->   "%xor_ln191_60 = xor i1 %tmp_8144, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2556 'xor' 'xor_ln191_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node sum_3015)   --->   "%and_ln191_30 = and i1 %tmp_8145, i1 %xor_ln191_60" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2557 'and' 'and_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node sum_3015)   --->   "%xor_ln191_61 = xor i1 %tmp_8144, i1 %tmp_8145" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2558 'xor' 'xor_ln191_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node sum_3015)   --->   "%select_ln191_60 = select i1 %and_ln191_30, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2559 'select' 'select_ln191_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3015 = select i1 %xor_ln191_61, i16 %select_ln191_60, i16 %sum_3014" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2560 'select' 'sum_3015' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%trunc_ln189_46 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_47, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2561 'partselect' 'trunc_ln189_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%tmp_8147 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_47, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2562 'bitselect' 'tmp_8147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%tmp_8148 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_47, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2563 'bitselect' 'tmp_8148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_330)   --->   "%tmp_8149 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_47, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2564 'bitselect' 'tmp_8149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%or_ln189_141 = or i1 %tmp_8147, i1 %icmp_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2565 'or' 'or_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%and_ln189_329 = and i1 %or_ln189_141, i1 %tmp_8148" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2566 'and' 'and_ln189_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%zext_ln189_47 = zext i1 %and_ln189_329" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2567 'zext' 'zext_ln189_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2568 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_47 = add i16 %trunc_ln189_46, i16 %zext_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2568 'add' 'add_ln189_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_8150 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_47, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2569 'bitselect' 'tmp_8150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_330)   --->   "%xor_ln189_188 = xor i1 %tmp_8150, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2570 'xor' 'xor_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2571 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_330 = and i1 %tmp_8149, i1 %xor_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2571 'and' 'and_ln189_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%select_ln189_188 = select i1 %and_ln189_330, i1 %icmp_ln189_190, i1 %icmp_ln189_191" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2572 'select' 'select_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%tmp_8151 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_47, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2573 'bitselect' 'tmp_8151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%xor_ln189_335 = xor i1 %tmp_8151, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2574 'xor' 'xor_ln189_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%and_ln189_331 = and i1 %icmp_ln189_189, i1 %xor_ln189_335" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2575 'and' 'and_ln189_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%select_ln189_189 = select i1 %and_ln189_330, i1 %and_ln189_331, i1 %icmp_ln189_190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2576 'select' 'select_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%and_ln189_332 = and i1 %and_ln189_330, i1 %icmp_ln189_190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2577 'and' 'and_ln189_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%xor_ln189_189 = xor i1 %select_ln189_188, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2578 'xor' 'xor_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%or_ln189_142 = or i1 %tmp_8150, i1 %xor_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2579 'or' 'or_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%xor_ln189_190 = xor i1 %tmp_8146, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2580 'xor' 'xor_ln189_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2581 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_333 = and i1 %or_ln189_142, i1 %xor_ln189_190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2581 'and' 'and_ln189_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2582 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_334 = and i1 %tmp_8150, i1 %select_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2582 'and' 'and_ln189_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%or_ln189_263 = or i1 %and_ln189_332, i1 %and_ln189_334" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2583 'or' 'or_ln189_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%xor_ln189_191 = xor i1 %or_ln189_263, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2584 'xor' 'xor_ln189_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%and_ln189_335 = and i1 %tmp_8146, i1 %xor_ln189_191" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2585 'and' 'and_ln189_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_47)   --->   "%select_ln189_190 = select i1 %and_ln189_333, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2586 'select' 'select_ln189_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2587 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_143 = or i1 %and_ln189_333, i1 %and_ln189_335" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2587 'or' 'or_ln189_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2588 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_47 = select i1 %or_ln189_143, i16 %select_ln189_190, i16 %add_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2588 'select' 'masked_kernel_47' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln191_62 = sext i16 %sum_3015" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2589 'sext' 'sext_ln191_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln191_63 = sext i16 %masked_kernel_47" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2590 'sext' 'sext_ln191_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2591 [1/1] (0.78ns)   --->   "%sum_3016 = add i16 %masked_kernel_47, i16 %sum_3015" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2591 'add' 'sum_3016' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2592 [1/1] (0.78ns)   --->   "%add_ln191_31 = add i17 %sext_ln191_63, i17 %sext_ln191_62" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2592 'add' 'add_ln191_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2593 [1/1] (0.00ns)   --->   "%tmp_8152 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_31, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2593 'bitselect' 'tmp_8152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2594 [1/1] (0.00ns)   --->   "%tmp_8153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3016, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2594 'bitselect' 'tmp_8153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%trunc_ln189_47 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_48, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2595 'partselect' 'trunc_ln189_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%tmp_8176 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_48, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2596 'bitselect' 'tmp_8176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%tmp_8177 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_48, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2597 'bitselect' 'tmp_8177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_337)   --->   "%tmp_8178 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_48, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2598 'bitselect' 'tmp_8178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%or_ln189_144 = or i1 %tmp_8176, i1 %icmp_ln189_192" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2599 'or' 'or_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%and_ln189_336 = and i1 %or_ln189_144, i1 %tmp_8177" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2600 'and' 'and_ln189_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_48)   --->   "%zext_ln189_48 = zext i1 %and_ln189_336" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2601 'zext' 'zext_ln189_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2602 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_48 = add i16 %trunc_ln189_47, i16 %zext_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2602 'add' 'add_ln189_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2603 [1/1] (0.00ns)   --->   "%tmp_8179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_48, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2603 'bitselect' 'tmp_8179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_337)   --->   "%xor_ln189_192 = xor i1 %tmp_8179, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2604 'xor' 'xor_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2605 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_337 = and i1 %tmp_8178, i1 %xor_ln189_192" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2605 'and' 'and_ln189_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_340)   --->   "%select_ln189_192 = select i1 %and_ln189_337, i1 %icmp_ln189_194, i1 %icmp_ln189_195" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2606 'select' 'select_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_341)   --->   "%tmp_8180 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_48, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2607 'bitselect' 'tmp_8180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_341)   --->   "%xor_ln189_336 = xor i1 %tmp_8180, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2608 'xor' 'xor_ln189_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_341)   --->   "%and_ln189_338 = and i1 %icmp_ln189_193, i1 %xor_ln189_336" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2609 'and' 'and_ln189_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_341)   --->   "%select_ln189_193 = select i1 %and_ln189_337, i1 %and_ln189_338, i1 %icmp_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2610 'select' 'select_ln189_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_146)   --->   "%and_ln189_339 = and i1 %and_ln189_337, i1 %icmp_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2611 'and' 'and_ln189_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_340)   --->   "%xor_ln189_193 = xor i1 %select_ln189_192, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2612 'xor' 'xor_ln189_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_340)   --->   "%or_ln189_145 = or i1 %tmp_8179, i1 %xor_ln189_193" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2613 'or' 'or_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_340)   --->   "%xor_ln189_194 = xor i1 %tmp_8175, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2614 'xor' 'xor_ln189_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2615 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_340 = and i1 %or_ln189_145, i1 %xor_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2615 'and' 'and_ln189_340' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2616 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_341 = and i1 %tmp_8179, i1 %select_ln189_193" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2616 'and' 'and_ln189_341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_146)   --->   "%or_ln189_264 = or i1 %and_ln189_339, i1 %and_ln189_341" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2617 'or' 'or_ln189_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_146)   --->   "%xor_ln189_195 = xor i1 %or_ln189_264, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2618 'xor' 'xor_ln189_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_146)   --->   "%and_ln189_342 = and i1 %tmp_8175, i1 %xor_ln189_195" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2619 'and' 'and_ln189_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_88)   --->   "%select_ln189_194 = select i1 %and_ln189_340, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2620 'select' 'select_ln189_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2621 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_146 = or i1 %and_ln189_340, i1 %and_ln189_342" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2621 'or' 'or_ln189_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2622 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_88 = select i1 %or_ln189_146, i16 %select_ln189_194, i16 %add_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2622 'select' 'masked_kernel_88' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%trunc_ln189_48 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_49, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2623 'partselect' 'trunc_ln189_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%tmp_8182 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_49, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2624 'bitselect' 'tmp_8182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%tmp_8183 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_49, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2625 'bitselect' 'tmp_8183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_344)   --->   "%tmp_8184 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_49, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2626 'bitselect' 'tmp_8184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%or_ln189_147 = or i1 %tmp_8182, i1 %icmp_ln189_196" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2627 'or' 'or_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%and_ln189_343 = and i1 %or_ln189_147, i1 %tmp_8183" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2628 'and' 'and_ln189_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_49)   --->   "%zext_ln189_49 = zext i1 %and_ln189_343" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2629 'zext' 'zext_ln189_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2630 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_49 = add i16 %trunc_ln189_48, i16 %zext_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2630 'add' 'add_ln189_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2631 [1/1] (0.00ns)   --->   "%tmp_8185 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_49, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2631 'bitselect' 'tmp_8185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_344)   --->   "%xor_ln189_196 = xor i1 %tmp_8185, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2632 'xor' 'xor_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2633 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_344 = and i1 %tmp_8184, i1 %xor_ln189_196" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2633 'and' 'and_ln189_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_347)   --->   "%select_ln189_196 = select i1 %and_ln189_344, i1 %icmp_ln189_198, i1 %icmp_ln189_199" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2634 'select' 'select_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_348)   --->   "%tmp_8186 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_49, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2635 'bitselect' 'tmp_8186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_348)   --->   "%xor_ln189_337 = xor i1 %tmp_8186, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2636 'xor' 'xor_ln189_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_348)   --->   "%and_ln189_345 = and i1 %icmp_ln189_197, i1 %xor_ln189_337" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2637 'and' 'and_ln189_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_348)   --->   "%select_ln189_197 = select i1 %and_ln189_344, i1 %and_ln189_345, i1 %icmp_ln189_198" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2638 'select' 'select_ln189_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_149)   --->   "%and_ln189_346 = and i1 %and_ln189_344, i1 %icmp_ln189_198" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2639 'and' 'and_ln189_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_347)   --->   "%xor_ln189_197 = xor i1 %select_ln189_196, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2640 'xor' 'xor_ln189_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_347)   --->   "%or_ln189_148 = or i1 %tmp_8185, i1 %xor_ln189_197" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2641 'or' 'or_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_347)   --->   "%xor_ln189_198 = xor i1 %tmp_8181, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2642 'xor' 'xor_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2643 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_347 = and i1 %or_ln189_148, i1 %xor_ln189_198" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2643 'and' 'and_ln189_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2644 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_348 = and i1 %tmp_8185, i1 %select_ln189_197" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2644 'and' 'and_ln189_348' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_149)   --->   "%or_ln189_265 = or i1 %and_ln189_346, i1 %and_ln189_348" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2645 'or' 'or_ln189_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_149)   --->   "%xor_ln189_199 = xor i1 %or_ln189_265, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2646 'xor' 'xor_ln189_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_149)   --->   "%and_ln189_349 = and i1 %tmp_8181, i1 %xor_ln189_199" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2647 'and' 'and_ln189_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_49)   --->   "%select_ln189_198 = select i1 %and_ln189_347, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2648 'select' 'select_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2649 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_149 = or i1 %and_ln189_347, i1 %and_ln189_349" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2649 'or' 'or_ln189_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2650 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_49 = select i1 %or_ln189_149, i16 %select_ln189_198, i16 %add_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2650 'select' 'masked_kernel_49' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln191_64 = sext i16 %masked_kernel_88" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2651 'sext' 'sext_ln191_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln191_65 = sext i16 %masked_kernel_49" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2652 'sext' 'sext_ln191_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2653 [1/1] (0.78ns)   --->   "%sum_3019 = add i16 %masked_kernel_49, i16 %masked_kernel_88" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2653 'add' 'sum_3019' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2654 [1/1] (0.78ns)   --->   "%add_ln191_32 = add i17 %sext_ln191_65, i17 %sext_ln191_64" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2654 'add' 'add_ln191_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2655 [1/1] (0.00ns)   --->   "%tmp_8187 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_32, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2655 'bitselect' 'tmp_8187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2656 [1/1] (0.00ns)   --->   "%tmp_8188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3019, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2656 'bitselect' 'tmp_8188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node sum_3020)   --->   "%xor_ln191_64 = xor i1 %tmp_8187, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2657 'xor' 'xor_ln191_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node sum_3020)   --->   "%and_ln191_32 = and i1 %tmp_8188, i1 %xor_ln191_64" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2658 'and' 'and_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node sum_3020)   --->   "%xor_ln191_65 = xor i1 %tmp_8187, i1 %tmp_8188" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2659 'xor' 'xor_ln191_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node sum_3020)   --->   "%select_ln191_64 = select i1 %and_ln191_32, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2660 'select' 'select_ln191_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2661 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3020 = select i1 %xor_ln191_65, i16 %select_ln191_64, i16 %sum_3019" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2661 'select' 'sum_3020' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%trunc_ln189_49 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_50, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2662 'partselect' 'trunc_ln189_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%tmp_8190 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_50, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2663 'bitselect' 'tmp_8190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%tmp_8191 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_50, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2664 'bitselect' 'tmp_8191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_351)   --->   "%tmp_8192 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_50, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2665 'bitselect' 'tmp_8192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%or_ln189_150 = or i1 %tmp_8190, i1 %icmp_ln189_200" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2666 'or' 'or_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%and_ln189_350 = and i1 %or_ln189_150, i1 %tmp_8191" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2667 'and' 'and_ln189_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_50)   --->   "%zext_ln189_50 = zext i1 %and_ln189_350" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2668 'zext' 'zext_ln189_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2669 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_50 = add i16 %trunc_ln189_49, i16 %zext_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2669 'add' 'add_ln189_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_8193 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_50, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2670 'bitselect' 'tmp_8193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_351)   --->   "%xor_ln189_200 = xor i1 %tmp_8193, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2671 'xor' 'xor_ln189_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2672 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_351 = and i1 %tmp_8192, i1 %xor_ln189_200" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2672 'and' 'and_ln189_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_354)   --->   "%select_ln189_200 = select i1 %and_ln189_351, i1 %icmp_ln189_202, i1 %icmp_ln189_203" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2673 'select' 'select_ln189_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_355)   --->   "%tmp_8194 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_50, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2674 'bitselect' 'tmp_8194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_355)   --->   "%xor_ln189_338 = xor i1 %tmp_8194, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2675 'xor' 'xor_ln189_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_355)   --->   "%and_ln189_352 = and i1 %icmp_ln189_201, i1 %xor_ln189_338" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2676 'and' 'and_ln189_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_355)   --->   "%select_ln189_201 = select i1 %and_ln189_351, i1 %and_ln189_352, i1 %icmp_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2677 'select' 'select_ln189_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_152)   --->   "%and_ln189_353 = and i1 %and_ln189_351, i1 %icmp_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2678 'and' 'and_ln189_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_354)   --->   "%xor_ln189_201 = xor i1 %select_ln189_200, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2679 'xor' 'xor_ln189_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_354)   --->   "%or_ln189_151 = or i1 %tmp_8193, i1 %xor_ln189_201" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2680 'or' 'or_ln189_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_354)   --->   "%xor_ln189_202 = xor i1 %tmp_8189, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2681 'xor' 'xor_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2682 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_354 = and i1 %or_ln189_151, i1 %xor_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2682 'and' 'and_ln189_354' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2683 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_355 = and i1 %tmp_8193, i1 %select_ln189_201" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2683 'and' 'and_ln189_355' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_152)   --->   "%or_ln189_266 = or i1 %and_ln189_353, i1 %and_ln189_355" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2684 'or' 'or_ln189_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_152)   --->   "%xor_ln189_203 = xor i1 %or_ln189_266, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2685 'xor' 'xor_ln189_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_152)   --->   "%and_ln189_356 = and i1 %tmp_8189, i1 %xor_ln189_203" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2686 'and' 'and_ln189_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_50)   --->   "%select_ln189_202 = select i1 %and_ln189_354, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2687 'select' 'select_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2688 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_152 = or i1 %and_ln189_354, i1 %and_ln189_356" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2688 'or' 'or_ln189_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2689 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_50 = select i1 %or_ln189_152, i16 %select_ln189_202, i16 %add_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2689 'select' 'masked_kernel_50' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln191_66 = sext i16 %sum_3020" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2690 'sext' 'sext_ln191_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln191_67 = sext i16 %masked_kernel_50" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2691 'sext' 'sext_ln191_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2692 [1/1] (0.78ns)   --->   "%sum_3021 = add i16 %masked_kernel_50, i16 %sum_3020" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2692 'add' 'sum_3021' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2693 [1/1] (0.78ns)   --->   "%add_ln191_33 = add i17 %sext_ln191_67, i17 %sext_ln191_66" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2693 'add' 'add_ln191_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2694 [1/1] (0.00ns)   --->   "%tmp_8195 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_33, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2694 'bitselect' 'tmp_8195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_8196 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3021, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2695 'bitselect' 'tmp_8196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%trunc_ln189_50 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_51, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2696 'partselect' 'trunc_ln189_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%tmp_8219 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_51, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2697 'bitselect' 'tmp_8219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%tmp_8220 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_51, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2698 'bitselect' 'tmp_8220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_358)   --->   "%tmp_8221 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_51, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2699 'bitselect' 'tmp_8221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%or_ln189_153 = or i1 %tmp_8219, i1 %icmp_ln189_204" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2700 'or' 'or_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%and_ln189_357 = and i1 %or_ln189_153, i1 %tmp_8220" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2701 'and' 'and_ln189_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_51)   --->   "%zext_ln189_51 = zext i1 %and_ln189_357" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2702 'zext' 'zext_ln189_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2703 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_51 = add i16 %trunc_ln189_50, i16 %zext_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2703 'add' 'add_ln189_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2704 [1/1] (0.00ns)   --->   "%tmp_8222 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_51, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2704 'bitselect' 'tmp_8222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_358)   --->   "%xor_ln189_204 = xor i1 %tmp_8222, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2705 'xor' 'xor_ln189_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2706 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_358 = and i1 %tmp_8221, i1 %xor_ln189_204" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2706 'and' 'and_ln189_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_361)   --->   "%select_ln189_204 = select i1 %and_ln189_358, i1 %icmp_ln189_206, i1 %icmp_ln189_207" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2707 'select' 'select_ln189_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_362)   --->   "%tmp_8223 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_51, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2708 'bitselect' 'tmp_8223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_362)   --->   "%xor_ln189_339 = xor i1 %tmp_8223, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2709 'xor' 'xor_ln189_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_362)   --->   "%and_ln189_359 = and i1 %icmp_ln189_205, i1 %xor_ln189_339" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2710 'and' 'and_ln189_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_362)   --->   "%select_ln189_205 = select i1 %and_ln189_358, i1 %and_ln189_359, i1 %icmp_ln189_206" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2711 'select' 'select_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_155)   --->   "%and_ln189_360 = and i1 %and_ln189_358, i1 %icmp_ln189_206" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2712 'and' 'and_ln189_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_361)   --->   "%xor_ln189_205 = xor i1 %select_ln189_204, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2713 'xor' 'xor_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_361)   --->   "%or_ln189_154 = or i1 %tmp_8222, i1 %xor_ln189_205" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2714 'or' 'or_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_361)   --->   "%xor_ln189_206 = xor i1 %tmp_8218, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2715 'xor' 'xor_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2716 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_361 = and i1 %or_ln189_154, i1 %xor_ln189_206" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2716 'and' 'and_ln189_361' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2717 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_362 = and i1 %tmp_8222, i1 %select_ln189_205" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2717 'and' 'and_ln189_362' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_155)   --->   "%or_ln189_267 = or i1 %and_ln189_360, i1 %and_ln189_362" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2718 'or' 'or_ln189_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_155)   --->   "%xor_ln189_207 = xor i1 %or_ln189_267, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2719 'xor' 'xor_ln189_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_155)   --->   "%and_ln189_363 = and i1 %tmp_8218, i1 %xor_ln189_207" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2720 'and' 'and_ln189_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_89)   --->   "%select_ln189_206 = select i1 %and_ln189_361, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2721 'select' 'select_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2722 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_155 = or i1 %and_ln189_361, i1 %and_ln189_363" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2722 'or' 'or_ln189_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2723 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_89 = select i1 %or_ln189_155, i16 %select_ln189_206, i16 %add_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2723 'select' 'masked_kernel_89' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%trunc_ln189_51 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_52, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2724 'partselect' 'trunc_ln189_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%tmp_8225 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_52, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2725 'bitselect' 'tmp_8225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%tmp_8226 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_52, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2726 'bitselect' 'tmp_8226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_365)   --->   "%tmp_8227 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_52, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2727 'bitselect' 'tmp_8227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%or_ln189_156 = or i1 %tmp_8225, i1 %icmp_ln189_208" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2728 'or' 'or_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%and_ln189_364 = and i1 %or_ln189_156, i1 %tmp_8226" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2729 'and' 'and_ln189_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_52)   --->   "%zext_ln189_52 = zext i1 %and_ln189_364" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2730 'zext' 'zext_ln189_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2731 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_52 = add i16 %trunc_ln189_51, i16 %zext_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2731 'add' 'add_ln189_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2732 [1/1] (0.00ns)   --->   "%tmp_8228 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_52, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2732 'bitselect' 'tmp_8228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_365)   --->   "%xor_ln189_208 = xor i1 %tmp_8228, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2733 'xor' 'xor_ln189_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2734 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_365 = and i1 %tmp_8227, i1 %xor_ln189_208" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2734 'and' 'and_ln189_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_368)   --->   "%select_ln189_208 = select i1 %and_ln189_365, i1 %icmp_ln189_210, i1 %icmp_ln189_211" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2735 'select' 'select_ln189_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_369)   --->   "%tmp_8229 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_52, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2736 'bitselect' 'tmp_8229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_369)   --->   "%xor_ln189_340 = xor i1 %tmp_8229, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2737 'xor' 'xor_ln189_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_369)   --->   "%and_ln189_366 = and i1 %icmp_ln189_209, i1 %xor_ln189_340" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2738 'and' 'and_ln189_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_369)   --->   "%select_ln189_209 = select i1 %and_ln189_365, i1 %and_ln189_366, i1 %icmp_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2739 'select' 'select_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_158)   --->   "%and_ln189_367 = and i1 %and_ln189_365, i1 %icmp_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2740 'and' 'and_ln189_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_368)   --->   "%xor_ln189_209 = xor i1 %select_ln189_208, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2741 'xor' 'xor_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_368)   --->   "%or_ln189_157 = or i1 %tmp_8228, i1 %xor_ln189_209" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2742 'or' 'or_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_368)   --->   "%xor_ln189_210 = xor i1 %tmp_8224, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2743 'xor' 'xor_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2744 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_368 = and i1 %or_ln189_157, i1 %xor_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2744 'and' 'and_ln189_368' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2745 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_369 = and i1 %tmp_8228, i1 %select_ln189_209" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2745 'and' 'and_ln189_369' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_158)   --->   "%or_ln189_268 = or i1 %and_ln189_367, i1 %and_ln189_369" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2746 'or' 'or_ln189_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_158)   --->   "%xor_ln189_211 = xor i1 %or_ln189_268, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2747 'xor' 'xor_ln189_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_158)   --->   "%and_ln189_370 = and i1 %tmp_8224, i1 %xor_ln189_211" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2748 'and' 'and_ln189_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_52)   --->   "%select_ln189_210 = select i1 %and_ln189_368, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2749 'select' 'select_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2750 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_158 = or i1 %and_ln189_368, i1 %and_ln189_370" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2750 'or' 'or_ln189_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2751 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_52 = select i1 %or_ln189_158, i16 %select_ln189_210, i16 %add_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2751 'select' 'masked_kernel_52' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln191_68 = sext i16 %masked_kernel_89" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2752 'sext' 'sext_ln191_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln191_69 = sext i16 %masked_kernel_52" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2753 'sext' 'sext_ln191_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2754 [1/1] (0.78ns)   --->   "%sum_3024 = add i16 %masked_kernel_52, i16 %masked_kernel_89" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2754 'add' 'sum_3024' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2755 [1/1] (0.78ns)   --->   "%add_ln191_34 = add i17 %sext_ln191_69, i17 %sext_ln191_68" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2755 'add' 'add_ln191_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2756 [1/1] (0.00ns)   --->   "%tmp_8230 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_34, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2756 'bitselect' 'tmp_8230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2757 [1/1] (0.00ns)   --->   "%tmp_8231 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3024, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2757 'bitselect' 'tmp_8231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node sum_3025)   --->   "%xor_ln191_68 = xor i1 %tmp_8230, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2758 'xor' 'xor_ln191_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node sum_3025)   --->   "%and_ln191_34 = and i1 %tmp_8231, i1 %xor_ln191_68" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2759 'and' 'and_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node sum_3025)   --->   "%xor_ln191_69 = xor i1 %tmp_8230, i1 %tmp_8231" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2760 'xor' 'xor_ln191_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node sum_3025)   --->   "%select_ln191_68 = select i1 %and_ln191_34, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2761 'select' 'select_ln191_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2762 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3025 = select i1 %xor_ln191_69, i16 %select_ln191_68, i16 %sum_3024" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2762 'select' 'sum_3025' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%trunc_ln189_52 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_53, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2763 'partselect' 'trunc_ln189_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%tmp_8233 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_53, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2764 'bitselect' 'tmp_8233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%tmp_8234 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_53, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2765 'bitselect' 'tmp_8234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_372)   --->   "%tmp_8235 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_53, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2766 'bitselect' 'tmp_8235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%or_ln189_159 = or i1 %tmp_8233, i1 %icmp_ln189_212" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2767 'or' 'or_ln189_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%and_ln189_371 = and i1 %or_ln189_159, i1 %tmp_8234" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2768 'and' 'and_ln189_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_53)   --->   "%zext_ln189_53 = zext i1 %and_ln189_371" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2769 'zext' 'zext_ln189_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2770 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_53 = add i16 %trunc_ln189_52, i16 %zext_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2770 'add' 'add_ln189_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_8236 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_53, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2771 'bitselect' 'tmp_8236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_372)   --->   "%xor_ln189_212 = xor i1 %tmp_8236, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2772 'xor' 'xor_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2773 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_372 = and i1 %tmp_8235, i1 %xor_ln189_212" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2773 'and' 'and_ln189_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_375)   --->   "%select_ln189_212 = select i1 %and_ln189_372, i1 %icmp_ln189_214, i1 %icmp_ln189_215" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2774 'select' 'select_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_376)   --->   "%tmp_8237 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_53, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2775 'bitselect' 'tmp_8237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_376)   --->   "%xor_ln189_341 = xor i1 %tmp_8237, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2776 'xor' 'xor_ln189_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_376)   --->   "%and_ln189_373 = and i1 %icmp_ln189_213, i1 %xor_ln189_341" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2777 'and' 'and_ln189_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_376)   --->   "%select_ln189_213 = select i1 %and_ln189_372, i1 %and_ln189_373, i1 %icmp_ln189_214" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2778 'select' 'select_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_161)   --->   "%and_ln189_374 = and i1 %and_ln189_372, i1 %icmp_ln189_214" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2779 'and' 'and_ln189_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_375)   --->   "%xor_ln189_213 = xor i1 %select_ln189_212, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2780 'xor' 'xor_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_375)   --->   "%or_ln189_160 = or i1 %tmp_8236, i1 %xor_ln189_213" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2781 'or' 'or_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_375)   --->   "%xor_ln189_214 = xor i1 %tmp_8232, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2782 'xor' 'xor_ln189_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2783 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_375 = and i1 %or_ln189_160, i1 %xor_ln189_214" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2783 'and' 'and_ln189_375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2784 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_376 = and i1 %tmp_8236, i1 %select_ln189_213" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2784 'and' 'and_ln189_376' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_161)   --->   "%or_ln189_269 = or i1 %and_ln189_374, i1 %and_ln189_376" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2785 'or' 'or_ln189_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_161)   --->   "%xor_ln189_215 = xor i1 %or_ln189_269, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2786 'xor' 'xor_ln189_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_161)   --->   "%and_ln189_377 = and i1 %tmp_8232, i1 %xor_ln189_215" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2787 'and' 'and_ln189_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_53)   --->   "%select_ln189_214 = select i1 %and_ln189_375, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2788 'select' 'select_ln189_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2789 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_161 = or i1 %and_ln189_375, i1 %and_ln189_377" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2789 'or' 'or_ln189_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2790 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_53 = select i1 %or_ln189_161, i16 %select_ln189_214, i16 %add_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2790 'select' 'masked_kernel_53' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln191_70 = sext i16 %sum_3025" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2791 'sext' 'sext_ln191_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln191_71 = sext i16 %masked_kernel_53" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2792 'sext' 'sext_ln191_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2793 [1/1] (0.78ns)   --->   "%sum_3026 = add i16 %masked_kernel_53, i16 %sum_3025" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2793 'add' 'sum_3026' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2794 [1/1] (0.78ns)   --->   "%add_ln191_35 = add i17 %sext_ln191_71, i17 %sext_ln191_70" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2794 'add' 'add_ln191_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_8238 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_35, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2795 'bitselect' 'tmp_8238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2796 [1/1] (0.00ns)   --->   "%tmp_8239 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3026, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2796 'bitselect' 'tmp_8239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%trunc_ln189_53 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_54, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2797 'partselect' 'trunc_ln189_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%tmp_8262 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_54, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2798 'bitselect' 'tmp_8262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%tmp_8263 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_54, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2799 'bitselect' 'tmp_8263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_379)   --->   "%tmp_8264 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_54, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2800 'bitselect' 'tmp_8264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%or_ln189_162 = or i1 %tmp_8262, i1 %icmp_ln189_216" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2801 'or' 'or_ln189_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%and_ln189_378 = and i1 %or_ln189_162, i1 %tmp_8263" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2802 'and' 'and_ln189_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_54)   --->   "%zext_ln189_54 = zext i1 %and_ln189_378" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2803 'zext' 'zext_ln189_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2804 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_54 = add i16 %trunc_ln189_53, i16 %zext_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2804 'add' 'add_ln189_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2805 [1/1] (0.00ns)   --->   "%tmp_8265 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_54, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2805 'bitselect' 'tmp_8265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_379)   --->   "%xor_ln189_216 = xor i1 %tmp_8265, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2806 'xor' 'xor_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2807 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_379 = and i1 %tmp_8264, i1 %xor_ln189_216" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2807 'and' 'and_ln189_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_382)   --->   "%select_ln189_216 = select i1 %and_ln189_379, i1 %icmp_ln189_218, i1 %icmp_ln189_219" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2808 'select' 'select_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_383)   --->   "%tmp_8266 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_54, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2809 'bitselect' 'tmp_8266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_383)   --->   "%xor_ln189_342 = xor i1 %tmp_8266, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2810 'xor' 'xor_ln189_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_383)   --->   "%and_ln189_380 = and i1 %icmp_ln189_217, i1 %xor_ln189_342" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2811 'and' 'and_ln189_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_383)   --->   "%select_ln189_217 = select i1 %and_ln189_379, i1 %and_ln189_380, i1 %icmp_ln189_218" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2812 'select' 'select_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_164)   --->   "%and_ln189_381 = and i1 %and_ln189_379, i1 %icmp_ln189_218" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2813 'and' 'and_ln189_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_382)   --->   "%xor_ln189_217 = xor i1 %select_ln189_216, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2814 'xor' 'xor_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_382)   --->   "%or_ln189_163 = or i1 %tmp_8265, i1 %xor_ln189_217" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2815 'or' 'or_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_382)   --->   "%xor_ln189_218 = xor i1 %tmp_8261, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2816 'xor' 'xor_ln189_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2817 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_382 = and i1 %or_ln189_163, i1 %xor_ln189_218" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2817 'and' 'and_ln189_382' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2818 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_383 = and i1 %tmp_8265, i1 %select_ln189_217" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2818 'and' 'and_ln189_383' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_164)   --->   "%or_ln189_270 = or i1 %and_ln189_381, i1 %and_ln189_383" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2819 'or' 'or_ln189_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_164)   --->   "%xor_ln189_219 = xor i1 %or_ln189_270, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2820 'xor' 'xor_ln189_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_164)   --->   "%and_ln189_384 = and i1 %tmp_8261, i1 %xor_ln189_219" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2821 'and' 'and_ln189_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_90)   --->   "%select_ln189_218 = select i1 %and_ln189_382, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2822 'select' 'select_ln189_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2823 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_164 = or i1 %and_ln189_382, i1 %and_ln189_384" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2823 'or' 'or_ln189_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2824 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_90 = select i1 %or_ln189_164, i16 %select_ln189_218, i16 %add_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2824 'select' 'masked_kernel_90' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%trunc_ln189_54 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_55, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2825 'partselect' 'trunc_ln189_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%tmp_8268 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_55, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2826 'bitselect' 'tmp_8268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%tmp_8269 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_55, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2827 'bitselect' 'tmp_8269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_386)   --->   "%tmp_8270 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_55, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2828 'bitselect' 'tmp_8270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%or_ln189_165 = or i1 %tmp_8268, i1 %icmp_ln189_220" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2829 'or' 'or_ln189_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%and_ln189_385 = and i1 %or_ln189_165, i1 %tmp_8269" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2830 'and' 'and_ln189_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_55)   --->   "%zext_ln189_55 = zext i1 %and_ln189_385" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2831 'zext' 'zext_ln189_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2832 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_55 = add i16 %trunc_ln189_54, i16 %zext_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2832 'add' 'add_ln189_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2833 [1/1] (0.00ns)   --->   "%tmp_8271 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_55, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2833 'bitselect' 'tmp_8271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_386)   --->   "%xor_ln189_220 = xor i1 %tmp_8271, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2834 'xor' 'xor_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2835 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_386 = and i1 %tmp_8270, i1 %xor_ln189_220" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2835 'and' 'and_ln189_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_389)   --->   "%select_ln189_220 = select i1 %and_ln189_386, i1 %icmp_ln189_222, i1 %icmp_ln189_223" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2836 'select' 'select_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_390)   --->   "%tmp_8272 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_55, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2837 'bitselect' 'tmp_8272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_390)   --->   "%xor_ln189_343 = xor i1 %tmp_8272, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2838 'xor' 'xor_ln189_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_390)   --->   "%and_ln189_387 = and i1 %icmp_ln189_221, i1 %xor_ln189_343" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2839 'and' 'and_ln189_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_390)   --->   "%select_ln189_221 = select i1 %and_ln189_386, i1 %and_ln189_387, i1 %icmp_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2840 'select' 'select_ln189_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_167)   --->   "%and_ln189_388 = and i1 %and_ln189_386, i1 %icmp_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2841 'and' 'and_ln189_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_389)   --->   "%xor_ln189_221 = xor i1 %select_ln189_220, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2842 'xor' 'xor_ln189_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_389)   --->   "%or_ln189_166 = or i1 %tmp_8271, i1 %xor_ln189_221" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2843 'or' 'or_ln189_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_389)   --->   "%xor_ln189_222 = xor i1 %tmp_8267, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2844 'xor' 'xor_ln189_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2845 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_389 = and i1 %or_ln189_166, i1 %xor_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2845 'and' 'and_ln189_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2846 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_390 = and i1 %tmp_8271, i1 %select_ln189_221" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2846 'and' 'and_ln189_390' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_167)   --->   "%or_ln189_271 = or i1 %and_ln189_388, i1 %and_ln189_390" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2847 'or' 'or_ln189_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_167)   --->   "%xor_ln189_223 = xor i1 %or_ln189_271, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2848 'xor' 'xor_ln189_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_167)   --->   "%and_ln189_391 = and i1 %tmp_8267, i1 %xor_ln189_223" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2849 'and' 'and_ln189_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_55)   --->   "%select_ln189_222 = select i1 %and_ln189_389, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2850 'select' 'select_ln189_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2851 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_167 = or i1 %and_ln189_389, i1 %and_ln189_391" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2851 'or' 'or_ln189_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2852 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_55 = select i1 %or_ln189_167, i16 %select_ln189_222, i16 %add_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2852 'select' 'masked_kernel_55' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln191_72 = sext i16 %masked_kernel_90" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2853 'sext' 'sext_ln191_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln191_73 = sext i16 %masked_kernel_55" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2854 'sext' 'sext_ln191_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2855 [1/1] (0.78ns)   --->   "%sum_3029 = add i16 %masked_kernel_55, i16 %masked_kernel_90" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2855 'add' 'sum_3029' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2856 [1/1] (0.78ns)   --->   "%add_ln191_36 = add i17 %sext_ln191_73, i17 %sext_ln191_72" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2856 'add' 'add_ln191_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2857 [1/1] (0.00ns)   --->   "%tmp_8273 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_36, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2857 'bitselect' 'tmp_8273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2858 [1/1] (0.00ns)   --->   "%tmp_8274 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3029, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2858 'bitselect' 'tmp_8274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node sum_3030)   --->   "%xor_ln191_72 = xor i1 %tmp_8273, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2859 'xor' 'xor_ln191_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node sum_3030)   --->   "%and_ln191_36 = and i1 %tmp_8274, i1 %xor_ln191_72" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2860 'and' 'and_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node sum_3030)   --->   "%xor_ln191_73 = xor i1 %tmp_8273, i1 %tmp_8274" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2861 'xor' 'xor_ln191_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node sum_3030)   --->   "%select_ln191_72 = select i1 %and_ln191_36, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2862 'select' 'select_ln191_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2863 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3030 = select i1 %xor_ln191_73, i16 %select_ln191_72, i16 %sum_3029" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2863 'select' 'sum_3030' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%trunc_ln189_55 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_56, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2864 'partselect' 'trunc_ln189_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%tmp_8276 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_56, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2865 'bitselect' 'tmp_8276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%tmp_8277 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_56, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2866 'bitselect' 'tmp_8277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_393)   --->   "%tmp_8278 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_56, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2867 'bitselect' 'tmp_8278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%or_ln189_168 = or i1 %tmp_8276, i1 %icmp_ln189_224" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2868 'or' 'or_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%and_ln189_392 = and i1 %or_ln189_168, i1 %tmp_8277" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2869 'and' 'and_ln189_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_56)   --->   "%zext_ln189_56 = zext i1 %and_ln189_392" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2870 'zext' 'zext_ln189_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2871 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_56 = add i16 %trunc_ln189_55, i16 %zext_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2871 'add' 'add_ln189_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2872 [1/1] (0.00ns)   --->   "%tmp_8279 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_56, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2872 'bitselect' 'tmp_8279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_393)   --->   "%xor_ln189_224 = xor i1 %tmp_8279, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2873 'xor' 'xor_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2874 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_393 = and i1 %tmp_8278, i1 %xor_ln189_224" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2874 'and' 'and_ln189_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_396)   --->   "%select_ln189_224 = select i1 %and_ln189_393, i1 %icmp_ln189_226, i1 %icmp_ln189_227" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2875 'select' 'select_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_397)   --->   "%tmp_8280 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_56, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2876 'bitselect' 'tmp_8280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_397)   --->   "%xor_ln189_344 = xor i1 %tmp_8280, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2877 'xor' 'xor_ln189_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_397)   --->   "%and_ln189_394 = and i1 %icmp_ln189_225, i1 %xor_ln189_344" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2878 'and' 'and_ln189_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_397)   --->   "%select_ln189_225 = select i1 %and_ln189_393, i1 %and_ln189_394, i1 %icmp_ln189_226" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2879 'select' 'select_ln189_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_170)   --->   "%and_ln189_395 = and i1 %and_ln189_393, i1 %icmp_ln189_226" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2880 'and' 'and_ln189_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_396)   --->   "%xor_ln189_225 = xor i1 %select_ln189_224, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2881 'xor' 'xor_ln189_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_396)   --->   "%or_ln189_169 = or i1 %tmp_8279, i1 %xor_ln189_225" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2882 'or' 'or_ln189_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_396)   --->   "%xor_ln189_226 = xor i1 %tmp_8275, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2883 'xor' 'xor_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2884 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_396 = and i1 %or_ln189_169, i1 %xor_ln189_226" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2884 'and' 'and_ln189_396' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2885 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_397 = and i1 %tmp_8279, i1 %select_ln189_225" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2885 'and' 'and_ln189_397' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_170)   --->   "%or_ln189_272 = or i1 %and_ln189_395, i1 %and_ln189_397" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2886 'or' 'or_ln189_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_170)   --->   "%xor_ln189_227 = xor i1 %or_ln189_272, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2887 'xor' 'xor_ln189_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_170)   --->   "%and_ln189_398 = and i1 %tmp_8275, i1 %xor_ln189_227" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2888 'and' 'and_ln189_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_56)   --->   "%select_ln189_226 = select i1 %and_ln189_396, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2889 'select' 'select_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2890 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_170 = or i1 %and_ln189_396, i1 %and_ln189_398" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2890 'or' 'or_ln189_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2891 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_56 = select i1 %or_ln189_170, i16 %select_ln189_226, i16 %add_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2891 'select' 'masked_kernel_56' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln191_74 = sext i16 %sum_3030" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2892 'sext' 'sext_ln191_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2893 [1/1] (0.00ns)   --->   "%sext_ln191_75 = sext i16 %masked_kernel_56" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2893 'sext' 'sext_ln191_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2894 [1/1] (0.78ns)   --->   "%sum_3031 = add i16 %masked_kernel_56, i16 %sum_3030" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2894 'add' 'sum_3031' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2895 [1/1] (0.78ns)   --->   "%add_ln191_37 = add i17 %sext_ln191_75, i17 %sext_ln191_74" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2895 'add' 'add_ln191_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2896 [1/1] (0.00ns)   --->   "%tmp_8281 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_37, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2896 'bitselect' 'tmp_8281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_8282 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3031, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2897 'bitselect' 'tmp_8282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%trunc_ln189_56 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_57, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2898 'partselect' 'trunc_ln189_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%tmp_8305 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_57, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2899 'bitselect' 'tmp_8305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%tmp_8306 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_57, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2900 'bitselect' 'tmp_8306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_400)   --->   "%tmp_8307 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_57, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2901 'bitselect' 'tmp_8307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%or_ln189_171 = or i1 %tmp_8305, i1 %icmp_ln189_228" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2902 'or' 'or_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%and_ln189_399 = and i1 %or_ln189_171, i1 %tmp_8306" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2903 'and' 'and_ln189_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_57)   --->   "%zext_ln189_57 = zext i1 %and_ln189_399" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2904 'zext' 'zext_ln189_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2905 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_57 = add i16 %trunc_ln189_56, i16 %zext_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2905 'add' 'add_ln189_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2906 [1/1] (0.00ns)   --->   "%tmp_8308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_57, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2906 'bitselect' 'tmp_8308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_400)   --->   "%xor_ln189_228 = xor i1 %tmp_8308, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2907 'xor' 'xor_ln189_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2908 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_400 = and i1 %tmp_8307, i1 %xor_ln189_228" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2908 'and' 'and_ln189_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_403)   --->   "%select_ln189_228 = select i1 %and_ln189_400, i1 %icmp_ln189_230, i1 %icmp_ln189_231" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2909 'select' 'select_ln189_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_404)   --->   "%tmp_8309 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_57, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2910 'bitselect' 'tmp_8309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_404)   --->   "%xor_ln189_345 = xor i1 %tmp_8309, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2911 'xor' 'xor_ln189_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_404)   --->   "%and_ln189_401 = and i1 %icmp_ln189_229, i1 %xor_ln189_345" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2912 'and' 'and_ln189_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_404)   --->   "%select_ln189_229 = select i1 %and_ln189_400, i1 %and_ln189_401, i1 %icmp_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2913 'select' 'select_ln189_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_173)   --->   "%and_ln189_402 = and i1 %and_ln189_400, i1 %icmp_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2914 'and' 'and_ln189_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_403)   --->   "%xor_ln189_229 = xor i1 %select_ln189_228, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2915 'xor' 'xor_ln189_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_403)   --->   "%or_ln189_172 = or i1 %tmp_8308, i1 %xor_ln189_229" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2916 'or' 'or_ln189_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_403)   --->   "%xor_ln189_230 = xor i1 %tmp_8304, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2917 'xor' 'xor_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2918 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_403 = and i1 %or_ln189_172, i1 %xor_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2918 'and' 'and_ln189_403' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2919 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_404 = and i1 %tmp_8308, i1 %select_ln189_229" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2919 'and' 'and_ln189_404' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_173)   --->   "%or_ln189_273 = or i1 %and_ln189_402, i1 %and_ln189_404" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2920 'or' 'or_ln189_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_173)   --->   "%xor_ln189_231 = xor i1 %or_ln189_273, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2921 'xor' 'xor_ln189_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_173)   --->   "%and_ln189_405 = and i1 %tmp_8304, i1 %xor_ln189_231" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2922 'and' 'and_ln189_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_91)   --->   "%select_ln189_230 = select i1 %and_ln189_403, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2923 'select' 'select_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2924 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_173 = or i1 %and_ln189_403, i1 %and_ln189_405" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2924 'or' 'or_ln189_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2925 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_91 = select i1 %or_ln189_173, i16 %select_ln189_230, i16 %add_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2925 'select' 'masked_kernel_91' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%trunc_ln189_57 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_58, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2926 'partselect' 'trunc_ln189_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%tmp_8311 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_58, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2927 'bitselect' 'tmp_8311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%tmp_8312 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_58, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2928 'bitselect' 'tmp_8312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_407)   --->   "%tmp_8313 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_58, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2929 'bitselect' 'tmp_8313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%or_ln189_174 = or i1 %tmp_8311, i1 %icmp_ln189_232" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2930 'or' 'or_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%and_ln189_406 = and i1 %or_ln189_174, i1 %tmp_8312" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2931 'and' 'and_ln189_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_58)   --->   "%zext_ln189_58 = zext i1 %and_ln189_406" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2932 'zext' 'zext_ln189_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2933 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_58 = add i16 %trunc_ln189_57, i16 %zext_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2933 'add' 'add_ln189_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2934 [1/1] (0.00ns)   --->   "%tmp_8314 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_58, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2934 'bitselect' 'tmp_8314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_407)   --->   "%xor_ln189_232 = xor i1 %tmp_8314, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2935 'xor' 'xor_ln189_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2936 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_407 = and i1 %tmp_8313, i1 %xor_ln189_232" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2936 'and' 'and_ln189_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_410)   --->   "%select_ln189_232 = select i1 %and_ln189_407, i1 %icmp_ln189_234, i1 %icmp_ln189_235" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2937 'select' 'select_ln189_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_411)   --->   "%tmp_8315 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_58, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2938 'bitselect' 'tmp_8315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_411)   --->   "%xor_ln189_346 = xor i1 %tmp_8315, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2939 'xor' 'xor_ln189_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_411)   --->   "%and_ln189_408 = and i1 %icmp_ln189_233, i1 %xor_ln189_346" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2940 'and' 'and_ln189_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_411)   --->   "%select_ln189_233 = select i1 %and_ln189_407, i1 %and_ln189_408, i1 %icmp_ln189_234" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2941 'select' 'select_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_176)   --->   "%and_ln189_409 = and i1 %and_ln189_407, i1 %icmp_ln189_234" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2942 'and' 'and_ln189_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_410)   --->   "%xor_ln189_233 = xor i1 %select_ln189_232, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2943 'xor' 'xor_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_410)   --->   "%or_ln189_175 = or i1 %tmp_8314, i1 %xor_ln189_233" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2944 'or' 'or_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_410)   --->   "%xor_ln189_234 = xor i1 %tmp_8310, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2945 'xor' 'xor_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2946 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_410 = and i1 %or_ln189_175, i1 %xor_ln189_234" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2946 'and' 'and_ln189_410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2947 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_411 = and i1 %tmp_8314, i1 %select_ln189_233" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2947 'and' 'and_ln189_411' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_176)   --->   "%or_ln189_274 = or i1 %and_ln189_409, i1 %and_ln189_411" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2948 'or' 'or_ln189_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_176)   --->   "%xor_ln189_235 = xor i1 %or_ln189_274, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2949 'xor' 'xor_ln189_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_176)   --->   "%and_ln189_412 = and i1 %tmp_8310, i1 %xor_ln189_235" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2950 'and' 'and_ln189_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_58)   --->   "%select_ln189_234 = select i1 %and_ln189_410, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2951 'select' 'select_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2952 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_176 = or i1 %and_ln189_410, i1 %and_ln189_412" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2952 'or' 'or_ln189_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2953 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_58 = select i1 %or_ln189_176, i16 %select_ln189_234, i16 %add_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2953 'select' 'masked_kernel_58' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln191_76 = sext i16 %masked_kernel_91" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2954 'sext' 'sext_ln191_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln191_77 = sext i16 %masked_kernel_58" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2955 'sext' 'sext_ln191_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2956 [1/1] (0.78ns)   --->   "%sum_3034 = add i16 %masked_kernel_58, i16 %masked_kernel_91" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2956 'add' 'sum_3034' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2957 [1/1] (0.78ns)   --->   "%add_ln191_38 = add i17 %sext_ln191_77, i17 %sext_ln191_76" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2957 'add' 'add_ln191_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2958 [1/1] (0.00ns)   --->   "%tmp_8316 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_38, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2958 'bitselect' 'tmp_8316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2959 [1/1] (0.00ns)   --->   "%tmp_8317 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3034, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2959 'bitselect' 'tmp_8317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node sum_3035)   --->   "%xor_ln191_76 = xor i1 %tmp_8316, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2960 'xor' 'xor_ln191_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node sum_3035)   --->   "%and_ln191_38 = and i1 %tmp_8317, i1 %xor_ln191_76" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2961 'and' 'and_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node sum_3035)   --->   "%xor_ln191_77 = xor i1 %tmp_8316, i1 %tmp_8317" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2962 'xor' 'xor_ln191_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node sum_3035)   --->   "%select_ln191_76 = select i1 %and_ln191_38, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2963 'select' 'select_ln191_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2964 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3035 = select i1 %xor_ln191_77, i16 %select_ln191_76, i16 %sum_3034" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2964 'select' 'sum_3035' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%trunc_ln189_58 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_59, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2965 'partselect' 'trunc_ln189_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%tmp_8319 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_59, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2966 'bitselect' 'tmp_8319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%tmp_8320 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_59, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2967 'bitselect' 'tmp_8320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_414)   --->   "%tmp_8321 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_59, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2968 'bitselect' 'tmp_8321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%or_ln189_177 = or i1 %tmp_8319, i1 %icmp_ln189_236" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2969 'or' 'or_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%and_ln189_413 = and i1 %or_ln189_177, i1 %tmp_8320" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2970 'and' 'and_ln189_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_59)   --->   "%zext_ln189_59 = zext i1 %and_ln189_413" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2971 'zext' 'zext_ln189_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2972 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_59 = add i16 %trunc_ln189_58, i16 %zext_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2972 'add' 'add_ln189_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2973 [1/1] (0.00ns)   --->   "%tmp_8322 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_59, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2973 'bitselect' 'tmp_8322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_414)   --->   "%xor_ln189_236 = xor i1 %tmp_8322, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2974 'xor' 'xor_ln189_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2975 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_414 = and i1 %tmp_8321, i1 %xor_ln189_236" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2975 'and' 'and_ln189_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_417)   --->   "%select_ln189_236 = select i1 %and_ln189_414, i1 %icmp_ln189_238, i1 %icmp_ln189_239" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2976 'select' 'select_ln189_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_418)   --->   "%tmp_8323 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_59, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2977 'bitselect' 'tmp_8323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_418)   --->   "%xor_ln189_347 = xor i1 %tmp_8323, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2978 'xor' 'xor_ln189_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_418)   --->   "%and_ln189_415 = and i1 %icmp_ln189_237, i1 %xor_ln189_347" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2979 'and' 'and_ln189_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_418)   --->   "%select_ln189_237 = select i1 %and_ln189_414, i1 %and_ln189_415, i1 %icmp_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2980 'select' 'select_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_179)   --->   "%and_ln189_416 = and i1 %and_ln189_414, i1 %icmp_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2981 'and' 'and_ln189_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_417)   --->   "%xor_ln189_237 = xor i1 %select_ln189_236, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2982 'xor' 'xor_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_417)   --->   "%or_ln189_178 = or i1 %tmp_8322, i1 %xor_ln189_237" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2983 'or' 'or_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_417)   --->   "%xor_ln189_238 = xor i1 %tmp_8318, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2984 'xor' 'xor_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2985 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_417 = and i1 %or_ln189_178, i1 %xor_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2985 'and' 'and_ln189_417' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2986 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_418 = and i1 %tmp_8322, i1 %select_ln189_237" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2986 'and' 'and_ln189_418' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_179)   --->   "%or_ln189_275 = or i1 %and_ln189_416, i1 %and_ln189_418" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2987 'or' 'or_ln189_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_179)   --->   "%xor_ln189_239 = xor i1 %or_ln189_275, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2988 'xor' 'xor_ln189_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_179)   --->   "%and_ln189_419 = and i1 %tmp_8318, i1 %xor_ln189_239" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2989 'and' 'and_ln189_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_59)   --->   "%select_ln189_238 = select i1 %and_ln189_417, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2990 'select' 'select_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2991 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_179 = or i1 %and_ln189_417, i1 %and_ln189_419" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2991 'or' 'or_ln189_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2992 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_59 = select i1 %or_ln189_179, i16 %select_ln189_238, i16 %add_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2992 'select' 'masked_kernel_59' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln191_78 = sext i16 %sum_3035" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2993 'sext' 'sext_ln191_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln191_79 = sext i16 %masked_kernel_59" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2994 'sext' 'sext_ln191_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2995 [1/1] (0.78ns)   --->   "%sum_3036 = add i16 %masked_kernel_59, i16 %sum_3035" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2995 'add' 'sum_3036' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2996 [1/1] (0.78ns)   --->   "%add_ln191_39 = add i17 %sext_ln191_79, i17 %sext_ln191_78" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2996 'add' 'add_ln191_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2997 [1/1] (0.00ns)   --->   "%tmp_8324 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_39, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2997 'bitselect' 'tmp_8324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2998 [1/1] (0.00ns)   --->   "%tmp_8325 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3036, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2998 'bitselect' 'tmp_8325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%trunc_ln189_59 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_60, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2999 'partselect' 'trunc_ln189_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%tmp_8348 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_60, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3000 'bitselect' 'tmp_8348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%tmp_8349 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_60, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3001 'bitselect' 'tmp_8349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_421)   --->   "%tmp_8350 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_60, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3002 'bitselect' 'tmp_8350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%or_ln189_180 = or i1 %tmp_8348, i1 %icmp_ln189_240" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3003 'or' 'or_ln189_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%and_ln189_420 = and i1 %or_ln189_180, i1 %tmp_8349" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3004 'and' 'and_ln189_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_60)   --->   "%zext_ln189_60 = zext i1 %and_ln189_420" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3005 'zext' 'zext_ln189_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3006 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_60 = add i16 %trunc_ln189_59, i16 %zext_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3006 'add' 'add_ln189_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3007 [1/1] (0.00ns)   --->   "%tmp_8351 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_60, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3007 'bitselect' 'tmp_8351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_421)   --->   "%xor_ln189_240 = xor i1 %tmp_8351, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3008 'xor' 'xor_ln189_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3009 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_421 = and i1 %tmp_8350, i1 %xor_ln189_240" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3009 'and' 'and_ln189_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_424)   --->   "%select_ln189_240 = select i1 %and_ln189_421, i1 %icmp_ln189_242, i1 %icmp_ln189_243" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3010 'select' 'select_ln189_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_425)   --->   "%tmp_8352 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_60, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3011 'bitselect' 'tmp_8352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_425)   --->   "%xor_ln189_348 = xor i1 %tmp_8352, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3012 'xor' 'xor_ln189_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_425)   --->   "%and_ln189_422 = and i1 %icmp_ln189_241, i1 %xor_ln189_348" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3013 'and' 'and_ln189_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_425)   --->   "%select_ln189_241 = select i1 %and_ln189_421, i1 %and_ln189_422, i1 %icmp_ln189_242" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3014 'select' 'select_ln189_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_182)   --->   "%and_ln189_423 = and i1 %and_ln189_421, i1 %icmp_ln189_242" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3015 'and' 'and_ln189_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_424)   --->   "%xor_ln189_241 = xor i1 %select_ln189_240, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3016 'xor' 'xor_ln189_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_424)   --->   "%or_ln189_181 = or i1 %tmp_8351, i1 %xor_ln189_241" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3017 'or' 'or_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_424)   --->   "%xor_ln189_242 = xor i1 %tmp_8347, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3018 'xor' 'xor_ln189_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3019 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_424 = and i1 %or_ln189_181, i1 %xor_ln189_242" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3019 'and' 'and_ln189_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3020 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_425 = and i1 %tmp_8351, i1 %select_ln189_241" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3020 'and' 'and_ln189_425' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_182)   --->   "%or_ln189_276 = or i1 %and_ln189_423, i1 %and_ln189_425" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3021 'or' 'or_ln189_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_182)   --->   "%xor_ln189_243 = xor i1 %or_ln189_276, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3022 'xor' 'xor_ln189_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_182)   --->   "%and_ln189_426 = and i1 %tmp_8347, i1 %xor_ln189_243" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3023 'and' 'and_ln189_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_92)   --->   "%select_ln189_242 = select i1 %and_ln189_424, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3024 'select' 'select_ln189_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3025 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_182 = or i1 %and_ln189_424, i1 %and_ln189_426" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3025 'or' 'or_ln189_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3026 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_92 = select i1 %or_ln189_182, i16 %select_ln189_242, i16 %add_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3026 'select' 'masked_kernel_92' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%trunc_ln189_60 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_61, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3027 'partselect' 'trunc_ln189_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%tmp_8354 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_61, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3028 'bitselect' 'tmp_8354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%tmp_8355 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_61, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3029 'bitselect' 'tmp_8355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_428)   --->   "%tmp_8356 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_61, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3030 'bitselect' 'tmp_8356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%or_ln189_183 = or i1 %tmp_8354, i1 %icmp_ln189_244" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3031 'or' 'or_ln189_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%and_ln189_427 = and i1 %or_ln189_183, i1 %tmp_8355" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3032 'and' 'and_ln189_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_61)   --->   "%zext_ln189_61 = zext i1 %and_ln189_427" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3033 'zext' 'zext_ln189_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3034 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_61 = add i16 %trunc_ln189_60, i16 %zext_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3034 'add' 'add_ln189_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3035 [1/1] (0.00ns)   --->   "%tmp_8357 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_61, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3035 'bitselect' 'tmp_8357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_428)   --->   "%xor_ln189_244 = xor i1 %tmp_8357, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3036 'xor' 'xor_ln189_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3037 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_428 = and i1 %tmp_8356, i1 %xor_ln189_244" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3037 'and' 'and_ln189_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_431)   --->   "%select_ln189_244 = select i1 %and_ln189_428, i1 %icmp_ln189_246, i1 %icmp_ln189_247" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3038 'select' 'select_ln189_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_432)   --->   "%tmp_8358 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_61, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3039 'bitselect' 'tmp_8358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_432)   --->   "%xor_ln189_349 = xor i1 %tmp_8358, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3040 'xor' 'xor_ln189_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_432)   --->   "%and_ln189_429 = and i1 %icmp_ln189_245, i1 %xor_ln189_349" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3041 'and' 'and_ln189_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_432)   --->   "%select_ln189_245 = select i1 %and_ln189_428, i1 %and_ln189_429, i1 %icmp_ln189_246" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3042 'select' 'select_ln189_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_185)   --->   "%and_ln189_430 = and i1 %and_ln189_428, i1 %icmp_ln189_246" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3043 'and' 'and_ln189_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_431)   --->   "%xor_ln189_245 = xor i1 %select_ln189_244, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3044 'xor' 'xor_ln189_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_431)   --->   "%or_ln189_184 = or i1 %tmp_8357, i1 %xor_ln189_245" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3045 'or' 'or_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_431)   --->   "%xor_ln189_246 = xor i1 %tmp_8353, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3046 'xor' 'xor_ln189_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3047 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_431 = and i1 %or_ln189_184, i1 %xor_ln189_246" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3047 'and' 'and_ln189_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3048 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_432 = and i1 %tmp_8357, i1 %select_ln189_245" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3048 'and' 'and_ln189_432' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_185)   --->   "%or_ln189_277 = or i1 %and_ln189_430, i1 %and_ln189_432" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3049 'or' 'or_ln189_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_185)   --->   "%xor_ln189_247 = xor i1 %or_ln189_277, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3050 'xor' 'xor_ln189_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_185)   --->   "%and_ln189_433 = and i1 %tmp_8353, i1 %xor_ln189_247" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3051 'and' 'and_ln189_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_61)   --->   "%select_ln189_246 = select i1 %and_ln189_431, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3052 'select' 'select_ln189_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3053 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_185 = or i1 %and_ln189_431, i1 %and_ln189_433" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3053 'or' 'or_ln189_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3054 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_61 = select i1 %or_ln189_185, i16 %select_ln189_246, i16 %add_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3054 'select' 'masked_kernel_61' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln191_80 = sext i16 %masked_kernel_92" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3055 'sext' 'sext_ln191_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln191_81 = sext i16 %masked_kernel_61" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3056 'sext' 'sext_ln191_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3057 [1/1] (0.78ns)   --->   "%sum_3039 = add i16 %masked_kernel_61, i16 %masked_kernel_92" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3057 'add' 'sum_3039' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3058 [1/1] (0.78ns)   --->   "%add_ln191_40 = add i17 %sext_ln191_81, i17 %sext_ln191_80" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3058 'add' 'add_ln191_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3059 [1/1] (0.00ns)   --->   "%tmp_8359 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_40, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3059 'bitselect' 'tmp_8359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3060 [1/1] (0.00ns)   --->   "%tmp_8360 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3039, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3060 'bitselect' 'tmp_8360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node sum_3040)   --->   "%xor_ln191_80 = xor i1 %tmp_8359, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3061 'xor' 'xor_ln191_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node sum_3040)   --->   "%and_ln191_40 = and i1 %tmp_8360, i1 %xor_ln191_80" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3062 'and' 'and_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node sum_3040)   --->   "%xor_ln191_81 = xor i1 %tmp_8359, i1 %tmp_8360" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3063 'xor' 'xor_ln191_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node sum_3040)   --->   "%select_ln191_80 = select i1 %and_ln191_40, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3064 'select' 'select_ln191_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3065 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3040 = select i1 %xor_ln191_81, i16 %select_ln191_80, i16 %sum_3039" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3065 'select' 'sum_3040' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%trunc_ln189_61 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_62, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3066 'partselect' 'trunc_ln189_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%tmp_8362 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_62, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3067 'bitselect' 'tmp_8362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%tmp_8363 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_62, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3068 'bitselect' 'tmp_8363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_435)   --->   "%tmp_8364 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_62, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3069 'bitselect' 'tmp_8364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%or_ln189_186 = or i1 %tmp_8362, i1 %icmp_ln189_248" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3070 'or' 'or_ln189_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%and_ln189_434 = and i1 %or_ln189_186, i1 %tmp_8363" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3071 'and' 'and_ln189_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_62)   --->   "%zext_ln189_62 = zext i1 %and_ln189_434" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3072 'zext' 'zext_ln189_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3073 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_62 = add i16 %trunc_ln189_61, i16 %zext_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3073 'add' 'add_ln189_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3074 [1/1] (0.00ns)   --->   "%tmp_8365 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_62, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3074 'bitselect' 'tmp_8365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_435)   --->   "%xor_ln189_248 = xor i1 %tmp_8365, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3075 'xor' 'xor_ln189_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3076 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_435 = and i1 %tmp_8364, i1 %xor_ln189_248" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3076 'and' 'and_ln189_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_438)   --->   "%select_ln189_248 = select i1 %and_ln189_435, i1 %icmp_ln189_250, i1 %icmp_ln189_251" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3077 'select' 'select_ln189_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_439)   --->   "%tmp_8366 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_62, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3078 'bitselect' 'tmp_8366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_439)   --->   "%xor_ln189_350 = xor i1 %tmp_8366, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3079 'xor' 'xor_ln189_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_439)   --->   "%and_ln189_436 = and i1 %icmp_ln189_249, i1 %xor_ln189_350" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3080 'and' 'and_ln189_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_439)   --->   "%select_ln189_249 = select i1 %and_ln189_435, i1 %and_ln189_436, i1 %icmp_ln189_250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3081 'select' 'select_ln189_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_188)   --->   "%and_ln189_437 = and i1 %and_ln189_435, i1 %icmp_ln189_250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3082 'and' 'and_ln189_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_438)   --->   "%xor_ln189_249 = xor i1 %select_ln189_248, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3083 'xor' 'xor_ln189_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_438)   --->   "%or_ln189_187 = or i1 %tmp_8365, i1 %xor_ln189_249" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3084 'or' 'or_ln189_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_438)   --->   "%xor_ln189_250 = xor i1 %tmp_8361, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3085 'xor' 'xor_ln189_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3086 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_438 = and i1 %or_ln189_187, i1 %xor_ln189_250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3086 'and' 'and_ln189_438' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3087 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_439 = and i1 %tmp_8365, i1 %select_ln189_249" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3087 'and' 'and_ln189_439' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_188)   --->   "%or_ln189_278 = or i1 %and_ln189_437, i1 %and_ln189_439" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3088 'or' 'or_ln189_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_188)   --->   "%xor_ln189_251 = xor i1 %or_ln189_278, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3089 'xor' 'xor_ln189_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_188)   --->   "%and_ln189_440 = and i1 %tmp_8361, i1 %xor_ln189_251" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3090 'and' 'and_ln189_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_62)   --->   "%select_ln189_250 = select i1 %and_ln189_438, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3091 'select' 'select_ln189_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3092 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_188 = or i1 %and_ln189_438, i1 %and_ln189_440" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3092 'or' 'or_ln189_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3093 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_62 = select i1 %or_ln189_188, i16 %select_ln189_250, i16 %add_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3093 'select' 'masked_kernel_62' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln191_82 = sext i16 %sum_3040" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3094 'sext' 'sext_ln191_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln191_83 = sext i16 %masked_kernel_62" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3095 'sext' 'sext_ln191_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3096 [1/1] (0.78ns)   --->   "%sum_3041 = add i16 %masked_kernel_62, i16 %sum_3040" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3096 'add' 'sum_3041' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3097 [1/1] (0.78ns)   --->   "%add_ln191_41 = add i17 %sext_ln191_83, i17 %sext_ln191_82" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3097 'add' 'add_ln191_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3098 [1/1] (0.00ns)   --->   "%tmp_8367 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_41, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3098 'bitselect' 'tmp_8367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3099 [1/1] (0.00ns)   --->   "%tmp_8368 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3041, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3099 'bitselect' 'tmp_8368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%trunc_ln189_62 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_63, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3100 'partselect' 'trunc_ln189_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%tmp_8391 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_63, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3101 'bitselect' 'tmp_8391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%tmp_8392 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_63, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3102 'bitselect' 'tmp_8392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_442)   --->   "%tmp_8393 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_63, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3103 'bitselect' 'tmp_8393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%or_ln189_189 = or i1 %tmp_8391, i1 %icmp_ln189_252" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3104 'or' 'or_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%and_ln189_441 = and i1 %or_ln189_189, i1 %tmp_8392" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3105 'and' 'and_ln189_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_63)   --->   "%zext_ln189_63 = zext i1 %and_ln189_441" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3106 'zext' 'zext_ln189_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3107 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_63 = add i16 %trunc_ln189_62, i16 %zext_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3107 'add' 'add_ln189_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3108 [1/1] (0.00ns)   --->   "%tmp_8394 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_63, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3108 'bitselect' 'tmp_8394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_442)   --->   "%xor_ln189_252 = xor i1 %tmp_8394, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3109 'xor' 'xor_ln189_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3110 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_442 = and i1 %tmp_8393, i1 %xor_ln189_252" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3110 'and' 'and_ln189_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_445)   --->   "%select_ln189_252 = select i1 %and_ln189_442, i1 %icmp_ln189_254, i1 %icmp_ln189_255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3111 'select' 'select_ln189_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_446)   --->   "%tmp_8395 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_63, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3112 'bitselect' 'tmp_8395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_446)   --->   "%xor_ln189_351 = xor i1 %tmp_8395, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3113 'xor' 'xor_ln189_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_446)   --->   "%and_ln189_443 = and i1 %icmp_ln189_253, i1 %xor_ln189_351" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3114 'and' 'and_ln189_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_446)   --->   "%select_ln189_253 = select i1 %and_ln189_442, i1 %and_ln189_443, i1 %icmp_ln189_254" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3115 'select' 'select_ln189_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_191)   --->   "%and_ln189_444 = and i1 %and_ln189_442, i1 %icmp_ln189_254" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3116 'and' 'and_ln189_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_445)   --->   "%xor_ln189_253 = xor i1 %select_ln189_252, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3117 'xor' 'xor_ln189_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_445)   --->   "%or_ln189_190 = or i1 %tmp_8394, i1 %xor_ln189_253" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3118 'or' 'or_ln189_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_445)   --->   "%xor_ln189_254 = xor i1 %tmp_8390, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3119 'xor' 'xor_ln189_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3120 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_445 = and i1 %or_ln189_190, i1 %xor_ln189_254" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3120 'and' 'and_ln189_445' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3121 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_446 = and i1 %tmp_8394, i1 %select_ln189_253" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3121 'and' 'and_ln189_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_191)   --->   "%or_ln189_279 = or i1 %and_ln189_444, i1 %and_ln189_446" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3122 'or' 'or_ln189_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_191)   --->   "%xor_ln189_255 = xor i1 %or_ln189_279, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3123 'xor' 'xor_ln189_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_191)   --->   "%and_ln189_447 = and i1 %tmp_8390, i1 %xor_ln189_255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3124 'and' 'and_ln189_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_93)   --->   "%select_ln189_254 = select i1 %and_ln189_445, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3125 'select' 'select_ln189_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3126 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_191 = or i1 %and_ln189_445, i1 %and_ln189_447" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3126 'or' 'or_ln189_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3127 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_93 = select i1 %or_ln189_191, i16 %select_ln189_254, i16 %add_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3127 'select' 'masked_kernel_93' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_64)   --->   "%trunc_ln189_63 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_64, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3128 'partselect' 'trunc_ln189_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_64)   --->   "%tmp_8397 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_64, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3129 'bitselect' 'tmp_8397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_64)   --->   "%tmp_8398 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_64, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3130 'bitselect' 'tmp_8398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_449)   --->   "%tmp_8399 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_64, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3131 'bitselect' 'tmp_8399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_64)   --->   "%or_ln189_192 = or i1 %tmp_8397, i1 %icmp_ln189_256" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3132 'or' 'or_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_64)   --->   "%and_ln189_448 = and i1 %or_ln189_192, i1 %tmp_8398" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3133 'and' 'and_ln189_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_64)   --->   "%zext_ln189_64 = zext i1 %and_ln189_448" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3134 'zext' 'zext_ln189_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3135 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_64 = add i16 %trunc_ln189_63, i16 %zext_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3135 'add' 'add_ln189_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3136 [1/1] (0.00ns)   --->   "%tmp_8400 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_64, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3136 'bitselect' 'tmp_8400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_449)   --->   "%xor_ln189_256 = xor i1 %tmp_8400, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3137 'xor' 'xor_ln189_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_449 = and i1 %tmp_8399, i1 %xor_ln189_256" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3138 'and' 'and_ln189_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_452)   --->   "%select_ln189_256 = select i1 %and_ln189_449, i1 %icmp_ln189_258, i1 %icmp_ln189_259" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3139 'select' 'select_ln189_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_453)   --->   "%tmp_8401 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_64, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3140 'bitselect' 'tmp_8401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_453)   --->   "%xor_ln189_352 = xor i1 %tmp_8401, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3141 'xor' 'xor_ln189_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_453)   --->   "%and_ln189_450 = and i1 %icmp_ln189_257, i1 %xor_ln189_352" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3142 'and' 'and_ln189_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_453)   --->   "%select_ln189_257 = select i1 %and_ln189_449, i1 %and_ln189_450, i1 %icmp_ln189_258" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3143 'select' 'select_ln189_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_194)   --->   "%and_ln189_451 = and i1 %and_ln189_449, i1 %icmp_ln189_258" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3144 'and' 'and_ln189_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_452)   --->   "%xor_ln189_257 = xor i1 %select_ln189_256, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3145 'xor' 'xor_ln189_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_452)   --->   "%or_ln189_193 = or i1 %tmp_8400, i1 %xor_ln189_257" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3146 'or' 'or_ln189_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_452)   --->   "%xor_ln189_258 = xor i1 %tmp_8396, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3147 'xor' 'xor_ln189_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3148 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_452 = and i1 %or_ln189_193, i1 %xor_ln189_258" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3148 'and' 'and_ln189_452' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3149 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_453 = and i1 %tmp_8400, i1 %select_ln189_257" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3149 'and' 'and_ln189_453' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_194)   --->   "%or_ln189_280 = or i1 %and_ln189_451, i1 %and_ln189_453" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3150 'or' 'or_ln189_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_194)   --->   "%xor_ln189_259 = xor i1 %or_ln189_280, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3151 'xor' 'xor_ln189_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_194)   --->   "%and_ln189_454 = and i1 %tmp_8396, i1 %xor_ln189_259" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3152 'and' 'and_ln189_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_64)   --->   "%select_ln189_258 = select i1 %and_ln189_452, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3153 'select' 'select_ln189_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3154 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_194 = or i1 %and_ln189_452, i1 %and_ln189_454" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3154 'or' 'or_ln189_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3155 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_64 = select i1 %or_ln189_194, i16 %select_ln189_258, i16 %add_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3155 'select' 'masked_kernel_64' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln191_84 = sext i16 %masked_kernel_93" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3156 'sext' 'sext_ln191_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln191_85 = sext i16 %masked_kernel_64" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3157 'sext' 'sext_ln191_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3158 [1/1] (0.78ns)   --->   "%sum_3044 = add i16 %masked_kernel_64, i16 %masked_kernel_93" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3158 'add' 'sum_3044' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3159 [1/1] (0.78ns)   --->   "%add_ln191_42 = add i17 %sext_ln191_85, i17 %sext_ln191_84" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3159 'add' 'add_ln191_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3160 [1/1] (0.00ns)   --->   "%tmp_8402 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_42, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3160 'bitselect' 'tmp_8402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3161 [1/1] (0.00ns)   --->   "%tmp_8403 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3044, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3161 'bitselect' 'tmp_8403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node sum_3045)   --->   "%xor_ln191_84 = xor i1 %tmp_8402, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3162 'xor' 'xor_ln191_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node sum_3045)   --->   "%and_ln191_42 = and i1 %tmp_8403, i1 %xor_ln191_84" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3163 'and' 'and_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node sum_3045)   --->   "%xor_ln191_85 = xor i1 %tmp_8402, i1 %tmp_8403" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3164 'xor' 'xor_ln191_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node sum_3045)   --->   "%select_ln191_84 = select i1 %and_ln191_42, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3165 'select' 'select_ln191_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3166 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3045 = select i1 %xor_ln191_85, i16 %select_ln191_84, i16 %sum_3044" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3166 'select' 'sum_3045' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_65)   --->   "%trunc_ln189_64 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_65, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3167 'partselect' 'trunc_ln189_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_65)   --->   "%tmp_8405 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_65, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3168 'bitselect' 'tmp_8405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_65)   --->   "%tmp_8406 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_65, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3169 'bitselect' 'tmp_8406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_456)   --->   "%tmp_8407 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_65, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3170 'bitselect' 'tmp_8407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_65)   --->   "%or_ln189_195 = or i1 %tmp_8405, i1 %icmp_ln189_260" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3171 'or' 'or_ln189_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_65)   --->   "%and_ln189_455 = and i1 %or_ln189_195, i1 %tmp_8406" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3172 'and' 'and_ln189_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_65)   --->   "%zext_ln189_65 = zext i1 %and_ln189_455" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3173 'zext' 'zext_ln189_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3174 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_65 = add i16 %trunc_ln189_64, i16 %zext_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3174 'add' 'add_ln189_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3175 [1/1] (0.00ns)   --->   "%tmp_8408 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_65, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3175 'bitselect' 'tmp_8408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_456)   --->   "%xor_ln189_260 = xor i1 %tmp_8408, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3176 'xor' 'xor_ln189_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_456 = and i1 %tmp_8407, i1 %xor_ln189_260" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3177 'and' 'and_ln189_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_459)   --->   "%select_ln189_260 = select i1 %and_ln189_456, i1 %icmp_ln189_262, i1 %icmp_ln189_263" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3178 'select' 'select_ln189_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_460)   --->   "%tmp_8409 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_65, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3179 'bitselect' 'tmp_8409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_460)   --->   "%xor_ln189_353 = xor i1 %tmp_8409, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3180 'xor' 'xor_ln189_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_460)   --->   "%and_ln189_457 = and i1 %icmp_ln189_261, i1 %xor_ln189_353" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3181 'and' 'and_ln189_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_460)   --->   "%select_ln189_261 = select i1 %and_ln189_456, i1 %and_ln189_457, i1 %icmp_ln189_262" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3182 'select' 'select_ln189_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_197)   --->   "%and_ln189_458 = and i1 %and_ln189_456, i1 %icmp_ln189_262" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3183 'and' 'and_ln189_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_459)   --->   "%xor_ln189_261 = xor i1 %select_ln189_260, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3184 'xor' 'xor_ln189_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_459)   --->   "%or_ln189_196 = or i1 %tmp_8408, i1 %xor_ln189_261" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3185 'or' 'or_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_459)   --->   "%xor_ln189_262 = xor i1 %tmp_8404, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3186 'xor' 'xor_ln189_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3187 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_459 = and i1 %or_ln189_196, i1 %xor_ln189_262" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3187 'and' 'and_ln189_459' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3188 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_460 = and i1 %tmp_8408, i1 %select_ln189_261" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3188 'and' 'and_ln189_460' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_197)   --->   "%or_ln189_281 = or i1 %and_ln189_458, i1 %and_ln189_460" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3189 'or' 'or_ln189_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_197)   --->   "%xor_ln189_263 = xor i1 %or_ln189_281, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3190 'xor' 'xor_ln189_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_197)   --->   "%and_ln189_461 = and i1 %tmp_8404, i1 %xor_ln189_263" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3191 'and' 'and_ln189_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_65)   --->   "%select_ln189_262 = select i1 %and_ln189_459, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3192 'select' 'select_ln189_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_197 = or i1 %and_ln189_459, i1 %and_ln189_461" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3193 'or' 'or_ln189_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3194 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_65 = select i1 %or_ln189_197, i16 %select_ln189_262, i16 %add_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3194 'select' 'masked_kernel_65' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln191_86 = sext i16 %sum_3045" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3195 'sext' 'sext_ln191_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln191_87 = sext i16 %masked_kernel_65" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3196 'sext' 'sext_ln191_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3197 [1/1] (0.78ns)   --->   "%sum_3046 = add i16 %masked_kernel_65, i16 %sum_3045" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3197 'add' 'sum_3046' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3198 [1/1] (0.78ns)   --->   "%add_ln191_43 = add i17 %sext_ln191_87, i17 %sext_ln191_86" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3198 'add' 'add_ln191_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3199 [1/1] (0.00ns)   --->   "%tmp_8410 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_43, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3199 'bitselect' 'tmp_8410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_8411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3046, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3200 'bitselect' 'tmp_8411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_66)   --->   "%trunc_ln189_65 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_66, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3201 'partselect' 'trunc_ln189_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_66)   --->   "%tmp_8434 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_66, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3202 'bitselect' 'tmp_8434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_66)   --->   "%tmp_8435 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_66, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3203 'bitselect' 'tmp_8435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_463)   --->   "%tmp_8436 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_66, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3204 'bitselect' 'tmp_8436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_66)   --->   "%or_ln189_198 = or i1 %tmp_8434, i1 %icmp_ln189_264" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3205 'or' 'or_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_66)   --->   "%and_ln189_462 = and i1 %or_ln189_198, i1 %tmp_8435" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3206 'and' 'and_ln189_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_66)   --->   "%zext_ln189_66 = zext i1 %and_ln189_462" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3207 'zext' 'zext_ln189_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3208 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_66 = add i16 %trunc_ln189_65, i16 %zext_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3208 'add' 'add_ln189_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3209 [1/1] (0.00ns)   --->   "%tmp_8437 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_66, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3209 'bitselect' 'tmp_8437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_463)   --->   "%xor_ln189_264 = xor i1 %tmp_8437, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3210 'xor' 'xor_ln189_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_463 = and i1 %tmp_8436, i1 %xor_ln189_264" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3211 'and' 'and_ln189_463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_466)   --->   "%select_ln189_264 = select i1 %and_ln189_463, i1 %icmp_ln189_266, i1 %icmp_ln189_267" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3212 'select' 'select_ln189_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_467)   --->   "%tmp_8438 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_66, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3213 'bitselect' 'tmp_8438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_467)   --->   "%xor_ln189_354 = xor i1 %tmp_8438, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3214 'xor' 'xor_ln189_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_467)   --->   "%and_ln189_464 = and i1 %icmp_ln189_265, i1 %xor_ln189_354" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3215 'and' 'and_ln189_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_467)   --->   "%select_ln189_265 = select i1 %and_ln189_463, i1 %and_ln189_464, i1 %icmp_ln189_266" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3216 'select' 'select_ln189_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_200)   --->   "%and_ln189_465 = and i1 %and_ln189_463, i1 %icmp_ln189_266" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3217 'and' 'and_ln189_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_466)   --->   "%xor_ln189_265 = xor i1 %select_ln189_264, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3218 'xor' 'xor_ln189_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_466)   --->   "%or_ln189_199 = or i1 %tmp_8437, i1 %xor_ln189_265" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3219 'or' 'or_ln189_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_466)   --->   "%xor_ln189_266 = xor i1 %tmp_8433, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3220 'xor' 'xor_ln189_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_466 = and i1 %or_ln189_199, i1 %xor_ln189_266" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3221 'and' 'and_ln189_466' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3222 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_467 = and i1 %tmp_8437, i1 %select_ln189_265" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3222 'and' 'and_ln189_467' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_200)   --->   "%or_ln189_282 = or i1 %and_ln189_465, i1 %and_ln189_467" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3223 'or' 'or_ln189_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_200)   --->   "%xor_ln189_267 = xor i1 %or_ln189_282, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3224 'xor' 'xor_ln189_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_200)   --->   "%and_ln189_468 = and i1 %tmp_8433, i1 %xor_ln189_267" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3225 'and' 'and_ln189_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_94)   --->   "%select_ln189_266 = select i1 %and_ln189_466, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3226 'select' 'select_ln189_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3227 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_200 = or i1 %and_ln189_466, i1 %and_ln189_468" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3227 'or' 'or_ln189_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3228 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_94 = select i1 %or_ln189_200, i16 %select_ln189_266, i16 %add_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3228 'select' 'masked_kernel_94' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_67)   --->   "%trunc_ln189_66 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_67, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3229 'partselect' 'trunc_ln189_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_67)   --->   "%tmp_8440 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_67, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3230 'bitselect' 'tmp_8440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_67)   --->   "%tmp_8441 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_67, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3231 'bitselect' 'tmp_8441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_470)   --->   "%tmp_8442 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_67, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3232 'bitselect' 'tmp_8442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_67)   --->   "%or_ln189_201 = or i1 %tmp_8440, i1 %icmp_ln189_268" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3233 'or' 'or_ln189_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_67)   --->   "%and_ln189_469 = and i1 %or_ln189_201, i1 %tmp_8441" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3234 'and' 'and_ln189_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_67)   --->   "%zext_ln189_67 = zext i1 %and_ln189_469" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3235 'zext' 'zext_ln189_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3236 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_67 = add i16 %trunc_ln189_66, i16 %zext_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3236 'add' 'add_ln189_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3237 [1/1] (0.00ns)   --->   "%tmp_8443 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_67, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3237 'bitselect' 'tmp_8443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_470)   --->   "%xor_ln189_268 = xor i1 %tmp_8443, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3238 'xor' 'xor_ln189_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_470 = and i1 %tmp_8442, i1 %xor_ln189_268" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3239 'and' 'and_ln189_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_473)   --->   "%select_ln189_268 = select i1 %and_ln189_470, i1 %icmp_ln189_270, i1 %icmp_ln189_271" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3240 'select' 'select_ln189_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_474)   --->   "%tmp_8444 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_67, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3241 'bitselect' 'tmp_8444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_474)   --->   "%xor_ln189_355 = xor i1 %tmp_8444, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3242 'xor' 'xor_ln189_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_474)   --->   "%and_ln189_471 = and i1 %icmp_ln189_269, i1 %xor_ln189_355" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3243 'and' 'and_ln189_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_474)   --->   "%select_ln189_269 = select i1 %and_ln189_470, i1 %and_ln189_471, i1 %icmp_ln189_270" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3244 'select' 'select_ln189_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_203)   --->   "%and_ln189_472 = and i1 %and_ln189_470, i1 %icmp_ln189_270" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3245 'and' 'and_ln189_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_473)   --->   "%xor_ln189_269 = xor i1 %select_ln189_268, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3246 'xor' 'xor_ln189_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_473)   --->   "%or_ln189_202 = or i1 %tmp_8443, i1 %xor_ln189_269" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3247 'or' 'or_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_473)   --->   "%xor_ln189_270 = xor i1 %tmp_8439, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3248 'xor' 'xor_ln189_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3249 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_473 = and i1 %or_ln189_202, i1 %xor_ln189_270" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3249 'and' 'and_ln189_473' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3250 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_474 = and i1 %tmp_8443, i1 %select_ln189_269" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3250 'and' 'and_ln189_474' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_203)   --->   "%or_ln189_283 = or i1 %and_ln189_472, i1 %and_ln189_474" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3251 'or' 'or_ln189_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_203)   --->   "%xor_ln189_271 = xor i1 %or_ln189_283, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3252 'xor' 'xor_ln189_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_203)   --->   "%and_ln189_475 = and i1 %tmp_8439, i1 %xor_ln189_271" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3253 'and' 'and_ln189_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_67)   --->   "%select_ln189_270 = select i1 %and_ln189_473, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3254 'select' 'select_ln189_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3255 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_203 = or i1 %and_ln189_473, i1 %and_ln189_475" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3255 'or' 'or_ln189_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3256 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_67 = select i1 %or_ln189_203, i16 %select_ln189_270, i16 %add_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3256 'select' 'masked_kernel_67' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln191_88 = sext i16 %masked_kernel_94" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3257 'sext' 'sext_ln191_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln191_89 = sext i16 %masked_kernel_67" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3258 'sext' 'sext_ln191_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3259 [1/1] (0.78ns)   --->   "%sum_3049 = add i16 %masked_kernel_67, i16 %masked_kernel_94" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3259 'add' 'sum_3049' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3260 [1/1] (0.78ns)   --->   "%add_ln191_44 = add i17 %sext_ln191_89, i17 %sext_ln191_88" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3260 'add' 'add_ln191_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3261 [1/1] (0.00ns)   --->   "%tmp_8445 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_44, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3261 'bitselect' 'tmp_8445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3262 [1/1] (0.00ns)   --->   "%tmp_8446 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3049, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3262 'bitselect' 'tmp_8446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node sum_3050)   --->   "%xor_ln191_88 = xor i1 %tmp_8445, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3263 'xor' 'xor_ln191_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node sum_3050)   --->   "%and_ln191_44 = and i1 %tmp_8446, i1 %xor_ln191_88" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3264 'and' 'and_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node sum_3050)   --->   "%xor_ln191_89 = xor i1 %tmp_8445, i1 %tmp_8446" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3265 'xor' 'xor_ln191_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node sum_3050)   --->   "%select_ln191_88 = select i1 %and_ln191_44, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3266 'select' 'select_ln191_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3267 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3050 = select i1 %xor_ln191_89, i16 %select_ln191_88, i16 %sum_3049" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3267 'select' 'sum_3050' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_68)   --->   "%trunc_ln189_67 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_68, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3268 'partselect' 'trunc_ln189_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_68)   --->   "%tmp_8448 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_68, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3269 'bitselect' 'tmp_8448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_68)   --->   "%tmp_8449 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_68, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3270 'bitselect' 'tmp_8449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_477)   --->   "%tmp_8450 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_68, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3271 'bitselect' 'tmp_8450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_68)   --->   "%or_ln189_204 = or i1 %tmp_8448, i1 %icmp_ln189_272" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3272 'or' 'or_ln189_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_68)   --->   "%and_ln189_476 = and i1 %or_ln189_204, i1 %tmp_8449" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3273 'and' 'and_ln189_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_68)   --->   "%zext_ln189_68 = zext i1 %and_ln189_476" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3274 'zext' 'zext_ln189_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3275 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_68 = add i16 %trunc_ln189_67, i16 %zext_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3275 'add' 'add_ln189_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3276 [1/1] (0.00ns)   --->   "%tmp_8451 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_68, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3276 'bitselect' 'tmp_8451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_477)   --->   "%xor_ln189_272 = xor i1 %tmp_8451, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3277 'xor' 'xor_ln189_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3278 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_477 = and i1 %tmp_8450, i1 %xor_ln189_272" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3278 'and' 'and_ln189_477' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_480)   --->   "%select_ln189_272 = select i1 %and_ln189_477, i1 %icmp_ln189_274, i1 %icmp_ln189_275" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3279 'select' 'select_ln189_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_481)   --->   "%tmp_8452 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_68, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3280 'bitselect' 'tmp_8452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_481)   --->   "%xor_ln189_356 = xor i1 %tmp_8452, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3281 'xor' 'xor_ln189_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_481)   --->   "%and_ln189_478 = and i1 %icmp_ln189_273, i1 %xor_ln189_356" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3282 'and' 'and_ln189_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_481)   --->   "%select_ln189_273 = select i1 %and_ln189_477, i1 %and_ln189_478, i1 %icmp_ln189_274" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3283 'select' 'select_ln189_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_206)   --->   "%and_ln189_479 = and i1 %and_ln189_477, i1 %icmp_ln189_274" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3284 'and' 'and_ln189_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_480)   --->   "%xor_ln189_273 = xor i1 %select_ln189_272, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3285 'xor' 'xor_ln189_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_480)   --->   "%or_ln189_205 = or i1 %tmp_8451, i1 %xor_ln189_273" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3286 'or' 'or_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_480)   --->   "%xor_ln189_274 = xor i1 %tmp_8447, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3287 'xor' 'xor_ln189_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3288 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_480 = and i1 %or_ln189_205, i1 %xor_ln189_274" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3288 'and' 'and_ln189_480' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_481 = and i1 %tmp_8451, i1 %select_ln189_273" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3289 'and' 'and_ln189_481' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_206)   --->   "%or_ln189_284 = or i1 %and_ln189_479, i1 %and_ln189_481" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3290 'or' 'or_ln189_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_206)   --->   "%xor_ln189_275 = xor i1 %or_ln189_284, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3291 'xor' 'xor_ln189_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_206)   --->   "%and_ln189_482 = and i1 %tmp_8447, i1 %xor_ln189_275" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3292 'and' 'and_ln189_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_68)   --->   "%select_ln189_274 = select i1 %and_ln189_480, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3293 'select' 'select_ln189_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3294 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_206 = or i1 %and_ln189_480, i1 %and_ln189_482" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3294 'or' 'or_ln189_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3295 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_68 = select i1 %or_ln189_206, i16 %select_ln189_274, i16 %add_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3295 'select' 'masked_kernel_68' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln191_90 = sext i16 %sum_3050" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3296 'sext' 'sext_ln191_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln191_91 = sext i16 %masked_kernel_68" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3297 'sext' 'sext_ln191_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3298 [1/1] (0.78ns)   --->   "%sum_3051 = add i16 %masked_kernel_68, i16 %sum_3050" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3298 'add' 'sum_3051' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3299 [1/1] (0.78ns)   --->   "%add_ln191_45 = add i17 %sext_ln191_91, i17 %sext_ln191_90" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3299 'add' 'add_ln191_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3300 [1/1] (0.00ns)   --->   "%tmp_8453 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_45, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3300 'bitselect' 'tmp_8453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3301 [1/1] (0.00ns)   --->   "%tmp_8454 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3051, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3301 'bitselect' 'tmp_8454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_69)   --->   "%trunc_ln189_68 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_69, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3302 'partselect' 'trunc_ln189_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_69)   --->   "%tmp_8477 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_69, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3303 'bitselect' 'tmp_8477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_69)   --->   "%tmp_8478 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_69, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3304 'bitselect' 'tmp_8478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_484)   --->   "%tmp_8479 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_69, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3305 'bitselect' 'tmp_8479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_69)   --->   "%or_ln189_207 = or i1 %tmp_8477, i1 %icmp_ln189_276" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3306 'or' 'or_ln189_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_69)   --->   "%and_ln189_483 = and i1 %or_ln189_207, i1 %tmp_8478" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3307 'and' 'and_ln189_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_69)   --->   "%zext_ln189_69 = zext i1 %and_ln189_483" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3308 'zext' 'zext_ln189_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3309 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_69 = add i16 %trunc_ln189_68, i16 %zext_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3309 'add' 'add_ln189_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3310 [1/1] (0.00ns)   --->   "%tmp_8480 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_69, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3310 'bitselect' 'tmp_8480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_484)   --->   "%xor_ln189_276 = xor i1 %tmp_8480, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3311 'xor' 'xor_ln189_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3312 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_484 = and i1 %tmp_8479, i1 %xor_ln189_276" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3312 'and' 'and_ln189_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_487)   --->   "%select_ln189_276 = select i1 %and_ln189_484, i1 %icmp_ln189_278, i1 %icmp_ln189_279" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3313 'select' 'select_ln189_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_488)   --->   "%tmp_8481 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_69, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3314 'bitselect' 'tmp_8481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_488)   --->   "%xor_ln189_357 = xor i1 %tmp_8481, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3315 'xor' 'xor_ln189_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_488)   --->   "%and_ln189_485 = and i1 %icmp_ln189_277, i1 %xor_ln189_357" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3316 'and' 'and_ln189_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_488)   --->   "%select_ln189_277 = select i1 %and_ln189_484, i1 %and_ln189_485, i1 %icmp_ln189_278" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3317 'select' 'select_ln189_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_209)   --->   "%and_ln189_486 = and i1 %and_ln189_484, i1 %icmp_ln189_278" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3318 'and' 'and_ln189_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_487)   --->   "%xor_ln189_277 = xor i1 %select_ln189_276, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3319 'xor' 'xor_ln189_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_487)   --->   "%or_ln189_208 = or i1 %tmp_8480, i1 %xor_ln189_277" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3320 'or' 'or_ln189_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_487)   --->   "%xor_ln189_278 = xor i1 %tmp_8476, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3321 'xor' 'xor_ln189_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_487 = and i1 %or_ln189_208, i1 %xor_ln189_278" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3322 'and' 'and_ln189_487' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_488 = and i1 %tmp_8480, i1 %select_ln189_277" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3323 'and' 'and_ln189_488' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_209)   --->   "%or_ln189_285 = or i1 %and_ln189_486, i1 %and_ln189_488" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3324 'or' 'or_ln189_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_209)   --->   "%xor_ln189_279 = xor i1 %or_ln189_285, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3325 'xor' 'xor_ln189_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_209)   --->   "%and_ln189_489 = and i1 %tmp_8476, i1 %xor_ln189_279" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3326 'and' 'and_ln189_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_95)   --->   "%select_ln189_278 = select i1 %and_ln189_487, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3327 'select' 'select_ln189_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3328 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_209 = or i1 %and_ln189_487, i1 %and_ln189_489" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3328 'or' 'or_ln189_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3329 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_95 = select i1 %or_ln189_209, i16 %select_ln189_278, i16 %add_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3329 'select' 'masked_kernel_95' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_70)   --->   "%trunc_ln189_69 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_70, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3330 'partselect' 'trunc_ln189_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_70)   --->   "%tmp_8483 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_70, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3331 'bitselect' 'tmp_8483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_70)   --->   "%tmp_8484 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_70, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3332 'bitselect' 'tmp_8484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_491)   --->   "%tmp_8485 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_70, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3333 'bitselect' 'tmp_8485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_70)   --->   "%or_ln189_210 = or i1 %tmp_8483, i1 %icmp_ln189_280" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3334 'or' 'or_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_70)   --->   "%and_ln189_490 = and i1 %or_ln189_210, i1 %tmp_8484" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3335 'and' 'and_ln189_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_70)   --->   "%zext_ln189_70 = zext i1 %and_ln189_490" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3336 'zext' 'zext_ln189_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3337 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_70 = add i16 %trunc_ln189_69, i16 %zext_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3337 'add' 'add_ln189_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_8486 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_70, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3338 'bitselect' 'tmp_8486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_491)   --->   "%xor_ln189_280 = xor i1 %tmp_8486, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3339 'xor' 'xor_ln189_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3340 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_491 = and i1 %tmp_8485, i1 %xor_ln189_280" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3340 'and' 'and_ln189_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_494)   --->   "%select_ln189_280 = select i1 %and_ln189_491, i1 %icmp_ln189_282, i1 %icmp_ln189_283" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3341 'select' 'select_ln189_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_495)   --->   "%tmp_8487 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_70, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3342 'bitselect' 'tmp_8487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_495)   --->   "%xor_ln189_358 = xor i1 %tmp_8487, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3343 'xor' 'xor_ln189_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_495)   --->   "%and_ln189_492 = and i1 %icmp_ln189_281, i1 %xor_ln189_358" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3344 'and' 'and_ln189_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_495)   --->   "%select_ln189_281 = select i1 %and_ln189_491, i1 %and_ln189_492, i1 %icmp_ln189_282" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3345 'select' 'select_ln189_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_212)   --->   "%and_ln189_493 = and i1 %and_ln189_491, i1 %icmp_ln189_282" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3346 'and' 'and_ln189_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_494)   --->   "%xor_ln189_281 = xor i1 %select_ln189_280, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3347 'xor' 'xor_ln189_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_494)   --->   "%or_ln189_211 = or i1 %tmp_8486, i1 %xor_ln189_281" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3348 'or' 'or_ln189_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_494)   --->   "%xor_ln189_282 = xor i1 %tmp_8482, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3349 'xor' 'xor_ln189_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3350 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_494 = and i1 %or_ln189_211, i1 %xor_ln189_282" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3350 'and' 'and_ln189_494' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3351 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_495 = and i1 %tmp_8486, i1 %select_ln189_281" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3351 'and' 'and_ln189_495' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_212)   --->   "%or_ln189_286 = or i1 %and_ln189_493, i1 %and_ln189_495" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3352 'or' 'or_ln189_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_212)   --->   "%xor_ln189_283 = xor i1 %or_ln189_286, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3353 'xor' 'xor_ln189_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_212)   --->   "%and_ln189_496 = and i1 %tmp_8482, i1 %xor_ln189_283" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3354 'and' 'and_ln189_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_70)   --->   "%select_ln189_282 = select i1 %and_ln189_494, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3355 'select' 'select_ln189_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3356 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_212 = or i1 %and_ln189_494, i1 %and_ln189_496" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3356 'or' 'or_ln189_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3357 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_70 = select i1 %or_ln189_212, i16 %select_ln189_282, i16 %add_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3357 'select' 'masked_kernel_70' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3358 [1/1] (0.00ns)   --->   "%sext_ln191_92 = sext i16 %masked_kernel_95" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3358 'sext' 'sext_ln191_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln191_93 = sext i16 %masked_kernel_70" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3359 'sext' 'sext_ln191_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3360 [1/1] (0.78ns)   --->   "%sum_3054 = add i16 %masked_kernel_70, i16 %masked_kernel_95" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3360 'add' 'sum_3054' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3361 [1/1] (0.78ns)   --->   "%add_ln191_46 = add i17 %sext_ln191_93, i17 %sext_ln191_92" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3361 'add' 'add_ln191_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3362 [1/1] (0.00ns)   --->   "%tmp_8488 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_46, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3362 'bitselect' 'tmp_8488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3363 [1/1] (0.00ns)   --->   "%tmp_8489 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3054, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3363 'bitselect' 'tmp_8489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3364 [1/1] (0.00ns) (grouped into LUT with out node sum_3055)   --->   "%xor_ln191_92 = xor i1 %tmp_8488, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3364 'xor' 'xor_ln191_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node sum_3055)   --->   "%and_ln191_46 = and i1 %tmp_8489, i1 %xor_ln191_92" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3365 'and' 'and_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node sum_3055)   --->   "%xor_ln191_93 = xor i1 %tmp_8488, i1 %tmp_8489" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3366 'xor' 'xor_ln191_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node sum_3055)   --->   "%select_ln191_92 = select i1 %and_ln191_46, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3367 'select' 'select_ln191_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3368 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3055 = select i1 %xor_ln191_93, i16 %select_ln191_92, i16 %sum_3054" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3368 'select' 'sum_3055' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_71)   --->   "%trunc_ln189_70 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %mul_ln190_71, i32 20, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3369 'partselect' 'trunc_ln189_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_71)   --->   "%tmp_8491 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_71, i32 20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3370 'bitselect' 'tmp_8491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_71)   --->   "%tmp_8492 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_71, i32 19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3371 'bitselect' 'tmp_8492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_498)   --->   "%tmp_8493 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_71, i32 35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3372 'bitselect' 'tmp_8493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_71)   --->   "%or_ln189_213 = or i1 %tmp_8491, i1 %icmp_ln189_284" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3373 'or' 'or_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_71)   --->   "%and_ln189_497 = and i1 %or_ln189_213, i1 %tmp_8492" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3374 'and' 'and_ln189_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_71)   --->   "%zext_ln189_71 = zext i1 %and_ln189_497" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3375 'zext' 'zext_ln189_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3376 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln189_71 = add i16 %trunc_ln189_70, i16 %zext_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3376 'add' 'add_ln189_71' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3377 [1/1] (0.00ns)   --->   "%tmp_8494 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln189_71, i32 15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3377 'bitselect' 'tmp_8494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_498)   --->   "%xor_ln189_284 = xor i1 %tmp_8494, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3378 'xor' 'xor_ln189_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3379 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_498 = and i1 %tmp_8493, i1 %xor_ln189_284" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3379 'and' 'and_ln189_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_501)   --->   "%select_ln189_284 = select i1 %and_ln189_498, i1 %icmp_ln189_286, i1 %icmp_ln189_287" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3380 'select' 'select_ln189_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_502)   --->   "%tmp_8495 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln190_71, i32 36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3381 'bitselect' 'tmp_8495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_502)   --->   "%xor_ln189_359 = xor i1 %tmp_8495, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3382 'xor' 'xor_ln189_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_502)   --->   "%and_ln189_499 = and i1 %icmp_ln189_285, i1 %xor_ln189_359" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3383 'and' 'and_ln189_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_502)   --->   "%select_ln189_285 = select i1 %and_ln189_498, i1 %and_ln189_499, i1 %icmp_ln189_286" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3384 'select' 'select_ln189_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_215)   --->   "%and_ln189_500 = and i1 %and_ln189_498, i1 %icmp_ln189_286" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3385 'and' 'and_ln189_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_501)   --->   "%xor_ln189_285 = xor i1 %select_ln189_284, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3386 'xor' 'xor_ln189_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_501)   --->   "%or_ln189_214 = or i1 %tmp_8494, i1 %xor_ln189_285" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3387 'or' 'or_ln189_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_501)   --->   "%xor_ln189_286 = xor i1 %tmp_8490, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3388 'xor' 'xor_ln189_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_501 = and i1 %or_ln189_214, i1 %xor_ln189_286" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3389 'and' 'and_ln189_501' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3390 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_502 = and i1 %tmp_8494, i1 %select_ln189_285" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3390 'and' 'and_ln189_502' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_215)   --->   "%or_ln189_287 = or i1 %and_ln189_500, i1 %and_ln189_502" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3391 'or' 'or_ln189_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_215)   --->   "%xor_ln189_287 = xor i1 %or_ln189_287, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3392 'xor' 'xor_ln189_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_215)   --->   "%and_ln189_503 = and i1 %tmp_8490, i1 %xor_ln189_287" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3393 'and' 'and_ln189_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_71)   --->   "%select_ln189_286 = select i1 %and_ln189_501, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3394 'select' 'select_ln189_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3395 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_215 = or i1 %and_ln189_501, i1 %and_ln189_503" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3395 'or' 'or_ln189_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3396 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_71 = select i1 %or_ln189_215, i16 %select_ln189_286, i16 %add_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3396 'select' 'masked_kernel_71' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3397 [1/1] (0.00ns)   --->   "%sext_ln191_94 = sext i16 %sum_3055" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3397 'sext' 'sext_ln191_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln191_95 = sext i16 %masked_kernel_71" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3398 'sext' 'sext_ln191_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3399 [1/1] (0.78ns)   --->   "%sum_3056 = add i16 %masked_kernel_71, i16 %sum_3055" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3399 'add' 'sum_3056' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3400 [1/1] (0.78ns)   --->   "%add_ln191_47 = add i17 %sext_ln191_95, i17 %sext_ln191_94" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3400 'add' 'add_ln191_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3401 [1/1] (0.00ns)   --->   "%tmp_8496 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln191_47, i32 16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3401 'bitselect' 'tmp_8496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3402 [1/1] (0.00ns)   --->   "%tmp_8497 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3056, i32 15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3402 'bitselect' 'tmp_8497' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node sum_2942)   --->   "%xor_ln191_2 = xor i1 %tmp_7507, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3403 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node sum_2942)   --->   "%and_ln191_1 = and i1 %tmp_7508, i1 %xor_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3404 'and' 'and_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node sum_2942)   --->   "%xor_ln191_3 = xor i1 %tmp_7507, i1 %tmp_7508" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3405 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node sum_2942)   --->   "%select_ln191_2 = select i1 %and_ln191_1, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3406 'select' 'select_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3407 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2942 = select i1 %xor_ln191_3, i16 %select_ln191_2, i16 %sum_2941" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3407 'select' 'sum_2942' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3408 [1/1] (0.00ns)   --->   "%tmp_3021 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2942, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3408 'partselect' 'tmp_3021' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i13 %tmp_3021" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3409 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_7509 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2942, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3410 'bitselect' 'tmp_7509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3411 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i16 %sum_2942" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3411 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3412 [1/1] (0.00ns)   --->   "%tmp_3030 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3412 'bitconcatenate' 'tmp_3030' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3413 [1/1] (0.72ns)   --->   "%icmp_ln193 = icmp_eq  i10 %tmp_3030, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3413 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3414 [1/1] (0.75ns)   --->   "%add_ln193 = add i14 %sext_ln193, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3414 'add' 'add_ln193' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln193 = select i1 %icmp_ln193, i14 %sext_ln193, i14 %add_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3415 'select' 'select_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3416 [1/1] (0.34ns) (out node of the LUT)   --->   "%index = select i1 %tmp_7509, i14 %select_ln193, i14 %sext_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3416 'select' 'index' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3417 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i14 %index" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3417 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3418 [1/1] (0.00ns)   --->   "%tmp_7510 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3418 'bitselect' 'tmp_7510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3419 [1/1] (0.32ns)   --->   "%index_216 = select i1 %tmp_7510, i13 0, i13 %trunc_ln193_1" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3419 'select' 'index_216' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3420 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i13 %index_216" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3420 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3421 [1/1] (0.00ns)   --->   "%tmp_7511 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_216, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3421 'partselect' 'tmp_7511' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3422 [1/1] (0.57ns)   --->   "%icmp_ln195 = icmp_ne  i3 %tmp_7511, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3422 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3423 [1/1] (0.30ns)   --->   "%index_217 = select i1 %icmp_ln195, i10 1023, i10 %trunc_ln193_2" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3423 'select' 'index_217' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3424 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %index_217" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3424 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3425 [1/1] (0.00ns)   --->   "%inv_table_addr = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3425 'getelementptr' 'inv_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3426 [2/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3426 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node sum_2947)   --->   "%xor_ln191_6 = xor i1 %tmp_7550, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3427 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node sum_2947)   --->   "%and_ln191_3 = and i1 %tmp_7551, i1 %xor_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3428 'and' 'and_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node sum_2947)   --->   "%xor_ln191_7 = xor i1 %tmp_7550, i1 %tmp_7551" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3429 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node sum_2947)   --->   "%select_ln191_6 = select i1 %and_ln191_3, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3430 'select' 'select_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3431 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2947 = select i1 %xor_ln191_7, i16 %select_ln191_6, i16 %sum_2946" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3431 'select' 'sum_2947' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3432 [1/1] (0.00ns)   --->   "%tmp_3048 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2947, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3432 'partselect' 'tmp_3048' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln193_1 = sext i13 %tmp_3048" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3433 'sext' 'sext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node index_218)   --->   "%tmp_7552 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2947, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3434 'bitselect' 'tmp_7552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3435 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i16 %sum_2947" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3435 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3436 [1/1] (0.00ns)   --->   "%tmp_3050 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_3, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3436 'bitconcatenate' 'tmp_3050' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3437 [1/1] (0.72ns)   --->   "%icmp_ln193_1 = icmp_eq  i10 %tmp_3050, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3437 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3438 [1/1] (0.75ns)   --->   "%add_ln193_1 = add i14 %sext_ln193_1, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3438 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node index_218)   --->   "%select_ln193_1 = select i1 %icmp_ln193_1, i14 %sext_ln193_1, i14 %add_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3439 'select' 'select_ln193_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3440 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_218 = select i1 %tmp_7552, i14 %select_ln193_1, i14 %sext_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3440 'select' 'index_218' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3441 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i14 %index_218" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3441 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3442 [1/1] (0.00ns)   --->   "%tmp_7553 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_218, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3442 'bitselect' 'tmp_7553' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3443 [1/1] (0.32ns)   --->   "%index_219 = select i1 %tmp_7553, i13 0, i13 %trunc_ln193_4" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3443 'select' 'index_219' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3444 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i13 %index_219" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3444 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3445 [1/1] (0.00ns)   --->   "%tmp_7554 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_219, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3445 'partselect' 'tmp_7554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3446 [1/1] (0.57ns)   --->   "%icmp_ln195_1 = icmp_ne  i3 %tmp_7554, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3446 'icmp' 'icmp_ln195_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3447 [1/1] (0.30ns)   --->   "%index_220 = select i1 %icmp_ln195_1, i10 1023, i10 %trunc_ln193_5" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3447 'select' 'index_220' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3448 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %index_220" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3448 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3449 [1/1] (0.00ns)   --->   "%inv_table_addr_1 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3449 'getelementptr' 'inv_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3450 [2/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3450 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node sum_2952)   --->   "%xor_ln191_10 = xor i1 %tmp_7593, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3451 'xor' 'xor_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node sum_2952)   --->   "%and_ln191_5 = and i1 %tmp_7594, i1 %xor_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3452 'and' 'and_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node sum_2952)   --->   "%xor_ln191_11 = xor i1 %tmp_7593, i1 %tmp_7594" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3453 'xor' 'xor_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node sum_2952)   --->   "%select_ln191_10 = select i1 %and_ln191_5, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3454 'select' 'select_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3455 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2952 = select i1 %xor_ln191_11, i16 %select_ln191_10, i16 %sum_2951" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3455 'select' 'sum_2952' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3456 [1/1] (0.00ns)   --->   "%tmp_3069 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2952, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3456 'partselect' 'tmp_3069' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln193_2 = sext i13 %tmp_3069" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3457 'sext' 'sext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node index_221)   --->   "%tmp_7595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2952, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3458 'bitselect' 'tmp_7595' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3459 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i16 %sum_2952" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3459 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3460 [1/1] (0.00ns)   --->   "%tmp_3071 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_6, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3460 'bitconcatenate' 'tmp_3071' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3461 [1/1] (0.72ns)   --->   "%icmp_ln193_2 = icmp_eq  i10 %tmp_3071, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3461 'icmp' 'icmp_ln193_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3462 [1/1] (0.75ns)   --->   "%add_ln193_2 = add i14 %sext_ln193_2, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3462 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node index_221)   --->   "%select_ln193_2 = select i1 %icmp_ln193_2, i14 %sext_ln193_2, i14 %add_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3463 'select' 'select_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3464 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_221 = select i1 %tmp_7595, i14 %select_ln193_2, i14 %sext_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3464 'select' 'index_221' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3465 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i14 %index_221" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3465 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3466 [1/1] (0.00ns)   --->   "%tmp_7596 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_221, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3466 'bitselect' 'tmp_7596' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3467 [1/1] (0.32ns)   --->   "%index_222 = select i1 %tmp_7596, i13 0, i13 %trunc_ln193_7" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3467 'select' 'index_222' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3468 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i13 %index_222" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3468 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3469 [1/1] (0.00ns)   --->   "%tmp_7597 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_222, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3469 'partselect' 'tmp_7597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3470 [1/1] (0.57ns)   --->   "%icmp_ln195_2 = icmp_ne  i3 %tmp_7597, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3470 'icmp' 'icmp_ln195_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3471 [1/1] (0.30ns)   --->   "%index_223 = select i1 %icmp_ln195_2, i10 1023, i10 %trunc_ln193_8" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3471 'select' 'index_223' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3472 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i10 %index_223" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3472 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3473 [1/1] (0.00ns)   --->   "%inv_table_addr_2 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3473 'getelementptr' 'inv_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3474 [2/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3474 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node sum_2957)   --->   "%xor_ln191_14 = xor i1 %tmp_7636, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3475 'xor' 'xor_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node sum_2957)   --->   "%and_ln191_7 = and i1 %tmp_7637, i1 %xor_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3476 'and' 'and_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node sum_2957)   --->   "%xor_ln191_15 = xor i1 %tmp_7636, i1 %tmp_7637" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3477 'xor' 'xor_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node sum_2957)   --->   "%select_ln191_14 = select i1 %and_ln191_7, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3478 'select' 'select_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3479 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2957 = select i1 %xor_ln191_15, i16 %select_ln191_14, i16 %sum_2956" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3479 'select' 'sum_2957' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3480 [1/1] (0.00ns)   --->   "%tmp_3090 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2957, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3480 'partselect' 'tmp_3090' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln193_3 = sext i13 %tmp_3090" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3481 'sext' 'sext_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node index_224)   --->   "%tmp_7638 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2957, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3482 'bitselect' 'tmp_7638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3483 [1/1] (0.00ns)   --->   "%trunc_ln193_9 = trunc i16 %sum_2957" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3483 'trunc' 'trunc_ln193_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3484 [1/1] (0.00ns)   --->   "%tmp_3092 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_9, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3484 'bitconcatenate' 'tmp_3092' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3485 [1/1] (0.72ns)   --->   "%icmp_ln193_3 = icmp_eq  i10 %tmp_3092, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3485 'icmp' 'icmp_ln193_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3486 [1/1] (0.75ns)   --->   "%add_ln193_3 = add i14 %sext_ln193_3, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3486 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node index_224)   --->   "%select_ln193_3 = select i1 %icmp_ln193_3, i14 %sext_ln193_3, i14 %add_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3487 'select' 'select_ln193_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3488 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_224 = select i1 %tmp_7638, i14 %select_ln193_3, i14 %sext_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3488 'select' 'index_224' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3489 [1/1] (0.00ns)   --->   "%trunc_ln193_10 = trunc i14 %index_224" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3489 'trunc' 'trunc_ln193_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3490 [1/1] (0.00ns)   --->   "%tmp_7639 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_224, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3490 'bitselect' 'tmp_7639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3491 [1/1] (0.32ns)   --->   "%index_225 = select i1 %tmp_7639, i13 0, i13 %trunc_ln193_10" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3491 'select' 'index_225' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3492 [1/1] (0.00ns)   --->   "%trunc_ln193_11 = trunc i13 %index_225" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3492 'trunc' 'trunc_ln193_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3493 [1/1] (0.00ns)   --->   "%tmp_7640 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_225, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3493 'partselect' 'tmp_7640' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3494 [1/1] (0.57ns)   --->   "%icmp_ln195_3 = icmp_ne  i3 %tmp_7640, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3494 'icmp' 'icmp_ln195_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3495 [1/1] (0.30ns)   --->   "%index_226 = select i1 %icmp_ln195_3, i10 1023, i10 %trunc_ln193_11" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3495 'select' 'index_226' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3496 [1/1] (0.00ns)   --->   "%zext_ln196_3 = zext i10 %index_226" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3496 'zext' 'zext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3497 [1/1] (0.00ns)   --->   "%inv_table_addr_3 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3497 'getelementptr' 'inv_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3498 [2/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3498 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node sum_2962)   --->   "%xor_ln191_18 = xor i1 %tmp_7679, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3499 'xor' 'xor_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node sum_2962)   --->   "%and_ln191_9 = and i1 %tmp_7680, i1 %xor_ln191_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3500 'and' 'and_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node sum_2962)   --->   "%xor_ln191_19 = xor i1 %tmp_7679, i1 %tmp_7680" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3501 'xor' 'xor_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node sum_2962)   --->   "%select_ln191_18 = select i1 %and_ln191_9, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3502 'select' 'select_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3503 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2962 = select i1 %xor_ln191_19, i16 %select_ln191_18, i16 %sum_2961" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3503 'select' 'sum_2962' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3504 [1/1] (0.00ns)   --->   "%tmp_3111 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2962, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3504 'partselect' 'tmp_3111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3505 [1/1] (0.00ns)   --->   "%sext_ln193_4 = sext i13 %tmp_3111" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3505 'sext' 'sext_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node index_227)   --->   "%tmp_7681 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2962, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3506 'bitselect' 'tmp_7681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3507 [1/1] (0.00ns)   --->   "%trunc_ln193_12 = trunc i16 %sum_2962" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3507 'trunc' 'trunc_ln193_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3508 [1/1] (0.00ns)   --->   "%tmp_3113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_12, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3508 'bitconcatenate' 'tmp_3113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3509 [1/1] (0.72ns)   --->   "%icmp_ln193_4 = icmp_eq  i10 %tmp_3113, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3509 'icmp' 'icmp_ln193_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3510 [1/1] (0.75ns)   --->   "%add_ln193_4 = add i14 %sext_ln193_4, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3510 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node index_227)   --->   "%select_ln193_4 = select i1 %icmp_ln193_4, i14 %sext_ln193_4, i14 %add_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3511 'select' 'select_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3512 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_227 = select i1 %tmp_7681, i14 %select_ln193_4, i14 %sext_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3512 'select' 'index_227' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3513 [1/1] (0.00ns)   --->   "%trunc_ln193_13 = trunc i14 %index_227" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3513 'trunc' 'trunc_ln193_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3514 [1/1] (0.00ns)   --->   "%tmp_7682 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_227, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3514 'bitselect' 'tmp_7682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3515 [1/1] (0.32ns)   --->   "%index_228 = select i1 %tmp_7682, i13 0, i13 %trunc_ln193_13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3515 'select' 'index_228' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3516 [1/1] (0.00ns)   --->   "%trunc_ln193_14 = trunc i13 %index_228" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3516 'trunc' 'trunc_ln193_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3517 [1/1] (0.00ns)   --->   "%tmp_7683 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_228, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3517 'partselect' 'tmp_7683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3518 [1/1] (0.57ns)   --->   "%icmp_ln195_4 = icmp_ne  i3 %tmp_7683, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3518 'icmp' 'icmp_ln195_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3519 [1/1] (0.30ns)   --->   "%index_229 = select i1 %icmp_ln195_4, i10 1023, i10 %trunc_ln193_14" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3519 'select' 'index_229' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3520 [1/1] (0.00ns)   --->   "%zext_ln196_4 = zext i10 %index_229" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3520 'zext' 'zext_ln196_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3521 [1/1] (0.00ns)   --->   "%inv_table_addr_4 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3521 'getelementptr' 'inv_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3522 [2/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3522 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node sum_2967)   --->   "%xor_ln191_22 = xor i1 %tmp_7722, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3523 'xor' 'xor_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node sum_2967)   --->   "%and_ln191_11 = and i1 %tmp_7723, i1 %xor_ln191_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3524 'and' 'and_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node sum_2967)   --->   "%xor_ln191_23 = xor i1 %tmp_7722, i1 %tmp_7723" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3525 'xor' 'xor_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node sum_2967)   --->   "%select_ln191_22 = select i1 %and_ln191_11, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3526 'select' 'select_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3527 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2967 = select i1 %xor_ln191_23, i16 %select_ln191_22, i16 %sum_2966" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3527 'select' 'sum_2967' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3528 [1/1] (0.00ns)   --->   "%tmp_3132 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2967, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3528 'partselect' 'tmp_3132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln193_5 = sext i13 %tmp_3132" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3529 'sext' 'sext_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node index_230)   --->   "%tmp_7724 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2967, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3530 'bitselect' 'tmp_7724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3531 [1/1] (0.00ns)   --->   "%trunc_ln193_15 = trunc i16 %sum_2967" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3531 'trunc' 'trunc_ln193_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3532 [1/1] (0.00ns)   --->   "%tmp_3134 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_15, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3532 'bitconcatenate' 'tmp_3134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3533 [1/1] (0.72ns)   --->   "%icmp_ln193_5 = icmp_eq  i10 %tmp_3134, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3533 'icmp' 'icmp_ln193_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3534 [1/1] (0.75ns)   --->   "%add_ln193_5 = add i14 %sext_ln193_5, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3534 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node index_230)   --->   "%select_ln193_5 = select i1 %icmp_ln193_5, i14 %sext_ln193_5, i14 %add_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3535 'select' 'select_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3536 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_230 = select i1 %tmp_7724, i14 %select_ln193_5, i14 %sext_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3536 'select' 'index_230' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3537 [1/1] (0.00ns)   --->   "%trunc_ln193_16 = trunc i14 %index_230" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3537 'trunc' 'trunc_ln193_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3538 [1/1] (0.00ns)   --->   "%tmp_7725 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_230, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3538 'bitselect' 'tmp_7725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3539 [1/1] (0.32ns)   --->   "%index_231 = select i1 %tmp_7725, i13 0, i13 %trunc_ln193_16" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3539 'select' 'index_231' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3540 [1/1] (0.00ns)   --->   "%trunc_ln193_17 = trunc i13 %index_231" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3540 'trunc' 'trunc_ln193_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3541 [1/1] (0.00ns)   --->   "%tmp_7726 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_231, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3541 'partselect' 'tmp_7726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3542 [1/1] (0.57ns)   --->   "%icmp_ln195_5 = icmp_ne  i3 %tmp_7726, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3542 'icmp' 'icmp_ln195_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3543 [1/1] (0.30ns)   --->   "%index_232 = select i1 %icmp_ln195_5, i10 1023, i10 %trunc_ln193_17" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3543 'select' 'index_232' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3544 [1/1] (0.00ns)   --->   "%zext_ln196_5 = zext i10 %index_232" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3544 'zext' 'zext_ln196_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3545 [1/1] (0.00ns)   --->   "%inv_table_addr_5 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3545 'getelementptr' 'inv_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3546 [2/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3546 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node sum_2972)   --->   "%xor_ln191_26 = xor i1 %tmp_7765, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3547 'xor' 'xor_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node sum_2972)   --->   "%and_ln191_13 = and i1 %tmp_7766, i1 %xor_ln191_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3548 'and' 'and_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node sum_2972)   --->   "%xor_ln191_27 = xor i1 %tmp_7765, i1 %tmp_7766" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3549 'xor' 'xor_ln191_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node sum_2972)   --->   "%select_ln191_26 = select i1 %and_ln191_13, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3550 'select' 'select_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3551 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2972 = select i1 %xor_ln191_27, i16 %select_ln191_26, i16 %sum_2971" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3551 'select' 'sum_2972' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3552 [1/1] (0.00ns)   --->   "%tmp_3153 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2972, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3552 'partselect' 'tmp_3153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln193_6 = sext i13 %tmp_3153" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3553 'sext' 'sext_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node index_233)   --->   "%tmp_7767 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2972, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3554 'bitselect' 'tmp_7767' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3555 [1/1] (0.00ns)   --->   "%trunc_ln193_18 = trunc i16 %sum_2972" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3555 'trunc' 'trunc_ln193_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3556 [1/1] (0.00ns)   --->   "%tmp_3155 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_18, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3556 'bitconcatenate' 'tmp_3155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3557 [1/1] (0.72ns)   --->   "%icmp_ln193_6 = icmp_eq  i10 %tmp_3155, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3557 'icmp' 'icmp_ln193_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3558 [1/1] (0.75ns)   --->   "%add_ln193_6 = add i14 %sext_ln193_6, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3558 'add' 'add_ln193_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node index_233)   --->   "%select_ln193_6 = select i1 %icmp_ln193_6, i14 %sext_ln193_6, i14 %add_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3559 'select' 'select_ln193_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3560 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_233 = select i1 %tmp_7767, i14 %select_ln193_6, i14 %sext_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3560 'select' 'index_233' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3561 [1/1] (0.00ns)   --->   "%trunc_ln193_19 = trunc i14 %index_233" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3561 'trunc' 'trunc_ln193_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3562 [1/1] (0.00ns)   --->   "%tmp_7768 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_233, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3562 'bitselect' 'tmp_7768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3563 [1/1] (0.32ns)   --->   "%index_234 = select i1 %tmp_7768, i13 0, i13 %trunc_ln193_19" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3563 'select' 'index_234' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3564 [1/1] (0.00ns)   --->   "%trunc_ln193_20 = trunc i13 %index_234" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3564 'trunc' 'trunc_ln193_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3565 [1/1] (0.00ns)   --->   "%tmp_7769 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_234, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3565 'partselect' 'tmp_7769' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3566 [1/1] (0.57ns)   --->   "%icmp_ln195_6 = icmp_ne  i3 %tmp_7769, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3566 'icmp' 'icmp_ln195_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3567 [1/1] (0.30ns)   --->   "%index_235 = select i1 %icmp_ln195_6, i10 1023, i10 %trunc_ln193_20" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3567 'select' 'index_235' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3568 [1/1] (0.00ns)   --->   "%zext_ln196_6 = zext i10 %index_235" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3568 'zext' 'zext_ln196_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3569 [1/1] (0.00ns)   --->   "%inv_table_addr_6 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3569 'getelementptr' 'inv_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3570 [2/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3570 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node sum_2977)   --->   "%xor_ln191_30 = xor i1 %tmp_7808, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3571 'xor' 'xor_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node sum_2977)   --->   "%and_ln191_15 = and i1 %tmp_7809, i1 %xor_ln191_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3572 'and' 'and_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node sum_2977)   --->   "%xor_ln191_31 = xor i1 %tmp_7808, i1 %tmp_7809" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3573 'xor' 'xor_ln191_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node sum_2977)   --->   "%select_ln191_30 = select i1 %and_ln191_15, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3574 'select' 'select_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3575 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2977 = select i1 %xor_ln191_31, i16 %select_ln191_30, i16 %sum_2976" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3575 'select' 'sum_2977' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3576 [1/1] (0.00ns)   --->   "%tmp_3169 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2977, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3576 'partselect' 'tmp_3169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3577 [1/1] (0.00ns)   --->   "%sext_ln193_7 = sext i13 %tmp_3169" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3577 'sext' 'sext_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node index_236)   --->   "%tmp_7810 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2977, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3578 'bitselect' 'tmp_7810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3579 [1/1] (0.00ns)   --->   "%trunc_ln193_21 = trunc i16 %sum_2977" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3579 'trunc' 'trunc_ln193_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3580 [1/1] (0.00ns)   --->   "%tmp_3170 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_21, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3580 'bitconcatenate' 'tmp_3170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3581 [1/1] (0.72ns)   --->   "%icmp_ln193_7 = icmp_eq  i10 %tmp_3170, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3581 'icmp' 'icmp_ln193_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3582 [1/1] (0.75ns)   --->   "%add_ln193_7 = add i14 %sext_ln193_7, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3582 'add' 'add_ln193_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node index_236)   --->   "%select_ln193_7 = select i1 %icmp_ln193_7, i14 %sext_ln193_7, i14 %add_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3583 'select' 'select_ln193_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3584 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_236 = select i1 %tmp_7810, i14 %select_ln193_7, i14 %sext_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3584 'select' 'index_236' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3585 [1/1] (0.00ns)   --->   "%trunc_ln193_22 = trunc i14 %index_236" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3585 'trunc' 'trunc_ln193_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3586 [1/1] (0.00ns)   --->   "%tmp_7811 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_236, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3586 'bitselect' 'tmp_7811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3587 [1/1] (0.32ns)   --->   "%index_237 = select i1 %tmp_7811, i13 0, i13 %trunc_ln193_22" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3587 'select' 'index_237' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3588 [1/1] (0.00ns)   --->   "%trunc_ln193_23 = trunc i13 %index_237" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3588 'trunc' 'trunc_ln193_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3589 [1/1] (0.00ns)   --->   "%tmp_7812 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_237, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3589 'partselect' 'tmp_7812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3590 [1/1] (0.57ns)   --->   "%icmp_ln195_7 = icmp_ne  i3 %tmp_7812, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3590 'icmp' 'icmp_ln195_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3591 [1/1] (0.30ns)   --->   "%index_238 = select i1 %icmp_ln195_7, i10 1023, i10 %trunc_ln193_23" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3591 'select' 'index_238' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3592 [1/1] (0.00ns)   --->   "%zext_ln196_7 = zext i10 %index_238" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3592 'zext' 'zext_ln196_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3593 [1/1] (0.00ns)   --->   "%inv_table_addr_7 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3593 'getelementptr' 'inv_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3594 [2/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3594 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node sum_2982)   --->   "%xor_ln191_34 = xor i1 %tmp_7851, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3595 'xor' 'xor_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node sum_2982)   --->   "%and_ln191_17 = and i1 %tmp_7852, i1 %xor_ln191_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3596 'and' 'and_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node sum_2982)   --->   "%xor_ln191_35 = xor i1 %tmp_7851, i1 %tmp_7852" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3597 'xor' 'xor_ln191_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node sum_2982)   --->   "%select_ln191_34 = select i1 %and_ln191_17, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3598 'select' 'select_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3599 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2982 = select i1 %xor_ln191_35, i16 %select_ln191_34, i16 %sum_2981" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3599 'select' 'sum_2982' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3600 [1/1] (0.00ns)   --->   "%tmp_3183 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2982, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3600 'partselect' 'tmp_3183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3601 [1/1] (0.00ns)   --->   "%sext_ln193_8 = sext i13 %tmp_3183" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3601 'sext' 'sext_ln193_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node index_239)   --->   "%tmp_7853 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2982, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3602 'bitselect' 'tmp_7853' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3603 [1/1] (0.00ns)   --->   "%trunc_ln193_24 = trunc i16 %sum_2982" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3603 'trunc' 'trunc_ln193_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3604 [1/1] (0.00ns)   --->   "%tmp_3184 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_24, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3604 'bitconcatenate' 'tmp_3184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3605 [1/1] (0.72ns)   --->   "%icmp_ln193_8 = icmp_eq  i10 %tmp_3184, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3605 'icmp' 'icmp_ln193_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3606 [1/1] (0.75ns)   --->   "%add_ln193_8 = add i14 %sext_ln193_8, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3606 'add' 'add_ln193_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node index_239)   --->   "%select_ln193_8 = select i1 %icmp_ln193_8, i14 %sext_ln193_8, i14 %add_ln193_8" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3607 'select' 'select_ln193_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3608 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_239 = select i1 %tmp_7853, i14 %select_ln193_8, i14 %sext_ln193_8" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3608 'select' 'index_239' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3609 [1/1] (0.00ns)   --->   "%trunc_ln193_25 = trunc i14 %index_239" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3609 'trunc' 'trunc_ln193_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3610 [1/1] (0.00ns)   --->   "%tmp_7854 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_239, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3610 'bitselect' 'tmp_7854' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3611 [1/1] (0.32ns)   --->   "%index_240 = select i1 %tmp_7854, i13 0, i13 %trunc_ln193_25" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3611 'select' 'index_240' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3612 [1/1] (0.00ns)   --->   "%trunc_ln193_26 = trunc i13 %index_240" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3612 'trunc' 'trunc_ln193_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3613 [1/1] (0.00ns)   --->   "%tmp_7855 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_240, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3613 'partselect' 'tmp_7855' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3614 [1/1] (0.57ns)   --->   "%icmp_ln195_8 = icmp_ne  i3 %tmp_7855, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3614 'icmp' 'icmp_ln195_8' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3615 [1/1] (0.30ns)   --->   "%index_241 = select i1 %icmp_ln195_8, i10 1023, i10 %trunc_ln193_26" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3615 'select' 'index_241' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3616 [1/1] (0.00ns)   --->   "%zext_ln196_8 = zext i10 %index_241" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3616 'zext' 'zext_ln196_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3617 [1/1] (0.00ns)   --->   "%inv_table_addr_8 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3617 'getelementptr' 'inv_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3618 [2/2] (1.17ns)   --->   "%denom_8 = load i10 %inv_table_addr_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3618 'load' 'denom_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node sum_2987)   --->   "%xor_ln191_38 = xor i1 %tmp_7894, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3619 'xor' 'xor_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node sum_2987)   --->   "%and_ln191_19 = and i1 %tmp_7895, i1 %xor_ln191_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3620 'and' 'and_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node sum_2987)   --->   "%xor_ln191_39 = xor i1 %tmp_7894, i1 %tmp_7895" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3621 'xor' 'xor_ln191_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node sum_2987)   --->   "%select_ln191_38 = select i1 %and_ln191_19, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3622 'select' 'select_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3623 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2987 = select i1 %xor_ln191_39, i16 %select_ln191_38, i16 %sum_2986" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3623 'select' 'sum_2987' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3624 [1/1] (0.00ns)   --->   "%tmp_3197 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2987, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3624 'partselect' 'tmp_3197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln193_9 = sext i13 %tmp_3197" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3625 'sext' 'sext_ln193_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node index_242)   --->   "%tmp_7896 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2987, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3626 'bitselect' 'tmp_7896' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3627 [1/1] (0.00ns)   --->   "%trunc_ln193_27 = trunc i16 %sum_2987" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3627 'trunc' 'trunc_ln193_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3628 [1/1] (0.00ns)   --->   "%tmp_3198 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_27, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3628 'bitconcatenate' 'tmp_3198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3629 [1/1] (0.72ns)   --->   "%icmp_ln193_9 = icmp_eq  i10 %tmp_3198, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3629 'icmp' 'icmp_ln193_9' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3630 [1/1] (0.75ns)   --->   "%add_ln193_9 = add i14 %sext_ln193_9, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3630 'add' 'add_ln193_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node index_242)   --->   "%select_ln193_9 = select i1 %icmp_ln193_9, i14 %sext_ln193_9, i14 %add_ln193_9" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3631 'select' 'select_ln193_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3632 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_242 = select i1 %tmp_7896, i14 %select_ln193_9, i14 %sext_ln193_9" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3632 'select' 'index_242' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3633 [1/1] (0.00ns)   --->   "%trunc_ln193_28 = trunc i14 %index_242" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3633 'trunc' 'trunc_ln193_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3634 [1/1] (0.00ns)   --->   "%tmp_7897 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_242, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3634 'bitselect' 'tmp_7897' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3635 [1/1] (0.32ns)   --->   "%index_243 = select i1 %tmp_7897, i13 0, i13 %trunc_ln193_28" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3635 'select' 'index_243' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3636 [1/1] (0.00ns)   --->   "%trunc_ln193_29 = trunc i13 %index_243" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3636 'trunc' 'trunc_ln193_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3637 [1/1] (0.00ns)   --->   "%tmp_7898 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_243, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3637 'partselect' 'tmp_7898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3638 [1/1] (0.57ns)   --->   "%icmp_ln195_9 = icmp_ne  i3 %tmp_7898, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3638 'icmp' 'icmp_ln195_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3639 [1/1] (0.30ns)   --->   "%index_244 = select i1 %icmp_ln195_9, i10 1023, i10 %trunc_ln193_29" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3639 'select' 'index_244' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3640 [1/1] (0.00ns)   --->   "%zext_ln196_9 = zext i10 %index_244" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3640 'zext' 'zext_ln196_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3641 [1/1] (0.00ns)   --->   "%inv_table_addr_9 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3641 'getelementptr' 'inv_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3642 [2/2] (1.17ns)   --->   "%denom_9 = load i10 %inv_table_addr_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3642 'load' 'denom_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node sum_2992)   --->   "%xor_ln191_42 = xor i1 %tmp_7937, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3643 'xor' 'xor_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node sum_2992)   --->   "%and_ln191_21 = and i1 %tmp_7938, i1 %xor_ln191_42" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3644 'and' 'and_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node sum_2992)   --->   "%xor_ln191_43 = xor i1 %tmp_7937, i1 %tmp_7938" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3645 'xor' 'xor_ln191_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node sum_2992)   --->   "%select_ln191_42 = select i1 %and_ln191_21, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3646 'select' 'select_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3647 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2992 = select i1 %xor_ln191_43, i16 %select_ln191_42, i16 %sum_2991" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3647 'select' 'sum_2992' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3648 [1/1] (0.00ns)   --->   "%tmp_3211 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2992, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3648 'partselect' 'tmp_3211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln193_10 = sext i13 %tmp_3211" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3649 'sext' 'sext_ln193_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node index_245)   --->   "%tmp_7939 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2992, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3650 'bitselect' 'tmp_7939' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3651 [1/1] (0.00ns)   --->   "%trunc_ln193_30 = trunc i16 %sum_2992" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3651 'trunc' 'trunc_ln193_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3652 [1/1] (0.00ns)   --->   "%tmp_3212 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_30, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3652 'bitconcatenate' 'tmp_3212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3653 [1/1] (0.72ns)   --->   "%icmp_ln193_10 = icmp_eq  i10 %tmp_3212, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3653 'icmp' 'icmp_ln193_10' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3654 [1/1] (0.75ns)   --->   "%add_ln193_10 = add i14 %sext_ln193_10, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3654 'add' 'add_ln193_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node index_245)   --->   "%select_ln193_10 = select i1 %icmp_ln193_10, i14 %sext_ln193_10, i14 %add_ln193_10" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3655 'select' 'select_ln193_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3656 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_245 = select i1 %tmp_7939, i14 %select_ln193_10, i14 %sext_ln193_10" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3656 'select' 'index_245' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3657 [1/1] (0.00ns)   --->   "%trunc_ln193_31 = trunc i14 %index_245" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3657 'trunc' 'trunc_ln193_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3658 [1/1] (0.00ns)   --->   "%tmp_7940 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_245, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3658 'bitselect' 'tmp_7940' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3659 [1/1] (0.32ns)   --->   "%index_246 = select i1 %tmp_7940, i13 0, i13 %trunc_ln193_31" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3659 'select' 'index_246' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3660 [1/1] (0.00ns)   --->   "%trunc_ln193_32 = trunc i13 %index_246" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3660 'trunc' 'trunc_ln193_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3661 [1/1] (0.00ns)   --->   "%tmp_7941 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_246, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3661 'partselect' 'tmp_7941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3662 [1/1] (0.57ns)   --->   "%icmp_ln195_10 = icmp_ne  i3 %tmp_7941, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3662 'icmp' 'icmp_ln195_10' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3663 [1/1] (0.30ns)   --->   "%index_247 = select i1 %icmp_ln195_10, i10 1023, i10 %trunc_ln193_32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3663 'select' 'index_247' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3664 [1/1] (0.00ns)   --->   "%zext_ln196_10 = zext i10 %index_247" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3664 'zext' 'zext_ln196_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3665 [1/1] (0.00ns)   --->   "%inv_table_addr_10 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3665 'getelementptr' 'inv_table_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3666 [2/2] (1.17ns)   --->   "%denom_10 = load i10 %inv_table_addr_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3666 'load' 'denom_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node sum_2997)   --->   "%xor_ln191_46 = xor i1 %tmp_7980, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3667 'xor' 'xor_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node sum_2997)   --->   "%and_ln191_23 = and i1 %tmp_7981, i1 %xor_ln191_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3668 'and' 'and_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node sum_2997)   --->   "%xor_ln191_47 = xor i1 %tmp_7980, i1 %tmp_7981" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3669 'xor' 'xor_ln191_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node sum_2997)   --->   "%select_ln191_46 = select i1 %and_ln191_23, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3670 'select' 'select_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3671 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_2997 = select i1 %xor_ln191_47, i16 %select_ln191_46, i16 %sum_2996" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3671 'select' 'sum_2997' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3672 [1/1] (0.00ns)   --->   "%tmp_3225 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_2997, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3672 'partselect' 'tmp_3225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln193_11 = sext i13 %tmp_3225" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3673 'sext' 'sext_ln193_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node index_248)   --->   "%tmp_7982 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2997, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3674 'bitselect' 'tmp_7982' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3675 [1/1] (0.00ns)   --->   "%trunc_ln193_33 = trunc i16 %sum_2997" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3675 'trunc' 'trunc_ln193_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3676 [1/1] (0.00ns)   --->   "%tmp_3226 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_33, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3676 'bitconcatenate' 'tmp_3226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3677 [1/1] (0.72ns)   --->   "%icmp_ln193_11 = icmp_eq  i10 %tmp_3226, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3677 'icmp' 'icmp_ln193_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3678 [1/1] (0.75ns)   --->   "%add_ln193_11 = add i14 %sext_ln193_11, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3678 'add' 'add_ln193_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node index_248)   --->   "%select_ln193_11 = select i1 %icmp_ln193_11, i14 %sext_ln193_11, i14 %add_ln193_11" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3679 'select' 'select_ln193_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3680 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_248 = select i1 %tmp_7982, i14 %select_ln193_11, i14 %sext_ln193_11" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3680 'select' 'index_248' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3681 [1/1] (0.00ns)   --->   "%trunc_ln193_34 = trunc i14 %index_248" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3681 'trunc' 'trunc_ln193_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3682 [1/1] (0.00ns)   --->   "%tmp_7983 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_248, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3682 'bitselect' 'tmp_7983' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3683 [1/1] (0.32ns)   --->   "%index_249 = select i1 %tmp_7983, i13 0, i13 %trunc_ln193_34" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3683 'select' 'index_249' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3684 [1/1] (0.00ns)   --->   "%trunc_ln193_35 = trunc i13 %index_249" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3684 'trunc' 'trunc_ln193_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3685 [1/1] (0.00ns)   --->   "%tmp_7984 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_249, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3685 'partselect' 'tmp_7984' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3686 [1/1] (0.57ns)   --->   "%icmp_ln195_11 = icmp_ne  i3 %tmp_7984, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3686 'icmp' 'icmp_ln195_11' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3687 [1/1] (0.30ns)   --->   "%index_250 = select i1 %icmp_ln195_11, i10 1023, i10 %trunc_ln193_35" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3687 'select' 'index_250' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3688 [1/1] (0.00ns)   --->   "%zext_ln196_11 = zext i10 %index_250" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3688 'zext' 'zext_ln196_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3689 [1/1] (0.00ns)   --->   "%inv_table_addr_11 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3689 'getelementptr' 'inv_table_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3690 [2/2] (1.17ns)   --->   "%denom_11 = load i10 %inv_table_addr_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3690 'load' 'denom_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node sum_3002)   --->   "%xor_ln191_50 = xor i1 %tmp_8023, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3691 'xor' 'xor_ln191_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node sum_3002)   --->   "%and_ln191_25 = and i1 %tmp_8024, i1 %xor_ln191_50" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3692 'and' 'and_ln191_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node sum_3002)   --->   "%xor_ln191_51 = xor i1 %tmp_8023, i1 %tmp_8024" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3693 'xor' 'xor_ln191_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node sum_3002)   --->   "%select_ln191_50 = select i1 %and_ln191_25, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3694 'select' 'select_ln191_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3695 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3002 = select i1 %xor_ln191_51, i16 %select_ln191_50, i16 %sum_3001" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3695 'select' 'sum_3002' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3696 [1/1] (0.00ns)   --->   "%tmp_3239 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3002, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3696 'partselect' 'tmp_3239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3697 [1/1] (0.00ns)   --->   "%sext_ln193_12 = sext i13 %tmp_3239" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3697 'sext' 'sext_ln193_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node index_251)   --->   "%tmp_8025 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3002, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3698 'bitselect' 'tmp_8025' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3699 [1/1] (0.00ns)   --->   "%trunc_ln193_36 = trunc i16 %sum_3002" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3699 'trunc' 'trunc_ln193_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3700 [1/1] (0.00ns)   --->   "%tmp_3240 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_36, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3700 'bitconcatenate' 'tmp_3240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3701 [1/1] (0.72ns)   --->   "%icmp_ln193_12 = icmp_eq  i10 %tmp_3240, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3701 'icmp' 'icmp_ln193_12' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3702 [1/1] (0.75ns)   --->   "%add_ln193_12 = add i14 %sext_ln193_12, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3702 'add' 'add_ln193_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node index_251)   --->   "%select_ln193_12 = select i1 %icmp_ln193_12, i14 %sext_ln193_12, i14 %add_ln193_12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3703 'select' 'select_ln193_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3704 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_251 = select i1 %tmp_8025, i14 %select_ln193_12, i14 %sext_ln193_12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3704 'select' 'index_251' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3705 [1/1] (0.00ns)   --->   "%trunc_ln193_37 = trunc i14 %index_251" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3705 'trunc' 'trunc_ln193_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3706 [1/1] (0.00ns)   --->   "%tmp_8026 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_251, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3706 'bitselect' 'tmp_8026' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3707 [1/1] (0.32ns)   --->   "%index_252 = select i1 %tmp_8026, i13 0, i13 %trunc_ln193_37" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3707 'select' 'index_252' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3708 [1/1] (0.00ns)   --->   "%trunc_ln193_38 = trunc i13 %index_252" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3708 'trunc' 'trunc_ln193_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3709 [1/1] (0.00ns)   --->   "%tmp_8027 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_252, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3709 'partselect' 'tmp_8027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3710 [1/1] (0.57ns)   --->   "%icmp_ln195_12 = icmp_ne  i3 %tmp_8027, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3710 'icmp' 'icmp_ln195_12' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3711 [1/1] (0.30ns)   --->   "%index_253 = select i1 %icmp_ln195_12, i10 1023, i10 %trunc_ln193_38" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3711 'select' 'index_253' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3712 [1/1] (0.00ns)   --->   "%zext_ln196_12 = zext i10 %index_253" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3712 'zext' 'zext_ln196_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3713 [1/1] (0.00ns)   --->   "%inv_table_addr_12 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3713 'getelementptr' 'inv_table_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3714 [2/2] (1.17ns)   --->   "%denom_12 = load i10 %inv_table_addr_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3714 'load' 'denom_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node sum_3007)   --->   "%xor_ln191_54 = xor i1 %tmp_8066, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3715 'xor' 'xor_ln191_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node sum_3007)   --->   "%and_ln191_27 = and i1 %tmp_8067, i1 %xor_ln191_54" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3716 'and' 'and_ln191_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node sum_3007)   --->   "%xor_ln191_55 = xor i1 %tmp_8066, i1 %tmp_8067" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3717 'xor' 'xor_ln191_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node sum_3007)   --->   "%select_ln191_54 = select i1 %and_ln191_27, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3718 'select' 'select_ln191_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3719 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3007 = select i1 %xor_ln191_55, i16 %select_ln191_54, i16 %sum_3006" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3719 'select' 'sum_3007' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3720 [1/1] (0.00ns)   --->   "%tmp_3253 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3007, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3720 'partselect' 'tmp_3253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln193_13 = sext i13 %tmp_3253" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3721 'sext' 'sext_ln193_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node index_254)   --->   "%tmp_8068 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3007, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3722 'bitselect' 'tmp_8068' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3723 [1/1] (0.00ns)   --->   "%trunc_ln193_39 = trunc i16 %sum_3007" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3723 'trunc' 'trunc_ln193_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3724 [1/1] (0.00ns)   --->   "%tmp_3254 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_39, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3724 'bitconcatenate' 'tmp_3254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3725 [1/1] (0.72ns)   --->   "%icmp_ln193_13 = icmp_eq  i10 %tmp_3254, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3725 'icmp' 'icmp_ln193_13' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3726 [1/1] (0.75ns)   --->   "%add_ln193_13 = add i14 %sext_ln193_13, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3726 'add' 'add_ln193_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node index_254)   --->   "%select_ln193_13 = select i1 %icmp_ln193_13, i14 %sext_ln193_13, i14 %add_ln193_13" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3727 'select' 'select_ln193_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3728 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_254 = select i1 %tmp_8068, i14 %select_ln193_13, i14 %sext_ln193_13" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3728 'select' 'index_254' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3729 [1/1] (0.00ns)   --->   "%trunc_ln193_40 = trunc i14 %index_254" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3729 'trunc' 'trunc_ln193_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3730 [1/1] (0.00ns)   --->   "%tmp_8069 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_254, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3730 'bitselect' 'tmp_8069' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3731 [1/1] (0.32ns)   --->   "%index_255 = select i1 %tmp_8069, i13 0, i13 %trunc_ln193_40" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3731 'select' 'index_255' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3732 [1/1] (0.00ns)   --->   "%trunc_ln193_41 = trunc i13 %index_255" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3732 'trunc' 'trunc_ln193_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3733 [1/1] (0.00ns)   --->   "%tmp_8070 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_255, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3733 'partselect' 'tmp_8070' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3734 [1/1] (0.57ns)   --->   "%icmp_ln195_13 = icmp_ne  i3 %tmp_8070, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3734 'icmp' 'icmp_ln195_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3735 [1/1] (0.30ns)   --->   "%index_256 = select i1 %icmp_ln195_13, i10 1023, i10 %trunc_ln193_41" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3735 'select' 'index_256' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3736 [1/1] (0.00ns)   --->   "%zext_ln196_13 = zext i10 %index_256" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3736 'zext' 'zext_ln196_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3737 [1/1] (0.00ns)   --->   "%inv_table_addr_13 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3737 'getelementptr' 'inv_table_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3738 [2/2] (1.17ns)   --->   "%denom_13 = load i10 %inv_table_addr_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3738 'load' 'denom_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node sum_3012)   --->   "%xor_ln191_58 = xor i1 %tmp_8109, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3739 'xor' 'xor_ln191_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node sum_3012)   --->   "%and_ln191_29 = and i1 %tmp_8110, i1 %xor_ln191_58" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3740 'and' 'and_ln191_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node sum_3012)   --->   "%xor_ln191_59 = xor i1 %tmp_8109, i1 %tmp_8110" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3741 'xor' 'xor_ln191_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node sum_3012)   --->   "%select_ln191_58 = select i1 %and_ln191_29, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3742 'select' 'select_ln191_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3743 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3012 = select i1 %xor_ln191_59, i16 %select_ln191_58, i16 %sum_3011" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3743 'select' 'sum_3012' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3744 [1/1] (0.00ns)   --->   "%tmp_3267 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3012, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3744 'partselect' 'tmp_3267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln193_14 = sext i13 %tmp_3267" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3745 'sext' 'sext_ln193_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node index_257)   --->   "%tmp_8111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3012, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3746 'bitselect' 'tmp_8111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3747 [1/1] (0.00ns)   --->   "%trunc_ln193_42 = trunc i16 %sum_3012" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3747 'trunc' 'trunc_ln193_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3748 [1/1] (0.00ns)   --->   "%tmp_3268 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_42, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3748 'bitconcatenate' 'tmp_3268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3749 [1/1] (0.72ns)   --->   "%icmp_ln193_14 = icmp_eq  i10 %tmp_3268, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3749 'icmp' 'icmp_ln193_14' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3750 [1/1] (0.75ns)   --->   "%add_ln193_14 = add i14 %sext_ln193_14, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3750 'add' 'add_ln193_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node index_257)   --->   "%select_ln193_14 = select i1 %icmp_ln193_14, i14 %sext_ln193_14, i14 %add_ln193_14" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3751 'select' 'select_ln193_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3752 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_257 = select i1 %tmp_8111, i14 %select_ln193_14, i14 %sext_ln193_14" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3752 'select' 'index_257' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3753 [1/1] (0.00ns)   --->   "%trunc_ln193_43 = trunc i14 %index_257" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3753 'trunc' 'trunc_ln193_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3754 [1/1] (0.00ns)   --->   "%tmp_8112 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_257, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3754 'bitselect' 'tmp_8112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3755 [1/1] (0.32ns)   --->   "%index_258 = select i1 %tmp_8112, i13 0, i13 %trunc_ln193_43" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3755 'select' 'index_258' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3756 [1/1] (0.00ns)   --->   "%trunc_ln193_44 = trunc i13 %index_258" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3756 'trunc' 'trunc_ln193_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3757 [1/1] (0.00ns)   --->   "%tmp_8113 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_258, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3757 'partselect' 'tmp_8113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3758 [1/1] (0.57ns)   --->   "%icmp_ln195_14 = icmp_ne  i3 %tmp_8113, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3758 'icmp' 'icmp_ln195_14' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3759 [1/1] (0.30ns)   --->   "%index_259 = select i1 %icmp_ln195_14, i10 1023, i10 %trunc_ln193_44" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3759 'select' 'index_259' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3760 [1/1] (0.00ns)   --->   "%zext_ln196_14 = zext i10 %index_259" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3760 'zext' 'zext_ln196_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3761 [1/1] (0.00ns)   --->   "%inv_table_addr_14 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3761 'getelementptr' 'inv_table_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3762 [2/2] (1.17ns)   --->   "%denom_14 = load i10 %inv_table_addr_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3762 'load' 'denom_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node sum_3017)   --->   "%xor_ln191_62 = xor i1 %tmp_8152, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3763 'xor' 'xor_ln191_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node sum_3017)   --->   "%and_ln191_31 = and i1 %tmp_8153, i1 %xor_ln191_62" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3764 'and' 'and_ln191_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node sum_3017)   --->   "%xor_ln191_63 = xor i1 %tmp_8152, i1 %tmp_8153" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3765 'xor' 'xor_ln191_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node sum_3017)   --->   "%select_ln191_62 = select i1 %and_ln191_31, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3766 'select' 'select_ln191_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3767 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3017 = select i1 %xor_ln191_63, i16 %select_ln191_62, i16 %sum_3016" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3767 'select' 'sum_3017' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3768 [1/1] (0.00ns)   --->   "%tmp_3281 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3017, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3768 'partselect' 'tmp_3281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln193_15 = sext i13 %tmp_3281" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3769 'sext' 'sext_ln193_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node index_260)   --->   "%tmp_8154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3017, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3770 'bitselect' 'tmp_8154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3771 [1/1] (0.00ns)   --->   "%trunc_ln193_45 = trunc i16 %sum_3017" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3771 'trunc' 'trunc_ln193_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3772 [1/1] (0.00ns)   --->   "%tmp_3282 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_45, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3772 'bitconcatenate' 'tmp_3282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3773 [1/1] (0.72ns)   --->   "%icmp_ln193_15 = icmp_eq  i10 %tmp_3282, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3773 'icmp' 'icmp_ln193_15' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3774 [1/1] (0.75ns)   --->   "%add_ln193_15 = add i14 %sext_ln193_15, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3774 'add' 'add_ln193_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node index_260)   --->   "%select_ln193_15 = select i1 %icmp_ln193_15, i14 %sext_ln193_15, i14 %add_ln193_15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3775 'select' 'select_ln193_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3776 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_260 = select i1 %tmp_8154, i14 %select_ln193_15, i14 %sext_ln193_15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3776 'select' 'index_260' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3777 [1/1] (0.00ns)   --->   "%trunc_ln193_46 = trunc i14 %index_260" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3777 'trunc' 'trunc_ln193_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3778 [1/1] (0.00ns)   --->   "%tmp_8155 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_260, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3778 'bitselect' 'tmp_8155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3779 [1/1] (0.32ns)   --->   "%index_261 = select i1 %tmp_8155, i13 0, i13 %trunc_ln193_46" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3779 'select' 'index_261' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3780 [1/1] (0.00ns)   --->   "%trunc_ln193_47 = trunc i13 %index_261" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3780 'trunc' 'trunc_ln193_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3781 [1/1] (0.00ns)   --->   "%tmp_8156 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_261, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3781 'partselect' 'tmp_8156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3782 [1/1] (0.57ns)   --->   "%icmp_ln195_15 = icmp_ne  i3 %tmp_8156, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3782 'icmp' 'icmp_ln195_15' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3783 [1/1] (0.30ns)   --->   "%index_262 = select i1 %icmp_ln195_15, i10 1023, i10 %trunc_ln193_47" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3783 'select' 'index_262' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3784 [1/1] (0.00ns)   --->   "%zext_ln196_15 = zext i10 %index_262" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3784 'zext' 'zext_ln196_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3785 [1/1] (0.00ns)   --->   "%inv_table_addr_15 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3785 'getelementptr' 'inv_table_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3786 [2/2] (1.17ns)   --->   "%denom_15 = load i10 %inv_table_addr_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3786 'load' 'denom_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node sum_3022)   --->   "%xor_ln191_66 = xor i1 %tmp_8195, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3787 'xor' 'xor_ln191_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node sum_3022)   --->   "%and_ln191_33 = and i1 %tmp_8196, i1 %xor_ln191_66" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3788 'and' 'and_ln191_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node sum_3022)   --->   "%xor_ln191_67 = xor i1 %tmp_8195, i1 %tmp_8196" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3789 'xor' 'xor_ln191_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node sum_3022)   --->   "%select_ln191_66 = select i1 %and_ln191_33, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3790 'select' 'select_ln191_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3791 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3022 = select i1 %xor_ln191_67, i16 %select_ln191_66, i16 %sum_3021" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3791 'select' 'sum_3022' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3792 [1/1] (0.00ns)   --->   "%tmp_3295 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3022, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3792 'partselect' 'tmp_3295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln193_16 = sext i13 %tmp_3295" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3793 'sext' 'sext_ln193_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node index_263)   --->   "%tmp_8197 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3022, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3794 'bitselect' 'tmp_8197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3795 [1/1] (0.00ns)   --->   "%trunc_ln193_48 = trunc i16 %sum_3022" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3795 'trunc' 'trunc_ln193_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3796 [1/1] (0.00ns)   --->   "%tmp_3296 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_48, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3796 'bitconcatenate' 'tmp_3296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3797 [1/1] (0.72ns)   --->   "%icmp_ln193_16 = icmp_eq  i10 %tmp_3296, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3797 'icmp' 'icmp_ln193_16' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3798 [1/1] (0.75ns)   --->   "%add_ln193_16 = add i14 %sext_ln193_16, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3798 'add' 'add_ln193_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node index_263)   --->   "%select_ln193_16 = select i1 %icmp_ln193_16, i14 %sext_ln193_16, i14 %add_ln193_16" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3799 'select' 'select_ln193_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3800 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_263 = select i1 %tmp_8197, i14 %select_ln193_16, i14 %sext_ln193_16" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3800 'select' 'index_263' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3801 [1/1] (0.00ns)   --->   "%trunc_ln193_49 = trunc i14 %index_263" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3801 'trunc' 'trunc_ln193_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3802 [1/1] (0.00ns)   --->   "%tmp_8198 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_263, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3802 'bitselect' 'tmp_8198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3803 [1/1] (0.32ns)   --->   "%index_264 = select i1 %tmp_8198, i13 0, i13 %trunc_ln193_49" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3803 'select' 'index_264' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3804 [1/1] (0.00ns)   --->   "%trunc_ln193_50 = trunc i13 %index_264" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3804 'trunc' 'trunc_ln193_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3805 [1/1] (0.00ns)   --->   "%tmp_8199 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_264, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3805 'partselect' 'tmp_8199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3806 [1/1] (0.57ns)   --->   "%icmp_ln195_16 = icmp_ne  i3 %tmp_8199, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3806 'icmp' 'icmp_ln195_16' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3807 [1/1] (0.30ns)   --->   "%index_265 = select i1 %icmp_ln195_16, i10 1023, i10 %trunc_ln193_50" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3807 'select' 'index_265' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3808 [1/1] (0.00ns)   --->   "%zext_ln196_16 = zext i10 %index_265" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3808 'zext' 'zext_ln196_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3809 [1/1] (0.00ns)   --->   "%inv_table_addr_16 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_16" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3809 'getelementptr' 'inv_table_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3810 [2/2] (1.17ns)   --->   "%denom_16 = load i10 %inv_table_addr_16" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3810 'load' 'denom_16' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node sum_3027)   --->   "%xor_ln191_70 = xor i1 %tmp_8238, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3811 'xor' 'xor_ln191_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node sum_3027)   --->   "%and_ln191_35 = and i1 %tmp_8239, i1 %xor_ln191_70" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3812 'and' 'and_ln191_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node sum_3027)   --->   "%xor_ln191_71 = xor i1 %tmp_8238, i1 %tmp_8239" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3813 'xor' 'xor_ln191_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node sum_3027)   --->   "%select_ln191_70 = select i1 %and_ln191_35, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3814 'select' 'select_ln191_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3815 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3027 = select i1 %xor_ln191_71, i16 %select_ln191_70, i16 %sum_3026" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3815 'select' 'sum_3027' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3816 [1/1] (0.00ns)   --->   "%tmp_3309 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3027, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3816 'partselect' 'tmp_3309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln193_17 = sext i13 %tmp_3309" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3817 'sext' 'sext_ln193_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node index_266)   --->   "%tmp_8240 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3027, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3818 'bitselect' 'tmp_8240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3819 [1/1] (0.00ns)   --->   "%trunc_ln193_51 = trunc i16 %sum_3027" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3819 'trunc' 'trunc_ln193_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3820 [1/1] (0.00ns)   --->   "%tmp_3310 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_51, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3820 'bitconcatenate' 'tmp_3310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3821 [1/1] (0.72ns)   --->   "%icmp_ln193_17 = icmp_eq  i10 %tmp_3310, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3821 'icmp' 'icmp_ln193_17' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3822 [1/1] (0.75ns)   --->   "%add_ln193_17 = add i14 %sext_ln193_17, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3822 'add' 'add_ln193_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node index_266)   --->   "%select_ln193_17 = select i1 %icmp_ln193_17, i14 %sext_ln193_17, i14 %add_ln193_17" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3823 'select' 'select_ln193_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3824 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_266 = select i1 %tmp_8240, i14 %select_ln193_17, i14 %sext_ln193_17" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3824 'select' 'index_266' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3825 [1/1] (0.00ns)   --->   "%trunc_ln193_52 = trunc i14 %index_266" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3825 'trunc' 'trunc_ln193_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3826 [1/1] (0.00ns)   --->   "%tmp_8241 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_266, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3826 'bitselect' 'tmp_8241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3827 [1/1] (0.32ns)   --->   "%index_267 = select i1 %tmp_8241, i13 0, i13 %trunc_ln193_52" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3827 'select' 'index_267' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3828 [1/1] (0.00ns)   --->   "%trunc_ln193_53 = trunc i13 %index_267" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3828 'trunc' 'trunc_ln193_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3829 [1/1] (0.00ns)   --->   "%tmp_8242 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_267, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3829 'partselect' 'tmp_8242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3830 [1/1] (0.57ns)   --->   "%icmp_ln195_17 = icmp_ne  i3 %tmp_8242, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3830 'icmp' 'icmp_ln195_17' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3831 [1/1] (0.30ns)   --->   "%index_268 = select i1 %icmp_ln195_17, i10 1023, i10 %trunc_ln193_53" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3831 'select' 'index_268' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3832 [1/1] (0.00ns)   --->   "%zext_ln196_17 = zext i10 %index_268" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3832 'zext' 'zext_ln196_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3833 [1/1] (0.00ns)   --->   "%inv_table_addr_17 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_17" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3833 'getelementptr' 'inv_table_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3834 [2/2] (1.17ns)   --->   "%denom_17 = load i10 %inv_table_addr_17" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3834 'load' 'denom_17' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node sum_3032)   --->   "%xor_ln191_74 = xor i1 %tmp_8281, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3835 'xor' 'xor_ln191_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node sum_3032)   --->   "%and_ln191_37 = and i1 %tmp_8282, i1 %xor_ln191_74" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3836 'and' 'and_ln191_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3837 [1/1] (0.00ns) (grouped into LUT with out node sum_3032)   --->   "%xor_ln191_75 = xor i1 %tmp_8281, i1 %tmp_8282" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3837 'xor' 'xor_ln191_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node sum_3032)   --->   "%select_ln191_74 = select i1 %and_ln191_37, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3838 'select' 'select_ln191_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3839 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3032 = select i1 %xor_ln191_75, i16 %select_ln191_74, i16 %sum_3031" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3839 'select' 'sum_3032' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3840 [1/1] (0.00ns)   --->   "%tmp_3323 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3032, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3840 'partselect' 'tmp_3323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3841 [1/1] (0.00ns)   --->   "%sext_ln193_18 = sext i13 %tmp_3323" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3841 'sext' 'sext_ln193_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node index_269)   --->   "%tmp_8283 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3032, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3842 'bitselect' 'tmp_8283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3843 [1/1] (0.00ns)   --->   "%trunc_ln193_54 = trunc i16 %sum_3032" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3843 'trunc' 'trunc_ln193_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3844 [1/1] (0.00ns)   --->   "%tmp_3324 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_54, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3844 'bitconcatenate' 'tmp_3324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3845 [1/1] (0.72ns)   --->   "%icmp_ln193_18 = icmp_eq  i10 %tmp_3324, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3845 'icmp' 'icmp_ln193_18' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3846 [1/1] (0.75ns)   --->   "%add_ln193_18 = add i14 %sext_ln193_18, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3846 'add' 'add_ln193_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node index_269)   --->   "%select_ln193_18 = select i1 %icmp_ln193_18, i14 %sext_ln193_18, i14 %add_ln193_18" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3847 'select' 'select_ln193_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3848 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_269 = select i1 %tmp_8283, i14 %select_ln193_18, i14 %sext_ln193_18" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3848 'select' 'index_269' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3849 [1/1] (0.00ns)   --->   "%trunc_ln193_55 = trunc i14 %index_269" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3849 'trunc' 'trunc_ln193_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3850 [1/1] (0.00ns)   --->   "%tmp_8284 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_269, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3850 'bitselect' 'tmp_8284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3851 [1/1] (0.32ns)   --->   "%index_270 = select i1 %tmp_8284, i13 0, i13 %trunc_ln193_55" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3851 'select' 'index_270' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3852 [1/1] (0.00ns)   --->   "%trunc_ln193_56 = trunc i13 %index_270" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3852 'trunc' 'trunc_ln193_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3853 [1/1] (0.00ns)   --->   "%tmp_8285 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_270, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3853 'partselect' 'tmp_8285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3854 [1/1] (0.57ns)   --->   "%icmp_ln195_18 = icmp_ne  i3 %tmp_8285, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3854 'icmp' 'icmp_ln195_18' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3855 [1/1] (0.30ns)   --->   "%index_271 = select i1 %icmp_ln195_18, i10 1023, i10 %trunc_ln193_56" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3855 'select' 'index_271' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3856 [1/1] (0.00ns)   --->   "%zext_ln196_18 = zext i10 %index_271" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3856 'zext' 'zext_ln196_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3857 [1/1] (0.00ns)   --->   "%inv_table_addr_18 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_18" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3857 'getelementptr' 'inv_table_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3858 [2/2] (1.17ns)   --->   "%denom_18 = load i10 %inv_table_addr_18" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3858 'load' 'denom_18' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node sum_3037)   --->   "%xor_ln191_78 = xor i1 %tmp_8324, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3859 'xor' 'xor_ln191_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node sum_3037)   --->   "%and_ln191_39 = and i1 %tmp_8325, i1 %xor_ln191_78" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3860 'and' 'and_ln191_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3861 [1/1] (0.00ns) (grouped into LUT with out node sum_3037)   --->   "%xor_ln191_79 = xor i1 %tmp_8324, i1 %tmp_8325" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3861 'xor' 'xor_ln191_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node sum_3037)   --->   "%select_ln191_78 = select i1 %and_ln191_39, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3862 'select' 'select_ln191_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3863 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3037 = select i1 %xor_ln191_79, i16 %select_ln191_78, i16 %sum_3036" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3863 'select' 'sum_3037' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3864 [1/1] (0.00ns)   --->   "%tmp_3337 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3037, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3864 'partselect' 'tmp_3337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3865 [1/1] (0.00ns)   --->   "%sext_ln193_19 = sext i13 %tmp_3337" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3865 'sext' 'sext_ln193_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node index_272)   --->   "%tmp_8326 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3037, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3866 'bitselect' 'tmp_8326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3867 [1/1] (0.00ns)   --->   "%trunc_ln193_57 = trunc i16 %sum_3037" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3867 'trunc' 'trunc_ln193_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3868 [1/1] (0.00ns)   --->   "%tmp_3338 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_57, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3868 'bitconcatenate' 'tmp_3338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3869 [1/1] (0.72ns)   --->   "%icmp_ln193_19 = icmp_eq  i10 %tmp_3338, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3869 'icmp' 'icmp_ln193_19' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3870 [1/1] (0.75ns)   --->   "%add_ln193_19 = add i14 %sext_ln193_19, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3870 'add' 'add_ln193_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node index_272)   --->   "%select_ln193_19 = select i1 %icmp_ln193_19, i14 %sext_ln193_19, i14 %add_ln193_19" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3871 'select' 'select_ln193_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3872 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_272 = select i1 %tmp_8326, i14 %select_ln193_19, i14 %sext_ln193_19" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3872 'select' 'index_272' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3873 [1/1] (0.00ns)   --->   "%trunc_ln193_58 = trunc i14 %index_272" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3873 'trunc' 'trunc_ln193_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3874 [1/1] (0.00ns)   --->   "%tmp_8327 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_272, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3874 'bitselect' 'tmp_8327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3875 [1/1] (0.32ns)   --->   "%index_273 = select i1 %tmp_8327, i13 0, i13 %trunc_ln193_58" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3875 'select' 'index_273' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3876 [1/1] (0.00ns)   --->   "%trunc_ln193_59 = trunc i13 %index_273" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3876 'trunc' 'trunc_ln193_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3877 [1/1] (0.00ns)   --->   "%tmp_8328 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_273, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3877 'partselect' 'tmp_8328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3878 [1/1] (0.57ns)   --->   "%icmp_ln195_19 = icmp_ne  i3 %tmp_8328, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3878 'icmp' 'icmp_ln195_19' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3879 [1/1] (0.30ns)   --->   "%index_274 = select i1 %icmp_ln195_19, i10 1023, i10 %trunc_ln193_59" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3879 'select' 'index_274' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3880 [1/1] (0.00ns)   --->   "%zext_ln196_19 = zext i10 %index_274" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3880 'zext' 'zext_ln196_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3881 [1/1] (0.00ns)   --->   "%inv_table_addr_19 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_19" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3881 'getelementptr' 'inv_table_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3882 [2/2] (1.17ns)   --->   "%denom_19 = load i10 %inv_table_addr_19" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3882 'load' 'denom_19' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node sum_3042)   --->   "%xor_ln191_82 = xor i1 %tmp_8367, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3883 'xor' 'xor_ln191_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node sum_3042)   --->   "%and_ln191_41 = and i1 %tmp_8368, i1 %xor_ln191_82" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3884 'and' 'and_ln191_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node sum_3042)   --->   "%xor_ln191_83 = xor i1 %tmp_8367, i1 %tmp_8368" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3885 'xor' 'xor_ln191_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node sum_3042)   --->   "%select_ln191_82 = select i1 %and_ln191_41, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3886 'select' 'select_ln191_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3887 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3042 = select i1 %xor_ln191_83, i16 %select_ln191_82, i16 %sum_3041" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3887 'select' 'sum_3042' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3888 [1/1] (0.00ns)   --->   "%tmp_3351 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3042, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3888 'partselect' 'tmp_3351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln193_20 = sext i13 %tmp_3351" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3889 'sext' 'sext_ln193_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node index_275)   --->   "%tmp_8369 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3042, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3890 'bitselect' 'tmp_8369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3891 [1/1] (0.00ns)   --->   "%trunc_ln193_60 = trunc i16 %sum_3042" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3891 'trunc' 'trunc_ln193_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3892 [1/1] (0.00ns)   --->   "%tmp_3352 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_60, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3892 'bitconcatenate' 'tmp_3352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3893 [1/1] (0.72ns)   --->   "%icmp_ln193_20 = icmp_eq  i10 %tmp_3352, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3893 'icmp' 'icmp_ln193_20' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3894 [1/1] (0.75ns)   --->   "%add_ln193_20 = add i14 %sext_ln193_20, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3894 'add' 'add_ln193_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node index_275)   --->   "%select_ln193_20 = select i1 %icmp_ln193_20, i14 %sext_ln193_20, i14 %add_ln193_20" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3895 'select' 'select_ln193_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3896 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_275 = select i1 %tmp_8369, i14 %select_ln193_20, i14 %sext_ln193_20" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3896 'select' 'index_275' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3897 [1/1] (0.00ns)   --->   "%trunc_ln193_61 = trunc i14 %index_275" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3897 'trunc' 'trunc_ln193_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3898 [1/1] (0.00ns)   --->   "%tmp_8370 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_275, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3898 'bitselect' 'tmp_8370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3899 [1/1] (0.32ns)   --->   "%index_276 = select i1 %tmp_8370, i13 0, i13 %trunc_ln193_61" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3899 'select' 'index_276' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3900 [1/1] (0.00ns)   --->   "%trunc_ln193_62 = trunc i13 %index_276" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3900 'trunc' 'trunc_ln193_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3901 [1/1] (0.00ns)   --->   "%tmp_8371 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_276, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3901 'partselect' 'tmp_8371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3902 [1/1] (0.57ns)   --->   "%icmp_ln195_20 = icmp_ne  i3 %tmp_8371, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3902 'icmp' 'icmp_ln195_20' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3903 [1/1] (0.30ns)   --->   "%index_277 = select i1 %icmp_ln195_20, i10 1023, i10 %trunc_ln193_62" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3903 'select' 'index_277' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3904 [1/1] (0.00ns)   --->   "%zext_ln196_20 = zext i10 %index_277" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3904 'zext' 'zext_ln196_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3905 [1/1] (0.00ns)   --->   "%inv_table_addr_20 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_20" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3905 'getelementptr' 'inv_table_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3906 [2/2] (1.17ns)   --->   "%denom_20 = load i10 %inv_table_addr_20" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3906 'load' 'denom_20' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node sum_3047)   --->   "%xor_ln191_86 = xor i1 %tmp_8410, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3907 'xor' 'xor_ln191_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node sum_3047)   --->   "%and_ln191_43 = and i1 %tmp_8411, i1 %xor_ln191_86" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3908 'and' 'and_ln191_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node sum_3047)   --->   "%xor_ln191_87 = xor i1 %tmp_8410, i1 %tmp_8411" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3909 'xor' 'xor_ln191_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node sum_3047)   --->   "%select_ln191_86 = select i1 %and_ln191_43, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3910 'select' 'select_ln191_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3911 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3047 = select i1 %xor_ln191_87, i16 %select_ln191_86, i16 %sum_3046" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3911 'select' 'sum_3047' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3912 [1/1] (0.00ns)   --->   "%tmp_3365 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3047, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3912 'partselect' 'tmp_3365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln193_21 = sext i13 %tmp_3365" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3913 'sext' 'sext_ln193_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node index_278)   --->   "%tmp_8412 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3047, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3914 'bitselect' 'tmp_8412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3915 [1/1] (0.00ns)   --->   "%trunc_ln193_63 = trunc i16 %sum_3047" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3915 'trunc' 'trunc_ln193_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3916 [1/1] (0.00ns)   --->   "%tmp_3366 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_63, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3916 'bitconcatenate' 'tmp_3366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3917 [1/1] (0.72ns)   --->   "%icmp_ln193_21 = icmp_eq  i10 %tmp_3366, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3917 'icmp' 'icmp_ln193_21' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3918 [1/1] (0.75ns)   --->   "%add_ln193_21 = add i14 %sext_ln193_21, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3918 'add' 'add_ln193_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node index_278)   --->   "%select_ln193_21 = select i1 %icmp_ln193_21, i14 %sext_ln193_21, i14 %add_ln193_21" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3919 'select' 'select_ln193_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3920 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_278 = select i1 %tmp_8412, i14 %select_ln193_21, i14 %sext_ln193_21" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3920 'select' 'index_278' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3921 [1/1] (0.00ns)   --->   "%trunc_ln193_64 = trunc i14 %index_278" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3921 'trunc' 'trunc_ln193_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3922 [1/1] (0.00ns)   --->   "%tmp_8413 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_278, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3922 'bitselect' 'tmp_8413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3923 [1/1] (0.32ns)   --->   "%index_279 = select i1 %tmp_8413, i13 0, i13 %trunc_ln193_64" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3923 'select' 'index_279' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3924 [1/1] (0.00ns)   --->   "%trunc_ln193_65 = trunc i13 %index_279" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3924 'trunc' 'trunc_ln193_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3925 [1/1] (0.00ns)   --->   "%tmp_8414 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_279, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3925 'partselect' 'tmp_8414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3926 [1/1] (0.57ns)   --->   "%icmp_ln195_21 = icmp_ne  i3 %tmp_8414, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3926 'icmp' 'icmp_ln195_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3927 [1/1] (0.30ns)   --->   "%index_280 = select i1 %icmp_ln195_21, i10 1023, i10 %trunc_ln193_65" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3927 'select' 'index_280' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3928 [1/1] (0.00ns)   --->   "%zext_ln196_21 = zext i10 %index_280" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3928 'zext' 'zext_ln196_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3929 [1/1] (0.00ns)   --->   "%inv_table_addr_21 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_21" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3929 'getelementptr' 'inv_table_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3930 [2/2] (1.17ns)   --->   "%denom_21 = load i10 %inv_table_addr_21" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3930 'load' 'denom_21' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node sum_3052)   --->   "%xor_ln191_90 = xor i1 %tmp_8453, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3931 'xor' 'xor_ln191_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node sum_3052)   --->   "%and_ln191_45 = and i1 %tmp_8454, i1 %xor_ln191_90" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3932 'and' 'and_ln191_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node sum_3052)   --->   "%xor_ln191_91 = xor i1 %tmp_8453, i1 %tmp_8454" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3933 'xor' 'xor_ln191_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node sum_3052)   --->   "%select_ln191_90 = select i1 %and_ln191_45, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3934 'select' 'select_ln191_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3935 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3052 = select i1 %xor_ln191_91, i16 %select_ln191_90, i16 %sum_3051" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3935 'select' 'sum_3052' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3936 [1/1] (0.00ns)   --->   "%tmp_3379 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3052, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3936 'partselect' 'tmp_3379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln193_22 = sext i13 %tmp_3379" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3937 'sext' 'sext_ln193_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node index_281)   --->   "%tmp_8455 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3052, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3938 'bitselect' 'tmp_8455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3939 [1/1] (0.00ns)   --->   "%trunc_ln193_66 = trunc i16 %sum_3052" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3939 'trunc' 'trunc_ln193_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3940 [1/1] (0.00ns)   --->   "%tmp_3380 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_66, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3940 'bitconcatenate' 'tmp_3380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3941 [1/1] (0.72ns)   --->   "%icmp_ln193_22 = icmp_eq  i10 %tmp_3380, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3941 'icmp' 'icmp_ln193_22' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3942 [1/1] (0.75ns)   --->   "%add_ln193_22 = add i14 %sext_ln193_22, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3942 'add' 'add_ln193_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node index_281)   --->   "%select_ln193_22 = select i1 %icmp_ln193_22, i14 %sext_ln193_22, i14 %add_ln193_22" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3943 'select' 'select_ln193_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3944 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_281 = select i1 %tmp_8455, i14 %select_ln193_22, i14 %sext_ln193_22" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3944 'select' 'index_281' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3945 [1/1] (0.00ns)   --->   "%trunc_ln193_67 = trunc i14 %index_281" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3945 'trunc' 'trunc_ln193_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3946 [1/1] (0.00ns)   --->   "%tmp_8456 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_281, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3946 'bitselect' 'tmp_8456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3947 [1/1] (0.32ns)   --->   "%index_282 = select i1 %tmp_8456, i13 0, i13 %trunc_ln193_67" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3947 'select' 'index_282' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3948 [1/1] (0.00ns)   --->   "%trunc_ln193_68 = trunc i13 %index_282" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3948 'trunc' 'trunc_ln193_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3949 [1/1] (0.00ns)   --->   "%tmp_8457 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_282, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3949 'partselect' 'tmp_8457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3950 [1/1] (0.57ns)   --->   "%icmp_ln195_22 = icmp_ne  i3 %tmp_8457, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3950 'icmp' 'icmp_ln195_22' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3951 [1/1] (0.30ns)   --->   "%index_283 = select i1 %icmp_ln195_22, i10 1023, i10 %trunc_ln193_68" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3951 'select' 'index_283' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3952 [1/1] (0.00ns)   --->   "%zext_ln196_22 = zext i10 %index_283" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3952 'zext' 'zext_ln196_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3953 [1/1] (0.00ns)   --->   "%inv_table_addr_22 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_22" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3953 'getelementptr' 'inv_table_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3954 [2/2] (1.17ns)   --->   "%denom_22 = load i10 %inv_table_addr_22" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3954 'load' 'denom_22' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node sum_3057)   --->   "%xor_ln191_94 = xor i1 %tmp_8496, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3955 'xor' 'xor_ln191_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node sum_3057)   --->   "%and_ln191_47 = and i1 %tmp_8497, i1 %xor_ln191_94" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3956 'and' 'and_ln191_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node sum_3057)   --->   "%xor_ln191_95 = xor i1 %tmp_8496, i1 %tmp_8497" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3957 'xor' 'xor_ln191_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node sum_3057)   --->   "%select_ln191_94 = select i1 %and_ln191_47, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3958 'select' 'select_ln191_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3959 [1/1] (0.24ns) (out node of the LUT)   --->   "%sum_3057 = select i1 %xor_ln191_95, i16 %select_ln191_94, i16 %sum_3056" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 3959 'select' 'sum_3057' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3960 [1/1] (0.00ns)   --->   "%tmp_3393 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sum_3057, i32 3, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3960 'partselect' 'tmp_3393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln193_23 = sext i13 %tmp_3393" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3961 'sext' 'sext_ln193_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node index_284)   --->   "%tmp_8498 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3057, i32 15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3962 'bitselect' 'tmp_8498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3963 [1/1] (0.00ns)   --->   "%trunc_ln193_69 = trunc i16 %sum_3057" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3963 'trunc' 'trunc_ln193_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3964 [1/1] (0.00ns)   --->   "%tmp_3394 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln193_69, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3964 'bitconcatenate' 'tmp_3394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3965 [1/1] (0.72ns)   --->   "%icmp_ln193_23 = icmp_eq  i10 %tmp_3394, i10 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3965 'icmp' 'icmp_ln193_23' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3966 [1/1] (0.75ns)   --->   "%add_ln193_23 = add i14 %sext_ln193_23, i14 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3966 'add' 'add_ln193_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node index_284)   --->   "%select_ln193_23 = select i1 %icmp_ln193_23, i14 %sext_ln193_23, i14 %add_ln193_23" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3967 'select' 'select_ln193_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3968 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_284 = select i1 %tmp_8498, i14 %select_ln193_23, i14 %sext_ln193_23" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3968 'select' 'index_284' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3969 [1/1] (0.00ns)   --->   "%trunc_ln193_70 = trunc i14 %index_284" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3969 'trunc' 'trunc_ln193_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3970 [1/1] (0.00ns)   --->   "%tmp_8499 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_284, i32 13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3970 'bitselect' 'tmp_8499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3971 [1/1] (0.32ns)   --->   "%index_285 = select i1 %tmp_8499, i13 0, i13 %trunc_ln193_70" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3971 'select' 'index_285' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3972 [1/1] (0.00ns)   --->   "%trunc_ln193_71 = trunc i13 %index_285" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3972 'trunc' 'trunc_ln193_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3973 [1/1] (0.00ns)   --->   "%tmp_8500 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_285, i32 10, i32 12" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3973 'partselect' 'tmp_8500' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3974 [1/1] (0.57ns)   --->   "%icmp_ln195_23 = icmp_ne  i3 %tmp_8500, i3 0" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3974 'icmp' 'icmp_ln195_23' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3975 [1/1] (0.30ns)   --->   "%index_286 = select i1 %icmp_ln195_23, i10 1023, i10 %trunc_ln193_71" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3975 'select' 'index_286' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3976 [1/1] (0.00ns)   --->   "%zext_ln196_23 = zext i10 %index_286" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3976 'zext' 'zext_ln196_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3977 [1/1] (0.00ns)   --->   "%inv_table_addr_23 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_23" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3977 'getelementptr' 'inv_table_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3978 [2/2] (1.17ns)   --->   "%denom_23 = load i10 %inv_table_addr_23" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3978 'load' 'denom_23' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.17>
ST_5 : Operation 3979 [1/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3979 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3980 [1/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3980 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3981 [1/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3981 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3982 [1/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3982 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3983 [1/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3983 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3984 [1/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3984 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3985 [1/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3985 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3986 [1/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3986 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3987 [1/2] (1.17ns)   --->   "%denom_8 = load i10 %inv_table_addr_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3987 'load' 'denom_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3988 [1/2] (1.17ns)   --->   "%denom_9 = load i10 %inv_table_addr_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3988 'load' 'denom_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3989 [1/2] (1.17ns)   --->   "%denom_10 = load i10 %inv_table_addr_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3989 'load' 'denom_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3990 [1/2] (1.17ns)   --->   "%denom_11 = load i10 %inv_table_addr_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3990 'load' 'denom_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3991 [1/2] (1.17ns)   --->   "%denom_12 = load i10 %inv_table_addr_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3991 'load' 'denom_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3992 [1/2] (1.17ns)   --->   "%denom_13 = load i10 %inv_table_addr_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3992 'load' 'denom_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3993 [1/2] (1.17ns)   --->   "%denom_14 = load i10 %inv_table_addr_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3993 'load' 'denom_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3994 [1/2] (1.17ns)   --->   "%denom_15 = load i10 %inv_table_addr_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3994 'load' 'denom_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3995 [1/2] (1.17ns)   --->   "%denom_16 = load i10 %inv_table_addr_16" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3995 'load' 'denom_16' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3996 [1/2] (1.17ns)   --->   "%denom_17 = load i10 %inv_table_addr_17" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3996 'load' 'denom_17' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3997 [1/2] (1.17ns)   --->   "%denom_18 = load i10 %inv_table_addr_18" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3997 'load' 'denom_18' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3998 [1/2] (1.17ns)   --->   "%denom_19 = load i10 %inv_table_addr_19" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3998 'load' 'denom_19' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 3999 [1/2] (1.17ns)   --->   "%denom_20 = load i10 %inv_table_addr_20" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3999 'load' 'denom_20' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 4000 [1/2] (1.17ns)   --->   "%denom_21 = load i10 %inv_table_addr_21" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4000 'load' 'denom_21' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 4001 [1/2] (1.17ns)   --->   "%denom_22 = load i10 %inv_table_addr_22" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4001 'load' 'denom_22' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 4002 [1/2] (1.17ns)   --->   "%denom_23 = load i10 %inv_table_addr_23" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4002 'load' 'denom_23' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 4.19>
ST_6 : Operation 4003 [1/1] (0.00ns)   --->   "%zext_ln199_72 = zext i11 %denom" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4003 'zext' 'zext_ln199_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4004 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i16 %masked_kernel_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4004 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4005 [1/1] (1.94ns)   --->   "%mul_ln199 = mul i27 %zext_ln199_72, i27 %sext_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4005 'mul' 'mul_ln199' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4006 [1/1] (0.00ns)   --->   "%tmp_7512 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4006 'bitselect' 'tmp_7512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4007 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_7513 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4008 'bitselect' 'tmp_7513' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_7514 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4009 'bitselect' 'tmp_7514' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4010 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i27 %mul_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4010 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4011 [1/1] (0.70ns)   --->   "%icmp_ln199 = icmp_ne  i5 %trunc_ln199, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4011 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%tmp_7515 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4012 'bitselect' 'tmp_7515' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%or_ln199 = or i1 %tmp_7513, i1 %icmp_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4013 'or' 'or_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%and_ln199 = and i1 %or_ln199, i1 %tmp_7514" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4014 'and' 'and_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%zext_ln199 = zext i1 %and_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4015 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4016 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199 = add i16 %trunc_ln6, i16 %zext_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4016 'add' 'add_ln199' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4017 [1/1] (0.00ns)   --->   "%tmp_7516 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4017 'bitselect' 'tmp_7516' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%xor_ln199 = xor i1 %tmp_7516, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4018 'xor' 'xor_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4019 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_1 = and i1 %tmp_7515, i1 %xor_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4019 'and' 'and_ln199_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4020 [1/1] (0.00ns)   --->   "%tmp_3020 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4020 'partselect' 'tmp_3020' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4021 [1/1] (0.70ns)   --->   "%icmp_ln199_1 = icmp_eq  i4 %tmp_3020, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4021 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4022 [1/1] (0.00ns)   --->   "%tmp_3032 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4022 'partselect' 'tmp_3032' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4023 [1/1] (0.70ns)   --->   "%icmp_ln199_2 = icmp_eq  i5 %tmp_3032, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4023 'icmp' 'icmp_ln199_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4024 [1/1] (0.70ns)   --->   "%icmp_ln199_3 = icmp_eq  i5 %tmp_3032, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4024 'icmp' 'icmp_ln199_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%select_ln199 = select i1 %and_ln199_1, i1 %icmp_ln199_2, i1 %icmp_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4025 'select' 'select_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%tmp_7517 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4026 'bitselect' 'tmp_7517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%xor_ln199_288 = xor i1 %tmp_7517, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4027 'xor' 'xor_ln199_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%and_ln199_2 = and i1 %icmp_ln199_1, i1 %xor_ln199_288" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4028 'and' 'and_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%select_ln199_1 = select i1 %and_ln199_1, i1 %and_ln199_2, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4029 'select' 'select_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_3 = and i1 %and_ln199_1, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4030 'and' 'and_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_1 = xor i1 %select_ln199, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4031 'xor' 'xor_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%or_ln199_1 = or i1 %tmp_7516, i1 %xor_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4032 'or' 'or_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_2 = xor i1 %tmp_7512, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4033 'xor' 'xor_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4034 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_4 = and i1 %or_ln199_1, i1 %xor_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4034 'and' 'and_ln199_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4035 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_5 = and i1 %tmp_7516, i1 %select_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4035 'and' 'and_ln199_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%or_ln199_216 = or i1 %and_ln199_3, i1 %and_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4036 'or' 'or_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%xor_ln199_3 = xor i1 %or_ln199_216, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4037 'xor' 'xor_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_6 = and i1 %tmp_7512, i1 %xor_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4038 'and' 'and_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_3)   --->   "%select_ln199_2 = select i1 %and_ln199_4, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4039 'select' 'select_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4040 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_2 = or i1 %and_ln199_4, i1 %and_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4040 'or' 'or_ln199_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4041 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_3 = select i1 %or_ln199_2, i16 %select_ln199_2, i16 %add_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4041 'select' 'select_ln199_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4042 [1/1] (0.00ns)   --->   "%sext_ln199_1 = sext i16 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4042 'sext' 'sext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4043 [1/1] (1.94ns)   --->   "%mul_ln199_1 = mul i27 %zext_ln199_72, i27 %sext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4043 'mul' 'mul_ln199_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4044 [1/1] (0.00ns)   --->   "%tmp_7518 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_1, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4044 'bitselect' 'tmp_7518' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%trunc_ln199_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_1, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4045 'partselect' 'trunc_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_7519 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_1, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4046 'bitselect' 'tmp_7519' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_7520 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_1, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4047 'bitselect' 'tmp_7520' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4048 [1/1] (0.00ns)   --->   "%trunc_ln199_72 = trunc i27 %mul_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4048 'trunc' 'trunc_ln199_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4049 [1/1] (0.70ns)   --->   "%icmp_ln199_4 = icmp_ne  i5 %trunc_ln199_72, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4049 'icmp' 'icmp_ln199_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%tmp_7521 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_1, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4050 'bitselect' 'tmp_7521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%or_ln199_3 = or i1 %tmp_7519, i1 %icmp_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4051 'or' 'or_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%and_ln199_7 = and i1 %or_ln199_3, i1 %tmp_7520" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4052 'and' 'and_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%zext_ln199_1 = zext i1 %and_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4053 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4054 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_1 = add i16 %trunc_ln199_1, i16 %zext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4054 'add' 'add_ln199_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4055 [1/1] (0.00ns)   --->   "%tmp_7522 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_1, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4055 'bitselect' 'tmp_7522' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%xor_ln199_4 = xor i1 %tmp_7522, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4056 'xor' 'xor_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4057 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_8 = and i1 %tmp_7521, i1 %xor_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4057 'and' 'and_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4058 [1/1] (0.00ns)   --->   "%tmp_3034 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_1, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4058 'partselect' 'tmp_3034' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4059 [1/1] (0.70ns)   --->   "%icmp_ln199_5 = icmp_eq  i4 %tmp_3034, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4059 'icmp' 'icmp_ln199_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4060 [1/1] (0.00ns)   --->   "%tmp_3035 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_1, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4060 'partselect' 'tmp_3035' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4061 [1/1] (0.70ns)   --->   "%icmp_ln199_6 = icmp_eq  i5 %tmp_3035, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4061 'icmp' 'icmp_ln199_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4062 [1/1] (0.70ns)   --->   "%icmp_ln199_7 = icmp_eq  i5 %tmp_3035, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4062 'icmp' 'icmp_ln199_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%select_ln199_4 = select i1 %and_ln199_8, i1 %icmp_ln199_6, i1 %icmp_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4063 'select' 'select_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%tmp_7523 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_1, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4064 'bitselect' 'tmp_7523' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%xor_ln199_289 = xor i1 %tmp_7523, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4065 'xor' 'xor_ln199_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%and_ln199_9 = and i1 %icmp_ln199_5, i1 %xor_ln199_289" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4066 'and' 'and_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%select_ln199_5 = select i1 %and_ln199_8, i1 %and_ln199_9, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4067 'select' 'select_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_10 = and i1 %and_ln199_8, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4068 'and' 'and_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_5 = xor i1 %select_ln199_4, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4069 'xor' 'xor_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%or_ln199_4 = or i1 %tmp_7522, i1 %xor_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4070 'or' 'or_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_6 = xor i1 %tmp_7518, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4071 'xor' 'xor_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4072 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_11 = and i1 %or_ln199_4, i1 %xor_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4072 'and' 'and_ln199_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4073 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_12 = and i1 %tmp_7522, i1 %select_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4073 'and' 'and_ln199_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%or_ln199_217 = or i1 %and_ln199_10, i1 %and_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4074 'or' 'or_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%xor_ln199_7 = xor i1 %or_ln199_217, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4075 'xor' 'xor_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_13 = and i1 %tmp_7518, i1 %xor_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4076 'and' 'and_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_7)   --->   "%select_ln199_6 = select i1 %and_ln199_11, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4077 'select' 'select_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4078 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_5 = or i1 %and_ln199_11, i1 %and_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4078 'or' 'or_ln199_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4079 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_7 = select i1 %or_ln199_5, i16 %select_ln199_6, i16 %add_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4079 'select' 'select_ln199_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln199_2 = sext i16 %masked_kernel_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4080 'sext' 'sext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4081 [1/1] (1.94ns)   --->   "%mul_ln199_2 = mul i27 %zext_ln199_72, i27 %sext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4081 'mul' 'mul_ln199_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4082 [1/1] (0.00ns)   --->   "%tmp_7524 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_2, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4082 'bitselect' 'tmp_7524' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%trunc_ln199_2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_2, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4083 'partselect' 'trunc_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_7525 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_2, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4084 'bitselect' 'tmp_7525' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_7526 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_2, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4085 'bitselect' 'tmp_7526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4086 [1/1] (0.00ns)   --->   "%trunc_ln199_73 = trunc i27 %mul_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4086 'trunc' 'trunc_ln199_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4087 [1/1] (0.70ns)   --->   "%icmp_ln199_8 = icmp_ne  i5 %trunc_ln199_73, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4087 'icmp' 'icmp_ln199_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%tmp_7527 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_2, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4088 'bitselect' 'tmp_7527' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%or_ln199_6 = or i1 %tmp_7525, i1 %icmp_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4089 'or' 'or_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%and_ln199_14 = and i1 %or_ln199_6, i1 %tmp_7526" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4090 'and' 'and_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%zext_ln199_2 = zext i1 %and_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4091 'zext' 'zext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4092 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_2 = add i16 %trunc_ln199_2, i16 %zext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4092 'add' 'add_ln199_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4093 [1/1] (0.00ns)   --->   "%tmp_7528 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_2, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4093 'bitselect' 'tmp_7528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%xor_ln199_8 = xor i1 %tmp_7528, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4094 'xor' 'xor_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4095 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_15 = and i1 %tmp_7527, i1 %xor_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4095 'and' 'and_ln199_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4096 [1/1] (0.00ns)   --->   "%tmp_3037 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_2, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4096 'partselect' 'tmp_3037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4097 [1/1] (0.70ns)   --->   "%icmp_ln199_9 = icmp_eq  i4 %tmp_3037, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4097 'icmp' 'icmp_ln199_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4098 [1/1] (0.00ns)   --->   "%tmp_3038 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_2, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4098 'partselect' 'tmp_3038' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4099 [1/1] (0.70ns)   --->   "%icmp_ln199_10 = icmp_eq  i5 %tmp_3038, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4099 'icmp' 'icmp_ln199_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4100 [1/1] (0.70ns)   --->   "%icmp_ln199_11 = icmp_eq  i5 %tmp_3038, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4100 'icmp' 'icmp_ln199_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%select_ln199_8 = select i1 %and_ln199_15, i1 %icmp_ln199_10, i1 %icmp_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4101 'select' 'select_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%tmp_7529 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_2, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4102 'bitselect' 'tmp_7529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%xor_ln199_290 = xor i1 %tmp_7529, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4103 'xor' 'xor_ln199_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%and_ln199_16 = and i1 %icmp_ln199_9, i1 %xor_ln199_290" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4104 'and' 'and_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%select_ln199_9 = select i1 %and_ln199_15, i1 %and_ln199_16, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4105 'select' 'select_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_17 = and i1 %and_ln199_15, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4106 'and' 'and_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_9 = xor i1 %select_ln199_8, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4107 'xor' 'xor_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%or_ln199_7 = or i1 %tmp_7528, i1 %xor_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4108 'or' 'or_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_10 = xor i1 %tmp_7524, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4109 'xor' 'xor_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4110 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_18 = and i1 %or_ln199_7, i1 %xor_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4110 'and' 'and_ln199_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4111 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_19 = and i1 %tmp_7528, i1 %select_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4111 'and' 'and_ln199_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%or_ln199_218 = or i1 %and_ln199_17, i1 %and_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4112 'or' 'or_ln199_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%xor_ln199_11 = xor i1 %or_ln199_218, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4113 'xor' 'xor_ln199_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_20 = and i1 %tmp_7524, i1 %xor_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4114 'and' 'and_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_11)   --->   "%select_ln199_10 = select i1 %and_ln199_18, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4115 'select' 'select_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4116 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_8 = or i1 %and_ln199_18, i1 %and_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4116 'or' 'or_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4117 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_11 = select i1 %or_ln199_8, i16 %select_ln199_10, i16 %add_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4117 'select' 'select_ln199_11' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4118 [1/1] (0.00ns)   --->   "%zext_ln199_73 = zext i11 %denom_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4118 'zext' 'zext_ln199_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln199_3 = sext i16 %masked_kernel_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4119 'sext' 'sext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4120 [1/1] (1.94ns)   --->   "%mul_ln199_3 = mul i27 %zext_ln199_73, i27 %sext_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4120 'mul' 'mul_ln199_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4121 [1/1] (0.00ns)   --->   "%tmp_7555 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_3, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4121 'bitselect' 'tmp_7555' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%trunc_ln199_3 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_3, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4122 'partselect' 'trunc_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_7556 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_3, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4123 'bitselect' 'tmp_7556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_7557 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_3, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4124 'bitselect' 'tmp_7557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4125 [1/1] (0.00ns)   --->   "%trunc_ln199_74 = trunc i27 %mul_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4125 'trunc' 'trunc_ln199_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4126 [1/1] (0.70ns)   --->   "%icmp_ln199_12 = icmp_ne  i5 %trunc_ln199_74, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4126 'icmp' 'icmp_ln199_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%tmp_7558 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_3, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4127 'bitselect' 'tmp_7558' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%or_ln199_9 = or i1 %tmp_7556, i1 %icmp_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4128 'or' 'or_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%and_ln199_21 = and i1 %or_ln199_9, i1 %tmp_7557" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4129 'and' 'and_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%zext_ln199_3 = zext i1 %and_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4130 'zext' 'zext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4131 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_3 = add i16 %trunc_ln199_3, i16 %zext_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4131 'add' 'add_ln199_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4132 [1/1] (0.00ns)   --->   "%tmp_7559 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_3, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4132 'bitselect' 'tmp_7559' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%xor_ln199_12 = xor i1 %tmp_7559, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4133 'xor' 'xor_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4134 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_22 = and i1 %tmp_7558, i1 %xor_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4134 'and' 'and_ln199_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4135 [1/1] (0.00ns)   --->   "%tmp_3052 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_3, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4135 'partselect' 'tmp_3052' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4136 [1/1] (0.70ns)   --->   "%icmp_ln199_13 = icmp_eq  i4 %tmp_3052, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4136 'icmp' 'icmp_ln199_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4137 [1/1] (0.00ns)   --->   "%tmp_3053 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_3, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4137 'partselect' 'tmp_3053' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4138 [1/1] (0.70ns)   --->   "%icmp_ln199_14 = icmp_eq  i5 %tmp_3053, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4138 'icmp' 'icmp_ln199_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4139 [1/1] (0.70ns)   --->   "%icmp_ln199_15 = icmp_eq  i5 %tmp_3053, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4139 'icmp' 'icmp_ln199_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%select_ln199_12 = select i1 %and_ln199_22, i1 %icmp_ln199_14, i1 %icmp_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4140 'select' 'select_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%tmp_7560 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_3, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4141 'bitselect' 'tmp_7560' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%xor_ln199_291 = xor i1 %tmp_7560, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4142 'xor' 'xor_ln199_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%and_ln199_23 = and i1 %icmp_ln199_13, i1 %xor_ln199_291" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4143 'and' 'and_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%select_ln199_13 = select i1 %and_ln199_22, i1 %and_ln199_23, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4144 'select' 'select_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_24 = and i1 %and_ln199_22, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4145 'and' 'and_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_13 = xor i1 %select_ln199_12, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4146 'xor' 'xor_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%or_ln199_10 = or i1 %tmp_7559, i1 %xor_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4147 'or' 'or_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_14 = xor i1 %tmp_7555, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4148 'xor' 'xor_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4149 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_25 = and i1 %or_ln199_10, i1 %xor_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4149 'and' 'and_ln199_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4150 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_26 = and i1 %tmp_7559, i1 %select_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4150 'and' 'and_ln199_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%or_ln199_219 = or i1 %and_ln199_24, i1 %and_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4151 'or' 'or_ln199_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%xor_ln199_15 = xor i1 %or_ln199_219, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4152 'xor' 'xor_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_27 = and i1 %tmp_7555, i1 %xor_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4153 'and' 'and_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_15)   --->   "%select_ln199_14 = select i1 %and_ln199_25, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4154 'select' 'select_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4155 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_11 = or i1 %and_ln199_25, i1 %and_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4155 'or' 'or_ln199_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4156 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_15 = select i1 %or_ln199_11, i16 %select_ln199_14, i16 %add_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4156 'select' 'select_ln199_15' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4157 [1/1] (0.00ns)   --->   "%sext_ln199_4 = sext i16 %masked_kernel_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4157 'sext' 'sext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4158 [1/1] (1.94ns)   --->   "%mul_ln199_4 = mul i27 %zext_ln199_73, i27 %sext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4158 'mul' 'mul_ln199_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4159 [1/1] (0.00ns)   --->   "%tmp_7561 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_4, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4159 'bitselect' 'tmp_7561' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%trunc_ln199_4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_4, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4160 'partselect' 'trunc_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_7562 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_4, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4161 'bitselect' 'tmp_7562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_7563 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_4, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4162 'bitselect' 'tmp_7563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4163 [1/1] (0.00ns)   --->   "%trunc_ln199_75 = trunc i27 %mul_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4163 'trunc' 'trunc_ln199_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4164 [1/1] (0.70ns)   --->   "%icmp_ln199_16 = icmp_ne  i5 %trunc_ln199_75, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4164 'icmp' 'icmp_ln199_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%tmp_7564 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_4, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4165 'bitselect' 'tmp_7564' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%or_ln199_12 = or i1 %tmp_7562, i1 %icmp_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4166 'or' 'or_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%and_ln199_28 = and i1 %or_ln199_12, i1 %tmp_7563" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4167 'and' 'and_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4168 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%zext_ln199_4 = zext i1 %and_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4168 'zext' 'zext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4169 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_4 = add i16 %trunc_ln199_4, i16 %zext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4169 'add' 'add_ln199_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4170 [1/1] (0.00ns)   --->   "%tmp_7565 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_4, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4170 'bitselect' 'tmp_7565' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%xor_ln199_16 = xor i1 %tmp_7565, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4171 'xor' 'xor_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4172 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_29 = and i1 %tmp_7564, i1 %xor_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4172 'and' 'and_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4173 [1/1] (0.00ns)   --->   "%tmp_3055 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_4, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4173 'partselect' 'tmp_3055' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4174 [1/1] (0.70ns)   --->   "%icmp_ln199_17 = icmp_eq  i4 %tmp_3055, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4174 'icmp' 'icmp_ln199_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4175 [1/1] (0.00ns)   --->   "%tmp_3056 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_4, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4175 'partselect' 'tmp_3056' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4176 [1/1] (0.70ns)   --->   "%icmp_ln199_18 = icmp_eq  i5 %tmp_3056, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4176 'icmp' 'icmp_ln199_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4177 [1/1] (0.70ns)   --->   "%icmp_ln199_19 = icmp_eq  i5 %tmp_3056, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4177 'icmp' 'icmp_ln199_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%select_ln199_16 = select i1 %and_ln199_29, i1 %icmp_ln199_18, i1 %icmp_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4178 'select' 'select_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%tmp_7566 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_4, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4179 'bitselect' 'tmp_7566' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%xor_ln199_292 = xor i1 %tmp_7566, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4180 'xor' 'xor_ln199_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%and_ln199_30 = and i1 %icmp_ln199_17, i1 %xor_ln199_292" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4181 'and' 'and_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%select_ln199_17 = select i1 %and_ln199_29, i1 %and_ln199_30, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4182 'select' 'select_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_31 = and i1 %and_ln199_29, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4183 'and' 'and_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_17 = xor i1 %select_ln199_16, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4184 'xor' 'xor_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%or_ln199_13 = or i1 %tmp_7565, i1 %xor_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4185 'or' 'or_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_18 = xor i1 %tmp_7561, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4186 'xor' 'xor_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4187 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_32 = and i1 %or_ln199_13, i1 %xor_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4187 'and' 'and_ln199_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4188 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_33 = and i1 %tmp_7565, i1 %select_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4188 'and' 'and_ln199_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%or_ln199_220 = or i1 %and_ln199_31, i1 %and_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4189 'or' 'or_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%xor_ln199_19 = xor i1 %or_ln199_220, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4190 'xor' 'xor_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_34 = and i1 %tmp_7561, i1 %xor_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4191 'and' 'and_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_19)   --->   "%select_ln199_18 = select i1 %and_ln199_32, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4192 'select' 'select_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_14 = or i1 %and_ln199_32, i1 %and_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4193 'or' 'or_ln199_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4194 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_19 = select i1 %or_ln199_14, i16 %select_ln199_18, i16 %add_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4194 'select' 'select_ln199_19' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4195 [1/1] (0.00ns)   --->   "%sext_ln199_5 = sext i16 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4195 'sext' 'sext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4196 [1/1] (1.94ns)   --->   "%mul_ln199_5 = mul i27 %zext_ln199_73, i27 %sext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4196 'mul' 'mul_ln199_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4197 [1/1] (0.00ns)   --->   "%tmp_7567 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_5, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4197 'bitselect' 'tmp_7567' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%trunc_ln199_5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_5, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4198 'partselect' 'trunc_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_7568 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_5, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4199 'bitselect' 'tmp_7568' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_7569 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_5, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4200 'bitselect' 'tmp_7569' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4201 [1/1] (0.00ns)   --->   "%trunc_ln199_76 = trunc i27 %mul_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4201 'trunc' 'trunc_ln199_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4202 [1/1] (0.70ns)   --->   "%icmp_ln199_20 = icmp_ne  i5 %trunc_ln199_76, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4202 'icmp' 'icmp_ln199_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%tmp_7570 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_5, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4203 'bitselect' 'tmp_7570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%or_ln199_15 = or i1 %tmp_7568, i1 %icmp_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4204 'or' 'or_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%and_ln199_35 = and i1 %or_ln199_15, i1 %tmp_7569" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4205 'and' 'and_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%zext_ln199_5 = zext i1 %and_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4206 'zext' 'zext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4207 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_5 = add i16 %trunc_ln199_5, i16 %zext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4207 'add' 'add_ln199_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4208 [1/1] (0.00ns)   --->   "%tmp_7571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_5, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4208 'bitselect' 'tmp_7571' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%xor_ln199_20 = xor i1 %tmp_7571, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4209 'xor' 'xor_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4210 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_36 = and i1 %tmp_7570, i1 %xor_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4210 'and' 'and_ln199_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4211 [1/1] (0.00ns)   --->   "%tmp_3058 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_5, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4211 'partselect' 'tmp_3058' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4212 [1/1] (0.70ns)   --->   "%icmp_ln199_21 = icmp_eq  i4 %tmp_3058, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4212 'icmp' 'icmp_ln199_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4213 [1/1] (0.00ns)   --->   "%tmp_3059 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_5, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4213 'partselect' 'tmp_3059' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4214 [1/1] (0.70ns)   --->   "%icmp_ln199_22 = icmp_eq  i5 %tmp_3059, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4214 'icmp' 'icmp_ln199_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4215 [1/1] (0.70ns)   --->   "%icmp_ln199_23 = icmp_eq  i5 %tmp_3059, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4215 'icmp' 'icmp_ln199_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%select_ln199_20 = select i1 %and_ln199_36, i1 %icmp_ln199_22, i1 %icmp_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4216 'select' 'select_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%tmp_7572 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_5, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4217 'bitselect' 'tmp_7572' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%xor_ln199_293 = xor i1 %tmp_7572, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4218 'xor' 'xor_ln199_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%and_ln199_37 = and i1 %icmp_ln199_21, i1 %xor_ln199_293" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4219 'and' 'and_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%select_ln199_21 = select i1 %and_ln199_36, i1 %and_ln199_37, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4220 'select' 'select_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_38 = and i1 %and_ln199_36, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4221 'and' 'and_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_21 = xor i1 %select_ln199_20, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4222 'xor' 'xor_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%or_ln199_16 = or i1 %tmp_7571, i1 %xor_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4223 'or' 'or_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_22 = xor i1 %tmp_7567, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4224 'xor' 'xor_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_39 = and i1 %or_ln199_16, i1 %xor_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4225 'and' 'and_ln199_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_40 = and i1 %tmp_7571, i1 %select_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4226 'and' 'and_ln199_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%or_ln199_221 = or i1 %and_ln199_38, i1 %and_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4227 'or' 'or_ln199_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%xor_ln199_23 = xor i1 %or_ln199_221, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4228 'xor' 'xor_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_41 = and i1 %tmp_7567, i1 %xor_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4229 'and' 'and_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_23)   --->   "%select_ln199_22 = select i1 %and_ln199_39, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4230 'select' 'select_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4231 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_17 = or i1 %and_ln199_39, i1 %and_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4231 'or' 'or_ln199_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4232 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_23 = select i1 %or_ln199_17, i16 %select_ln199_22, i16 %add_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4232 'select' 'select_ln199_23' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4233 [1/1] (0.00ns)   --->   "%zext_ln199_74 = zext i11 %denom_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4233 'zext' 'zext_ln199_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4234 [1/1] (0.00ns)   --->   "%sext_ln199_6 = sext i16 %masked_kernel_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4234 'sext' 'sext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4235 [1/1] (1.94ns)   --->   "%mul_ln199_6 = mul i27 %zext_ln199_74, i27 %sext_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4235 'mul' 'mul_ln199_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4236 [1/1] (0.00ns)   --->   "%tmp_7598 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_6, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4236 'bitselect' 'tmp_7598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%trunc_ln199_6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_6, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4237 'partselect' 'trunc_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_7599 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_6, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4238 'bitselect' 'tmp_7599' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4239 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_7600 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_6, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4239 'bitselect' 'tmp_7600' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4240 [1/1] (0.00ns)   --->   "%trunc_ln199_77 = trunc i27 %mul_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4240 'trunc' 'trunc_ln199_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4241 [1/1] (0.70ns)   --->   "%icmp_ln199_24 = icmp_ne  i5 %trunc_ln199_77, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4241 'icmp' 'icmp_ln199_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%tmp_7601 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4242 'bitselect' 'tmp_7601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%or_ln199_18 = or i1 %tmp_7599, i1 %icmp_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4243 'or' 'or_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%and_ln199_42 = and i1 %or_ln199_18, i1 %tmp_7600" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4244 'and' 'and_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%zext_ln199_6 = zext i1 %and_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4245 'zext' 'zext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4246 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_6 = add i16 %trunc_ln199_6, i16 %zext_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4246 'add' 'add_ln199_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4247 [1/1] (0.00ns)   --->   "%tmp_7602 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_6, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4247 'bitselect' 'tmp_7602' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%xor_ln199_24 = xor i1 %tmp_7602, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4248 'xor' 'xor_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4249 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_43 = and i1 %tmp_7601, i1 %xor_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4249 'and' 'and_ln199_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4250 [1/1] (0.00ns)   --->   "%tmp_3073 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_6, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4250 'partselect' 'tmp_3073' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4251 [1/1] (0.70ns)   --->   "%icmp_ln199_25 = icmp_eq  i4 %tmp_3073, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4251 'icmp' 'icmp_ln199_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4252 [1/1] (0.00ns)   --->   "%tmp_3074 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_6, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4252 'partselect' 'tmp_3074' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4253 [1/1] (0.70ns)   --->   "%icmp_ln199_26 = icmp_eq  i5 %tmp_3074, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4253 'icmp' 'icmp_ln199_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4254 [1/1] (0.70ns)   --->   "%icmp_ln199_27 = icmp_eq  i5 %tmp_3074, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4254 'icmp' 'icmp_ln199_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%select_ln199_24 = select i1 %and_ln199_43, i1 %icmp_ln199_26, i1 %icmp_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4255 'select' 'select_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%tmp_7603 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_6, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4256 'bitselect' 'tmp_7603' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%xor_ln199_294 = xor i1 %tmp_7603, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4257 'xor' 'xor_ln199_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%and_ln199_44 = and i1 %icmp_ln199_25, i1 %xor_ln199_294" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4258 'and' 'and_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%select_ln199_25 = select i1 %and_ln199_43, i1 %and_ln199_44, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4259 'select' 'select_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_45 = and i1 %and_ln199_43, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4260 'and' 'and_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_25 = xor i1 %select_ln199_24, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4261 'xor' 'xor_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%or_ln199_19 = or i1 %tmp_7602, i1 %xor_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4262 'or' 'or_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_26 = xor i1 %tmp_7598, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4263 'xor' 'xor_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_46 = and i1 %or_ln199_19, i1 %xor_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4264 'and' 'and_ln199_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4265 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_47 = and i1 %tmp_7602, i1 %select_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4265 'and' 'and_ln199_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%or_ln199_222 = or i1 %and_ln199_45, i1 %and_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4266 'or' 'or_ln199_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%xor_ln199_27 = xor i1 %or_ln199_222, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4267 'xor' 'xor_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_48 = and i1 %tmp_7598, i1 %xor_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4268 'and' 'and_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_27)   --->   "%select_ln199_26 = select i1 %and_ln199_46, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4269 'select' 'select_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4270 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_20 = or i1 %and_ln199_46, i1 %and_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4270 'or' 'or_ln199_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4271 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_27 = select i1 %or_ln199_20, i16 %select_ln199_26, i16 %add_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4271 'select' 'select_ln199_27' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln199_7 = sext i16 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4272 'sext' 'sext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4273 [1/1] (1.94ns)   --->   "%mul_ln199_7 = mul i27 %zext_ln199_74, i27 %sext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4273 'mul' 'mul_ln199_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4274 [1/1] (0.00ns)   --->   "%tmp_7604 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_7, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4274 'bitselect' 'tmp_7604' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%trunc_ln199_7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_7, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4275 'partselect' 'trunc_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_7605 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_7, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4276 'bitselect' 'tmp_7605' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_7606 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_7, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4277 'bitselect' 'tmp_7606' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4278 [1/1] (0.00ns)   --->   "%trunc_ln199_78 = trunc i27 %mul_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4278 'trunc' 'trunc_ln199_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4279 [1/1] (0.70ns)   --->   "%icmp_ln199_28 = icmp_ne  i5 %trunc_ln199_78, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4279 'icmp' 'icmp_ln199_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%tmp_7607 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_7, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4280 'bitselect' 'tmp_7607' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%or_ln199_21 = or i1 %tmp_7605, i1 %icmp_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4281 'or' 'or_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%and_ln199_49 = and i1 %or_ln199_21, i1 %tmp_7606" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4282 'and' 'and_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%zext_ln199_7 = zext i1 %and_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4283 'zext' 'zext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4284 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_7 = add i16 %trunc_ln199_7, i16 %zext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4284 'add' 'add_ln199_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4285 [1/1] (0.00ns)   --->   "%tmp_7608 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_7, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4285 'bitselect' 'tmp_7608' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%xor_ln199_28 = xor i1 %tmp_7608, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4286 'xor' 'xor_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4287 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_50 = and i1 %tmp_7607, i1 %xor_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4287 'and' 'and_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4288 [1/1] (0.00ns)   --->   "%tmp_3076 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_7, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4288 'partselect' 'tmp_3076' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4289 [1/1] (0.70ns)   --->   "%icmp_ln199_29 = icmp_eq  i4 %tmp_3076, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4289 'icmp' 'icmp_ln199_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4290 [1/1] (0.00ns)   --->   "%tmp_3077 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_7, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4290 'partselect' 'tmp_3077' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4291 [1/1] (0.70ns)   --->   "%icmp_ln199_30 = icmp_eq  i5 %tmp_3077, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4291 'icmp' 'icmp_ln199_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4292 [1/1] (0.70ns)   --->   "%icmp_ln199_31 = icmp_eq  i5 %tmp_3077, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4292 'icmp' 'icmp_ln199_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%select_ln199_28 = select i1 %and_ln199_50, i1 %icmp_ln199_30, i1 %icmp_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4293 'select' 'select_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%tmp_7609 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_7, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4294 'bitselect' 'tmp_7609' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%xor_ln199_295 = xor i1 %tmp_7609, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4295 'xor' 'xor_ln199_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%and_ln199_51 = and i1 %icmp_ln199_29, i1 %xor_ln199_295" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4296 'and' 'and_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%select_ln199_29 = select i1 %and_ln199_50, i1 %and_ln199_51, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4297 'select' 'select_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_52 = and i1 %and_ln199_50, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4298 'and' 'and_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_29 = xor i1 %select_ln199_28, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4299 'xor' 'xor_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%or_ln199_22 = or i1 %tmp_7608, i1 %xor_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4300 'or' 'or_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_30 = xor i1 %tmp_7604, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4301 'xor' 'xor_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4302 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_53 = and i1 %or_ln199_22, i1 %xor_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4302 'and' 'and_ln199_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_54 = and i1 %tmp_7608, i1 %select_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4303 'and' 'and_ln199_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%or_ln199_223 = or i1 %and_ln199_52, i1 %and_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4304 'or' 'or_ln199_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%xor_ln199_31 = xor i1 %or_ln199_223, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4305 'xor' 'xor_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_55 = and i1 %tmp_7604, i1 %xor_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4306 'and' 'and_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_31)   --->   "%select_ln199_30 = select i1 %and_ln199_53, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4307 'select' 'select_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4308 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_23 = or i1 %and_ln199_53, i1 %and_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4308 'or' 'or_ln199_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4309 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_31 = select i1 %or_ln199_23, i16 %select_ln199_30, i16 %add_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4309 'select' 'select_ln199_31' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4310 [1/1] (0.00ns)   --->   "%sext_ln199_8 = sext i16 %masked_kernel_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4310 'sext' 'sext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4311 [1/1] (1.94ns)   --->   "%mul_ln199_8 = mul i27 %zext_ln199_74, i27 %sext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4311 'mul' 'mul_ln199_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4312 [1/1] (0.00ns)   --->   "%tmp_7610 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_8, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4312 'bitselect' 'tmp_7610' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%trunc_ln199_8 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_8, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4313 'partselect' 'trunc_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_7611 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_8, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4314 'bitselect' 'tmp_7611' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_7612 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_8, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4315 'bitselect' 'tmp_7612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4316 [1/1] (0.00ns)   --->   "%trunc_ln199_79 = trunc i27 %mul_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4316 'trunc' 'trunc_ln199_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4317 [1/1] (0.70ns)   --->   "%icmp_ln199_32 = icmp_ne  i5 %trunc_ln199_79, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4317 'icmp' 'icmp_ln199_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%tmp_7613 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_8, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4318 'bitselect' 'tmp_7613' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4319 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%or_ln199_24 = or i1 %tmp_7611, i1 %icmp_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4319 'or' 'or_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%and_ln199_56 = and i1 %or_ln199_24, i1 %tmp_7612" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4320 'and' 'and_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%zext_ln199_8 = zext i1 %and_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4321 'zext' 'zext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4322 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_8 = add i16 %trunc_ln199_8, i16 %zext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4322 'add' 'add_ln199_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4323 [1/1] (0.00ns)   --->   "%tmp_7614 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_8, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4323 'bitselect' 'tmp_7614' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%xor_ln199_32 = xor i1 %tmp_7614, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4324 'xor' 'xor_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_57 = and i1 %tmp_7613, i1 %xor_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4325 'and' 'and_ln199_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4326 [1/1] (0.00ns)   --->   "%tmp_3079 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_8, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4326 'partselect' 'tmp_3079' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4327 [1/1] (0.70ns)   --->   "%icmp_ln199_33 = icmp_eq  i4 %tmp_3079, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4327 'icmp' 'icmp_ln199_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4328 [1/1] (0.00ns)   --->   "%tmp_3080 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_8, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4328 'partselect' 'tmp_3080' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4329 [1/1] (0.70ns)   --->   "%icmp_ln199_34 = icmp_eq  i5 %tmp_3080, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4329 'icmp' 'icmp_ln199_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4330 [1/1] (0.70ns)   --->   "%icmp_ln199_35 = icmp_eq  i5 %tmp_3080, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4330 'icmp' 'icmp_ln199_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%select_ln199_32 = select i1 %and_ln199_57, i1 %icmp_ln199_34, i1 %icmp_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4331 'select' 'select_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%tmp_7615 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_8, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4332 'bitselect' 'tmp_7615' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%xor_ln199_296 = xor i1 %tmp_7615, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4333 'xor' 'xor_ln199_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%and_ln199_58 = and i1 %icmp_ln199_33, i1 %xor_ln199_296" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4334 'and' 'and_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%select_ln199_33 = select i1 %and_ln199_57, i1 %and_ln199_58, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4335 'select' 'select_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_59 = and i1 %and_ln199_57, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4336 'and' 'and_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_33 = xor i1 %select_ln199_32, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4337 'xor' 'xor_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%or_ln199_25 = or i1 %tmp_7614, i1 %xor_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4338 'or' 'or_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_34 = xor i1 %tmp_7610, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4339 'xor' 'xor_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_60 = and i1 %or_ln199_25, i1 %xor_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4340 'and' 'and_ln199_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4341 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_61 = and i1 %tmp_7614, i1 %select_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4341 'and' 'and_ln199_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%or_ln199_224 = or i1 %and_ln199_59, i1 %and_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4342 'or' 'or_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%xor_ln199_35 = xor i1 %or_ln199_224, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4343 'xor' 'xor_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_62 = and i1 %tmp_7610, i1 %xor_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4344 'and' 'and_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_35)   --->   "%select_ln199_34 = select i1 %and_ln199_60, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4345 'select' 'select_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4346 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_26 = or i1 %and_ln199_60, i1 %and_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4346 'or' 'or_ln199_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4347 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_35 = select i1 %or_ln199_26, i16 %select_ln199_34, i16 %add_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4347 'select' 'select_ln199_35' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4348 [1/1] (0.00ns)   --->   "%zext_ln199_75 = zext i11 %denom_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4348 'zext' 'zext_ln199_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4349 [1/1] (0.00ns)   --->   "%sext_ln199_9 = sext i16 %masked_kernel_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4349 'sext' 'sext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4350 [1/1] (1.94ns)   --->   "%mul_ln199_9 = mul i27 %zext_ln199_75, i27 %sext_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4350 'mul' 'mul_ln199_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4351 [1/1] (0.00ns)   --->   "%tmp_7641 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_9, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4351 'bitselect' 'tmp_7641' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%trunc_ln199_9 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_9, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4352 'partselect' 'trunc_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4353 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_7642 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_9, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4353 'bitselect' 'tmp_7642' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_7643 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_9, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4354 'bitselect' 'tmp_7643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4355 [1/1] (0.00ns)   --->   "%trunc_ln199_80 = trunc i27 %mul_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4355 'trunc' 'trunc_ln199_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4356 [1/1] (0.70ns)   --->   "%icmp_ln199_36 = icmp_ne  i5 %trunc_ln199_80, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4356 'icmp' 'icmp_ln199_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4357 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%tmp_7644 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_9, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4357 'bitselect' 'tmp_7644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%or_ln199_27 = or i1 %tmp_7642, i1 %icmp_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4358 'or' 'or_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4359 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%and_ln199_63 = and i1 %or_ln199_27, i1 %tmp_7643" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4359 'and' 'and_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%zext_ln199_9 = zext i1 %and_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4360 'zext' 'zext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4361 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_9 = add i16 %trunc_ln199_9, i16 %zext_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4361 'add' 'add_ln199_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4362 [1/1] (0.00ns)   --->   "%tmp_7645 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_9, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4362 'bitselect' 'tmp_7645' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%xor_ln199_36 = xor i1 %tmp_7645, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4363 'xor' 'xor_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_64 = and i1 %tmp_7644, i1 %xor_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4364 'and' 'and_ln199_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4365 [1/1] (0.00ns)   --->   "%tmp_3094 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_9, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4365 'partselect' 'tmp_3094' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4366 [1/1] (0.70ns)   --->   "%icmp_ln199_37 = icmp_eq  i4 %tmp_3094, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4366 'icmp' 'icmp_ln199_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4367 [1/1] (0.00ns)   --->   "%tmp_3095 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_9, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4367 'partselect' 'tmp_3095' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4368 [1/1] (0.70ns)   --->   "%icmp_ln199_38 = icmp_eq  i5 %tmp_3095, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4368 'icmp' 'icmp_ln199_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4369 [1/1] (0.70ns)   --->   "%icmp_ln199_39 = icmp_eq  i5 %tmp_3095, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4369 'icmp' 'icmp_ln199_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4370 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%select_ln199_36 = select i1 %and_ln199_64, i1 %icmp_ln199_38, i1 %icmp_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4370 'select' 'select_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%tmp_7646 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_9, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4371 'bitselect' 'tmp_7646' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4372 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%xor_ln199_297 = xor i1 %tmp_7646, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4372 'xor' 'xor_ln199_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%and_ln199_65 = and i1 %icmp_ln199_37, i1 %xor_ln199_297" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4373 'and' 'and_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%select_ln199_37 = select i1 %and_ln199_64, i1 %and_ln199_65, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4374 'select' 'select_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_66 = and i1 %and_ln199_64, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4375 'and' 'and_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_37 = xor i1 %select_ln199_36, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4376 'xor' 'xor_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%or_ln199_28 = or i1 %tmp_7645, i1 %xor_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4377 'or' 'or_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_38 = xor i1 %tmp_7641, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4378 'xor' 'xor_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_67 = and i1 %or_ln199_28, i1 %xor_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4379 'and' 'and_ln199_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_68 = and i1 %tmp_7645, i1 %select_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4380 'and' 'and_ln199_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%or_ln199_225 = or i1 %and_ln199_66, i1 %and_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4381 'or' 'or_ln199_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%xor_ln199_39 = xor i1 %or_ln199_225, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4382 'xor' 'xor_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_69 = and i1 %tmp_7641, i1 %xor_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4383 'and' 'and_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_39)   --->   "%select_ln199_38 = select i1 %and_ln199_67, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4384 'select' 'select_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4385 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_29 = or i1 %and_ln199_67, i1 %and_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4385 'or' 'or_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4386 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_39 = select i1 %or_ln199_29, i16 %select_ln199_38, i16 %add_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4386 'select' 'select_ln199_39' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln199_10 = sext i16 %masked_kernel_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4387 'sext' 'sext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4388 [1/1] (1.94ns)   --->   "%mul_ln199_10 = mul i27 %zext_ln199_75, i27 %sext_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4388 'mul' 'mul_ln199_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4389 [1/1] (0.00ns)   --->   "%tmp_7647 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_10, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4389 'bitselect' 'tmp_7647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%trunc_ln199_s = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_10, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4390 'partselect' 'trunc_ln199_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4391 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_7648 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_10, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4391 'bitselect' 'tmp_7648' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_7649 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_10, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4392 'bitselect' 'tmp_7649' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4393 [1/1] (0.00ns)   --->   "%trunc_ln199_81 = trunc i27 %mul_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4393 'trunc' 'trunc_ln199_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4394 [1/1] (0.70ns)   --->   "%icmp_ln199_40 = icmp_ne  i5 %trunc_ln199_81, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4394 'icmp' 'icmp_ln199_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%tmp_7650 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_10, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4395 'bitselect' 'tmp_7650' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%or_ln199_30 = or i1 %tmp_7648, i1 %icmp_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4396 'or' 'or_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%and_ln199_70 = and i1 %or_ln199_30, i1 %tmp_7649" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4397 'and' 'and_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%zext_ln199_10 = zext i1 %and_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4398 'zext' 'zext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4399 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_10 = add i16 %trunc_ln199_s, i16 %zext_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4399 'add' 'add_ln199_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4400 [1/1] (0.00ns)   --->   "%tmp_7651 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_10, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4400 'bitselect' 'tmp_7651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%xor_ln199_40 = xor i1 %tmp_7651, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4401 'xor' 'xor_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_71 = and i1 %tmp_7650, i1 %xor_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4402 'and' 'and_ln199_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4403 [1/1] (0.00ns)   --->   "%tmp_3097 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_10, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4403 'partselect' 'tmp_3097' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4404 [1/1] (0.70ns)   --->   "%icmp_ln199_41 = icmp_eq  i4 %tmp_3097, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4404 'icmp' 'icmp_ln199_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4405 [1/1] (0.00ns)   --->   "%tmp_3098 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_10, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4405 'partselect' 'tmp_3098' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4406 [1/1] (0.70ns)   --->   "%icmp_ln199_42 = icmp_eq  i5 %tmp_3098, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4406 'icmp' 'icmp_ln199_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4407 [1/1] (0.70ns)   --->   "%icmp_ln199_43 = icmp_eq  i5 %tmp_3098, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4407 'icmp' 'icmp_ln199_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%select_ln199_40 = select i1 %and_ln199_71, i1 %icmp_ln199_42, i1 %icmp_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4408 'select' 'select_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%tmp_7652 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_10, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4409 'bitselect' 'tmp_7652' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%xor_ln199_298 = xor i1 %tmp_7652, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4410 'xor' 'xor_ln199_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%and_ln199_72 = and i1 %icmp_ln199_41, i1 %xor_ln199_298" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4411 'and' 'and_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%select_ln199_41 = select i1 %and_ln199_71, i1 %and_ln199_72, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4412 'select' 'select_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_73 = and i1 %and_ln199_71, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4413 'and' 'and_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4414 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_41 = xor i1 %select_ln199_40, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4414 'xor' 'xor_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4415 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%or_ln199_31 = or i1 %tmp_7651, i1 %xor_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4415 'or' 'or_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_42 = xor i1 %tmp_7647, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4416 'xor' 'xor_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_74 = and i1 %or_ln199_31, i1 %xor_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4417 'and' 'and_ln199_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4418 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_75 = and i1 %tmp_7651, i1 %select_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4418 'and' 'and_ln199_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%or_ln199_226 = or i1 %and_ln199_73, i1 %and_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4419 'or' 'or_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%xor_ln199_43 = xor i1 %or_ln199_226, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4420 'xor' 'xor_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_76 = and i1 %tmp_7647, i1 %xor_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4421 'and' 'and_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_43)   --->   "%select_ln199_42 = select i1 %and_ln199_74, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4422 'select' 'select_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4423 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_32 = or i1 %and_ln199_74, i1 %and_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4423 'or' 'or_ln199_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4424 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_43 = select i1 %or_ln199_32, i16 %select_ln199_42, i16 %add_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4424 'select' 'select_ln199_43' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln199_11 = sext i16 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4425 'sext' 'sext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4426 [1/1] (1.94ns)   --->   "%mul_ln199_11 = mul i27 %zext_ln199_75, i27 %sext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4426 'mul' 'mul_ln199_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4427 [1/1] (0.00ns)   --->   "%tmp_7653 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_11, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4427 'bitselect' 'tmp_7653' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4428 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%trunc_ln199_10 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_11, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4428 'partselect' 'trunc_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4429 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_7654 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_11, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4429 'bitselect' 'tmp_7654' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4430 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_7655 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_11, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4430 'bitselect' 'tmp_7655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4431 [1/1] (0.00ns)   --->   "%trunc_ln199_82 = trunc i27 %mul_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4431 'trunc' 'trunc_ln199_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4432 [1/1] (0.70ns)   --->   "%icmp_ln199_44 = icmp_ne  i5 %trunc_ln199_82, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4432 'icmp' 'icmp_ln199_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%tmp_7656 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_11, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4433 'bitselect' 'tmp_7656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%or_ln199_33 = or i1 %tmp_7654, i1 %icmp_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4434 'or' 'or_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%and_ln199_77 = and i1 %or_ln199_33, i1 %tmp_7655" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4435 'and' 'and_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%zext_ln199_11 = zext i1 %and_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4436 'zext' 'zext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4437 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_11 = add i16 %trunc_ln199_10, i16 %zext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4437 'add' 'add_ln199_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4438 [1/1] (0.00ns)   --->   "%tmp_7657 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_11, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4438 'bitselect' 'tmp_7657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%xor_ln199_44 = xor i1 %tmp_7657, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4439 'xor' 'xor_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4440 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_78 = and i1 %tmp_7656, i1 %xor_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4440 'and' 'and_ln199_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4441 [1/1] (0.00ns)   --->   "%tmp_3100 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_11, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4441 'partselect' 'tmp_3100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4442 [1/1] (0.70ns)   --->   "%icmp_ln199_45 = icmp_eq  i4 %tmp_3100, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4442 'icmp' 'icmp_ln199_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4443 [1/1] (0.00ns)   --->   "%tmp_3101 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_11, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4443 'partselect' 'tmp_3101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4444 [1/1] (0.70ns)   --->   "%icmp_ln199_46 = icmp_eq  i5 %tmp_3101, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4444 'icmp' 'icmp_ln199_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4445 [1/1] (0.70ns)   --->   "%icmp_ln199_47 = icmp_eq  i5 %tmp_3101, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4445 'icmp' 'icmp_ln199_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%select_ln199_44 = select i1 %and_ln199_78, i1 %icmp_ln199_46, i1 %icmp_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4446 'select' 'select_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%tmp_7658 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_11, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4447 'bitselect' 'tmp_7658' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%xor_ln199_299 = xor i1 %tmp_7658, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4448 'xor' 'xor_ln199_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4449 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%and_ln199_79 = and i1 %icmp_ln199_45, i1 %xor_ln199_299" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4449 'and' 'and_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%select_ln199_45 = select i1 %and_ln199_78, i1 %and_ln199_79, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4450 'select' 'select_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_80 = and i1 %and_ln199_78, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4451 'and' 'and_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_45 = xor i1 %select_ln199_44, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4452 'xor' 'xor_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%or_ln199_34 = or i1 %tmp_7657, i1 %xor_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4453 'or' 'or_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_46 = xor i1 %tmp_7653, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4454 'xor' 'xor_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4455 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_81 = and i1 %or_ln199_34, i1 %xor_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4455 'and' 'and_ln199_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4456 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_82 = and i1 %tmp_7657, i1 %select_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4456 'and' 'and_ln199_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%or_ln199_227 = or i1 %and_ln199_80, i1 %and_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4457 'or' 'or_ln199_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%xor_ln199_47 = xor i1 %or_ln199_227, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4458 'xor' 'xor_ln199_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_83 = and i1 %tmp_7653, i1 %xor_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4459 'and' 'and_ln199_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_47)   --->   "%select_ln199_46 = select i1 %and_ln199_81, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4460 'select' 'select_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4461 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_35 = or i1 %and_ln199_81, i1 %and_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4461 'or' 'or_ln199_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4462 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_47 = select i1 %or_ln199_35, i16 %select_ln199_46, i16 %add_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4462 'select' 'select_ln199_47' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4463 [1/1] (0.00ns)   --->   "%zext_ln199_76 = zext i11 %denom_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4463 'zext' 'zext_ln199_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4464 [1/1] (0.00ns)   --->   "%sext_ln199_12 = sext i16 %masked_kernel_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4464 'sext' 'sext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4465 [1/1] (1.94ns)   --->   "%mul_ln199_12 = mul i27 %zext_ln199_76, i27 %sext_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4465 'mul' 'mul_ln199_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4466 [1/1] (0.00ns)   --->   "%tmp_7684 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_12, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4466 'bitselect' 'tmp_7684' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%trunc_ln199_11 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_12, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4467 'partselect' 'trunc_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_7685 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_12, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4468 'bitselect' 'tmp_7685' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4469 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_7686 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_12, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4469 'bitselect' 'tmp_7686' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4470 [1/1] (0.00ns)   --->   "%trunc_ln199_83 = trunc i27 %mul_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4470 'trunc' 'trunc_ln199_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4471 [1/1] (0.70ns)   --->   "%icmp_ln199_48 = icmp_ne  i5 %trunc_ln199_83, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4471 'icmp' 'icmp_ln199_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%tmp_7687 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_12, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4472 'bitselect' 'tmp_7687' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%or_ln199_36 = or i1 %tmp_7685, i1 %icmp_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4473 'or' 'or_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%and_ln199_84 = and i1 %or_ln199_36, i1 %tmp_7686" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4474 'and' 'and_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%zext_ln199_12 = zext i1 %and_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4475 'zext' 'zext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4476 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_12 = add i16 %trunc_ln199_11, i16 %zext_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4476 'add' 'add_ln199_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4477 [1/1] (0.00ns)   --->   "%tmp_7688 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_12, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4477 'bitselect' 'tmp_7688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%xor_ln199_48 = xor i1 %tmp_7688, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4478 'xor' 'xor_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_85 = and i1 %tmp_7687, i1 %xor_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4479 'and' 'and_ln199_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4480 [1/1] (0.00ns)   --->   "%tmp_3115 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_12, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4480 'partselect' 'tmp_3115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4481 [1/1] (0.70ns)   --->   "%icmp_ln199_49 = icmp_eq  i4 %tmp_3115, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4481 'icmp' 'icmp_ln199_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4482 [1/1] (0.00ns)   --->   "%tmp_3116 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_12, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4482 'partselect' 'tmp_3116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4483 [1/1] (0.70ns)   --->   "%icmp_ln199_50 = icmp_eq  i5 %tmp_3116, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4483 'icmp' 'icmp_ln199_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4484 [1/1] (0.70ns)   --->   "%icmp_ln199_51 = icmp_eq  i5 %tmp_3116, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4484 'icmp' 'icmp_ln199_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%select_ln199_48 = select i1 %and_ln199_85, i1 %icmp_ln199_50, i1 %icmp_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4485 'select' 'select_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%tmp_7689 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_12, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4486 'bitselect' 'tmp_7689' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%xor_ln199_300 = xor i1 %tmp_7689, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4487 'xor' 'xor_ln199_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%and_ln199_86 = and i1 %icmp_ln199_49, i1 %xor_ln199_300" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4488 'and' 'and_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%select_ln199_49 = select i1 %and_ln199_85, i1 %and_ln199_86, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4489 'select' 'select_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_87 = and i1 %and_ln199_85, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4490 'and' 'and_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_49 = xor i1 %select_ln199_48, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4491 'xor' 'xor_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%or_ln199_37 = or i1 %tmp_7688, i1 %xor_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4492 'or' 'or_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_50 = xor i1 %tmp_7684, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4493 'xor' 'xor_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_88 = and i1 %or_ln199_37, i1 %xor_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4494 'and' 'and_ln199_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_89 = and i1 %tmp_7688, i1 %select_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4495 'and' 'and_ln199_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4496 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%or_ln199_228 = or i1 %and_ln199_87, i1 %and_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4496 'or' 'or_ln199_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%xor_ln199_51 = xor i1 %or_ln199_228, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4497 'xor' 'xor_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_90 = and i1 %tmp_7684, i1 %xor_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4498 'and' 'and_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_51)   --->   "%select_ln199_50 = select i1 %and_ln199_88, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4499 'select' 'select_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_38 = or i1 %and_ln199_88, i1 %and_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4500 'or' 'or_ln199_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_51 = select i1 %or_ln199_38, i16 %select_ln199_50, i16 %add_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4501 'select' 'select_ln199_51' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln199_13 = sext i16 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4502 'sext' 'sext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4503 [1/1] (1.94ns)   --->   "%mul_ln199_13 = mul i27 %zext_ln199_76, i27 %sext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4503 'mul' 'mul_ln199_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4504 [1/1] (0.00ns)   --->   "%tmp_7690 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_13, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4504 'bitselect' 'tmp_7690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%trunc_ln199_12 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_13, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4505 'partselect' 'trunc_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_7691 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_13, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4506 'bitselect' 'tmp_7691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_7692 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_13, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4507 'bitselect' 'tmp_7692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4508 [1/1] (0.00ns)   --->   "%trunc_ln199_84 = trunc i27 %mul_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4508 'trunc' 'trunc_ln199_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4509 [1/1] (0.70ns)   --->   "%icmp_ln199_52 = icmp_ne  i5 %trunc_ln199_84, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4509 'icmp' 'icmp_ln199_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%tmp_7693 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_13, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4510 'bitselect' 'tmp_7693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%or_ln199_39 = or i1 %tmp_7691, i1 %icmp_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4511 'or' 'or_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4512 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%and_ln199_91 = and i1 %or_ln199_39, i1 %tmp_7692" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4512 'and' 'and_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4513 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%zext_ln199_13 = zext i1 %and_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4513 'zext' 'zext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4514 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_13 = add i16 %trunc_ln199_12, i16 %zext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4514 'add' 'add_ln199_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4515 [1/1] (0.00ns)   --->   "%tmp_7694 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_13, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4515 'bitselect' 'tmp_7694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%xor_ln199_52 = xor i1 %tmp_7694, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4516 'xor' 'xor_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4517 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_92 = and i1 %tmp_7693, i1 %xor_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4517 'and' 'and_ln199_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4518 [1/1] (0.00ns)   --->   "%tmp_3118 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_13, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4518 'partselect' 'tmp_3118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4519 [1/1] (0.70ns)   --->   "%icmp_ln199_53 = icmp_eq  i4 %tmp_3118, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4519 'icmp' 'icmp_ln199_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4520 [1/1] (0.00ns)   --->   "%tmp_3119 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_13, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4520 'partselect' 'tmp_3119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4521 [1/1] (0.70ns)   --->   "%icmp_ln199_54 = icmp_eq  i5 %tmp_3119, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4521 'icmp' 'icmp_ln199_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4522 [1/1] (0.70ns)   --->   "%icmp_ln199_55 = icmp_eq  i5 %tmp_3119, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4522 'icmp' 'icmp_ln199_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%select_ln199_52 = select i1 %and_ln199_92, i1 %icmp_ln199_54, i1 %icmp_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4523 'select' 'select_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%tmp_7695 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_13, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4524 'bitselect' 'tmp_7695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%xor_ln199_301 = xor i1 %tmp_7695, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4525 'xor' 'xor_ln199_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%and_ln199_93 = and i1 %icmp_ln199_53, i1 %xor_ln199_301" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4526 'and' 'and_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%select_ln199_53 = select i1 %and_ln199_92, i1 %and_ln199_93, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4527 'select' 'select_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_94 = and i1 %and_ln199_92, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4528 'and' 'and_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_53 = xor i1 %select_ln199_52, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4529 'xor' 'xor_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%or_ln199_40 = or i1 %tmp_7694, i1 %xor_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4530 'or' 'or_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_54 = xor i1 %tmp_7690, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4531 'xor' 'xor_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4532 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_95 = and i1 %or_ln199_40, i1 %xor_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4532 'and' 'and_ln199_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_96 = and i1 %tmp_7694, i1 %select_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4533 'and' 'and_ln199_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%or_ln199_229 = or i1 %and_ln199_94, i1 %and_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4534 'or' 'or_ln199_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4535 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%xor_ln199_55 = xor i1 %or_ln199_229, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4535 'xor' 'xor_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_97 = and i1 %tmp_7690, i1 %xor_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4536 'and' 'and_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_55)   --->   "%select_ln199_54 = select i1 %and_ln199_95, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4537 'select' 'select_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4538 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_41 = or i1 %and_ln199_95, i1 %and_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4538 'or' 'or_ln199_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4539 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_55 = select i1 %or_ln199_41, i16 %select_ln199_54, i16 %add_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4539 'select' 'select_ln199_55' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4540 [1/1] (0.00ns)   --->   "%sext_ln199_14 = sext i16 %masked_kernel_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4540 'sext' 'sext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4541 [1/1] (1.94ns)   --->   "%mul_ln199_14 = mul i27 %zext_ln199_76, i27 %sext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4541 'mul' 'mul_ln199_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4542 [1/1] (0.00ns)   --->   "%tmp_7696 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_14, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4542 'bitselect' 'tmp_7696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4543 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%trunc_ln199_13 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_14, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4543 'partselect' 'trunc_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_7697 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_14, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4544 'bitselect' 'tmp_7697' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4545 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_7698 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_14, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4545 'bitselect' 'tmp_7698' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4546 [1/1] (0.00ns)   --->   "%trunc_ln199_85 = trunc i27 %mul_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4546 'trunc' 'trunc_ln199_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4547 [1/1] (0.70ns)   --->   "%icmp_ln199_56 = icmp_ne  i5 %trunc_ln199_85, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4547 'icmp' 'icmp_ln199_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%tmp_7699 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_14, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4548 'bitselect' 'tmp_7699' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%or_ln199_42 = or i1 %tmp_7697, i1 %icmp_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4549 'or' 'or_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%and_ln199_98 = and i1 %or_ln199_42, i1 %tmp_7698" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4550 'and' 'and_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%zext_ln199_14 = zext i1 %and_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4551 'zext' 'zext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4552 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_14 = add i16 %trunc_ln199_13, i16 %zext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4552 'add' 'add_ln199_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4553 [1/1] (0.00ns)   --->   "%tmp_7700 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_14, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4553 'bitselect' 'tmp_7700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%xor_ln199_56 = xor i1 %tmp_7700, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4554 'xor' 'xor_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4555 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_99 = and i1 %tmp_7699, i1 %xor_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4555 'and' 'and_ln199_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4556 [1/1] (0.00ns)   --->   "%tmp_3121 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_14, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4556 'partselect' 'tmp_3121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4557 [1/1] (0.70ns)   --->   "%icmp_ln199_57 = icmp_eq  i4 %tmp_3121, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4557 'icmp' 'icmp_ln199_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4558 [1/1] (0.00ns)   --->   "%tmp_3122 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_14, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4558 'partselect' 'tmp_3122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4559 [1/1] (0.70ns)   --->   "%icmp_ln199_58 = icmp_eq  i5 %tmp_3122, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4559 'icmp' 'icmp_ln199_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4560 [1/1] (0.70ns)   --->   "%icmp_ln199_59 = icmp_eq  i5 %tmp_3122, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4560 'icmp' 'icmp_ln199_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%select_ln199_56 = select i1 %and_ln199_99, i1 %icmp_ln199_58, i1 %icmp_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4561 'select' 'select_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%tmp_7701 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_14, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4562 'bitselect' 'tmp_7701' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%xor_ln199_302 = xor i1 %tmp_7701, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4563 'xor' 'xor_ln199_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%and_ln199_100 = and i1 %icmp_ln199_57, i1 %xor_ln199_302" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4564 'and' 'and_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%select_ln199_57 = select i1 %and_ln199_99, i1 %and_ln199_100, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4565 'select' 'select_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_101 = and i1 %and_ln199_99, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4566 'and' 'and_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4567 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_57 = xor i1 %select_ln199_56, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4567 'xor' 'xor_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%or_ln199_43 = or i1 %tmp_7700, i1 %xor_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4568 'or' 'or_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_58 = xor i1 %tmp_7696, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4569 'xor' 'xor_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4570 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_102 = and i1 %or_ln199_43, i1 %xor_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4570 'and' 'and_ln199_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_103 = and i1 %tmp_7700, i1 %select_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4571 'and' 'and_ln199_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%or_ln199_230 = or i1 %and_ln199_101, i1 %and_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4572 'or' 'or_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%xor_ln199_59 = xor i1 %or_ln199_230, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4573 'xor' 'xor_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_104 = and i1 %tmp_7696, i1 %xor_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4574 'and' 'and_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_59)   --->   "%select_ln199_58 = select i1 %and_ln199_102, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4575 'select' 'select_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4576 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_44 = or i1 %and_ln199_102, i1 %and_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4576 'or' 'or_ln199_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4577 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_59 = select i1 %or_ln199_44, i16 %select_ln199_58, i16 %add_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4577 'select' 'select_ln199_59' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4578 [1/1] (0.00ns)   --->   "%zext_ln199_77 = zext i11 %denom_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4578 'zext' 'zext_ln199_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4579 [1/1] (0.00ns)   --->   "%sext_ln199_15 = sext i16 %masked_kernel_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4579 'sext' 'sext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4580 [1/1] (1.94ns)   --->   "%mul_ln199_15 = mul i27 %zext_ln199_77, i27 %sext_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4580 'mul' 'mul_ln199_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4581 [1/1] (0.00ns)   --->   "%tmp_7727 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_15, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4581 'bitselect' 'tmp_7727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%trunc_ln199_14 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_15, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4582 'partselect' 'trunc_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_7728 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_15, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4583 'bitselect' 'tmp_7728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_7729 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_15, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4584 'bitselect' 'tmp_7729' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4585 [1/1] (0.00ns)   --->   "%trunc_ln199_86 = trunc i27 %mul_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4585 'trunc' 'trunc_ln199_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4586 [1/1] (0.70ns)   --->   "%icmp_ln199_60 = icmp_ne  i5 %trunc_ln199_86, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4586 'icmp' 'icmp_ln199_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%tmp_7730 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_15, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4587 'bitselect' 'tmp_7730' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%or_ln199_45 = or i1 %tmp_7728, i1 %icmp_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4588 'or' 'or_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%and_ln199_105 = and i1 %or_ln199_45, i1 %tmp_7729" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4589 'and' 'and_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%zext_ln199_15 = zext i1 %and_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4590 'zext' 'zext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4591 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_15 = add i16 %trunc_ln199_14, i16 %zext_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4591 'add' 'add_ln199_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4592 [1/1] (0.00ns)   --->   "%tmp_7731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_15, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4592 'bitselect' 'tmp_7731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%xor_ln199_60 = xor i1 %tmp_7731, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4593 'xor' 'xor_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4594 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_106 = and i1 %tmp_7730, i1 %xor_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4594 'and' 'and_ln199_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4595 [1/1] (0.00ns)   --->   "%tmp_3136 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_15, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4595 'partselect' 'tmp_3136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4596 [1/1] (0.70ns)   --->   "%icmp_ln199_61 = icmp_eq  i4 %tmp_3136, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4596 'icmp' 'icmp_ln199_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4597 [1/1] (0.00ns)   --->   "%tmp_3137 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_15, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4597 'partselect' 'tmp_3137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4598 [1/1] (0.70ns)   --->   "%icmp_ln199_62 = icmp_eq  i5 %tmp_3137, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4598 'icmp' 'icmp_ln199_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4599 [1/1] (0.70ns)   --->   "%icmp_ln199_63 = icmp_eq  i5 %tmp_3137, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4599 'icmp' 'icmp_ln199_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%select_ln199_60 = select i1 %and_ln199_106, i1 %icmp_ln199_62, i1 %icmp_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4600 'select' 'select_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%tmp_7732 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_15, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4601 'bitselect' 'tmp_7732' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%xor_ln199_303 = xor i1 %tmp_7732, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4602 'xor' 'xor_ln199_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%and_ln199_107 = and i1 %icmp_ln199_61, i1 %xor_ln199_303" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4603 'and' 'and_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%select_ln199_61 = select i1 %and_ln199_106, i1 %and_ln199_107, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4604 'select' 'select_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_108 = and i1 %and_ln199_106, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4605 'and' 'and_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_61 = xor i1 %select_ln199_60, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4606 'xor' 'xor_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%or_ln199_46 = or i1 %tmp_7731, i1 %xor_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4607 'or' 'or_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_62 = xor i1 %tmp_7727, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4608 'xor' 'xor_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4609 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_109 = and i1 %or_ln199_46, i1 %xor_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4609 'and' 'and_ln199_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4610 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_110 = and i1 %tmp_7731, i1 %select_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4610 'and' 'and_ln199_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%or_ln199_231 = or i1 %and_ln199_108, i1 %and_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4611 'or' 'or_ln199_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%xor_ln199_63 = xor i1 %or_ln199_231, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4612 'xor' 'xor_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_111 = and i1 %tmp_7727, i1 %xor_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4613 'and' 'and_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_63)   --->   "%select_ln199_62 = select i1 %and_ln199_109, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4614 'select' 'select_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4615 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_47 = or i1 %and_ln199_109, i1 %and_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4615 'or' 'or_ln199_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4616 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_63 = select i1 %or_ln199_47, i16 %select_ln199_62, i16 %add_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4616 'select' 'select_ln199_63' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4617 [1/1] (0.00ns)   --->   "%sext_ln199_16 = sext i16 %masked_kernel_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4617 'sext' 'sext_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4618 [1/1] (1.94ns)   --->   "%mul_ln199_16 = mul i27 %zext_ln199_77, i27 %sext_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4618 'mul' 'mul_ln199_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4619 [1/1] (0.00ns)   --->   "%tmp_7733 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_16, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4619 'bitselect' 'tmp_7733' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%trunc_ln199_15 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_16, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4620 'partselect' 'trunc_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%tmp_7734 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_16, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4621 'bitselect' 'tmp_7734' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%tmp_7735 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_16, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4622 'bitselect' 'tmp_7735' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4623 [1/1] (0.00ns)   --->   "%trunc_ln199_87 = trunc i27 %mul_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4623 'trunc' 'trunc_ln199_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4624 [1/1] (0.70ns)   --->   "%icmp_ln199_64 = icmp_ne  i5 %trunc_ln199_87, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4624 'icmp' 'icmp_ln199_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_113)   --->   "%tmp_7736 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_16, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4625 'bitselect' 'tmp_7736' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%or_ln199_48 = or i1 %tmp_7734, i1 %icmp_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4626 'or' 'or_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%and_ln199_112 = and i1 %or_ln199_48, i1 %tmp_7735" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4627 'and' 'and_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4628 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%zext_ln199_16 = zext i1 %and_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4628 'zext' 'zext_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4629 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_16 = add i16 %trunc_ln199_15, i16 %zext_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4629 'add' 'add_ln199_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4630 [1/1] (0.00ns)   --->   "%tmp_7737 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_16, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4630 'bitselect' 'tmp_7737' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_113)   --->   "%xor_ln199_64 = xor i1 %tmp_7737, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4631 'xor' 'xor_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4632 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_113 = and i1 %tmp_7736, i1 %xor_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4632 'and' 'and_ln199_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4633 [1/1] (0.00ns)   --->   "%tmp_3139 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_16, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4633 'partselect' 'tmp_3139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4634 [1/1] (0.70ns)   --->   "%icmp_ln199_65 = icmp_eq  i4 %tmp_3139, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4634 'icmp' 'icmp_ln199_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4635 [1/1] (0.00ns)   --->   "%tmp_3140 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_16, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4635 'partselect' 'tmp_3140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4636 [1/1] (0.70ns)   --->   "%icmp_ln199_66 = icmp_eq  i5 %tmp_3140, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4636 'icmp' 'icmp_ln199_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4637 [1/1] (0.70ns)   --->   "%icmp_ln199_67 = icmp_eq  i5 %tmp_3140, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4637 'icmp' 'icmp_ln199_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%select_ln199_64 = select i1 %and_ln199_113, i1 %icmp_ln199_66, i1 %icmp_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4638 'select' 'select_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%tmp_7738 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_16, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4639 'bitselect' 'tmp_7738' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%xor_ln199_304 = xor i1 %tmp_7738, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4640 'xor' 'xor_ln199_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%and_ln199_114 = and i1 %icmp_ln199_65, i1 %xor_ln199_304" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4641 'and' 'and_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%select_ln199_65 = select i1 %and_ln199_113, i1 %and_ln199_114, i1 %icmp_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4642 'select' 'select_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%and_ln199_115 = and i1 %and_ln199_113, i1 %icmp_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4643 'and' 'and_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%xor_ln199_65 = xor i1 %select_ln199_64, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4644 'xor' 'xor_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%or_ln199_49 = or i1 %tmp_7737, i1 %xor_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4645 'or' 'or_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%xor_ln199_66 = xor i1 %tmp_7733, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4646 'xor' 'xor_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_116 = and i1 %or_ln199_49, i1 %xor_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4647 'and' 'and_ln199_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4648 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_117 = and i1 %tmp_7737, i1 %select_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4648 'and' 'and_ln199_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%or_ln199_232 = or i1 %and_ln199_115, i1 %and_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4649 'or' 'or_ln199_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%xor_ln199_67 = xor i1 %or_ln199_232, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4650 'xor' 'xor_ln199_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%and_ln199_118 = and i1 %tmp_7733, i1 %xor_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4651 'and' 'and_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4652 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_67)   --->   "%select_ln199_66 = select i1 %and_ln199_116, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4652 'select' 'select_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4653 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_50 = or i1 %and_ln199_116, i1 %and_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4653 'or' 'or_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4654 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_67 = select i1 %or_ln199_50, i16 %select_ln199_66, i16 %add_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4654 'select' 'select_ln199_67' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4655 [1/1] (0.00ns)   --->   "%sext_ln199_17 = sext i16 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4655 'sext' 'sext_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4656 [1/1] (1.94ns)   --->   "%mul_ln199_17 = mul i27 %zext_ln199_77, i27 %sext_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4656 'mul' 'mul_ln199_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4657 [1/1] (0.00ns)   --->   "%tmp_7739 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_17, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4657 'bitselect' 'tmp_7739' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%trunc_ln199_16 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_17, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4658 'partselect' 'trunc_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%tmp_7740 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_17, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4659 'bitselect' 'tmp_7740' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%tmp_7741 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_17, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4660 'bitselect' 'tmp_7741' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4661 [1/1] (0.00ns)   --->   "%trunc_ln199_88 = trunc i27 %mul_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4661 'trunc' 'trunc_ln199_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4662 [1/1] (0.70ns)   --->   "%icmp_ln199_68 = icmp_ne  i5 %trunc_ln199_88, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4662 'icmp' 'icmp_ln199_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_120)   --->   "%tmp_7742 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_17, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4663 'bitselect' 'tmp_7742' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4664 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%or_ln199_51 = or i1 %tmp_7740, i1 %icmp_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4664 'or' 'or_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4665 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%and_ln199_119 = and i1 %or_ln199_51, i1 %tmp_7741" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4665 'and' 'and_ln199_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4666 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%zext_ln199_17 = zext i1 %and_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4666 'zext' 'zext_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4667 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_17 = add i16 %trunc_ln199_16, i16 %zext_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4667 'add' 'add_ln199_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4668 [1/1] (0.00ns)   --->   "%tmp_7743 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_17, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4668 'bitselect' 'tmp_7743' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_120)   --->   "%xor_ln199_68 = xor i1 %tmp_7743, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4669 'xor' 'xor_ln199_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4670 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_120 = and i1 %tmp_7742, i1 %xor_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4670 'and' 'and_ln199_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4671 [1/1] (0.00ns)   --->   "%tmp_3142 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_17, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4671 'partselect' 'tmp_3142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4672 [1/1] (0.70ns)   --->   "%icmp_ln199_69 = icmp_eq  i4 %tmp_3142, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4672 'icmp' 'icmp_ln199_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4673 [1/1] (0.00ns)   --->   "%tmp_3143 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_17, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4673 'partselect' 'tmp_3143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4674 [1/1] (0.70ns)   --->   "%icmp_ln199_70 = icmp_eq  i5 %tmp_3143, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4674 'icmp' 'icmp_ln199_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4675 [1/1] (0.70ns)   --->   "%icmp_ln199_71 = icmp_eq  i5 %tmp_3143, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4675 'icmp' 'icmp_ln199_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%select_ln199_68 = select i1 %and_ln199_120, i1 %icmp_ln199_70, i1 %icmp_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4676 'select' 'select_ln199_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%tmp_7744 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_17, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4677 'bitselect' 'tmp_7744' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%xor_ln199_305 = xor i1 %tmp_7744, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4678 'xor' 'xor_ln199_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%and_ln199_121 = and i1 %icmp_ln199_69, i1 %xor_ln199_305" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4679 'and' 'and_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%select_ln199_69 = select i1 %and_ln199_120, i1 %and_ln199_121, i1 %icmp_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4680 'select' 'select_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%and_ln199_122 = and i1 %and_ln199_120, i1 %icmp_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4681 'and' 'and_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%xor_ln199_69 = xor i1 %select_ln199_68, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4682 'xor' 'xor_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%or_ln199_52 = or i1 %tmp_7743, i1 %xor_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4683 'or' 'or_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%xor_ln199_70 = xor i1 %tmp_7739, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4684 'xor' 'xor_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4685 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_123 = and i1 %or_ln199_52, i1 %xor_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4685 'and' 'and_ln199_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4686 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_124 = and i1 %tmp_7743, i1 %select_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4686 'and' 'and_ln199_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%or_ln199_233 = or i1 %and_ln199_122, i1 %and_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4687 'or' 'or_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4688 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%xor_ln199_71 = xor i1 %or_ln199_233, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4688 'xor' 'xor_ln199_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%and_ln199_125 = and i1 %tmp_7739, i1 %xor_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4689 'and' 'and_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_71)   --->   "%select_ln199_70 = select i1 %and_ln199_123, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4690 'select' 'select_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4691 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_53 = or i1 %and_ln199_123, i1 %and_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4691 'or' 'or_ln199_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4692 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_71 = select i1 %or_ln199_53, i16 %select_ln199_70, i16 %add_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4692 'select' 'select_ln199_71' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4693 [1/1] (0.00ns)   --->   "%zext_ln199_78 = zext i11 %denom_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4693 'zext' 'zext_ln199_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4694 [1/1] (0.00ns)   --->   "%sext_ln199_18 = sext i16 %masked_kernel_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4694 'sext' 'sext_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4695 [1/1] (1.94ns)   --->   "%mul_ln199_18 = mul i27 %zext_ln199_78, i27 %sext_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4695 'mul' 'mul_ln199_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4696 [1/1] (0.00ns)   --->   "%tmp_7770 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_18, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4696 'bitselect' 'tmp_7770' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%trunc_ln199_17 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_18, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4697 'partselect' 'trunc_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%tmp_7771 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_18, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4698 'bitselect' 'tmp_7771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%tmp_7772 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_18, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4699 'bitselect' 'tmp_7772' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4700 [1/1] (0.00ns)   --->   "%trunc_ln199_89 = trunc i27 %mul_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4700 'trunc' 'trunc_ln199_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4701 [1/1] (0.70ns)   --->   "%icmp_ln199_72 = icmp_ne  i5 %trunc_ln199_89, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4701 'icmp' 'icmp_ln199_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4702 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_127)   --->   "%tmp_7773 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_18, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4702 'bitselect' 'tmp_7773' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4703 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%or_ln199_54 = or i1 %tmp_7771, i1 %icmp_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4703 'or' 'or_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%and_ln199_126 = and i1 %or_ln199_54, i1 %tmp_7772" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4704 'and' 'and_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%zext_ln199_18 = zext i1 %and_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4705 'zext' 'zext_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4706 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_18 = add i16 %trunc_ln199_17, i16 %zext_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4706 'add' 'add_ln199_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4707 [1/1] (0.00ns)   --->   "%tmp_7774 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_18, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4707 'bitselect' 'tmp_7774' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_127)   --->   "%xor_ln199_72 = xor i1 %tmp_7774, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4708 'xor' 'xor_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4709 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_127 = and i1 %tmp_7773, i1 %xor_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4709 'and' 'and_ln199_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4710 [1/1] (0.00ns)   --->   "%tmp_3157 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_18, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4710 'partselect' 'tmp_3157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4711 [1/1] (0.70ns)   --->   "%icmp_ln199_73 = icmp_eq  i4 %tmp_3157, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4711 'icmp' 'icmp_ln199_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4712 [1/1] (0.00ns)   --->   "%tmp_3158 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_18, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4712 'partselect' 'tmp_3158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4713 [1/1] (0.70ns)   --->   "%icmp_ln199_74 = icmp_eq  i5 %tmp_3158, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4713 'icmp' 'icmp_ln199_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4714 [1/1] (0.70ns)   --->   "%icmp_ln199_75 = icmp_eq  i5 %tmp_3158, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4714 'icmp' 'icmp_ln199_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%select_ln199_72 = select i1 %and_ln199_127, i1 %icmp_ln199_74, i1 %icmp_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4715 'select' 'select_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4716 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%tmp_7775 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_18, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4716 'bitselect' 'tmp_7775' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%xor_ln199_306 = xor i1 %tmp_7775, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4717 'xor' 'xor_ln199_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%and_ln199_128 = and i1 %icmp_ln199_73, i1 %xor_ln199_306" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4718 'and' 'and_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4719 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%select_ln199_73 = select i1 %and_ln199_127, i1 %and_ln199_128, i1 %icmp_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4719 'select' 'select_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%and_ln199_129 = and i1 %and_ln199_127, i1 %icmp_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4720 'and' 'and_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%xor_ln199_73 = xor i1 %select_ln199_72, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4721 'xor' 'xor_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%or_ln199_55 = or i1 %tmp_7774, i1 %xor_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4722 'or' 'or_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%xor_ln199_74 = xor i1 %tmp_7770, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4723 'xor' 'xor_ln199_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4724 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_130 = and i1 %or_ln199_55, i1 %xor_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4724 'and' 'and_ln199_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4725 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_131 = and i1 %tmp_7774, i1 %select_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4725 'and' 'and_ln199_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%or_ln199_234 = or i1 %and_ln199_129, i1 %and_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4726 'or' 'or_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%xor_ln199_75 = xor i1 %or_ln199_234, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4727 'xor' 'xor_ln199_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%and_ln199_132 = and i1 %tmp_7770, i1 %xor_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4728 'and' 'and_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4729 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_75)   --->   "%select_ln199_74 = select i1 %and_ln199_130, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4729 'select' 'select_ln199_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4730 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_56 = or i1 %and_ln199_130, i1 %and_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4730 'or' 'or_ln199_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4731 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_75 = select i1 %or_ln199_56, i16 %select_ln199_74, i16 %add_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4731 'select' 'select_ln199_75' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4732 [1/1] (0.00ns)   --->   "%sext_ln199_19 = sext i16 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4732 'sext' 'sext_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4733 [1/1] (1.94ns)   --->   "%mul_ln199_19 = mul i27 %zext_ln199_78, i27 %sext_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4733 'mul' 'mul_ln199_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4734 [1/1] (0.00ns)   --->   "%tmp_7776 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_19, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4734 'bitselect' 'tmp_7776' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%trunc_ln199_18 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_19, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4735 'partselect' 'trunc_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4736 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%tmp_7777 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_19, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4736 'bitselect' 'tmp_7777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%tmp_7778 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_19, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4737 'bitselect' 'tmp_7778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4738 [1/1] (0.00ns)   --->   "%trunc_ln199_90 = trunc i27 %mul_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4738 'trunc' 'trunc_ln199_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4739 [1/1] (0.70ns)   --->   "%icmp_ln199_76 = icmp_ne  i5 %trunc_ln199_90, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4739 'icmp' 'icmp_ln199_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_134)   --->   "%tmp_7779 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_19, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4740 'bitselect' 'tmp_7779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%or_ln199_57 = or i1 %tmp_7777, i1 %icmp_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4741 'or' 'or_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%and_ln199_133 = and i1 %or_ln199_57, i1 %tmp_7778" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4742 'and' 'and_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%zext_ln199_19 = zext i1 %and_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4743 'zext' 'zext_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4744 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_19 = add i16 %trunc_ln199_18, i16 %zext_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4744 'add' 'add_ln199_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4745 [1/1] (0.00ns)   --->   "%tmp_7780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_19, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4745 'bitselect' 'tmp_7780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_134)   --->   "%xor_ln199_76 = xor i1 %tmp_7780, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4746 'xor' 'xor_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4747 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_134 = and i1 %tmp_7779, i1 %xor_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4747 'and' 'and_ln199_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4748 [1/1] (0.00ns)   --->   "%tmp_3159 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_19, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4748 'partselect' 'tmp_3159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4749 [1/1] (0.70ns)   --->   "%icmp_ln199_77 = icmp_eq  i4 %tmp_3159, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4749 'icmp' 'icmp_ln199_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4750 [1/1] (0.00ns)   --->   "%tmp_3160 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_19, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4750 'partselect' 'tmp_3160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4751 [1/1] (0.70ns)   --->   "%icmp_ln199_78 = icmp_eq  i5 %tmp_3160, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4751 'icmp' 'icmp_ln199_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4752 [1/1] (0.70ns)   --->   "%icmp_ln199_79 = icmp_eq  i5 %tmp_3160, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4752 'icmp' 'icmp_ln199_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4753 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%select_ln199_76 = select i1 %and_ln199_134, i1 %icmp_ln199_78, i1 %icmp_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4753 'select' 'select_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4754 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%tmp_7781 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_19, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4754 'bitselect' 'tmp_7781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4755 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%xor_ln199_307 = xor i1 %tmp_7781, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4755 'xor' 'xor_ln199_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4756 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%and_ln199_135 = and i1 %icmp_ln199_77, i1 %xor_ln199_307" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4756 'and' 'and_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4757 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%select_ln199_77 = select i1 %and_ln199_134, i1 %and_ln199_135, i1 %icmp_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4757 'select' 'select_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%and_ln199_136 = and i1 %and_ln199_134, i1 %icmp_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4758 'and' 'and_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%xor_ln199_77 = xor i1 %select_ln199_76, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4759 'xor' 'xor_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%or_ln199_58 = or i1 %tmp_7780, i1 %xor_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4760 'or' 'or_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%xor_ln199_78 = xor i1 %tmp_7776, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4761 'xor' 'xor_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4762 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_137 = and i1 %or_ln199_58, i1 %xor_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4762 'and' 'and_ln199_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4763 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_138 = and i1 %tmp_7780, i1 %select_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4763 'and' 'and_ln199_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%or_ln199_235 = or i1 %and_ln199_136, i1 %and_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4764 'or' 'or_ln199_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%xor_ln199_79 = xor i1 %or_ln199_235, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4765 'xor' 'xor_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%and_ln199_139 = and i1 %tmp_7776, i1 %xor_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4766 'and' 'and_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4767 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_79)   --->   "%select_ln199_78 = select i1 %and_ln199_137, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4767 'select' 'select_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4768 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_59 = or i1 %and_ln199_137, i1 %and_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4768 'or' 'or_ln199_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4769 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_79 = select i1 %or_ln199_59, i16 %select_ln199_78, i16 %add_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4769 'select' 'select_ln199_79' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln199_20 = sext i16 %masked_kernel_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4770 'sext' 'sext_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4771 [1/1] (1.94ns)   --->   "%mul_ln199_20 = mul i27 %zext_ln199_78, i27 %sext_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4771 'mul' 'mul_ln199_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4772 [1/1] (0.00ns)   --->   "%tmp_7782 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_20, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4772 'bitselect' 'tmp_7782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%trunc_ln199_19 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_20, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4773 'partselect' 'trunc_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4774 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%tmp_7783 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_20, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4774 'bitselect' 'tmp_7783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%tmp_7784 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_20, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4775 'bitselect' 'tmp_7784' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4776 [1/1] (0.00ns)   --->   "%trunc_ln199_91 = trunc i27 %mul_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4776 'trunc' 'trunc_ln199_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4777 [1/1] (0.70ns)   --->   "%icmp_ln199_80 = icmp_ne  i5 %trunc_ln199_91, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4777 'icmp' 'icmp_ln199_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_141)   --->   "%tmp_7785 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_20, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4778 'bitselect' 'tmp_7785' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%or_ln199_60 = or i1 %tmp_7783, i1 %icmp_ln199_80" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4779 'or' 'or_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%and_ln199_140 = and i1 %or_ln199_60, i1 %tmp_7784" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4780 'and' 'and_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4781 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%zext_ln199_20 = zext i1 %and_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4781 'zext' 'zext_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4782 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_20 = add i16 %trunc_ln199_19, i16 %zext_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4782 'add' 'add_ln199_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4783 [1/1] (0.00ns)   --->   "%tmp_7786 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_20, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4783 'bitselect' 'tmp_7786' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_141)   --->   "%xor_ln199_80 = xor i1 %tmp_7786, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4784 'xor' 'xor_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4785 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_141 = and i1 %tmp_7785, i1 %xor_ln199_80" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4785 'and' 'and_ln199_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4786 [1/1] (0.00ns)   --->   "%tmp_3161 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_20, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4786 'partselect' 'tmp_3161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4787 [1/1] (0.70ns)   --->   "%icmp_ln199_81 = icmp_eq  i4 %tmp_3161, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4787 'icmp' 'icmp_ln199_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4788 [1/1] (0.00ns)   --->   "%tmp_3162 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_20, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4788 'partselect' 'tmp_3162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4789 [1/1] (0.70ns)   --->   "%icmp_ln199_82 = icmp_eq  i5 %tmp_3162, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4789 'icmp' 'icmp_ln199_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4790 [1/1] (0.70ns)   --->   "%icmp_ln199_83 = icmp_eq  i5 %tmp_3162, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4790 'icmp' 'icmp_ln199_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4791 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%select_ln199_80 = select i1 %and_ln199_141, i1 %icmp_ln199_82, i1 %icmp_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4791 'select' 'select_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4792 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%tmp_7787 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_20, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4792 'bitselect' 'tmp_7787' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4793 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%xor_ln199_308 = xor i1 %tmp_7787, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4793 'xor' 'xor_ln199_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4794 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%and_ln199_142 = and i1 %icmp_ln199_81, i1 %xor_ln199_308" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4794 'and' 'and_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4795 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%select_ln199_81 = select i1 %and_ln199_141, i1 %and_ln199_142, i1 %icmp_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4795 'select' 'select_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%and_ln199_143 = and i1 %and_ln199_141, i1 %icmp_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4796 'and' 'and_ln199_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4797 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%xor_ln199_81 = xor i1 %select_ln199_80, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4797 'xor' 'xor_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%or_ln199_61 = or i1 %tmp_7786, i1 %xor_ln199_81" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4798 'or' 'or_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%xor_ln199_82 = xor i1 %tmp_7782, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4799 'xor' 'xor_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4800 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_144 = and i1 %or_ln199_61, i1 %xor_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4800 'and' 'and_ln199_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4801 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_145 = and i1 %tmp_7786, i1 %select_ln199_81" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4801 'and' 'and_ln199_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%or_ln199_236 = or i1 %and_ln199_143, i1 %and_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4802 'or' 'or_ln199_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%xor_ln199_83 = xor i1 %or_ln199_236, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4803 'xor' 'xor_ln199_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%and_ln199_146 = and i1 %tmp_7782, i1 %xor_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4804 'and' 'and_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_83)   --->   "%select_ln199_82 = select i1 %and_ln199_144, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4805 'select' 'select_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4806 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_62 = or i1 %and_ln199_144, i1 %and_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4806 'or' 'or_ln199_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4807 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_83 = select i1 %or_ln199_62, i16 %select_ln199_82, i16 %add_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4807 'select' 'select_ln199_83' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4808 [1/1] (0.00ns)   --->   "%zext_ln199_79 = zext i11 %denom_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4808 'zext' 'zext_ln199_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4809 [1/1] (0.00ns)   --->   "%sext_ln199_21 = sext i16 %masked_kernel_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4809 'sext' 'sext_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4810 [1/1] (1.94ns)   --->   "%mul_ln199_21 = mul i27 %zext_ln199_79, i27 %sext_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4810 'mul' 'mul_ln199_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4811 [1/1] (0.00ns)   --->   "%tmp_7813 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_21, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4811 'bitselect' 'tmp_7813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%trunc_ln199_20 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_21, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4812 'partselect' 'trunc_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%tmp_7814 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_21, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4813 'bitselect' 'tmp_7814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4814 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%tmp_7815 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_21, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4814 'bitselect' 'tmp_7815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4815 [1/1] (0.00ns)   --->   "%trunc_ln199_92 = trunc i27 %mul_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4815 'trunc' 'trunc_ln199_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4816 [1/1] (0.70ns)   --->   "%icmp_ln199_84 = icmp_ne  i5 %trunc_ln199_92, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4816 'icmp' 'icmp_ln199_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_148)   --->   "%tmp_7816 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_21, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4817 'bitselect' 'tmp_7816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%or_ln199_63 = or i1 %tmp_7814, i1 %icmp_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4818 'or' 'or_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%and_ln199_147 = and i1 %or_ln199_63, i1 %tmp_7815" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4819 'and' 'and_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%zext_ln199_21 = zext i1 %and_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4820 'zext' 'zext_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4821 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_21 = add i16 %trunc_ln199_20, i16 %zext_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4821 'add' 'add_ln199_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4822 [1/1] (0.00ns)   --->   "%tmp_7817 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_21, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4822 'bitselect' 'tmp_7817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_148)   --->   "%xor_ln199_84 = xor i1 %tmp_7817, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4823 'xor' 'xor_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4824 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_148 = and i1 %tmp_7816, i1 %xor_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4824 'and' 'and_ln199_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4825 [1/1] (0.00ns)   --->   "%tmp_3171 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_21, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4825 'partselect' 'tmp_3171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4826 [1/1] (0.70ns)   --->   "%icmp_ln199_85 = icmp_eq  i4 %tmp_3171, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4826 'icmp' 'icmp_ln199_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4827 [1/1] (0.00ns)   --->   "%tmp_3172 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_21, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4827 'partselect' 'tmp_3172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4828 [1/1] (0.70ns)   --->   "%icmp_ln199_86 = icmp_eq  i5 %tmp_3172, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4828 'icmp' 'icmp_ln199_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4829 [1/1] (0.70ns)   --->   "%icmp_ln199_87 = icmp_eq  i5 %tmp_3172, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4829 'icmp' 'icmp_ln199_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%select_ln199_84 = select i1 %and_ln199_148, i1 %icmp_ln199_86, i1 %icmp_ln199_87" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4830 'select' 'select_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4831 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%tmp_7818 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_21, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4831 'bitselect' 'tmp_7818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%xor_ln199_309 = xor i1 %tmp_7818, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4832 'xor' 'xor_ln199_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%and_ln199_149 = and i1 %icmp_ln199_85, i1 %xor_ln199_309" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4833 'and' 'and_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%select_ln199_85 = select i1 %and_ln199_148, i1 %and_ln199_149, i1 %icmp_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4834 'select' 'select_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%and_ln199_150 = and i1 %and_ln199_148, i1 %icmp_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4835 'and' 'and_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4836 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%xor_ln199_85 = xor i1 %select_ln199_84, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4836 'xor' 'xor_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%or_ln199_64 = or i1 %tmp_7817, i1 %xor_ln199_85" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4837 'or' 'or_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%xor_ln199_86 = xor i1 %tmp_7813, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4838 'xor' 'xor_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_151 = and i1 %or_ln199_64, i1 %xor_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4839 'and' 'and_ln199_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4840 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_152 = and i1 %tmp_7817, i1 %select_ln199_85" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4840 'and' 'and_ln199_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%or_ln199_237 = or i1 %and_ln199_150, i1 %and_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4841 'or' 'or_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%xor_ln199_87 = xor i1 %or_ln199_237, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4842 'xor' 'xor_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%and_ln199_153 = and i1 %tmp_7813, i1 %xor_ln199_87" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4843 'and' 'and_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_87)   --->   "%select_ln199_86 = select i1 %and_ln199_151, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4844 'select' 'select_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4845 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_65 = or i1 %and_ln199_151, i1 %and_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4845 'or' 'or_ln199_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4846 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_87 = select i1 %or_ln199_65, i16 %select_ln199_86, i16 %add_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4846 'select' 'select_ln199_87' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4847 [1/1] (0.00ns)   --->   "%sext_ln199_22 = sext i16 %masked_kernel_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4847 'sext' 'sext_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4848 [1/1] (1.94ns)   --->   "%mul_ln199_22 = mul i27 %zext_ln199_79, i27 %sext_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4848 'mul' 'mul_ln199_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4849 [1/1] (0.00ns)   --->   "%tmp_7819 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4849 'bitselect' 'tmp_7819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%trunc_ln199_21 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_22, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4850 'partselect' 'trunc_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4851 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%tmp_7820 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_22, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4851 'bitselect' 'tmp_7820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4852 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%tmp_7821 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_22, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4852 'bitselect' 'tmp_7821' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4853 [1/1] (0.00ns)   --->   "%trunc_ln199_93 = trunc i27 %mul_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4853 'trunc' 'trunc_ln199_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4854 [1/1] (0.70ns)   --->   "%icmp_ln199_88 = icmp_ne  i5 %trunc_ln199_93, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4854 'icmp' 'icmp_ln199_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_155)   --->   "%tmp_7822 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_22, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4855 'bitselect' 'tmp_7822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4856 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%or_ln199_66 = or i1 %tmp_7820, i1 %icmp_ln199_88" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4856 'or' 'or_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4857 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%and_ln199_154 = and i1 %or_ln199_66, i1 %tmp_7821" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4857 'and' 'and_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%zext_ln199_22 = zext i1 %and_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4858 'zext' 'zext_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4859 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_22 = add i16 %trunc_ln199_21, i16 %zext_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4859 'add' 'add_ln199_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4860 [1/1] (0.00ns)   --->   "%tmp_7823 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_22, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4860 'bitselect' 'tmp_7823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_155)   --->   "%xor_ln199_88 = xor i1 %tmp_7823, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4861 'xor' 'xor_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4862 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_155 = and i1 %tmp_7822, i1 %xor_ln199_88" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4862 'and' 'and_ln199_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4863 [1/1] (0.00ns)   --->   "%tmp_3173 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_22, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4863 'partselect' 'tmp_3173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4864 [1/1] (0.70ns)   --->   "%icmp_ln199_89 = icmp_eq  i4 %tmp_3173, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4864 'icmp' 'icmp_ln199_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4865 [1/1] (0.00ns)   --->   "%tmp_3174 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_22, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4865 'partselect' 'tmp_3174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4866 [1/1] (0.70ns)   --->   "%icmp_ln199_90 = icmp_eq  i5 %tmp_3174, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4866 'icmp' 'icmp_ln199_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4867 [1/1] (0.70ns)   --->   "%icmp_ln199_91 = icmp_eq  i5 %tmp_3174, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4867 'icmp' 'icmp_ln199_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%select_ln199_88 = select i1 %and_ln199_155, i1 %icmp_ln199_90, i1 %icmp_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4868 'select' 'select_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%tmp_7824 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_22, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4869 'bitselect' 'tmp_7824' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%xor_ln199_310 = xor i1 %tmp_7824, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4870 'xor' 'xor_ln199_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%and_ln199_156 = and i1 %icmp_ln199_89, i1 %xor_ln199_310" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4871 'and' 'and_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%select_ln199_89 = select i1 %and_ln199_155, i1 %and_ln199_156, i1 %icmp_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4872 'select' 'select_ln199_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%and_ln199_157 = and i1 %and_ln199_155, i1 %icmp_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4873 'and' 'and_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%xor_ln199_89 = xor i1 %select_ln199_88, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4874 'xor' 'xor_ln199_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%or_ln199_67 = or i1 %tmp_7823, i1 %xor_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4875 'or' 'or_ln199_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%xor_ln199_90 = xor i1 %tmp_7819, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4876 'xor' 'xor_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4877 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_158 = and i1 %or_ln199_67, i1 %xor_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4877 'and' 'and_ln199_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4878 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_159 = and i1 %tmp_7823, i1 %select_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4878 'and' 'and_ln199_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%or_ln199_238 = or i1 %and_ln199_157, i1 %and_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4879 'or' 'or_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%xor_ln199_91 = xor i1 %or_ln199_238, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4880 'xor' 'xor_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%and_ln199_160 = and i1 %tmp_7819, i1 %xor_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4881 'and' 'and_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_91)   --->   "%select_ln199_90 = select i1 %and_ln199_158, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4882 'select' 'select_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4883 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_68 = or i1 %and_ln199_158, i1 %and_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4883 'or' 'or_ln199_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4884 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_91 = select i1 %or_ln199_68, i16 %select_ln199_90, i16 %add_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4884 'select' 'select_ln199_91' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4885 [1/1] (0.00ns)   --->   "%sext_ln199_23 = sext i16 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4885 'sext' 'sext_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4886 [1/1] (1.94ns)   --->   "%mul_ln199_23 = mul i27 %zext_ln199_79, i27 %sext_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4886 'mul' 'mul_ln199_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4887 [1/1] (0.00ns)   --->   "%tmp_7825 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4887 'bitselect' 'tmp_7825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%trunc_ln199_22 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_23, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4888 'partselect' 'trunc_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4889 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%tmp_7826 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_23, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4889 'bitselect' 'tmp_7826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%tmp_7827 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_23, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4890 'bitselect' 'tmp_7827' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4891 [1/1] (0.00ns)   --->   "%trunc_ln199_94 = trunc i27 %mul_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4891 'trunc' 'trunc_ln199_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4892 [1/1] (0.70ns)   --->   "%icmp_ln199_92 = icmp_ne  i5 %trunc_ln199_94, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4892 'icmp' 'icmp_ln199_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4893 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_162)   --->   "%tmp_7828 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_23, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4893 'bitselect' 'tmp_7828' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%or_ln199_69 = or i1 %tmp_7826, i1 %icmp_ln199_92" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4894 'or' 'or_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4895 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%and_ln199_161 = and i1 %or_ln199_69, i1 %tmp_7827" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4895 'and' 'and_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%zext_ln199_23 = zext i1 %and_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4896 'zext' 'zext_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4897 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_23 = add i16 %trunc_ln199_22, i16 %zext_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4897 'add' 'add_ln199_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4898 [1/1] (0.00ns)   --->   "%tmp_7829 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_23, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4898 'bitselect' 'tmp_7829' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_162)   --->   "%xor_ln199_92 = xor i1 %tmp_7829, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4899 'xor' 'xor_ln199_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4900 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_162 = and i1 %tmp_7828, i1 %xor_ln199_92" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4900 'and' 'and_ln199_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4901 [1/1] (0.00ns)   --->   "%tmp_3175 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_23, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4901 'partselect' 'tmp_3175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4902 [1/1] (0.70ns)   --->   "%icmp_ln199_93 = icmp_eq  i4 %tmp_3175, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4902 'icmp' 'icmp_ln199_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4903 [1/1] (0.00ns)   --->   "%tmp_3176 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_23, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4903 'partselect' 'tmp_3176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4904 [1/1] (0.70ns)   --->   "%icmp_ln199_94 = icmp_eq  i5 %tmp_3176, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4904 'icmp' 'icmp_ln199_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4905 [1/1] (0.70ns)   --->   "%icmp_ln199_95 = icmp_eq  i5 %tmp_3176, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4905 'icmp' 'icmp_ln199_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%select_ln199_92 = select i1 %and_ln199_162, i1 %icmp_ln199_94, i1 %icmp_ln199_95" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4906 'select' 'select_ln199_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%tmp_7830 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_23, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4907 'bitselect' 'tmp_7830' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%xor_ln199_311 = xor i1 %tmp_7830, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4908 'xor' 'xor_ln199_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%and_ln199_163 = and i1 %icmp_ln199_93, i1 %xor_ln199_311" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4909 'and' 'and_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%select_ln199_93 = select i1 %and_ln199_162, i1 %and_ln199_163, i1 %icmp_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4910 'select' 'select_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%and_ln199_164 = and i1 %and_ln199_162, i1 %icmp_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4911 'and' 'and_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%xor_ln199_93 = xor i1 %select_ln199_92, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4912 'xor' 'xor_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%or_ln199_70 = or i1 %tmp_7829, i1 %xor_ln199_93" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4913 'or' 'or_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%xor_ln199_94 = xor i1 %tmp_7825, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4914 'xor' 'xor_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4915 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_165 = and i1 %or_ln199_70, i1 %xor_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4915 'and' 'and_ln199_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4916 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_166 = and i1 %tmp_7829, i1 %select_ln199_93" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4916 'and' 'and_ln199_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%or_ln199_239 = or i1 %and_ln199_164, i1 %and_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4917 'or' 'or_ln199_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%xor_ln199_95 = xor i1 %or_ln199_239, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4918 'xor' 'xor_ln199_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4919 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%and_ln199_167 = and i1 %tmp_7825, i1 %xor_ln199_95" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4919 'and' 'and_ln199_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4920 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_95)   --->   "%select_ln199_94 = select i1 %and_ln199_165, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4920 'select' 'select_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4921 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_71 = or i1 %and_ln199_165, i1 %and_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4921 'or' 'or_ln199_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4922 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_95 = select i1 %or_ln199_71, i16 %select_ln199_94, i16 %add_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4922 'select' 'select_ln199_95' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4923 [1/1] (0.00ns)   --->   "%zext_ln199_80 = zext i11 %denom_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4923 'zext' 'zext_ln199_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4924 [1/1] (0.00ns)   --->   "%sext_ln199_24 = sext i16 %masked_kernel_80" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4924 'sext' 'sext_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4925 [1/1] (1.94ns)   --->   "%mul_ln199_24 = mul i27 %zext_ln199_80, i27 %sext_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4925 'mul' 'mul_ln199_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4926 [1/1] (0.00ns)   --->   "%tmp_7856 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_24, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4926 'bitselect' 'tmp_7856' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%trunc_ln199_23 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_24, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4927 'partselect' 'trunc_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%tmp_7857 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_24, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4928 'bitselect' 'tmp_7857' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%tmp_7858 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_24, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4929 'bitselect' 'tmp_7858' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4930 [1/1] (0.00ns)   --->   "%trunc_ln199_95 = trunc i27 %mul_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4930 'trunc' 'trunc_ln199_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4931 [1/1] (0.70ns)   --->   "%icmp_ln199_96 = icmp_ne  i5 %trunc_ln199_95, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4931 'icmp' 'icmp_ln199_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_169)   --->   "%tmp_7859 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_24, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4932 'bitselect' 'tmp_7859' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%or_ln199_72 = or i1 %tmp_7857, i1 %icmp_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4933 'or' 'or_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%and_ln199_168 = and i1 %or_ln199_72, i1 %tmp_7858" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4934 'and' 'and_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%zext_ln199_24 = zext i1 %and_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4935 'zext' 'zext_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4936 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_24 = add i16 %trunc_ln199_23, i16 %zext_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4936 'add' 'add_ln199_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4937 [1/1] (0.00ns)   --->   "%tmp_7860 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_24, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4937 'bitselect' 'tmp_7860' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_169)   --->   "%xor_ln199_96 = xor i1 %tmp_7860, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4938 'xor' 'xor_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4939 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_169 = and i1 %tmp_7859, i1 %xor_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4939 'and' 'and_ln199_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4940 [1/1] (0.00ns)   --->   "%tmp_3185 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_24, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4940 'partselect' 'tmp_3185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4941 [1/1] (0.70ns)   --->   "%icmp_ln199_97 = icmp_eq  i4 %tmp_3185, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4941 'icmp' 'icmp_ln199_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4942 [1/1] (0.00ns)   --->   "%tmp_3186 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_24, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4942 'partselect' 'tmp_3186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4943 [1/1] (0.70ns)   --->   "%icmp_ln199_98 = icmp_eq  i5 %tmp_3186, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4943 'icmp' 'icmp_ln199_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4944 [1/1] (0.70ns)   --->   "%icmp_ln199_99 = icmp_eq  i5 %tmp_3186, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4944 'icmp' 'icmp_ln199_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%select_ln199_96 = select i1 %and_ln199_169, i1 %icmp_ln199_98, i1 %icmp_ln199_99" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4945 'select' 'select_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4946 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%tmp_7861 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_24, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4946 'bitselect' 'tmp_7861' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%xor_ln199_312 = xor i1 %tmp_7861, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4947 'xor' 'xor_ln199_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%and_ln199_170 = and i1 %icmp_ln199_97, i1 %xor_ln199_312" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4948 'and' 'and_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4949 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%select_ln199_97 = select i1 %and_ln199_169, i1 %and_ln199_170, i1 %icmp_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4949 'select' 'select_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4950 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%and_ln199_171 = and i1 %and_ln199_169, i1 %icmp_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4950 'and' 'and_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4951 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%xor_ln199_97 = xor i1 %select_ln199_96, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4951 'xor' 'xor_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4952 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%or_ln199_73 = or i1 %tmp_7860, i1 %xor_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4952 'or' 'or_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4953 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%xor_ln199_98 = xor i1 %tmp_7856, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4953 'xor' 'xor_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4954 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_172 = and i1 %or_ln199_73, i1 %xor_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4954 'and' 'and_ln199_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4955 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_173 = and i1 %tmp_7860, i1 %select_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4955 'and' 'and_ln199_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%or_ln199_240 = or i1 %and_ln199_171, i1 %and_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4956 'or' 'or_ln199_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%xor_ln199_99 = xor i1 %or_ln199_240, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4957 'xor' 'xor_ln199_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%and_ln199_174 = and i1 %tmp_7856, i1 %xor_ln199_99" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4958 'and' 'and_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4959 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_99)   --->   "%select_ln199_98 = select i1 %and_ln199_172, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4959 'select' 'select_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4960 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_74 = or i1 %and_ln199_172, i1 %and_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4960 'or' 'or_ln199_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4961 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_99 = select i1 %or_ln199_74, i16 %select_ln199_98, i16 %add_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4961 'select' 'select_ln199_99' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4962 [1/1] (0.00ns)   --->   "%sext_ln199_25 = sext i16 %masked_kernel_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4962 'sext' 'sext_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4963 [1/1] (1.94ns)   --->   "%mul_ln199_25 = mul i27 %zext_ln199_80, i27 %sext_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4963 'mul' 'mul_ln199_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4964 [1/1] (0.00ns)   --->   "%tmp_7862 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_25, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4964 'bitselect' 'tmp_7862' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%trunc_ln199_24 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_25, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4965 'partselect' 'trunc_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%tmp_7863 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_25, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4966 'bitselect' 'tmp_7863' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%tmp_7864 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_25, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4967 'bitselect' 'tmp_7864' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4968 [1/1] (0.00ns)   --->   "%trunc_ln199_96 = trunc i27 %mul_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4968 'trunc' 'trunc_ln199_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4969 [1/1] (0.70ns)   --->   "%icmp_ln199_100 = icmp_ne  i5 %trunc_ln199_96, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4969 'icmp' 'icmp_ln199_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_176)   --->   "%tmp_7865 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_25, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4970 'bitselect' 'tmp_7865' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4971 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%or_ln199_75 = or i1 %tmp_7863, i1 %icmp_ln199_100" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4971 'or' 'or_ln199_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%and_ln199_175 = and i1 %or_ln199_75, i1 %tmp_7864" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4972 'and' 'and_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%zext_ln199_25 = zext i1 %and_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4973 'zext' 'zext_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4974 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_25 = add i16 %trunc_ln199_24, i16 %zext_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4974 'add' 'add_ln199_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4975 [1/1] (0.00ns)   --->   "%tmp_7866 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_25, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4975 'bitselect' 'tmp_7866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_176)   --->   "%xor_ln199_100 = xor i1 %tmp_7866, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4976 'xor' 'xor_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4977 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_176 = and i1 %tmp_7865, i1 %xor_ln199_100" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4977 'and' 'and_ln199_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4978 [1/1] (0.00ns)   --->   "%tmp_3187 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_25, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4978 'partselect' 'tmp_3187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4979 [1/1] (0.70ns)   --->   "%icmp_ln199_101 = icmp_eq  i4 %tmp_3187, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4979 'icmp' 'icmp_ln199_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4980 [1/1] (0.00ns)   --->   "%tmp_3188 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_25, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4980 'partselect' 'tmp_3188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4981 [1/1] (0.70ns)   --->   "%icmp_ln199_102 = icmp_eq  i5 %tmp_3188, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4981 'icmp' 'icmp_ln199_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4982 [1/1] (0.70ns)   --->   "%icmp_ln199_103 = icmp_eq  i5 %tmp_3188, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4982 'icmp' 'icmp_ln199_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4983 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%select_ln199_100 = select i1 %and_ln199_176, i1 %icmp_ln199_102, i1 %icmp_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4983 'select' 'select_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%tmp_7867 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_25, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4984 'bitselect' 'tmp_7867' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%xor_ln199_313 = xor i1 %tmp_7867, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4985 'xor' 'xor_ln199_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%and_ln199_177 = and i1 %icmp_ln199_101, i1 %xor_ln199_313" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4986 'and' 'and_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%select_ln199_101 = select i1 %and_ln199_176, i1 %and_ln199_177, i1 %icmp_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4987 'select' 'select_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4988 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%and_ln199_178 = and i1 %and_ln199_176, i1 %icmp_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4988 'and' 'and_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4989 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%xor_ln199_101 = xor i1 %select_ln199_100, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4989 'xor' 'xor_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%or_ln199_76 = or i1 %tmp_7866, i1 %xor_ln199_101" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4990 'or' 'or_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%xor_ln199_102 = xor i1 %tmp_7862, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4991 'xor' 'xor_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4992 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_179 = and i1 %or_ln199_76, i1 %xor_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4992 'and' 'and_ln199_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4993 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_180 = and i1 %tmp_7866, i1 %select_ln199_101" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4993 'and' 'and_ln199_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%or_ln199_241 = or i1 %and_ln199_178, i1 %and_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4994 'or' 'or_ln199_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%xor_ln199_103 = xor i1 %or_ln199_241, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4995 'xor' 'xor_ln199_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4996 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%and_ln199_181 = and i1 %tmp_7862, i1 %xor_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4996 'and' 'and_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_103)   --->   "%select_ln199_102 = select i1 %and_ln199_179, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4997 'select' 'select_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4998 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_77 = or i1 %and_ln199_179, i1 %and_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4998 'or' 'or_ln199_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4999 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_103 = select i1 %or_ln199_77, i16 %select_ln199_102, i16 %add_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4999 'select' 'select_ln199_103' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5000 [1/1] (0.00ns)   --->   "%sext_ln199_26 = sext i16 %masked_kernel_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5000 'sext' 'sext_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5001 [1/1] (1.94ns)   --->   "%mul_ln199_26 = mul i27 %zext_ln199_80, i27 %sext_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5001 'mul' 'mul_ln199_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5002 [1/1] (0.00ns)   --->   "%tmp_7868 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_26, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5002 'bitselect' 'tmp_7868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5003 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%trunc_ln199_25 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_26, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5003 'partselect' 'trunc_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%tmp_7869 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_26, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5004 'bitselect' 'tmp_7869' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%tmp_7870 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_26, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5005 'bitselect' 'tmp_7870' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5006 [1/1] (0.00ns)   --->   "%trunc_ln199_97 = trunc i27 %mul_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5006 'trunc' 'trunc_ln199_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5007 [1/1] (0.70ns)   --->   "%icmp_ln199_104 = icmp_ne  i5 %trunc_ln199_97, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5007 'icmp' 'icmp_ln199_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_183)   --->   "%tmp_7871 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_26, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5008 'bitselect' 'tmp_7871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%or_ln199_78 = or i1 %tmp_7869, i1 %icmp_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5009 'or' 'or_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%and_ln199_182 = and i1 %or_ln199_78, i1 %tmp_7870" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5010 'and' 'and_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%zext_ln199_26 = zext i1 %and_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5011 'zext' 'zext_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5012 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_26 = add i16 %trunc_ln199_25, i16 %zext_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5012 'add' 'add_ln199_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5013 [1/1] (0.00ns)   --->   "%tmp_7872 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_26, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5013 'bitselect' 'tmp_7872' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_183)   --->   "%xor_ln199_104 = xor i1 %tmp_7872, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5014 'xor' 'xor_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5015 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_183 = and i1 %tmp_7871, i1 %xor_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5015 'and' 'and_ln199_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5016 [1/1] (0.00ns)   --->   "%tmp_3189 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_26, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5016 'partselect' 'tmp_3189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5017 [1/1] (0.70ns)   --->   "%icmp_ln199_105 = icmp_eq  i4 %tmp_3189, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5017 'icmp' 'icmp_ln199_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5018 [1/1] (0.00ns)   --->   "%tmp_3190 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_26, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5018 'partselect' 'tmp_3190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5019 [1/1] (0.70ns)   --->   "%icmp_ln199_106 = icmp_eq  i5 %tmp_3190, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5019 'icmp' 'icmp_ln199_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5020 [1/1] (0.70ns)   --->   "%icmp_ln199_107 = icmp_eq  i5 %tmp_3190, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5020 'icmp' 'icmp_ln199_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%select_ln199_104 = select i1 %and_ln199_183, i1 %icmp_ln199_106, i1 %icmp_ln199_107" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5021 'select' 'select_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5022 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%tmp_7873 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_26, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5022 'bitselect' 'tmp_7873' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5023 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%xor_ln199_314 = xor i1 %tmp_7873, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5023 'xor' 'xor_ln199_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%and_ln199_184 = and i1 %icmp_ln199_105, i1 %xor_ln199_314" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5024 'and' 'and_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%select_ln199_105 = select i1 %and_ln199_183, i1 %and_ln199_184, i1 %icmp_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5025 'select' 'select_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%and_ln199_185 = and i1 %and_ln199_183, i1 %icmp_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5026 'and' 'and_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5027 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%xor_ln199_105 = xor i1 %select_ln199_104, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5027 'xor' 'xor_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%or_ln199_79 = or i1 %tmp_7872, i1 %xor_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5028 'or' 'or_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%xor_ln199_106 = xor i1 %tmp_7868, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5029 'xor' 'xor_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5030 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_186 = and i1 %or_ln199_79, i1 %xor_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5030 'and' 'and_ln199_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5031 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_187 = and i1 %tmp_7872, i1 %select_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5031 'and' 'and_ln199_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%or_ln199_242 = or i1 %and_ln199_185, i1 %and_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5032 'or' 'or_ln199_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5033 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%xor_ln199_107 = xor i1 %or_ln199_242, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5033 'xor' 'xor_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%and_ln199_188 = and i1 %tmp_7868, i1 %xor_ln199_107" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5034 'and' 'and_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_107)   --->   "%select_ln199_106 = select i1 %and_ln199_186, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5035 'select' 'select_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5036 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_80 = or i1 %and_ln199_186, i1 %and_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5036 'or' 'or_ln199_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5037 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_107 = select i1 %or_ln199_80, i16 %select_ln199_106, i16 %add_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5037 'select' 'select_ln199_107' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5038 [1/1] (0.00ns)   --->   "%zext_ln199_81 = zext i11 %denom_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5038 'zext' 'zext_ln199_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5039 [1/1] (0.00ns)   --->   "%sext_ln199_27 = sext i16 %masked_kernel_81" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5039 'sext' 'sext_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5040 [1/1] (1.94ns)   --->   "%mul_ln199_27 = mul i27 %zext_ln199_81, i27 %sext_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5040 'mul' 'mul_ln199_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5041 [1/1] (0.00ns)   --->   "%tmp_7899 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_27, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5041 'bitselect' 'tmp_7899' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%trunc_ln199_26 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_27, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5042 'partselect' 'trunc_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5043 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%tmp_7900 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_27, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5043 'bitselect' 'tmp_7900' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5044 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%tmp_7901 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_27, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5044 'bitselect' 'tmp_7901' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5045 [1/1] (0.00ns)   --->   "%trunc_ln199_98 = trunc i27 %mul_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5045 'trunc' 'trunc_ln199_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5046 [1/1] (0.70ns)   --->   "%icmp_ln199_108 = icmp_ne  i5 %trunc_ln199_98, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5046 'icmp' 'icmp_ln199_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5047 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_190)   --->   "%tmp_7902 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_27, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5047 'bitselect' 'tmp_7902' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5048 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%or_ln199_81 = or i1 %tmp_7900, i1 %icmp_ln199_108" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5048 'or' 'or_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%and_ln199_189 = and i1 %or_ln199_81, i1 %tmp_7901" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5049 'and' 'and_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5050 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%zext_ln199_27 = zext i1 %and_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5050 'zext' 'zext_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5051 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_27 = add i16 %trunc_ln199_26, i16 %zext_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5051 'add' 'add_ln199_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5052 [1/1] (0.00ns)   --->   "%tmp_7903 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_27, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5052 'bitselect' 'tmp_7903' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5053 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_190)   --->   "%xor_ln199_108 = xor i1 %tmp_7903, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5053 'xor' 'xor_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5054 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_190 = and i1 %tmp_7902, i1 %xor_ln199_108" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5054 'and' 'and_ln199_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5055 [1/1] (0.00ns)   --->   "%tmp_3199 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_27, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5055 'partselect' 'tmp_3199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5056 [1/1] (0.70ns)   --->   "%icmp_ln199_109 = icmp_eq  i4 %tmp_3199, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5056 'icmp' 'icmp_ln199_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5057 [1/1] (0.00ns)   --->   "%tmp_3200 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_27, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5057 'partselect' 'tmp_3200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5058 [1/1] (0.70ns)   --->   "%icmp_ln199_110 = icmp_eq  i5 %tmp_3200, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5058 'icmp' 'icmp_ln199_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5059 [1/1] (0.70ns)   --->   "%icmp_ln199_111 = icmp_eq  i5 %tmp_3200, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5059 'icmp' 'icmp_ln199_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%select_ln199_108 = select i1 %and_ln199_190, i1 %icmp_ln199_110, i1 %icmp_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5060 'select' 'select_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%tmp_7904 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_27, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5061 'bitselect' 'tmp_7904' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%xor_ln199_315 = xor i1 %tmp_7904, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5062 'xor' 'xor_ln199_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5063 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%and_ln199_191 = and i1 %icmp_ln199_109, i1 %xor_ln199_315" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5063 'and' 'and_ln199_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%select_ln199_109 = select i1 %and_ln199_190, i1 %and_ln199_191, i1 %icmp_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5064 'select' 'select_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%and_ln199_192 = and i1 %and_ln199_190, i1 %icmp_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5065 'and' 'and_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%xor_ln199_109 = xor i1 %select_ln199_108, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5066 'xor' 'xor_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%or_ln199_82 = or i1 %tmp_7903, i1 %xor_ln199_109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5067 'or' 'or_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5068 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%xor_ln199_110 = xor i1 %tmp_7899, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5068 'xor' 'xor_ln199_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5069 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_193 = and i1 %or_ln199_82, i1 %xor_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5069 'and' 'and_ln199_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5070 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_194 = and i1 %tmp_7903, i1 %select_ln199_109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5070 'and' 'and_ln199_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%or_ln199_243 = or i1 %and_ln199_192, i1 %and_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5071 'or' 'or_ln199_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%xor_ln199_111 = xor i1 %or_ln199_243, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5072 'xor' 'xor_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5073 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%and_ln199_195 = and i1 %tmp_7899, i1 %xor_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5073 'and' 'and_ln199_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_111)   --->   "%select_ln199_110 = select i1 %and_ln199_193, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5074 'select' 'select_ln199_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5075 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_83 = or i1 %and_ln199_193, i1 %and_ln199_195" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5075 'or' 'or_ln199_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5076 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_111 = select i1 %or_ln199_83, i16 %select_ln199_110, i16 %add_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5076 'select' 'select_ln199_111' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5077 [1/1] (0.00ns)   --->   "%sext_ln199_28 = sext i16 %masked_kernel_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5077 'sext' 'sext_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5078 [1/1] (1.94ns)   --->   "%mul_ln199_28 = mul i27 %zext_ln199_81, i27 %sext_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5078 'mul' 'mul_ln199_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5079 [1/1] (0.00ns)   --->   "%tmp_7905 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_28, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5079 'bitselect' 'tmp_7905' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%trunc_ln199_27 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_28, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5080 'partselect' 'trunc_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5081 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%tmp_7906 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_28, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5081 'bitselect' 'tmp_7906' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5082 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%tmp_7907 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_28, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5082 'bitselect' 'tmp_7907' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5083 [1/1] (0.00ns)   --->   "%trunc_ln199_99 = trunc i27 %mul_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5083 'trunc' 'trunc_ln199_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5084 [1/1] (0.70ns)   --->   "%icmp_ln199_112 = icmp_ne  i5 %trunc_ln199_99, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5084 'icmp' 'icmp_ln199_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5085 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_197)   --->   "%tmp_7908 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_28, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5085 'bitselect' 'tmp_7908' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5086 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%or_ln199_84 = or i1 %tmp_7906, i1 %icmp_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5086 'or' 'or_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%and_ln199_196 = and i1 %or_ln199_84, i1 %tmp_7907" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5087 'and' 'and_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%zext_ln199_28 = zext i1 %and_ln199_196" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5088 'zext' 'zext_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5089 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_28 = add i16 %trunc_ln199_27, i16 %zext_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5089 'add' 'add_ln199_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5090 [1/1] (0.00ns)   --->   "%tmp_7909 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_28, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5090 'bitselect' 'tmp_7909' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_197)   --->   "%xor_ln199_112 = xor i1 %tmp_7909, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5091 'xor' 'xor_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5092 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_197 = and i1 %tmp_7908, i1 %xor_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5092 'and' 'and_ln199_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5093 [1/1] (0.00ns)   --->   "%tmp_3201 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_28, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5093 'partselect' 'tmp_3201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5094 [1/1] (0.70ns)   --->   "%icmp_ln199_113 = icmp_eq  i4 %tmp_3201, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5094 'icmp' 'icmp_ln199_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5095 [1/1] (0.00ns)   --->   "%tmp_3202 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_28, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5095 'partselect' 'tmp_3202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5096 [1/1] (0.70ns)   --->   "%icmp_ln199_114 = icmp_eq  i5 %tmp_3202, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5096 'icmp' 'icmp_ln199_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5097 [1/1] (0.70ns)   --->   "%icmp_ln199_115 = icmp_eq  i5 %tmp_3202, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5097 'icmp' 'icmp_ln199_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%select_ln199_112 = select i1 %and_ln199_197, i1 %icmp_ln199_114, i1 %icmp_ln199_115" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5098 'select' 'select_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%tmp_7910 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_28, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5099 'bitselect' 'tmp_7910' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%xor_ln199_316 = xor i1 %tmp_7910, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5100 'xor' 'xor_ln199_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%and_ln199_198 = and i1 %icmp_ln199_113, i1 %xor_ln199_316" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5101 'and' 'and_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%select_ln199_113 = select i1 %and_ln199_197, i1 %and_ln199_198, i1 %icmp_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5102 'select' 'select_ln199_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%and_ln199_199 = and i1 %and_ln199_197, i1 %icmp_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5103 'and' 'and_ln199_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%xor_ln199_113 = xor i1 %select_ln199_112, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5104 'xor' 'xor_ln199_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%or_ln199_85 = or i1 %tmp_7909, i1 %xor_ln199_113" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5105 'or' 'or_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%xor_ln199_114 = xor i1 %tmp_7905, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5106 'xor' 'xor_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5107 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_200 = and i1 %or_ln199_85, i1 %xor_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5107 'and' 'and_ln199_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5108 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_201 = and i1 %tmp_7909, i1 %select_ln199_113" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5108 'and' 'and_ln199_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%or_ln199_244 = or i1 %and_ln199_199, i1 %and_ln199_201" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5109 'or' 'or_ln199_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5110 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%xor_ln199_115 = xor i1 %or_ln199_244, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5110 'xor' 'xor_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5111 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%and_ln199_202 = and i1 %tmp_7905, i1 %xor_ln199_115" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5111 'and' 'and_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_115)   --->   "%select_ln199_114 = select i1 %and_ln199_200, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5112 'select' 'select_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5113 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_86 = or i1 %and_ln199_200, i1 %and_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5113 'or' 'or_ln199_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5114 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_115 = select i1 %or_ln199_86, i16 %select_ln199_114, i16 %add_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5114 'select' 'select_ln199_115' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5115 [1/1] (0.00ns)   --->   "%sext_ln199_29 = sext i16 %masked_kernel_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5115 'sext' 'sext_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5116 [1/1] (1.94ns)   --->   "%mul_ln199_29 = mul i27 %zext_ln199_81, i27 %sext_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5116 'mul' 'mul_ln199_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5117 [1/1] (0.00ns)   --->   "%tmp_7911 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_29, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5117 'bitselect' 'tmp_7911' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5118 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%trunc_ln199_28 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_29, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5118 'partselect' 'trunc_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%tmp_7912 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_29, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5119 'bitselect' 'tmp_7912' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5120 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%tmp_7913 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_29, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5120 'bitselect' 'tmp_7913' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5121 [1/1] (0.00ns)   --->   "%trunc_ln199_100 = trunc i27 %mul_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5121 'trunc' 'trunc_ln199_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5122 [1/1] (0.70ns)   --->   "%icmp_ln199_116 = icmp_ne  i5 %trunc_ln199_100, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5122 'icmp' 'icmp_ln199_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5123 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_204)   --->   "%tmp_7914 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_29, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5123 'bitselect' 'tmp_7914' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5124 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%or_ln199_87 = or i1 %tmp_7912, i1 %icmp_ln199_116" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5124 'or' 'or_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%and_ln199_203 = and i1 %or_ln199_87, i1 %tmp_7913" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5125 'and' 'and_ln199_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%zext_ln199_29 = zext i1 %and_ln199_203" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5126 'zext' 'zext_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5127 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_29 = add i16 %trunc_ln199_28, i16 %zext_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5127 'add' 'add_ln199_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5128 [1/1] (0.00ns)   --->   "%tmp_7915 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_29, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5128 'bitselect' 'tmp_7915' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_204)   --->   "%xor_ln199_116 = xor i1 %tmp_7915, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5129 'xor' 'xor_ln199_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5130 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_204 = and i1 %tmp_7914, i1 %xor_ln199_116" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5130 'and' 'and_ln199_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5131 [1/1] (0.00ns)   --->   "%tmp_3203 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_29, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5131 'partselect' 'tmp_3203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5132 [1/1] (0.70ns)   --->   "%icmp_ln199_117 = icmp_eq  i4 %tmp_3203, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5132 'icmp' 'icmp_ln199_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5133 [1/1] (0.00ns)   --->   "%tmp_3204 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_29, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5133 'partselect' 'tmp_3204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5134 [1/1] (0.70ns)   --->   "%icmp_ln199_118 = icmp_eq  i5 %tmp_3204, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5134 'icmp' 'icmp_ln199_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5135 [1/1] (0.70ns)   --->   "%icmp_ln199_119 = icmp_eq  i5 %tmp_3204, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5135 'icmp' 'icmp_ln199_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5136 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%select_ln199_116 = select i1 %and_ln199_204, i1 %icmp_ln199_118, i1 %icmp_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5136 'select' 'select_ln199_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%tmp_7916 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_29, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5137 'bitselect' 'tmp_7916' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5138 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%xor_ln199_317 = xor i1 %tmp_7916, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5138 'xor' 'xor_ln199_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%and_ln199_205 = and i1 %icmp_ln199_117, i1 %xor_ln199_317" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5139 'and' 'and_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%select_ln199_117 = select i1 %and_ln199_204, i1 %and_ln199_205, i1 %icmp_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5140 'select' 'select_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%and_ln199_206 = and i1 %and_ln199_204, i1 %icmp_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5141 'and' 'and_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5142 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%xor_ln199_117 = xor i1 %select_ln199_116, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5142 'xor' 'xor_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5143 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%or_ln199_88 = or i1 %tmp_7915, i1 %xor_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5143 'or' 'or_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5144 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%xor_ln199_118 = xor i1 %tmp_7911, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5144 'xor' 'xor_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5145 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_207 = and i1 %or_ln199_88, i1 %xor_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5145 'and' 'and_ln199_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5146 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_208 = and i1 %tmp_7915, i1 %select_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5146 'and' 'and_ln199_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%or_ln199_245 = or i1 %and_ln199_206, i1 %and_ln199_208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5147 'or' 'or_ln199_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%xor_ln199_119 = xor i1 %or_ln199_245, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5148 'xor' 'xor_ln199_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%and_ln199_209 = and i1 %tmp_7911, i1 %xor_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5149 'and' 'and_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_119)   --->   "%select_ln199_118 = select i1 %and_ln199_207, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5150 'select' 'select_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5151 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_89 = or i1 %and_ln199_207, i1 %and_ln199_209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5151 'or' 'or_ln199_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5152 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_119 = select i1 %or_ln199_89, i16 %select_ln199_118, i16 %add_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5152 'select' 'select_ln199_119' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5153 [1/1] (0.00ns)   --->   "%zext_ln199_82 = zext i11 %denom_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5153 'zext' 'zext_ln199_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5154 [1/1] (0.00ns)   --->   "%sext_ln199_30 = sext i16 %masked_kernel_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5154 'sext' 'sext_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5155 [1/1] (1.94ns)   --->   "%mul_ln199_30 = mul i27 %zext_ln199_82, i27 %sext_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5155 'mul' 'mul_ln199_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5156 [1/1] (0.00ns)   --->   "%tmp_7942 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_30, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5156 'bitselect' 'tmp_7942' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%trunc_ln199_29 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_30, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5157 'partselect' 'trunc_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%tmp_7943 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_30, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5158 'bitselect' 'tmp_7943' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%tmp_7944 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_30, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5159 'bitselect' 'tmp_7944' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5160 [1/1] (0.00ns)   --->   "%trunc_ln199_101 = trunc i27 %mul_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5160 'trunc' 'trunc_ln199_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5161 [1/1] (0.70ns)   --->   "%icmp_ln199_120 = icmp_ne  i5 %trunc_ln199_101, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5161 'icmp' 'icmp_ln199_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5162 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_211)   --->   "%tmp_7945 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_30, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5162 'bitselect' 'tmp_7945' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5163 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%or_ln199_90 = or i1 %tmp_7943, i1 %icmp_ln199_120" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5163 'or' 'or_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5164 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%and_ln199_210 = and i1 %or_ln199_90, i1 %tmp_7944" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5164 'and' 'and_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5165 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%zext_ln199_30 = zext i1 %and_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5165 'zext' 'zext_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5166 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_30 = add i16 %trunc_ln199_29, i16 %zext_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5166 'add' 'add_ln199_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5167 [1/1] (0.00ns)   --->   "%tmp_7946 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_30, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5167 'bitselect' 'tmp_7946' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5168 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_211)   --->   "%xor_ln199_120 = xor i1 %tmp_7946, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5168 'xor' 'xor_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5169 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_211 = and i1 %tmp_7945, i1 %xor_ln199_120" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5169 'and' 'and_ln199_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5170 [1/1] (0.00ns)   --->   "%tmp_3213 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_30, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5170 'partselect' 'tmp_3213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5171 [1/1] (0.70ns)   --->   "%icmp_ln199_121 = icmp_eq  i4 %tmp_3213, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5171 'icmp' 'icmp_ln199_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5172 [1/1] (0.00ns)   --->   "%tmp_3214 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_30, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5172 'partselect' 'tmp_3214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5173 [1/1] (0.70ns)   --->   "%icmp_ln199_122 = icmp_eq  i5 %tmp_3214, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5173 'icmp' 'icmp_ln199_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5174 [1/1] (0.70ns)   --->   "%icmp_ln199_123 = icmp_eq  i5 %tmp_3214, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5174 'icmp' 'icmp_ln199_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5175 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%select_ln199_120 = select i1 %and_ln199_211, i1 %icmp_ln199_122, i1 %icmp_ln199_123" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5175 'select' 'select_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5176 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%tmp_7947 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_30, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5176 'bitselect' 'tmp_7947' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%xor_ln199_318 = xor i1 %tmp_7947, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5177 'xor' 'xor_ln199_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%and_ln199_212 = and i1 %icmp_ln199_121, i1 %xor_ln199_318" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5178 'and' 'and_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%select_ln199_121 = select i1 %and_ln199_211, i1 %and_ln199_212, i1 %icmp_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5179 'select' 'select_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%and_ln199_213 = and i1 %and_ln199_211, i1 %icmp_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5180 'and' 'and_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%xor_ln199_121 = xor i1 %select_ln199_120, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5181 'xor' 'xor_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%or_ln199_91 = or i1 %tmp_7946, i1 %xor_ln199_121" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5182 'or' 'or_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%xor_ln199_122 = xor i1 %tmp_7942, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5183 'xor' 'xor_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5184 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_214 = and i1 %or_ln199_91, i1 %xor_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5184 'and' 'and_ln199_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5185 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_215 = and i1 %tmp_7946, i1 %select_ln199_121" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5185 'and' 'and_ln199_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%or_ln199_246 = or i1 %and_ln199_213, i1 %and_ln199_215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5186 'or' 'or_ln199_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%xor_ln199_123 = xor i1 %or_ln199_246, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5187 'xor' 'xor_ln199_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%and_ln199_216 = and i1 %tmp_7942, i1 %xor_ln199_123" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5188 'and' 'and_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_123)   --->   "%select_ln199_122 = select i1 %and_ln199_214, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5189 'select' 'select_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5190 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_92 = or i1 %and_ln199_214, i1 %and_ln199_216" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5190 'or' 'or_ln199_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5191 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_123 = select i1 %or_ln199_92, i16 %select_ln199_122, i16 %add_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5191 'select' 'select_ln199_123' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5192 [1/1] (0.00ns)   --->   "%sext_ln199_31 = sext i16 %masked_kernel_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5192 'sext' 'sext_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5193 [1/1] (1.94ns)   --->   "%mul_ln199_31 = mul i27 %zext_ln199_82, i27 %sext_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5193 'mul' 'mul_ln199_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5194 [1/1] (0.00ns)   --->   "%tmp_7948 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_31, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5194 'bitselect' 'tmp_7948' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%trunc_ln199_30 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_31, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5195 'partselect' 'trunc_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%tmp_7949 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_31, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5196 'bitselect' 'tmp_7949' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%tmp_7950 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_31, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5197 'bitselect' 'tmp_7950' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5198 [1/1] (0.00ns)   --->   "%trunc_ln199_102 = trunc i27 %mul_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5198 'trunc' 'trunc_ln199_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5199 [1/1] (0.70ns)   --->   "%icmp_ln199_124 = icmp_ne  i5 %trunc_ln199_102, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5199 'icmp' 'icmp_ln199_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_218)   --->   "%tmp_7951 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_31, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5200 'bitselect' 'tmp_7951' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%or_ln199_93 = or i1 %tmp_7949, i1 %icmp_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5201 'or' 'or_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%and_ln199_217 = and i1 %or_ln199_93, i1 %tmp_7950" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5202 'and' 'and_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%zext_ln199_31 = zext i1 %and_ln199_217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5203 'zext' 'zext_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5204 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_31 = add i16 %trunc_ln199_30, i16 %zext_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5204 'add' 'add_ln199_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5205 [1/1] (0.00ns)   --->   "%tmp_7952 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_31, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5205 'bitselect' 'tmp_7952' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_218)   --->   "%xor_ln199_124 = xor i1 %tmp_7952, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5206 'xor' 'xor_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5207 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_218 = and i1 %tmp_7951, i1 %xor_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5207 'and' 'and_ln199_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5208 [1/1] (0.00ns)   --->   "%tmp_3215 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_31, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5208 'partselect' 'tmp_3215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5209 [1/1] (0.70ns)   --->   "%icmp_ln199_125 = icmp_eq  i4 %tmp_3215, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5209 'icmp' 'icmp_ln199_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5210 [1/1] (0.00ns)   --->   "%tmp_3216 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_31, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5210 'partselect' 'tmp_3216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5211 [1/1] (0.70ns)   --->   "%icmp_ln199_126 = icmp_eq  i5 %tmp_3216, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5211 'icmp' 'icmp_ln199_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5212 [1/1] (0.70ns)   --->   "%icmp_ln199_127 = icmp_eq  i5 %tmp_3216, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5212 'icmp' 'icmp_ln199_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%select_ln199_124 = select i1 %and_ln199_218, i1 %icmp_ln199_126, i1 %icmp_ln199_127" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5213 'select' 'select_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%tmp_7953 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_31, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5214 'bitselect' 'tmp_7953' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5215 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%xor_ln199_319 = xor i1 %tmp_7953, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5215 'xor' 'xor_ln199_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5216 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%and_ln199_219 = and i1 %icmp_ln199_125, i1 %xor_ln199_319" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5216 'and' 'and_ln199_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%select_ln199_125 = select i1 %and_ln199_218, i1 %and_ln199_219, i1 %icmp_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5217 'select' 'select_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5218 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%and_ln199_220 = and i1 %and_ln199_218, i1 %icmp_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5218 'and' 'and_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5219 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%xor_ln199_125 = xor i1 %select_ln199_124, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5219 'xor' 'xor_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5220 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%or_ln199_94 = or i1 %tmp_7952, i1 %xor_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5220 'or' 'or_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5221 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%xor_ln199_126 = xor i1 %tmp_7948, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5221 'xor' 'xor_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5222 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_221 = and i1 %or_ln199_94, i1 %xor_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5222 'and' 'and_ln199_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5223 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_222 = and i1 %tmp_7952, i1 %select_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5223 'and' 'and_ln199_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5224 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%or_ln199_247 = or i1 %and_ln199_220, i1 %and_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5224 'or' 'or_ln199_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5225 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%xor_ln199_127 = xor i1 %or_ln199_247, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5225 'xor' 'xor_ln199_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5226 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%and_ln199_223 = and i1 %tmp_7948, i1 %xor_ln199_127" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5226 'and' 'and_ln199_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5227 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_127)   --->   "%select_ln199_126 = select i1 %and_ln199_221, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5227 'select' 'select_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5228 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_95 = or i1 %and_ln199_221, i1 %and_ln199_223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5228 'or' 'or_ln199_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5229 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_127 = select i1 %or_ln199_95, i16 %select_ln199_126, i16 %add_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5229 'select' 'select_ln199_127' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5230 [1/1] (0.00ns)   --->   "%sext_ln199_32 = sext i16 %masked_kernel_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5230 'sext' 'sext_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5231 [1/1] (1.94ns)   --->   "%mul_ln199_32 = mul i27 %zext_ln199_82, i27 %sext_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5231 'mul' 'mul_ln199_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5232 [1/1] (0.00ns)   --->   "%tmp_7954 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_32, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5232 'bitselect' 'tmp_7954' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%trunc_ln199_31 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_32, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5233 'partselect' 'trunc_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5234 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%tmp_7955 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_32, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5234 'bitselect' 'tmp_7955' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5235 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%tmp_7956 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_32, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5235 'bitselect' 'tmp_7956' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5236 [1/1] (0.00ns)   --->   "%trunc_ln199_103 = trunc i27 %mul_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5236 'trunc' 'trunc_ln199_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5237 [1/1] (0.70ns)   --->   "%icmp_ln199_128 = icmp_ne  i5 %trunc_ln199_103, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5237 'icmp' 'icmp_ln199_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_225)   --->   "%tmp_7957 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_32, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5238 'bitselect' 'tmp_7957' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5239 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%or_ln199_96 = or i1 %tmp_7955, i1 %icmp_ln199_128" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5239 'or' 'or_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5240 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%and_ln199_224 = and i1 %or_ln199_96, i1 %tmp_7956" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5240 'and' 'and_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%zext_ln199_32 = zext i1 %and_ln199_224" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5241 'zext' 'zext_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5242 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_32 = add i16 %trunc_ln199_31, i16 %zext_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5242 'add' 'add_ln199_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5243 [1/1] (0.00ns)   --->   "%tmp_7958 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_32, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5243 'bitselect' 'tmp_7958' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_225)   --->   "%xor_ln199_128 = xor i1 %tmp_7958, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5244 'xor' 'xor_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5245 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_225 = and i1 %tmp_7957, i1 %xor_ln199_128" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5245 'and' 'and_ln199_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5246 [1/1] (0.00ns)   --->   "%tmp_3217 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_32, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5246 'partselect' 'tmp_3217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5247 [1/1] (0.70ns)   --->   "%icmp_ln199_129 = icmp_eq  i4 %tmp_3217, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5247 'icmp' 'icmp_ln199_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5248 [1/1] (0.00ns)   --->   "%tmp_3218 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_32, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5248 'partselect' 'tmp_3218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5249 [1/1] (0.70ns)   --->   "%icmp_ln199_130 = icmp_eq  i5 %tmp_3218, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5249 'icmp' 'icmp_ln199_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5250 [1/1] (0.70ns)   --->   "%icmp_ln199_131 = icmp_eq  i5 %tmp_3218, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5250 'icmp' 'icmp_ln199_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5251 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%select_ln199_128 = select i1 %and_ln199_225, i1 %icmp_ln199_130, i1 %icmp_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5251 'select' 'select_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5252 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%tmp_7959 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_32, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5252 'bitselect' 'tmp_7959' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5253 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%xor_ln199_320 = xor i1 %tmp_7959, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5253 'xor' 'xor_ln199_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5254 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%and_ln199_226 = and i1 %icmp_ln199_129, i1 %xor_ln199_320" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5254 'and' 'and_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%select_ln199_129 = select i1 %and_ln199_225, i1 %and_ln199_226, i1 %icmp_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5255 'select' 'select_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5256 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%and_ln199_227 = and i1 %and_ln199_225, i1 %icmp_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5256 'and' 'and_ln199_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5257 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%xor_ln199_129 = xor i1 %select_ln199_128, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5257 'xor' 'xor_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5258 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%or_ln199_97 = or i1 %tmp_7958, i1 %xor_ln199_129" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5258 'or' 'or_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5259 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%xor_ln199_130 = xor i1 %tmp_7954, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5259 'xor' 'xor_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5260 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_228 = and i1 %or_ln199_97, i1 %xor_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5260 'and' 'and_ln199_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5261 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_229 = and i1 %tmp_7958, i1 %select_ln199_129" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5261 'and' 'and_ln199_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5262 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%or_ln199_248 = or i1 %and_ln199_227, i1 %and_ln199_229" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5262 'or' 'or_ln199_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5263 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%xor_ln199_131 = xor i1 %or_ln199_248, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5263 'xor' 'xor_ln199_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5264 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%and_ln199_230 = and i1 %tmp_7954, i1 %xor_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5264 'and' 'and_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_131)   --->   "%select_ln199_130 = select i1 %and_ln199_228, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5265 'select' 'select_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5266 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_98 = or i1 %and_ln199_228, i1 %and_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5266 'or' 'or_ln199_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5267 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_131 = select i1 %or_ln199_98, i16 %select_ln199_130, i16 %add_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5267 'select' 'select_ln199_131' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5268 [1/1] (0.00ns)   --->   "%zext_ln199_83 = zext i11 %denom_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5268 'zext' 'zext_ln199_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5269 [1/1] (0.00ns)   --->   "%sext_ln199_33 = sext i16 %masked_kernel_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5269 'sext' 'sext_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5270 [1/1] (1.94ns)   --->   "%mul_ln199_33 = mul i27 %zext_ln199_83, i27 %sext_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5270 'mul' 'mul_ln199_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5271 [1/1] (0.00ns)   --->   "%tmp_7985 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_33, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5271 'bitselect' 'tmp_7985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%trunc_ln199_32 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_33, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5272 'partselect' 'trunc_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5273 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%tmp_7986 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_33, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5273 'bitselect' 'tmp_7986' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5274 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%tmp_7987 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_33, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5274 'bitselect' 'tmp_7987' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5275 [1/1] (0.00ns)   --->   "%trunc_ln199_104 = trunc i27 %mul_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5275 'trunc' 'trunc_ln199_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5276 [1/1] (0.70ns)   --->   "%icmp_ln199_132 = icmp_ne  i5 %trunc_ln199_104, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5276 'icmp' 'icmp_ln199_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_232)   --->   "%tmp_7988 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_33, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5277 'bitselect' 'tmp_7988' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5278 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%or_ln199_99 = or i1 %tmp_7986, i1 %icmp_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5278 'or' 'or_ln199_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%and_ln199_231 = and i1 %or_ln199_99, i1 %tmp_7987" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5279 'and' 'and_ln199_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%zext_ln199_33 = zext i1 %and_ln199_231" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5280 'zext' 'zext_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5281 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_33 = add i16 %trunc_ln199_32, i16 %zext_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5281 'add' 'add_ln199_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5282 [1/1] (0.00ns)   --->   "%tmp_7989 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_33, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5282 'bitselect' 'tmp_7989' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_232)   --->   "%xor_ln199_132 = xor i1 %tmp_7989, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5283 'xor' 'xor_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5284 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_232 = and i1 %tmp_7988, i1 %xor_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5284 'and' 'and_ln199_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5285 [1/1] (0.00ns)   --->   "%tmp_3227 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_33, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5285 'partselect' 'tmp_3227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5286 [1/1] (0.70ns)   --->   "%icmp_ln199_133 = icmp_eq  i4 %tmp_3227, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5286 'icmp' 'icmp_ln199_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5287 [1/1] (0.00ns)   --->   "%tmp_3228 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_33, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5287 'partselect' 'tmp_3228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5288 [1/1] (0.70ns)   --->   "%icmp_ln199_134 = icmp_eq  i5 %tmp_3228, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5288 'icmp' 'icmp_ln199_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5289 [1/1] (0.70ns)   --->   "%icmp_ln199_135 = icmp_eq  i5 %tmp_3228, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5289 'icmp' 'icmp_ln199_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5290 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%select_ln199_132 = select i1 %and_ln199_232, i1 %icmp_ln199_134, i1 %icmp_ln199_135" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5290 'select' 'select_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5291 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%tmp_7990 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_33, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5291 'bitselect' 'tmp_7990' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%xor_ln199_321 = xor i1 %tmp_7990, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5292 'xor' 'xor_ln199_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5293 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%and_ln199_233 = and i1 %icmp_ln199_133, i1 %xor_ln199_321" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5293 'and' 'and_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%select_ln199_133 = select i1 %and_ln199_232, i1 %and_ln199_233, i1 %icmp_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5294 'select' 'select_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5295 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%and_ln199_234 = and i1 %and_ln199_232, i1 %icmp_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5295 'and' 'and_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%xor_ln199_133 = xor i1 %select_ln199_132, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5296 'xor' 'xor_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%or_ln199_100 = or i1 %tmp_7989, i1 %xor_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5297 'or' 'or_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%xor_ln199_134 = xor i1 %tmp_7985, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5298 'xor' 'xor_ln199_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5299 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_235 = and i1 %or_ln199_100, i1 %xor_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5299 'and' 'and_ln199_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5300 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_236 = and i1 %tmp_7989, i1 %select_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5300 'and' 'and_ln199_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%or_ln199_249 = or i1 %and_ln199_234, i1 %and_ln199_236" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5301 'or' 'or_ln199_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%xor_ln199_135 = xor i1 %or_ln199_249, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5302 'xor' 'xor_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%and_ln199_237 = and i1 %tmp_7985, i1 %xor_ln199_135" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5303 'and' 'and_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_135)   --->   "%select_ln199_134 = select i1 %and_ln199_235, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5304 'select' 'select_ln199_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5305 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_101 = or i1 %and_ln199_235, i1 %and_ln199_237" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5305 'or' 'or_ln199_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5306 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_135 = select i1 %or_ln199_101, i16 %select_ln199_134, i16 %add_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5306 'select' 'select_ln199_135' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5307 [1/1] (0.00ns)   --->   "%sext_ln199_34 = sext i16 %masked_kernel_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5307 'sext' 'sext_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5308 [1/1] (1.94ns)   --->   "%mul_ln199_34 = mul i27 %zext_ln199_83, i27 %sext_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5308 'mul' 'mul_ln199_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5309 [1/1] (0.00ns)   --->   "%tmp_7991 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_34, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5309 'bitselect' 'tmp_7991' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5310 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%trunc_ln199_33 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_34, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5310 'partselect' 'trunc_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%tmp_7992 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_34, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5311 'bitselect' 'tmp_7992' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%tmp_7993 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_34, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5312 'bitselect' 'tmp_7993' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5313 [1/1] (0.00ns)   --->   "%trunc_ln199_105 = trunc i27 %mul_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5313 'trunc' 'trunc_ln199_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5314 [1/1] (0.70ns)   --->   "%icmp_ln199_136 = icmp_ne  i5 %trunc_ln199_105, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5314 'icmp' 'icmp_ln199_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_239)   --->   "%tmp_7994 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_34, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5315 'bitselect' 'tmp_7994' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5316 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%or_ln199_102 = or i1 %tmp_7992, i1 %icmp_ln199_136" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5316 'or' 'or_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%and_ln199_238 = and i1 %or_ln199_102, i1 %tmp_7993" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5317 'and' 'and_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5318 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%zext_ln199_34 = zext i1 %and_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5318 'zext' 'zext_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5319 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_34 = add i16 %trunc_ln199_33, i16 %zext_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5319 'add' 'add_ln199_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5320 [1/1] (0.00ns)   --->   "%tmp_7995 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_34, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5320 'bitselect' 'tmp_7995' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_239)   --->   "%xor_ln199_136 = xor i1 %tmp_7995, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5321 'xor' 'xor_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5322 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_239 = and i1 %tmp_7994, i1 %xor_ln199_136" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5322 'and' 'and_ln199_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5323 [1/1] (0.00ns)   --->   "%tmp_3229 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_34, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5323 'partselect' 'tmp_3229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5324 [1/1] (0.70ns)   --->   "%icmp_ln199_137 = icmp_eq  i4 %tmp_3229, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5324 'icmp' 'icmp_ln199_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5325 [1/1] (0.00ns)   --->   "%tmp_3230 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_34, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5325 'partselect' 'tmp_3230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5326 [1/1] (0.70ns)   --->   "%icmp_ln199_138 = icmp_eq  i5 %tmp_3230, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5326 'icmp' 'icmp_ln199_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5327 [1/1] (0.70ns)   --->   "%icmp_ln199_139 = icmp_eq  i5 %tmp_3230, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5327 'icmp' 'icmp_ln199_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5328 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%select_ln199_136 = select i1 %and_ln199_239, i1 %icmp_ln199_138, i1 %icmp_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5328 'select' 'select_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%tmp_7996 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_34, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5329 'bitselect' 'tmp_7996' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%xor_ln199_322 = xor i1 %tmp_7996, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5330 'xor' 'xor_ln199_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%and_ln199_240 = and i1 %icmp_ln199_137, i1 %xor_ln199_322" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5331 'and' 'and_ln199_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5332 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%select_ln199_137 = select i1 %and_ln199_239, i1 %and_ln199_240, i1 %icmp_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5332 'select' 'select_ln199_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5333 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%and_ln199_241 = and i1 %and_ln199_239, i1 %icmp_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5333 'and' 'and_ln199_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5334 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%xor_ln199_137 = xor i1 %select_ln199_136, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5334 'xor' 'xor_ln199_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5335 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%or_ln199_103 = or i1 %tmp_7995, i1 %xor_ln199_137" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5335 'or' 'or_ln199_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5336 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%xor_ln199_138 = xor i1 %tmp_7991, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5336 'xor' 'xor_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5337 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_242 = and i1 %or_ln199_103, i1 %xor_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5337 'and' 'and_ln199_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5338 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_243 = and i1 %tmp_7995, i1 %select_ln199_137" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5338 'and' 'and_ln199_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5339 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%or_ln199_250 = or i1 %and_ln199_241, i1 %and_ln199_243" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5339 'or' 'or_ln199_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%xor_ln199_139 = xor i1 %or_ln199_250, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5340 'xor' 'xor_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%and_ln199_244 = and i1 %tmp_7991, i1 %xor_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5341 'and' 'and_ln199_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_139)   --->   "%select_ln199_138 = select i1 %and_ln199_242, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5342 'select' 'select_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5343 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_104 = or i1 %and_ln199_242, i1 %and_ln199_244" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5343 'or' 'or_ln199_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5344 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_139 = select i1 %or_ln199_104, i16 %select_ln199_138, i16 %add_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5344 'select' 'select_ln199_139' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5345 [1/1] (0.00ns)   --->   "%sext_ln199_35 = sext i16 %masked_kernel_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5345 'sext' 'sext_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5346 [1/1] (1.94ns)   --->   "%mul_ln199_35 = mul i27 %zext_ln199_83, i27 %sext_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5346 'mul' 'mul_ln199_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5347 [1/1] (0.00ns)   --->   "%tmp_7997 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_35, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5347 'bitselect' 'tmp_7997' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%trunc_ln199_34 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_35, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5348 'partselect' 'trunc_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%tmp_7998 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_35, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5349 'bitselect' 'tmp_7998' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%tmp_7999 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_35, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5350 'bitselect' 'tmp_7999' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5351 [1/1] (0.00ns)   --->   "%trunc_ln199_106 = trunc i27 %mul_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5351 'trunc' 'trunc_ln199_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5352 [1/1] (0.70ns)   --->   "%icmp_ln199_140 = icmp_ne  i5 %trunc_ln199_106, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5352 'icmp' 'icmp_ln199_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_246)   --->   "%tmp_8000 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_35, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5353 'bitselect' 'tmp_8000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5354 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%or_ln199_105 = or i1 %tmp_7998, i1 %icmp_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5354 'or' 'or_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%and_ln199_245 = and i1 %or_ln199_105, i1 %tmp_7999" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5355 'and' 'and_ln199_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%zext_ln199_35 = zext i1 %and_ln199_245" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5356 'zext' 'zext_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5357 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_35 = add i16 %trunc_ln199_34, i16 %zext_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5357 'add' 'add_ln199_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5358 [1/1] (0.00ns)   --->   "%tmp_8001 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_35, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5358 'bitselect' 'tmp_8001' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5359 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_246)   --->   "%xor_ln199_140 = xor i1 %tmp_8001, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5359 'xor' 'xor_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5360 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_246 = and i1 %tmp_8000, i1 %xor_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5360 'and' 'and_ln199_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5361 [1/1] (0.00ns)   --->   "%tmp_3231 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_35, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5361 'partselect' 'tmp_3231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5362 [1/1] (0.70ns)   --->   "%icmp_ln199_141 = icmp_eq  i4 %tmp_3231, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5362 'icmp' 'icmp_ln199_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5363 [1/1] (0.00ns)   --->   "%tmp_3232 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_35, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5363 'partselect' 'tmp_3232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5364 [1/1] (0.70ns)   --->   "%icmp_ln199_142 = icmp_eq  i5 %tmp_3232, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5364 'icmp' 'icmp_ln199_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5365 [1/1] (0.70ns)   --->   "%icmp_ln199_143 = icmp_eq  i5 %tmp_3232, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5365 'icmp' 'icmp_ln199_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%select_ln199_140 = select i1 %and_ln199_246, i1 %icmp_ln199_142, i1 %icmp_ln199_143" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5366 'select' 'select_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5367 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%tmp_8002 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_35, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5367 'bitselect' 'tmp_8002' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%xor_ln199_323 = xor i1 %tmp_8002, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5368 'xor' 'xor_ln199_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5369 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%and_ln199_247 = and i1 %icmp_ln199_141, i1 %xor_ln199_323" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5369 'and' 'and_ln199_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5370 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%select_ln199_141 = select i1 %and_ln199_246, i1 %and_ln199_247, i1 %icmp_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5370 'select' 'select_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%and_ln199_248 = and i1 %and_ln199_246, i1 %icmp_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5371 'and' 'and_ln199_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%xor_ln199_141 = xor i1 %select_ln199_140, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5372 'xor' 'xor_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%or_ln199_106 = or i1 %tmp_8001, i1 %xor_ln199_141" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5373 'or' 'or_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%xor_ln199_142 = xor i1 %tmp_7997, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5374 'xor' 'xor_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5375 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_249 = and i1 %or_ln199_106, i1 %xor_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5375 'and' 'and_ln199_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5376 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_250 = and i1 %tmp_8001, i1 %select_ln199_141" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5376 'and' 'and_ln199_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5377 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%or_ln199_251 = or i1 %and_ln199_248, i1 %and_ln199_250" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5377 'or' 'or_ln199_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5378 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%xor_ln199_143 = xor i1 %or_ln199_251, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5378 'xor' 'xor_ln199_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5379 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%and_ln199_251 = and i1 %tmp_7997, i1 %xor_ln199_143" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5379 'and' 'and_ln199_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5380 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_143)   --->   "%select_ln199_142 = select i1 %and_ln199_249, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5380 'select' 'select_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5381 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_107 = or i1 %and_ln199_249, i1 %and_ln199_251" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5381 'or' 'or_ln199_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5382 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_143 = select i1 %or_ln199_107, i16 %select_ln199_142, i16 %add_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5382 'select' 'select_ln199_143' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5383 [1/1] (0.00ns)   --->   "%zext_ln199_84 = zext i11 %denom_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5383 'zext' 'zext_ln199_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5384 [1/1] (0.00ns)   --->   "%sext_ln199_36 = sext i16 %masked_kernel_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5384 'sext' 'sext_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5385 [1/1] (1.94ns)   --->   "%mul_ln199_36 = mul i27 %zext_ln199_84, i27 %sext_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5385 'mul' 'mul_ln199_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5386 [1/1] (0.00ns)   --->   "%tmp_8028 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_36, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5386 'bitselect' 'tmp_8028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%trunc_ln199_35 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_36, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5387 'partselect' 'trunc_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%tmp_8029 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_36, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5388 'bitselect' 'tmp_8029' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5389 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%tmp_8030 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_36, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5389 'bitselect' 'tmp_8030' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5390 [1/1] (0.00ns)   --->   "%trunc_ln199_107 = trunc i27 %mul_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5390 'trunc' 'trunc_ln199_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5391 [1/1] (0.70ns)   --->   "%icmp_ln199_144 = icmp_ne  i5 %trunc_ln199_107, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5391 'icmp' 'icmp_ln199_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5392 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_253)   --->   "%tmp_8031 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_36, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5392 'bitselect' 'tmp_8031' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%or_ln199_108 = or i1 %tmp_8029, i1 %icmp_ln199_144" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5393 'or' 'or_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%and_ln199_252 = and i1 %or_ln199_108, i1 %tmp_8030" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5394 'and' 'and_ln199_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%zext_ln199_36 = zext i1 %and_ln199_252" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5395 'zext' 'zext_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5396 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_36 = add i16 %trunc_ln199_35, i16 %zext_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5396 'add' 'add_ln199_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5397 [1/1] (0.00ns)   --->   "%tmp_8032 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_36, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5397 'bitselect' 'tmp_8032' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_253)   --->   "%xor_ln199_144 = xor i1 %tmp_8032, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5398 'xor' 'xor_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_253 = and i1 %tmp_8031, i1 %xor_ln199_144" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5399 'and' 'and_ln199_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5400 [1/1] (0.00ns)   --->   "%tmp_3241 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_36, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5400 'partselect' 'tmp_3241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5401 [1/1] (0.70ns)   --->   "%icmp_ln199_145 = icmp_eq  i4 %tmp_3241, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5401 'icmp' 'icmp_ln199_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5402 [1/1] (0.00ns)   --->   "%tmp_3242 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_36, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5402 'partselect' 'tmp_3242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5403 [1/1] (0.70ns)   --->   "%icmp_ln199_146 = icmp_eq  i5 %tmp_3242, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5403 'icmp' 'icmp_ln199_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5404 [1/1] (0.70ns)   --->   "%icmp_ln199_147 = icmp_eq  i5 %tmp_3242, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5404 'icmp' 'icmp_ln199_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%select_ln199_144 = select i1 %and_ln199_253, i1 %icmp_ln199_146, i1 %icmp_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5405 'select' 'select_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%tmp_8033 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_36, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5406 'bitselect' 'tmp_8033' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5407 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%xor_ln199_324 = xor i1 %tmp_8033, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5407 'xor' 'xor_ln199_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%and_ln199_254 = and i1 %icmp_ln199_145, i1 %xor_ln199_324" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5408 'and' 'and_ln199_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%select_ln199_145 = select i1 %and_ln199_253, i1 %and_ln199_254, i1 %icmp_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5409 'select' 'select_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%and_ln199_255 = and i1 %and_ln199_253, i1 %icmp_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5410 'and' 'and_ln199_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%xor_ln199_145 = xor i1 %select_ln199_144, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5411 'xor' 'xor_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%or_ln199_109 = or i1 %tmp_8032, i1 %xor_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5412 'or' 'or_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%xor_ln199_146 = xor i1 %tmp_8028, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5413 'xor' 'xor_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5414 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_256 = and i1 %or_ln199_109, i1 %xor_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5414 'and' 'and_ln199_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5415 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_257 = and i1 %tmp_8032, i1 %select_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5415 'and' 'and_ln199_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%or_ln199_252 = or i1 %and_ln199_255, i1 %and_ln199_257" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5416 'or' 'or_ln199_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%xor_ln199_147 = xor i1 %or_ln199_252, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5417 'xor' 'xor_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5418 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%and_ln199_258 = and i1 %tmp_8028, i1 %xor_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5418 'and' 'and_ln199_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_147)   --->   "%select_ln199_146 = select i1 %and_ln199_256, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5419 'select' 'select_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5420 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_110 = or i1 %and_ln199_256, i1 %and_ln199_258" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5420 'or' 'or_ln199_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5421 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_147 = select i1 %or_ln199_110, i16 %select_ln199_146, i16 %add_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5421 'select' 'select_ln199_147' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5422 [1/1] (0.00ns)   --->   "%sext_ln199_37 = sext i16 %masked_kernel_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5422 'sext' 'sext_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5423 [1/1] (1.94ns)   --->   "%mul_ln199_37 = mul i27 %zext_ln199_84, i27 %sext_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5423 'mul' 'mul_ln199_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5424 [1/1] (0.00ns)   --->   "%tmp_8034 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_37, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5424 'bitselect' 'tmp_8034' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%trunc_ln199_36 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_37, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5425 'partselect' 'trunc_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%tmp_8035 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_37, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5426 'bitselect' 'tmp_8035' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%tmp_8036 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_37, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5427 'bitselect' 'tmp_8036' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5428 [1/1] (0.00ns)   --->   "%trunc_ln199_108 = trunc i27 %mul_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5428 'trunc' 'trunc_ln199_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5429 [1/1] (0.70ns)   --->   "%icmp_ln199_148 = icmp_ne  i5 %trunc_ln199_108, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5429 'icmp' 'icmp_ln199_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_260)   --->   "%tmp_8037 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_37, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5430 'bitselect' 'tmp_8037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5431 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%or_ln199_111 = or i1 %tmp_8035, i1 %icmp_ln199_148" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5431 'or' 'or_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5432 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%and_ln199_259 = and i1 %or_ln199_111, i1 %tmp_8036" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5432 'and' 'and_ln199_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5433 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%zext_ln199_37 = zext i1 %and_ln199_259" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5433 'zext' 'zext_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5434 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_37 = add i16 %trunc_ln199_36, i16 %zext_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5434 'add' 'add_ln199_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5435 [1/1] (0.00ns)   --->   "%tmp_8038 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_37, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5435 'bitselect' 'tmp_8038' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_260)   --->   "%xor_ln199_148 = xor i1 %tmp_8038, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5436 'xor' 'xor_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5437 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_260 = and i1 %tmp_8037, i1 %xor_ln199_148" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5437 'and' 'and_ln199_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5438 [1/1] (0.00ns)   --->   "%tmp_3243 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_37, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5438 'partselect' 'tmp_3243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5439 [1/1] (0.70ns)   --->   "%icmp_ln199_149 = icmp_eq  i4 %tmp_3243, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5439 'icmp' 'icmp_ln199_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5440 [1/1] (0.00ns)   --->   "%tmp_3244 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_37, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5440 'partselect' 'tmp_3244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5441 [1/1] (0.70ns)   --->   "%icmp_ln199_150 = icmp_eq  i5 %tmp_3244, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5441 'icmp' 'icmp_ln199_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5442 [1/1] (0.70ns)   --->   "%icmp_ln199_151 = icmp_eq  i5 %tmp_3244, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5442 'icmp' 'icmp_ln199_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5443 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%select_ln199_148 = select i1 %and_ln199_260, i1 %icmp_ln199_150, i1 %icmp_ln199_151" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5443 'select' 'select_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5444 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%tmp_8039 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_37, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5444 'bitselect' 'tmp_8039' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5445 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%xor_ln199_325 = xor i1 %tmp_8039, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5445 'xor' 'xor_ln199_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%and_ln199_261 = and i1 %icmp_ln199_149, i1 %xor_ln199_325" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5446 'and' 'and_ln199_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5447 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%select_ln199_149 = select i1 %and_ln199_260, i1 %and_ln199_261, i1 %icmp_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5447 'select' 'select_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%and_ln199_262 = and i1 %and_ln199_260, i1 %icmp_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5448 'and' 'and_ln199_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%xor_ln199_149 = xor i1 %select_ln199_148, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5449 'xor' 'xor_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5450 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%or_ln199_112 = or i1 %tmp_8038, i1 %xor_ln199_149" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5450 'or' 'or_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%xor_ln199_150 = xor i1 %tmp_8034, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5451 'xor' 'xor_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5452 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_263 = and i1 %or_ln199_112, i1 %xor_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5452 'and' 'and_ln199_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5453 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_264 = and i1 %tmp_8038, i1 %select_ln199_149" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5453 'and' 'and_ln199_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%or_ln199_253 = or i1 %and_ln199_262, i1 %and_ln199_264" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5454 'or' 'or_ln199_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%xor_ln199_151 = xor i1 %or_ln199_253, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5455 'xor' 'xor_ln199_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%and_ln199_265 = and i1 %tmp_8034, i1 %xor_ln199_151" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5456 'and' 'and_ln199_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5457 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_151)   --->   "%select_ln199_150 = select i1 %and_ln199_263, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5457 'select' 'select_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5458 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_113 = or i1 %and_ln199_263, i1 %and_ln199_265" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5458 'or' 'or_ln199_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5459 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_151 = select i1 %or_ln199_113, i16 %select_ln199_150, i16 %add_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5459 'select' 'select_ln199_151' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5460 [1/1] (0.00ns)   --->   "%sext_ln199_38 = sext i16 %masked_kernel_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5460 'sext' 'sext_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5461 [1/1] (1.94ns)   --->   "%mul_ln199_38 = mul i27 %zext_ln199_84, i27 %sext_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5461 'mul' 'mul_ln199_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5462 [1/1] (0.00ns)   --->   "%tmp_8040 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_38, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5462 'bitselect' 'tmp_8040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5463 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%trunc_ln199_37 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_38, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5463 'partselect' 'trunc_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5464 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%tmp_8041 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_38, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5464 'bitselect' 'tmp_8041' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%tmp_8042 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_38, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5465 'bitselect' 'tmp_8042' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5466 [1/1] (0.00ns)   --->   "%trunc_ln199_109 = trunc i27 %mul_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5466 'trunc' 'trunc_ln199_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5467 [1/1] (0.70ns)   --->   "%icmp_ln199_152 = icmp_ne  i5 %trunc_ln199_109, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5467 'icmp' 'icmp_ln199_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5468 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_267)   --->   "%tmp_8043 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_38, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5468 'bitselect' 'tmp_8043' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5469 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%or_ln199_114 = or i1 %tmp_8041, i1 %icmp_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5469 'or' 'or_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5470 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%and_ln199_266 = and i1 %or_ln199_114, i1 %tmp_8042" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5470 'and' 'and_ln199_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5471 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%zext_ln199_38 = zext i1 %and_ln199_266" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5471 'zext' 'zext_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5472 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_38 = add i16 %trunc_ln199_37, i16 %zext_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5472 'add' 'add_ln199_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5473 [1/1] (0.00ns)   --->   "%tmp_8044 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_38, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5473 'bitselect' 'tmp_8044' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_267)   --->   "%xor_ln199_152 = xor i1 %tmp_8044, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5474 'xor' 'xor_ln199_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5475 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_267 = and i1 %tmp_8043, i1 %xor_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5475 'and' 'and_ln199_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5476 [1/1] (0.00ns)   --->   "%tmp_3245 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_38, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5476 'partselect' 'tmp_3245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5477 [1/1] (0.70ns)   --->   "%icmp_ln199_153 = icmp_eq  i4 %tmp_3245, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5477 'icmp' 'icmp_ln199_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5478 [1/1] (0.00ns)   --->   "%tmp_3246 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_38, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5478 'partselect' 'tmp_3246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5479 [1/1] (0.70ns)   --->   "%icmp_ln199_154 = icmp_eq  i5 %tmp_3246, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5479 'icmp' 'icmp_ln199_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5480 [1/1] (0.70ns)   --->   "%icmp_ln199_155 = icmp_eq  i5 %tmp_3246, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5480 'icmp' 'icmp_ln199_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%select_ln199_152 = select i1 %and_ln199_267, i1 %icmp_ln199_154, i1 %icmp_ln199_155" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5481 'select' 'select_ln199_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%tmp_8045 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_38, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5482 'bitselect' 'tmp_8045' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%xor_ln199_326 = xor i1 %tmp_8045, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5483 'xor' 'xor_ln199_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%and_ln199_268 = and i1 %icmp_ln199_153, i1 %xor_ln199_326" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5484 'and' 'and_ln199_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%select_ln199_153 = select i1 %and_ln199_267, i1 %and_ln199_268, i1 %icmp_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5485 'select' 'select_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%and_ln199_269 = and i1 %and_ln199_267, i1 %icmp_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5486 'and' 'and_ln199_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%xor_ln199_153 = xor i1 %select_ln199_152, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5487 'xor' 'xor_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%or_ln199_115 = or i1 %tmp_8044, i1 %xor_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5488 'or' 'or_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%xor_ln199_154 = xor i1 %tmp_8040, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5489 'xor' 'xor_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5490 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_270 = and i1 %or_ln199_115, i1 %xor_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5490 'and' 'and_ln199_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5491 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_271 = and i1 %tmp_8044, i1 %select_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5491 'and' 'and_ln199_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%or_ln199_254 = or i1 %and_ln199_269, i1 %and_ln199_271" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5492 'or' 'or_ln199_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5493 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%xor_ln199_155 = xor i1 %or_ln199_254, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5493 'xor' 'xor_ln199_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5494 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%and_ln199_272 = and i1 %tmp_8040, i1 %xor_ln199_155" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5494 'and' 'and_ln199_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5495 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_155)   --->   "%select_ln199_154 = select i1 %and_ln199_270, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5495 'select' 'select_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5496 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_116 = or i1 %and_ln199_270, i1 %and_ln199_272" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5496 'or' 'or_ln199_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5497 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_155 = select i1 %or_ln199_116, i16 %select_ln199_154, i16 %add_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5497 'select' 'select_ln199_155' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5498 [1/1] (0.00ns)   --->   "%zext_ln199_85 = zext i11 %denom_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5498 'zext' 'zext_ln199_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5499 [1/1] (0.00ns)   --->   "%sext_ln199_39 = sext i16 %masked_kernel_85" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5499 'sext' 'sext_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5500 [1/1] (1.94ns)   --->   "%mul_ln199_39 = mul i27 %zext_ln199_85, i27 %sext_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5500 'mul' 'mul_ln199_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5501 [1/1] (0.00ns)   --->   "%tmp_8071 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_39, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5501 'bitselect' 'tmp_8071' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%trunc_ln199_38 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_39, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5502 'partselect' 'trunc_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5503 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%tmp_8072 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_39, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5503 'bitselect' 'tmp_8072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%tmp_8073 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_39, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5504 'bitselect' 'tmp_8073' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5505 [1/1] (0.00ns)   --->   "%trunc_ln199_110 = trunc i27 %mul_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5505 'trunc' 'trunc_ln199_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5506 [1/1] (0.70ns)   --->   "%icmp_ln199_156 = icmp_ne  i5 %trunc_ln199_110, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5506 'icmp' 'icmp_ln199_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5507 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_274)   --->   "%tmp_8074 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_39, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5507 'bitselect' 'tmp_8074' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5508 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%or_ln199_117 = or i1 %tmp_8072, i1 %icmp_ln199_156" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5508 'or' 'or_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5509 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%and_ln199_273 = and i1 %or_ln199_117, i1 %tmp_8073" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5509 'and' 'and_ln199_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%zext_ln199_39 = zext i1 %and_ln199_273" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5510 'zext' 'zext_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5511 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_39 = add i16 %trunc_ln199_38, i16 %zext_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5511 'add' 'add_ln199_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5512 [1/1] (0.00ns)   --->   "%tmp_8075 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_39, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5512 'bitselect' 'tmp_8075' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_274)   --->   "%xor_ln199_156 = xor i1 %tmp_8075, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5513 'xor' 'xor_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5514 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_274 = and i1 %tmp_8074, i1 %xor_ln199_156" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5514 'and' 'and_ln199_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5515 [1/1] (0.00ns)   --->   "%tmp_3255 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_39, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5515 'partselect' 'tmp_3255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5516 [1/1] (0.70ns)   --->   "%icmp_ln199_157 = icmp_eq  i4 %tmp_3255, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5516 'icmp' 'icmp_ln199_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5517 [1/1] (0.00ns)   --->   "%tmp_3256 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_39, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5517 'partselect' 'tmp_3256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5518 [1/1] (0.70ns)   --->   "%icmp_ln199_158 = icmp_eq  i5 %tmp_3256, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5518 'icmp' 'icmp_ln199_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5519 [1/1] (0.70ns)   --->   "%icmp_ln199_159 = icmp_eq  i5 %tmp_3256, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5519 'icmp' 'icmp_ln199_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5520 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%select_ln199_156 = select i1 %and_ln199_274, i1 %icmp_ln199_158, i1 %icmp_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5520 'select' 'select_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%tmp_8076 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_39, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5521 'bitselect' 'tmp_8076' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%xor_ln199_327 = xor i1 %tmp_8076, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5522 'xor' 'xor_ln199_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%and_ln199_275 = and i1 %icmp_ln199_157, i1 %xor_ln199_327" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5523 'and' 'and_ln199_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%select_ln199_157 = select i1 %and_ln199_274, i1 %and_ln199_275, i1 %icmp_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5524 'select' 'select_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5525 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%and_ln199_276 = and i1 %and_ln199_274, i1 %icmp_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5525 'and' 'and_ln199_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5526 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%xor_ln199_157 = xor i1 %select_ln199_156, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5526 'xor' 'xor_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%or_ln199_118 = or i1 %tmp_8075, i1 %xor_ln199_157" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5527 'or' 'or_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%xor_ln199_158 = xor i1 %tmp_8071, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5528 'xor' 'xor_ln199_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5529 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_277 = and i1 %or_ln199_118, i1 %xor_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5529 'and' 'and_ln199_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5530 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_278 = and i1 %tmp_8075, i1 %select_ln199_157" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5530 'and' 'and_ln199_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5531 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%or_ln199_255 = or i1 %and_ln199_276, i1 %and_ln199_278" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5531 'or' 'or_ln199_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5532 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%xor_ln199_159 = xor i1 %or_ln199_255, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5532 'xor' 'xor_ln199_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5533 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%and_ln199_279 = and i1 %tmp_8071, i1 %xor_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5533 'and' 'and_ln199_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5534 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_159)   --->   "%select_ln199_158 = select i1 %and_ln199_277, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5534 'select' 'select_ln199_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5535 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_119 = or i1 %and_ln199_277, i1 %and_ln199_279" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5535 'or' 'or_ln199_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5536 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_159 = select i1 %or_ln199_119, i16 %select_ln199_158, i16 %add_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5536 'select' 'select_ln199_159' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5537 [1/1] (0.00ns)   --->   "%sext_ln199_40 = sext i16 %masked_kernel_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5537 'sext' 'sext_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5538 [1/1] (1.94ns)   --->   "%mul_ln199_40 = mul i27 %zext_ln199_85, i27 %sext_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5538 'mul' 'mul_ln199_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5539 [1/1] (0.00ns)   --->   "%tmp_8077 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_40, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5539 'bitselect' 'tmp_8077' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5540 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%trunc_ln199_39 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_40, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5540 'partselect' 'trunc_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5541 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%tmp_8078 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_40, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5541 'bitselect' 'tmp_8078' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5542 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%tmp_8079 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_40, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5542 'bitselect' 'tmp_8079' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5543 [1/1] (0.00ns)   --->   "%trunc_ln199_111 = trunc i27 %mul_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5543 'trunc' 'trunc_ln199_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5544 [1/1] (0.70ns)   --->   "%icmp_ln199_160 = icmp_ne  i5 %trunc_ln199_111, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5544 'icmp' 'icmp_ln199_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_281)   --->   "%tmp_8080 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_40, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5545 'bitselect' 'tmp_8080' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5546 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%or_ln199_120 = or i1 %tmp_8078, i1 %icmp_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5546 'or' 'or_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%and_ln199_280 = and i1 %or_ln199_120, i1 %tmp_8079" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5547 'and' 'and_ln199_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%zext_ln199_40 = zext i1 %and_ln199_280" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5548 'zext' 'zext_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5549 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_40 = add i16 %trunc_ln199_39, i16 %zext_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5549 'add' 'add_ln199_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5550 [1/1] (0.00ns)   --->   "%tmp_8081 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_40, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5550 'bitselect' 'tmp_8081' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5551 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_281)   --->   "%xor_ln199_160 = xor i1 %tmp_8081, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5551 'xor' 'xor_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5552 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_281 = and i1 %tmp_8080, i1 %xor_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5552 'and' 'and_ln199_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5553 [1/1] (0.00ns)   --->   "%tmp_3257 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_40, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5553 'partselect' 'tmp_3257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5554 [1/1] (0.70ns)   --->   "%icmp_ln199_161 = icmp_eq  i4 %tmp_3257, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5554 'icmp' 'icmp_ln199_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5555 [1/1] (0.00ns)   --->   "%tmp_3258 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_40, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5555 'partselect' 'tmp_3258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5556 [1/1] (0.70ns)   --->   "%icmp_ln199_162 = icmp_eq  i5 %tmp_3258, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5556 'icmp' 'icmp_ln199_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5557 [1/1] (0.70ns)   --->   "%icmp_ln199_163 = icmp_eq  i5 %tmp_3258, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5557 'icmp' 'icmp_ln199_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%select_ln199_160 = select i1 %and_ln199_281, i1 %icmp_ln199_162, i1 %icmp_ln199_163" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5558 'select' 'select_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%tmp_8082 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_40, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5559 'bitselect' 'tmp_8082' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%xor_ln199_328 = xor i1 %tmp_8082, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5560 'xor' 'xor_ln199_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%and_ln199_282 = and i1 %icmp_ln199_161, i1 %xor_ln199_328" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5561 'and' 'and_ln199_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%select_ln199_161 = select i1 %and_ln199_281, i1 %and_ln199_282, i1 %icmp_ln199_162" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5562 'select' 'select_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%and_ln199_283 = and i1 %and_ln199_281, i1 %icmp_ln199_162" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5563 'and' 'and_ln199_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%xor_ln199_161 = xor i1 %select_ln199_160, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5564 'xor' 'xor_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%or_ln199_121 = or i1 %tmp_8081, i1 %xor_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5565 'or' 'or_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%xor_ln199_162 = xor i1 %tmp_8077, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5566 'xor' 'xor_ln199_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5567 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_284 = and i1 %or_ln199_121, i1 %xor_ln199_162" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5567 'and' 'and_ln199_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5568 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_285 = and i1 %tmp_8081, i1 %select_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5568 'and' 'and_ln199_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5569 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%or_ln199_256 = or i1 %and_ln199_283, i1 %and_ln199_285" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5569 'or' 'or_ln199_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5570 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%xor_ln199_163 = xor i1 %or_ln199_256, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5570 'xor' 'xor_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5571 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%and_ln199_286 = and i1 %tmp_8077, i1 %xor_ln199_163" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5571 'and' 'and_ln199_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_163)   --->   "%select_ln199_162 = select i1 %and_ln199_284, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5572 'select' 'select_ln199_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5573 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_122 = or i1 %and_ln199_284, i1 %and_ln199_286" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5573 'or' 'or_ln199_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5574 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_163 = select i1 %or_ln199_122, i16 %select_ln199_162, i16 %add_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5574 'select' 'select_ln199_163' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5575 [1/1] (0.00ns)   --->   "%sext_ln199_41 = sext i16 %masked_kernel_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5575 'sext' 'sext_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5576 [1/1] (1.94ns)   --->   "%mul_ln199_41 = mul i27 %zext_ln199_85, i27 %sext_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5576 'mul' 'mul_ln199_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5577 [1/1] (0.00ns)   --->   "%tmp_8083 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_41, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5577 'bitselect' 'tmp_8083' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5578 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%trunc_ln199_40 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_41, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5578 'partselect' 'trunc_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5579 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%tmp_8084 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_41, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5579 'bitselect' 'tmp_8084' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%tmp_8085 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_41, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5580 'bitselect' 'tmp_8085' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5581 [1/1] (0.00ns)   --->   "%trunc_ln199_112 = trunc i27 %mul_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5581 'trunc' 'trunc_ln199_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5582 [1/1] (0.70ns)   --->   "%icmp_ln199_164 = icmp_ne  i5 %trunc_ln199_112, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5582 'icmp' 'icmp_ln199_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5583 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_288)   --->   "%tmp_8086 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_41, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5583 'bitselect' 'tmp_8086' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%or_ln199_123 = or i1 %tmp_8084, i1 %icmp_ln199_164" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5584 'or' 'or_ln199_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%and_ln199_287 = and i1 %or_ln199_123, i1 %tmp_8085" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5585 'and' 'and_ln199_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%zext_ln199_41 = zext i1 %and_ln199_287" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5586 'zext' 'zext_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5587 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_41 = add i16 %trunc_ln199_40, i16 %zext_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5587 'add' 'add_ln199_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5588 [1/1] (0.00ns)   --->   "%tmp_8087 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_41, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5588 'bitselect' 'tmp_8087' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5589 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_288)   --->   "%xor_ln199_164 = xor i1 %tmp_8087, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5589 'xor' 'xor_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5590 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_288 = and i1 %tmp_8086, i1 %xor_ln199_164" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5590 'and' 'and_ln199_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5591 [1/1] (0.00ns)   --->   "%tmp_3259 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_41, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5591 'partselect' 'tmp_3259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5592 [1/1] (0.70ns)   --->   "%icmp_ln199_165 = icmp_eq  i4 %tmp_3259, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5592 'icmp' 'icmp_ln199_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5593 [1/1] (0.00ns)   --->   "%tmp_3260 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_41, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5593 'partselect' 'tmp_3260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5594 [1/1] (0.70ns)   --->   "%icmp_ln199_166 = icmp_eq  i5 %tmp_3260, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5594 'icmp' 'icmp_ln199_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5595 [1/1] (0.70ns)   --->   "%icmp_ln199_167 = icmp_eq  i5 %tmp_3260, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5595 'icmp' 'icmp_ln199_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5596 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%select_ln199_164 = select i1 %and_ln199_288, i1 %icmp_ln199_166, i1 %icmp_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5596 'select' 'select_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%tmp_8088 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_41, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5597 'bitselect' 'tmp_8088' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%xor_ln199_329 = xor i1 %tmp_8088, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5598 'xor' 'xor_ln199_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5599 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%and_ln199_289 = and i1 %icmp_ln199_165, i1 %xor_ln199_329" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5599 'and' 'and_ln199_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5600 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%select_ln199_165 = select i1 %and_ln199_288, i1 %and_ln199_289, i1 %icmp_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5600 'select' 'select_ln199_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5601 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%and_ln199_290 = and i1 %and_ln199_288, i1 %icmp_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5601 'and' 'and_ln199_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5602 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%xor_ln199_165 = xor i1 %select_ln199_164, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5602 'xor' 'xor_ln199_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5603 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%or_ln199_124 = or i1 %tmp_8087, i1 %xor_ln199_165" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5603 'or' 'or_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5604 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%xor_ln199_166 = xor i1 %tmp_8083, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5604 'xor' 'xor_ln199_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5605 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_291 = and i1 %or_ln199_124, i1 %xor_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5605 'and' 'and_ln199_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5606 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_292 = and i1 %tmp_8087, i1 %select_ln199_165" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5606 'and' 'and_ln199_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%or_ln199_257 = or i1 %and_ln199_290, i1 %and_ln199_292" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5607 'or' 'or_ln199_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%xor_ln199_167 = xor i1 %or_ln199_257, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5608 'xor' 'xor_ln199_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%and_ln199_293 = and i1 %tmp_8083, i1 %xor_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5609 'and' 'and_ln199_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_167)   --->   "%select_ln199_166 = select i1 %and_ln199_291, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5610 'select' 'select_ln199_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5611 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_125 = or i1 %and_ln199_291, i1 %and_ln199_293" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5611 'or' 'or_ln199_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5612 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_167 = select i1 %or_ln199_125, i16 %select_ln199_166, i16 %add_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5612 'select' 'select_ln199_167' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5613 [1/1] (0.00ns)   --->   "%zext_ln199_86 = zext i11 %denom_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5613 'zext' 'zext_ln199_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5614 [1/1] (0.00ns)   --->   "%sext_ln199_42 = sext i16 %masked_kernel_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5614 'sext' 'sext_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5615 [1/1] (1.94ns)   --->   "%mul_ln199_42 = mul i27 %zext_ln199_86, i27 %sext_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5615 'mul' 'mul_ln199_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5616 [1/1] (0.00ns)   --->   "%tmp_8114 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_42, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5616 'bitselect' 'tmp_8114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5617 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%trunc_ln199_41 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_42, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5617 'partselect' 'trunc_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%tmp_8115 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_42, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5618 'bitselect' 'tmp_8115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5619 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%tmp_8116 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_42, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5619 'bitselect' 'tmp_8116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5620 [1/1] (0.00ns)   --->   "%trunc_ln199_113 = trunc i27 %mul_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5620 'trunc' 'trunc_ln199_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5621 [1/1] (0.70ns)   --->   "%icmp_ln199_168 = icmp_ne  i5 %trunc_ln199_113, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5621 'icmp' 'icmp_ln199_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5622 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_295)   --->   "%tmp_8117 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_42, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5622 'bitselect' 'tmp_8117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%or_ln199_126 = or i1 %tmp_8115, i1 %icmp_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5623 'or' 'or_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%and_ln199_294 = and i1 %or_ln199_126, i1 %tmp_8116" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5624 'and' 'and_ln199_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%zext_ln199_42 = zext i1 %and_ln199_294" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5625 'zext' 'zext_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5626 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_42 = add i16 %trunc_ln199_41, i16 %zext_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5626 'add' 'add_ln199_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5627 [1/1] (0.00ns)   --->   "%tmp_8118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_42, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5627 'bitselect' 'tmp_8118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5628 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_295)   --->   "%xor_ln199_168 = xor i1 %tmp_8118, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5628 'xor' 'xor_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5629 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_295 = and i1 %tmp_8117, i1 %xor_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5629 'and' 'and_ln199_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5630 [1/1] (0.00ns)   --->   "%tmp_3269 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_42, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5630 'partselect' 'tmp_3269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5631 [1/1] (0.70ns)   --->   "%icmp_ln199_169 = icmp_eq  i4 %tmp_3269, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5631 'icmp' 'icmp_ln199_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5632 [1/1] (0.00ns)   --->   "%tmp_3270 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_42, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5632 'partselect' 'tmp_3270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5633 [1/1] (0.70ns)   --->   "%icmp_ln199_170 = icmp_eq  i5 %tmp_3270, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5633 'icmp' 'icmp_ln199_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5634 [1/1] (0.70ns)   --->   "%icmp_ln199_171 = icmp_eq  i5 %tmp_3270, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5634 'icmp' 'icmp_ln199_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5635 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%select_ln199_168 = select i1 %and_ln199_295, i1 %icmp_ln199_170, i1 %icmp_ln199_171" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5635 'select' 'select_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5636 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%tmp_8119 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_42, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5636 'bitselect' 'tmp_8119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5637 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%xor_ln199_330 = xor i1 %tmp_8119, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5637 'xor' 'xor_ln199_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5638 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%and_ln199_296 = and i1 %icmp_ln199_169, i1 %xor_ln199_330" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5638 'and' 'and_ln199_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5639 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%select_ln199_169 = select i1 %and_ln199_295, i1 %and_ln199_296, i1 %icmp_ln199_170" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5639 'select' 'select_ln199_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5640 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%and_ln199_297 = and i1 %and_ln199_295, i1 %icmp_ln199_170" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5640 'and' 'and_ln199_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5641 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%xor_ln199_169 = xor i1 %select_ln199_168, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5641 'xor' 'xor_ln199_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5642 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%or_ln199_127 = or i1 %tmp_8118, i1 %xor_ln199_169" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5642 'or' 'or_ln199_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5643 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%xor_ln199_170 = xor i1 %tmp_8114, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5643 'xor' 'xor_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5644 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_298 = and i1 %or_ln199_127, i1 %xor_ln199_170" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5644 'and' 'and_ln199_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5645 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_299 = and i1 %tmp_8118, i1 %select_ln199_169" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5645 'and' 'and_ln199_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5646 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%or_ln199_258 = or i1 %and_ln199_297, i1 %and_ln199_299" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5646 'or' 'or_ln199_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%xor_ln199_171 = xor i1 %or_ln199_258, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5647 'xor' 'xor_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%and_ln199_300 = and i1 %tmp_8114, i1 %xor_ln199_171" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5648 'and' 'and_ln199_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_171)   --->   "%select_ln199_170 = select i1 %and_ln199_298, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5649 'select' 'select_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5650 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_128 = or i1 %and_ln199_298, i1 %and_ln199_300" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5650 'or' 'or_ln199_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5651 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_171 = select i1 %or_ln199_128, i16 %select_ln199_170, i16 %add_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5651 'select' 'select_ln199_171' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5652 [1/1] (0.00ns)   --->   "%sext_ln199_43 = sext i16 %masked_kernel_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5652 'sext' 'sext_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5653 [1/1] (1.94ns)   --->   "%mul_ln199_43 = mul i27 %zext_ln199_86, i27 %sext_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5653 'mul' 'mul_ln199_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5654 [1/1] (0.00ns)   --->   "%tmp_8120 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_43, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5654 'bitselect' 'tmp_8120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5655 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%trunc_ln199_42 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_43, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5655 'partselect' 'trunc_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5656 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%tmp_8121 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_43, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5656 'bitselect' 'tmp_8121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5657 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%tmp_8122 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_43, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5657 'bitselect' 'tmp_8122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5658 [1/1] (0.00ns)   --->   "%trunc_ln199_114 = trunc i27 %mul_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5658 'trunc' 'trunc_ln199_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5659 [1/1] (0.70ns)   --->   "%icmp_ln199_172 = icmp_ne  i5 %trunc_ln199_114, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5659 'icmp' 'icmp_ln199_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5660 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_302)   --->   "%tmp_8123 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_43, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5660 'bitselect' 'tmp_8123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5661 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%or_ln199_129 = or i1 %tmp_8121, i1 %icmp_ln199_172" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5661 'or' 'or_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%and_ln199_301 = and i1 %or_ln199_129, i1 %tmp_8122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5662 'and' 'and_ln199_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5663 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%zext_ln199_43 = zext i1 %and_ln199_301" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5663 'zext' 'zext_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5664 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_43 = add i16 %trunc_ln199_42, i16 %zext_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5664 'add' 'add_ln199_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5665 [1/1] (0.00ns)   --->   "%tmp_8124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_43, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5665 'bitselect' 'tmp_8124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_302)   --->   "%xor_ln199_172 = xor i1 %tmp_8124, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5666 'xor' 'xor_ln199_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5667 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_302 = and i1 %tmp_8123, i1 %xor_ln199_172" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5667 'and' 'and_ln199_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5668 [1/1] (0.00ns)   --->   "%tmp_3271 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_43, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5668 'partselect' 'tmp_3271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5669 [1/1] (0.70ns)   --->   "%icmp_ln199_173 = icmp_eq  i4 %tmp_3271, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5669 'icmp' 'icmp_ln199_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5670 [1/1] (0.00ns)   --->   "%tmp_3272 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_43, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5670 'partselect' 'tmp_3272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5671 [1/1] (0.70ns)   --->   "%icmp_ln199_174 = icmp_eq  i5 %tmp_3272, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5671 'icmp' 'icmp_ln199_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5672 [1/1] (0.70ns)   --->   "%icmp_ln199_175 = icmp_eq  i5 %tmp_3272, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5672 'icmp' 'icmp_ln199_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5673 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%select_ln199_172 = select i1 %and_ln199_302, i1 %icmp_ln199_174, i1 %icmp_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5673 'select' 'select_ln199_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5674 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%tmp_8125 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_43, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5674 'bitselect' 'tmp_8125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%xor_ln199_331 = xor i1 %tmp_8125, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5675 'xor' 'xor_ln199_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%and_ln199_303 = and i1 %icmp_ln199_173, i1 %xor_ln199_331" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5676 'and' 'and_ln199_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%select_ln199_173 = select i1 %and_ln199_302, i1 %and_ln199_303, i1 %icmp_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5677 'select' 'select_ln199_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5678 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%and_ln199_304 = and i1 %and_ln199_302, i1 %icmp_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5678 'and' 'and_ln199_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%xor_ln199_173 = xor i1 %select_ln199_172, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5679 'xor' 'xor_ln199_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%or_ln199_130 = or i1 %tmp_8124, i1 %xor_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5680 'or' 'or_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%xor_ln199_174 = xor i1 %tmp_8120, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5681 'xor' 'xor_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5682 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_305 = and i1 %or_ln199_130, i1 %xor_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5682 'and' 'and_ln199_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5683 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_306 = and i1 %tmp_8124, i1 %select_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5683 'and' 'and_ln199_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5684 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%or_ln199_259 = or i1 %and_ln199_304, i1 %and_ln199_306" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5684 'or' 'or_ln199_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5685 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%xor_ln199_175 = xor i1 %or_ln199_259, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5685 'xor' 'xor_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%and_ln199_307 = and i1 %tmp_8120, i1 %xor_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5686 'and' 'and_ln199_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_175)   --->   "%select_ln199_174 = select i1 %and_ln199_305, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5687 'select' 'select_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5688 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_131 = or i1 %and_ln199_305, i1 %and_ln199_307" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5688 'or' 'or_ln199_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5689 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_175 = select i1 %or_ln199_131, i16 %select_ln199_174, i16 %add_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5689 'select' 'select_ln199_175' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5690 [1/1] (0.00ns)   --->   "%sext_ln199_44 = sext i16 %masked_kernel_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5690 'sext' 'sext_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5691 [1/1] (1.94ns)   --->   "%mul_ln199_44 = mul i27 %zext_ln199_86, i27 %sext_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5691 'mul' 'mul_ln199_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5692 [1/1] (0.00ns)   --->   "%tmp_8126 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_44, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5692 'bitselect' 'tmp_8126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5693 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%trunc_ln199_43 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_44, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5693 'partselect' 'trunc_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5694 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%tmp_8127 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_44, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5694 'bitselect' 'tmp_8127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5695 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%tmp_8128 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_44, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5695 'bitselect' 'tmp_8128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5696 [1/1] (0.00ns)   --->   "%trunc_ln199_115 = trunc i27 %mul_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5696 'trunc' 'trunc_ln199_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5697 [1/1] (0.70ns)   --->   "%icmp_ln199_176 = icmp_ne  i5 %trunc_ln199_115, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5697 'icmp' 'icmp_ln199_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5698 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_309)   --->   "%tmp_8129 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_44, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5698 'bitselect' 'tmp_8129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5699 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%or_ln199_132 = or i1 %tmp_8127, i1 %icmp_ln199_176" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5699 'or' 'or_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5700 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%and_ln199_308 = and i1 %or_ln199_132, i1 %tmp_8128" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5700 'and' 'and_ln199_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%zext_ln199_44 = zext i1 %and_ln199_308" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5701 'zext' 'zext_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5702 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_44 = add i16 %trunc_ln199_43, i16 %zext_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5702 'add' 'add_ln199_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5703 [1/1] (0.00ns)   --->   "%tmp_8130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_44, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5703 'bitselect' 'tmp_8130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5704 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_309)   --->   "%xor_ln199_176 = xor i1 %tmp_8130, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5704 'xor' 'xor_ln199_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5705 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_309 = and i1 %tmp_8129, i1 %xor_ln199_176" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5705 'and' 'and_ln199_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5706 [1/1] (0.00ns)   --->   "%tmp_3273 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_44, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5706 'partselect' 'tmp_3273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5707 [1/1] (0.70ns)   --->   "%icmp_ln199_177 = icmp_eq  i4 %tmp_3273, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5707 'icmp' 'icmp_ln199_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5708 [1/1] (0.00ns)   --->   "%tmp_3274 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_44, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5708 'partselect' 'tmp_3274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5709 [1/1] (0.70ns)   --->   "%icmp_ln199_178 = icmp_eq  i5 %tmp_3274, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5709 'icmp' 'icmp_ln199_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5710 [1/1] (0.70ns)   --->   "%icmp_ln199_179 = icmp_eq  i5 %tmp_3274, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5710 'icmp' 'icmp_ln199_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5711 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%select_ln199_176 = select i1 %and_ln199_309, i1 %icmp_ln199_178, i1 %icmp_ln199_179" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5711 'select' 'select_ln199_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5712 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%tmp_8131 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_44, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5712 'bitselect' 'tmp_8131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%xor_ln199_332 = xor i1 %tmp_8131, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5713 'xor' 'xor_ln199_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5714 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%and_ln199_310 = and i1 %icmp_ln199_177, i1 %xor_ln199_332" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5714 'and' 'and_ln199_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5715 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%select_ln199_177 = select i1 %and_ln199_309, i1 %and_ln199_310, i1 %icmp_ln199_178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5715 'select' 'select_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5716 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%and_ln199_311 = and i1 %and_ln199_309, i1 %icmp_ln199_178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5716 'and' 'and_ln199_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5717 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%xor_ln199_177 = xor i1 %select_ln199_176, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5717 'xor' 'xor_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5718 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%or_ln199_133 = or i1 %tmp_8130, i1 %xor_ln199_177" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5718 'or' 'or_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5719 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%xor_ln199_178 = xor i1 %tmp_8126, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5719 'xor' 'xor_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5720 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_312 = and i1 %or_ln199_133, i1 %xor_ln199_178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5720 'and' 'and_ln199_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5721 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_313 = and i1 %tmp_8130, i1 %select_ln199_177" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5721 'and' 'and_ln199_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5722 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%or_ln199_260 = or i1 %and_ln199_311, i1 %and_ln199_313" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5722 'or' 'or_ln199_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5723 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%xor_ln199_179 = xor i1 %or_ln199_260, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5723 'xor' 'xor_ln199_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5724 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%and_ln199_314 = and i1 %tmp_8126, i1 %xor_ln199_179" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5724 'and' 'and_ln199_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_179)   --->   "%select_ln199_178 = select i1 %and_ln199_312, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5725 'select' 'select_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5726 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_134 = or i1 %and_ln199_312, i1 %and_ln199_314" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5726 'or' 'or_ln199_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5727 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_179 = select i1 %or_ln199_134, i16 %select_ln199_178, i16 %add_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5727 'select' 'select_ln199_179' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5728 [1/1] (0.00ns)   --->   "%zext_ln199_87 = zext i11 %denom_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5728 'zext' 'zext_ln199_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5729 [1/1] (0.00ns)   --->   "%sext_ln199_45 = sext i16 %masked_kernel_87" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5729 'sext' 'sext_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5730 [1/1] (1.94ns)   --->   "%mul_ln199_45 = mul i27 %zext_ln199_87, i27 %sext_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5730 'mul' 'mul_ln199_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5731 [1/1] (0.00ns)   --->   "%tmp_8157 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_45, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5731 'bitselect' 'tmp_8157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%trunc_ln199_44 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_45, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5732 'partselect' 'trunc_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%tmp_8158 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_45, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5733 'bitselect' 'tmp_8158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5734 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%tmp_8159 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_45, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5734 'bitselect' 'tmp_8159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5735 [1/1] (0.00ns)   --->   "%trunc_ln199_116 = trunc i27 %mul_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5735 'trunc' 'trunc_ln199_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5736 [1/1] (0.70ns)   --->   "%icmp_ln199_180 = icmp_ne  i5 %trunc_ln199_116, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5736 'icmp' 'icmp_ln199_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_316)   --->   "%tmp_8160 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_45, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5737 'bitselect' 'tmp_8160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5738 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%or_ln199_135 = or i1 %tmp_8158, i1 %icmp_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5738 'or' 'or_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5739 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%and_ln199_315 = and i1 %or_ln199_135, i1 %tmp_8159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5739 'and' 'and_ln199_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%zext_ln199_45 = zext i1 %and_ln199_315" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5740 'zext' 'zext_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5741 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_45 = add i16 %trunc_ln199_44, i16 %zext_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5741 'add' 'add_ln199_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5742 [1/1] (0.00ns)   --->   "%tmp_8161 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_45, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5742 'bitselect' 'tmp_8161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5743 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_316)   --->   "%xor_ln199_180 = xor i1 %tmp_8161, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5743 'xor' 'xor_ln199_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5744 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_316 = and i1 %tmp_8160, i1 %xor_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5744 'and' 'and_ln199_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5745 [1/1] (0.00ns)   --->   "%tmp_3283 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_45, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5745 'partselect' 'tmp_3283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5746 [1/1] (0.70ns)   --->   "%icmp_ln199_181 = icmp_eq  i4 %tmp_3283, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5746 'icmp' 'icmp_ln199_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5747 [1/1] (0.00ns)   --->   "%tmp_3284 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_45, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5747 'partselect' 'tmp_3284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5748 [1/1] (0.70ns)   --->   "%icmp_ln199_182 = icmp_eq  i5 %tmp_3284, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5748 'icmp' 'icmp_ln199_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5749 [1/1] (0.70ns)   --->   "%icmp_ln199_183 = icmp_eq  i5 %tmp_3284, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5749 'icmp' 'icmp_ln199_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5750 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%select_ln199_180 = select i1 %and_ln199_316, i1 %icmp_ln199_182, i1 %icmp_ln199_183" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5750 'select' 'select_ln199_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5751 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%tmp_8162 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_45, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5751 'bitselect' 'tmp_8162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5752 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%xor_ln199_333 = xor i1 %tmp_8162, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5752 'xor' 'xor_ln199_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5753 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%and_ln199_317 = and i1 %icmp_ln199_181, i1 %xor_ln199_333" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5753 'and' 'and_ln199_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5754 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%select_ln199_181 = select i1 %and_ln199_316, i1 %and_ln199_317, i1 %icmp_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5754 'select' 'select_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%and_ln199_318 = and i1 %and_ln199_316, i1 %icmp_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5755 'and' 'and_ln199_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5756 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%xor_ln199_181 = xor i1 %select_ln199_180, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5756 'xor' 'xor_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%or_ln199_136 = or i1 %tmp_8161, i1 %xor_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5757 'or' 'or_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5758 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%xor_ln199_182 = xor i1 %tmp_8157, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5758 'xor' 'xor_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5759 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_319 = and i1 %or_ln199_136, i1 %xor_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5759 'and' 'and_ln199_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5760 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_320 = and i1 %tmp_8161, i1 %select_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5760 'and' 'and_ln199_320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5761 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%or_ln199_261 = or i1 %and_ln199_318, i1 %and_ln199_320" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5761 'or' 'or_ln199_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5762 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%xor_ln199_183 = xor i1 %or_ln199_261, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5762 'xor' 'xor_ln199_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5763 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%and_ln199_321 = and i1 %tmp_8157, i1 %xor_ln199_183" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5763 'and' 'and_ln199_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5764 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_183)   --->   "%select_ln199_182 = select i1 %and_ln199_319, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5764 'select' 'select_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5765 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_137 = or i1 %and_ln199_319, i1 %and_ln199_321" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5765 'or' 'or_ln199_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5766 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_183 = select i1 %or_ln199_137, i16 %select_ln199_182, i16 %add_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5766 'select' 'select_ln199_183' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5767 [1/1] (0.00ns)   --->   "%sext_ln199_46 = sext i16 %masked_kernel_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5767 'sext' 'sext_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5768 [1/1] (1.94ns)   --->   "%mul_ln199_46 = mul i27 %zext_ln199_87, i27 %sext_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5768 'mul' 'mul_ln199_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5769 [1/1] (0.00ns)   --->   "%tmp_8163 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_46, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5769 'bitselect' 'tmp_8163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5770 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%trunc_ln199_45 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_46, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5770 'partselect' 'trunc_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%tmp_8164 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_46, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5771 'bitselect' 'tmp_8164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%tmp_8165 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_46, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5772 'bitselect' 'tmp_8165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5773 [1/1] (0.00ns)   --->   "%trunc_ln199_117 = trunc i27 %mul_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5773 'trunc' 'trunc_ln199_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5774 [1/1] (0.70ns)   --->   "%icmp_ln199_184 = icmp_ne  i5 %trunc_ln199_117, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5774 'icmp' 'icmp_ln199_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_323)   --->   "%tmp_8166 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_46, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5775 'bitselect' 'tmp_8166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5776 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%or_ln199_138 = or i1 %tmp_8164, i1 %icmp_ln199_184" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5776 'or' 'or_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5777 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%and_ln199_322 = and i1 %or_ln199_138, i1 %tmp_8165" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5777 'and' 'and_ln199_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%zext_ln199_46 = zext i1 %and_ln199_322" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5778 'zext' 'zext_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5779 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_46 = add i16 %trunc_ln199_45, i16 %zext_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5779 'add' 'add_ln199_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5780 [1/1] (0.00ns)   --->   "%tmp_8167 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_46, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5780 'bitselect' 'tmp_8167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5781 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_323)   --->   "%xor_ln199_184 = xor i1 %tmp_8167, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5781 'xor' 'xor_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5782 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_323 = and i1 %tmp_8166, i1 %xor_ln199_184" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5782 'and' 'and_ln199_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5783 [1/1] (0.00ns)   --->   "%tmp_3285 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_46, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5783 'partselect' 'tmp_3285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5784 [1/1] (0.70ns)   --->   "%icmp_ln199_185 = icmp_eq  i4 %tmp_3285, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5784 'icmp' 'icmp_ln199_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5785 [1/1] (0.00ns)   --->   "%tmp_3286 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_46, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5785 'partselect' 'tmp_3286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5786 [1/1] (0.70ns)   --->   "%icmp_ln199_186 = icmp_eq  i5 %tmp_3286, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5786 'icmp' 'icmp_ln199_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5787 [1/1] (0.70ns)   --->   "%icmp_ln199_187 = icmp_eq  i5 %tmp_3286, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5787 'icmp' 'icmp_ln199_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%select_ln199_184 = select i1 %and_ln199_323, i1 %icmp_ln199_186, i1 %icmp_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5788 'select' 'select_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5789 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%tmp_8168 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_46, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5789 'bitselect' 'tmp_8168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5790 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%xor_ln199_334 = xor i1 %tmp_8168, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5790 'xor' 'xor_ln199_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5791 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%and_ln199_324 = and i1 %icmp_ln199_185, i1 %xor_ln199_334" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5791 'and' 'and_ln199_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5792 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%select_ln199_185 = select i1 %and_ln199_323, i1 %and_ln199_324, i1 %icmp_ln199_186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5792 'select' 'select_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5793 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%and_ln199_325 = and i1 %and_ln199_323, i1 %icmp_ln199_186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5793 'and' 'and_ln199_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5794 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%xor_ln199_185 = xor i1 %select_ln199_184, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5794 'xor' 'xor_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%or_ln199_139 = or i1 %tmp_8167, i1 %xor_ln199_185" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5795 'or' 'or_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5796 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%xor_ln199_186 = xor i1 %tmp_8163, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5796 'xor' 'xor_ln199_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5797 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_326 = and i1 %or_ln199_139, i1 %xor_ln199_186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5797 'and' 'and_ln199_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5798 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_327 = and i1 %tmp_8167, i1 %select_ln199_185" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5798 'and' 'and_ln199_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%or_ln199_262 = or i1 %and_ln199_325, i1 %and_ln199_327" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5799 'or' 'or_ln199_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%xor_ln199_187 = xor i1 %or_ln199_262, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5800 'xor' 'xor_ln199_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5801 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%and_ln199_328 = and i1 %tmp_8163, i1 %xor_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5801 'and' 'and_ln199_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_187)   --->   "%select_ln199_186 = select i1 %and_ln199_326, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5802 'select' 'select_ln199_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5803 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_140 = or i1 %and_ln199_326, i1 %and_ln199_328" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5803 'or' 'or_ln199_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5804 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_187 = select i1 %or_ln199_140, i16 %select_ln199_186, i16 %add_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5804 'select' 'select_ln199_187' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5805 [1/1] (0.00ns)   --->   "%sext_ln199_47 = sext i16 %masked_kernel_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5805 'sext' 'sext_ln199_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5806 [1/1] (1.94ns)   --->   "%mul_ln199_47 = mul i27 %zext_ln199_87, i27 %sext_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5806 'mul' 'mul_ln199_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5807 [1/1] (0.00ns)   --->   "%tmp_8169 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_47, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5807 'bitselect' 'tmp_8169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5808 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%trunc_ln199_46 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_47, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5808 'partselect' 'trunc_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%tmp_8170 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_47, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5809 'bitselect' 'tmp_8170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%tmp_8171 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_47, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5810 'bitselect' 'tmp_8171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5811 [1/1] (0.00ns)   --->   "%trunc_ln199_118 = trunc i27 %mul_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5811 'trunc' 'trunc_ln199_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5812 [1/1] (0.70ns)   --->   "%icmp_ln199_188 = icmp_ne  i5 %trunc_ln199_118, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5812 'icmp' 'icmp_ln199_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5813 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_330)   --->   "%tmp_8172 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_47, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5813 'bitselect' 'tmp_8172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5814 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%or_ln199_141 = or i1 %tmp_8170, i1 %icmp_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5814 'or' 'or_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%and_ln199_329 = and i1 %or_ln199_141, i1 %tmp_8171" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5815 'and' 'and_ln199_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%zext_ln199_47 = zext i1 %and_ln199_329" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5816 'zext' 'zext_ln199_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5817 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_47 = add i16 %trunc_ln199_46, i16 %zext_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5817 'add' 'add_ln199_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5818 [1/1] (0.00ns)   --->   "%tmp_8173 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_47, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5818 'bitselect' 'tmp_8173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5819 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_330)   --->   "%xor_ln199_188 = xor i1 %tmp_8173, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5819 'xor' 'xor_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5820 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_330 = and i1 %tmp_8172, i1 %xor_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5820 'and' 'and_ln199_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5821 [1/1] (0.00ns)   --->   "%tmp_3287 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_47, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5821 'partselect' 'tmp_3287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5822 [1/1] (0.70ns)   --->   "%icmp_ln199_189 = icmp_eq  i4 %tmp_3287, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5822 'icmp' 'icmp_ln199_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5823 [1/1] (0.00ns)   --->   "%tmp_3288 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_47, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5823 'partselect' 'tmp_3288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5824 [1/1] (0.70ns)   --->   "%icmp_ln199_190 = icmp_eq  i5 %tmp_3288, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5824 'icmp' 'icmp_ln199_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5825 [1/1] (0.70ns)   --->   "%icmp_ln199_191 = icmp_eq  i5 %tmp_3288, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5825 'icmp' 'icmp_ln199_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5826 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%select_ln199_188 = select i1 %and_ln199_330, i1 %icmp_ln199_190, i1 %icmp_ln199_191" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5826 'select' 'select_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%tmp_8174 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_47, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5827 'bitselect' 'tmp_8174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%xor_ln199_335 = xor i1 %tmp_8174, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5828 'xor' 'xor_ln199_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%and_ln199_331 = and i1 %icmp_ln199_189, i1 %xor_ln199_335" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5829 'and' 'and_ln199_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%select_ln199_189 = select i1 %and_ln199_330, i1 %and_ln199_331, i1 %icmp_ln199_190" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5830 'select' 'select_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%and_ln199_332 = and i1 %and_ln199_330, i1 %icmp_ln199_190" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5831 'and' 'and_ln199_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%xor_ln199_189 = xor i1 %select_ln199_188, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5832 'xor' 'xor_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%or_ln199_142 = or i1 %tmp_8173, i1 %xor_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5833 'or' 'or_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%xor_ln199_190 = xor i1 %tmp_8169, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5834 'xor' 'xor_ln199_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5835 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_333 = and i1 %or_ln199_142, i1 %xor_ln199_190" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5835 'and' 'and_ln199_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5836 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_334 = and i1 %tmp_8173, i1 %select_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5836 'and' 'and_ln199_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%or_ln199_263 = or i1 %and_ln199_332, i1 %and_ln199_334" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5837 'or' 'or_ln199_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%xor_ln199_191 = xor i1 %or_ln199_263, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5838 'xor' 'xor_ln199_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%and_ln199_335 = and i1 %tmp_8169, i1 %xor_ln199_191" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5839 'and' 'and_ln199_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5840 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_191)   --->   "%select_ln199_190 = select i1 %and_ln199_333, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5840 'select' 'select_ln199_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5841 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_143 = or i1 %and_ln199_333, i1 %and_ln199_335" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5841 'or' 'or_ln199_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5842 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_191 = select i1 %or_ln199_143, i16 %select_ln199_190, i16 %add_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5842 'select' 'select_ln199_191' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5843 [1/1] (0.00ns)   --->   "%zext_ln199_88 = zext i11 %denom_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5843 'zext' 'zext_ln199_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5844 [1/1] (0.00ns)   --->   "%sext_ln199_48 = sext i16 %masked_kernel_88" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5844 'sext' 'sext_ln199_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5845 [1/1] (1.94ns)   --->   "%mul_ln199_48 = mul i27 %zext_ln199_88, i27 %sext_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5845 'mul' 'mul_ln199_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5846 [1/1] (0.00ns)   --->   "%tmp_8200 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_48, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5846 'bitselect' 'tmp_8200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%trunc_ln199_47 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_48, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5847 'partselect' 'trunc_ln199_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5848 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%tmp_8201 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_48, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5848 'bitselect' 'tmp_8201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%tmp_8202 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_48, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5849 'bitselect' 'tmp_8202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5850 [1/1] (0.00ns)   --->   "%trunc_ln199_119 = trunc i27 %mul_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5850 'trunc' 'trunc_ln199_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5851 [1/1] (0.70ns)   --->   "%icmp_ln199_192 = icmp_ne  i5 %trunc_ln199_119, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5851 'icmp' 'icmp_ln199_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5852 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_337)   --->   "%tmp_8203 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_48, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5852 'bitselect' 'tmp_8203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5853 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%or_ln199_144 = or i1 %tmp_8201, i1 %icmp_ln199_192" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5853 'or' 'or_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%and_ln199_336 = and i1 %or_ln199_144, i1 %tmp_8202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5854 'and' 'and_ln199_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_48)   --->   "%zext_ln199_48 = zext i1 %and_ln199_336" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5855 'zext' 'zext_ln199_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5856 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_48 = add i16 %trunc_ln199_47, i16 %zext_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5856 'add' 'add_ln199_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5857 [1/1] (0.00ns)   --->   "%tmp_8204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_48, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5857 'bitselect' 'tmp_8204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5858 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_337)   --->   "%xor_ln199_192 = xor i1 %tmp_8204, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5858 'xor' 'xor_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5859 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_337 = and i1 %tmp_8203, i1 %xor_ln199_192" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5859 'and' 'and_ln199_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5860 [1/1] (0.00ns)   --->   "%tmp_3297 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_48, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5860 'partselect' 'tmp_3297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5861 [1/1] (0.70ns)   --->   "%icmp_ln199_193 = icmp_eq  i4 %tmp_3297, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5861 'icmp' 'icmp_ln199_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5862 [1/1] (0.00ns)   --->   "%tmp_3298 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_48, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5862 'partselect' 'tmp_3298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5863 [1/1] (0.70ns)   --->   "%icmp_ln199_194 = icmp_eq  i5 %tmp_3298, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5863 'icmp' 'icmp_ln199_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5864 [1/1] (0.70ns)   --->   "%icmp_ln199_195 = icmp_eq  i5 %tmp_3298, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5864 'icmp' 'icmp_ln199_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5865 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_340)   --->   "%select_ln199_192 = select i1 %and_ln199_337, i1 %icmp_ln199_194, i1 %icmp_ln199_195" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5865 'select' 'select_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_341)   --->   "%tmp_8205 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_48, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5866 'bitselect' 'tmp_8205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_341)   --->   "%xor_ln199_336 = xor i1 %tmp_8205, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5867 'xor' 'xor_ln199_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_341)   --->   "%and_ln199_338 = and i1 %icmp_ln199_193, i1 %xor_ln199_336" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5868 'and' 'and_ln199_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_341)   --->   "%select_ln199_193 = select i1 %and_ln199_337, i1 %and_ln199_338, i1 %icmp_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5869 'select' 'select_ln199_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_146)   --->   "%and_ln199_339 = and i1 %and_ln199_337, i1 %icmp_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5870 'and' 'and_ln199_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_340)   --->   "%xor_ln199_193 = xor i1 %select_ln199_192, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5871 'xor' 'xor_ln199_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5872 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_340)   --->   "%or_ln199_145 = or i1 %tmp_8204, i1 %xor_ln199_193" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5872 'or' 'or_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_340)   --->   "%xor_ln199_194 = xor i1 %tmp_8200, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5873 'xor' 'xor_ln199_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5874 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_340 = and i1 %or_ln199_145, i1 %xor_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5874 'and' 'and_ln199_340' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5875 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_341 = and i1 %tmp_8204, i1 %select_ln199_193" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5875 'and' 'and_ln199_341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_146)   --->   "%or_ln199_264 = or i1 %and_ln199_339, i1 %and_ln199_341" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5876 'or' 'or_ln199_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_146)   --->   "%xor_ln199_195 = xor i1 %or_ln199_264, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5877 'xor' 'xor_ln199_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_146)   --->   "%and_ln199_342 = and i1 %tmp_8200, i1 %xor_ln199_195" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5878 'and' 'and_ln199_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_195)   --->   "%select_ln199_194 = select i1 %and_ln199_340, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5879 'select' 'select_ln199_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5880 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_146 = or i1 %and_ln199_340, i1 %and_ln199_342" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5880 'or' 'or_ln199_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5881 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_195 = select i1 %or_ln199_146, i16 %select_ln199_194, i16 %add_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5881 'select' 'select_ln199_195' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5882 [1/1] (0.00ns)   --->   "%sext_ln199_49 = sext i16 %masked_kernel_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5882 'sext' 'sext_ln199_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5883 [1/1] (1.94ns)   --->   "%mul_ln199_49 = mul i27 %zext_ln199_88, i27 %sext_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5883 'mul' 'mul_ln199_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5884 [1/1] (0.00ns)   --->   "%tmp_8206 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_49, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5884 'bitselect' 'tmp_8206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%trunc_ln199_48 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_49, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5885 'partselect' 'trunc_ln199_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5886 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%tmp_8207 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_49, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5886 'bitselect' 'tmp_8207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5887 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%tmp_8208 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_49, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5887 'bitselect' 'tmp_8208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5888 [1/1] (0.00ns)   --->   "%trunc_ln199_120 = trunc i27 %mul_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5888 'trunc' 'trunc_ln199_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5889 [1/1] (0.70ns)   --->   "%icmp_ln199_196 = icmp_ne  i5 %trunc_ln199_120, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5889 'icmp' 'icmp_ln199_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_344)   --->   "%tmp_8209 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_49, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5890 'bitselect' 'tmp_8209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5891 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%or_ln199_147 = or i1 %tmp_8207, i1 %icmp_ln199_196" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5891 'or' 'or_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5892 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%and_ln199_343 = and i1 %or_ln199_147, i1 %tmp_8208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5892 'and' 'and_ln199_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_49)   --->   "%zext_ln199_49 = zext i1 %and_ln199_343" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5893 'zext' 'zext_ln199_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5894 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_49 = add i16 %trunc_ln199_48, i16 %zext_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5894 'add' 'add_ln199_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5895 [1/1] (0.00ns)   --->   "%tmp_8210 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_49, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5895 'bitselect' 'tmp_8210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5896 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_344)   --->   "%xor_ln199_196 = xor i1 %tmp_8210, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5896 'xor' 'xor_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5897 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_344 = and i1 %tmp_8209, i1 %xor_ln199_196" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5897 'and' 'and_ln199_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5898 [1/1] (0.00ns)   --->   "%tmp_3299 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_49, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5898 'partselect' 'tmp_3299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5899 [1/1] (0.70ns)   --->   "%icmp_ln199_197 = icmp_eq  i4 %tmp_3299, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5899 'icmp' 'icmp_ln199_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5900 [1/1] (0.00ns)   --->   "%tmp_3300 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_49, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5900 'partselect' 'tmp_3300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5901 [1/1] (0.70ns)   --->   "%icmp_ln199_198 = icmp_eq  i5 %tmp_3300, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5901 'icmp' 'icmp_ln199_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5902 [1/1] (0.70ns)   --->   "%icmp_ln199_199 = icmp_eq  i5 %tmp_3300, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5902 'icmp' 'icmp_ln199_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5903 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_347)   --->   "%select_ln199_196 = select i1 %and_ln199_344, i1 %icmp_ln199_198, i1 %icmp_ln199_199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5903 'select' 'select_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_348)   --->   "%tmp_8211 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_49, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5904 'bitselect' 'tmp_8211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_348)   --->   "%xor_ln199_337 = xor i1 %tmp_8211, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5905 'xor' 'xor_ln199_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_348)   --->   "%and_ln199_345 = and i1 %icmp_ln199_197, i1 %xor_ln199_337" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5906 'and' 'and_ln199_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5907 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_348)   --->   "%select_ln199_197 = select i1 %and_ln199_344, i1 %and_ln199_345, i1 %icmp_ln199_198" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5907 'select' 'select_ln199_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_149)   --->   "%and_ln199_346 = and i1 %and_ln199_344, i1 %icmp_ln199_198" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5908 'and' 'and_ln199_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_347)   --->   "%xor_ln199_197 = xor i1 %select_ln199_196, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5909 'xor' 'xor_ln199_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_347)   --->   "%or_ln199_148 = or i1 %tmp_8210, i1 %xor_ln199_197" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5910 'or' 'or_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_347)   --->   "%xor_ln199_198 = xor i1 %tmp_8206, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5911 'xor' 'xor_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5912 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_347 = and i1 %or_ln199_148, i1 %xor_ln199_198" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5912 'and' 'and_ln199_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5913 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_348 = and i1 %tmp_8210, i1 %select_ln199_197" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5913 'and' 'and_ln199_348' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_149)   --->   "%or_ln199_265 = or i1 %and_ln199_346, i1 %and_ln199_348" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5914 'or' 'or_ln199_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5915 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_149)   --->   "%xor_ln199_199 = xor i1 %or_ln199_265, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5915 'xor' 'xor_ln199_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5916 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_149)   --->   "%and_ln199_349 = and i1 %tmp_8206, i1 %xor_ln199_199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5916 'and' 'and_ln199_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5917 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_199)   --->   "%select_ln199_198 = select i1 %and_ln199_347, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5917 'select' 'select_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5918 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_149 = or i1 %and_ln199_347, i1 %and_ln199_349" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5918 'or' 'or_ln199_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5919 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_199 = select i1 %or_ln199_149, i16 %select_ln199_198, i16 %add_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5919 'select' 'select_ln199_199' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5920 [1/1] (0.00ns)   --->   "%sext_ln199_50 = sext i16 %masked_kernel_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5920 'sext' 'sext_ln199_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5921 [1/1] (1.94ns)   --->   "%mul_ln199_50 = mul i27 %zext_ln199_88, i27 %sext_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5921 'mul' 'mul_ln199_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5922 [1/1] (0.00ns)   --->   "%tmp_8212 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_50, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5922 'bitselect' 'tmp_8212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5923 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%trunc_ln199_49 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_50, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5923 'partselect' 'trunc_ln199_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5924 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%tmp_8213 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_50, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5924 'bitselect' 'tmp_8213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%tmp_8214 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_50, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5925 'bitselect' 'tmp_8214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5926 [1/1] (0.00ns)   --->   "%trunc_ln199_121 = trunc i27 %mul_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5926 'trunc' 'trunc_ln199_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5927 [1/1] (0.70ns)   --->   "%icmp_ln199_200 = icmp_ne  i5 %trunc_ln199_121, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5927 'icmp' 'icmp_ln199_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5928 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_351)   --->   "%tmp_8215 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_50, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5928 'bitselect' 'tmp_8215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%or_ln199_150 = or i1 %tmp_8213, i1 %icmp_ln199_200" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5929 'or' 'or_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5930 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%and_ln199_350 = and i1 %or_ln199_150, i1 %tmp_8214" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5930 'and' 'and_ln199_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5931 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_50)   --->   "%zext_ln199_50 = zext i1 %and_ln199_350" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5931 'zext' 'zext_ln199_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5932 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_50 = add i16 %trunc_ln199_49, i16 %zext_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5932 'add' 'add_ln199_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5933 [1/1] (0.00ns)   --->   "%tmp_8216 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_50, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5933 'bitselect' 'tmp_8216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5934 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_351)   --->   "%xor_ln199_200 = xor i1 %tmp_8216, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5934 'xor' 'xor_ln199_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5935 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_351 = and i1 %tmp_8215, i1 %xor_ln199_200" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5935 'and' 'and_ln199_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5936 [1/1] (0.00ns)   --->   "%tmp_3301 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_50, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5936 'partselect' 'tmp_3301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5937 [1/1] (0.70ns)   --->   "%icmp_ln199_201 = icmp_eq  i4 %tmp_3301, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5937 'icmp' 'icmp_ln199_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5938 [1/1] (0.00ns)   --->   "%tmp_3302 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_50, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5938 'partselect' 'tmp_3302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5939 [1/1] (0.70ns)   --->   "%icmp_ln199_202 = icmp_eq  i5 %tmp_3302, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5939 'icmp' 'icmp_ln199_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5940 [1/1] (0.70ns)   --->   "%icmp_ln199_203 = icmp_eq  i5 %tmp_3302, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5940 'icmp' 'icmp_ln199_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5941 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_354)   --->   "%select_ln199_200 = select i1 %and_ln199_351, i1 %icmp_ln199_202, i1 %icmp_ln199_203" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5941 'select' 'select_ln199_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_355)   --->   "%tmp_8217 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_50, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5942 'bitselect' 'tmp_8217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_355)   --->   "%xor_ln199_338 = xor i1 %tmp_8217, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5943 'xor' 'xor_ln199_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_355)   --->   "%and_ln199_352 = and i1 %icmp_ln199_201, i1 %xor_ln199_338" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5944 'and' 'and_ln199_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5945 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_355)   --->   "%select_ln199_201 = select i1 %and_ln199_351, i1 %and_ln199_352, i1 %icmp_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5945 'select' 'select_ln199_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5946 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_152)   --->   "%and_ln199_353 = and i1 %and_ln199_351, i1 %icmp_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5946 'and' 'and_ln199_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_354)   --->   "%xor_ln199_201 = xor i1 %select_ln199_200, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5947 'xor' 'xor_ln199_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5948 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_354)   --->   "%or_ln199_151 = or i1 %tmp_8216, i1 %xor_ln199_201" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5948 'or' 'or_ln199_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_354)   --->   "%xor_ln199_202 = xor i1 %tmp_8212, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5949 'xor' 'xor_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5950 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_354 = and i1 %or_ln199_151, i1 %xor_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5950 'and' 'and_ln199_354' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5951 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_355 = and i1 %tmp_8216, i1 %select_ln199_201" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5951 'and' 'and_ln199_355' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5952 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_152)   --->   "%or_ln199_266 = or i1 %and_ln199_353, i1 %and_ln199_355" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5952 'or' 'or_ln199_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5953 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_152)   --->   "%xor_ln199_203 = xor i1 %or_ln199_266, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5953 'xor' 'xor_ln199_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_152)   --->   "%and_ln199_356 = and i1 %tmp_8212, i1 %xor_ln199_203" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5954 'and' 'and_ln199_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5955 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_203)   --->   "%select_ln199_202 = select i1 %and_ln199_354, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5955 'select' 'select_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5956 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_152 = or i1 %and_ln199_354, i1 %and_ln199_356" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5956 'or' 'or_ln199_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5957 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_203 = select i1 %or_ln199_152, i16 %select_ln199_202, i16 %add_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5957 'select' 'select_ln199_203' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5958 [1/1] (0.00ns)   --->   "%zext_ln199_89 = zext i11 %denom_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5958 'zext' 'zext_ln199_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5959 [1/1] (0.00ns)   --->   "%sext_ln199_51 = sext i16 %masked_kernel_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5959 'sext' 'sext_ln199_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5960 [1/1] (1.94ns)   --->   "%mul_ln199_51 = mul i27 %zext_ln199_89, i27 %sext_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5960 'mul' 'mul_ln199_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5961 [1/1] (0.00ns)   --->   "%tmp_8243 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_51, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5961 'bitselect' 'tmp_8243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%trunc_ln199_50 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_51, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5962 'partselect' 'trunc_ln199_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5963 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%tmp_8244 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_51, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5963 'bitselect' 'tmp_8244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%tmp_8245 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_51, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5964 'bitselect' 'tmp_8245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5965 [1/1] (0.00ns)   --->   "%trunc_ln199_122 = trunc i27 %mul_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5965 'trunc' 'trunc_ln199_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5966 [1/1] (0.70ns)   --->   "%icmp_ln199_204 = icmp_ne  i5 %trunc_ln199_122, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5966 'icmp' 'icmp_ln199_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5967 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_358)   --->   "%tmp_8246 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_51, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5967 'bitselect' 'tmp_8246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5968 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%or_ln199_153 = or i1 %tmp_8244, i1 %icmp_ln199_204" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5968 'or' 'or_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5969 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%and_ln199_357 = and i1 %or_ln199_153, i1 %tmp_8245" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5969 'and' 'and_ln199_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5970 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_51)   --->   "%zext_ln199_51 = zext i1 %and_ln199_357" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5970 'zext' 'zext_ln199_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5971 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_51 = add i16 %trunc_ln199_50, i16 %zext_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5971 'add' 'add_ln199_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5972 [1/1] (0.00ns)   --->   "%tmp_8247 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_51, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5972 'bitselect' 'tmp_8247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5973 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_358)   --->   "%xor_ln199_204 = xor i1 %tmp_8247, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5973 'xor' 'xor_ln199_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5974 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_358 = and i1 %tmp_8246, i1 %xor_ln199_204" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5974 'and' 'and_ln199_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5975 [1/1] (0.00ns)   --->   "%tmp_3311 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_51, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5975 'partselect' 'tmp_3311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5976 [1/1] (0.70ns)   --->   "%icmp_ln199_205 = icmp_eq  i4 %tmp_3311, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5976 'icmp' 'icmp_ln199_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5977 [1/1] (0.00ns)   --->   "%tmp_3312 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_51, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5977 'partselect' 'tmp_3312' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5978 [1/1] (0.70ns)   --->   "%icmp_ln199_206 = icmp_eq  i5 %tmp_3312, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5978 'icmp' 'icmp_ln199_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5979 [1/1] (0.70ns)   --->   "%icmp_ln199_207 = icmp_eq  i5 %tmp_3312, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5979 'icmp' 'icmp_ln199_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5980 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_361)   --->   "%select_ln199_204 = select i1 %and_ln199_358, i1 %icmp_ln199_206, i1 %icmp_ln199_207" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5980 'select' 'select_ln199_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5981 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_362)   --->   "%tmp_8248 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_51, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5981 'bitselect' 'tmp_8248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5982 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_362)   --->   "%xor_ln199_339 = xor i1 %tmp_8248, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5982 'xor' 'xor_ln199_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5983 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_362)   --->   "%and_ln199_359 = and i1 %icmp_ln199_205, i1 %xor_ln199_339" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5983 'and' 'and_ln199_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5984 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_362)   --->   "%select_ln199_205 = select i1 %and_ln199_358, i1 %and_ln199_359, i1 %icmp_ln199_206" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5984 'select' 'select_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5985 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_155)   --->   "%and_ln199_360 = and i1 %and_ln199_358, i1 %icmp_ln199_206" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5985 'and' 'and_ln199_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_361)   --->   "%xor_ln199_205 = xor i1 %select_ln199_204, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5986 'xor' 'xor_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_361)   --->   "%or_ln199_154 = or i1 %tmp_8247, i1 %xor_ln199_205" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5987 'or' 'or_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5988 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_361)   --->   "%xor_ln199_206 = xor i1 %tmp_8243, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5988 'xor' 'xor_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_361 = and i1 %or_ln199_154, i1 %xor_ln199_206" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5989 'and' 'and_ln199_361' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5990 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_362 = and i1 %tmp_8247, i1 %select_ln199_205" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5990 'and' 'and_ln199_362' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5991 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_155)   --->   "%or_ln199_267 = or i1 %and_ln199_360, i1 %and_ln199_362" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5991 'or' 'or_ln199_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5992 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_155)   --->   "%xor_ln199_207 = xor i1 %or_ln199_267, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5992 'xor' 'xor_ln199_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5993 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_155)   --->   "%and_ln199_363 = and i1 %tmp_8243, i1 %xor_ln199_207" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5993 'and' 'and_ln199_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5994 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_207)   --->   "%select_ln199_206 = select i1 %and_ln199_361, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5994 'select' 'select_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5995 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_155 = or i1 %and_ln199_361, i1 %and_ln199_363" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5995 'or' 'or_ln199_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5996 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_207 = select i1 %or_ln199_155, i16 %select_ln199_206, i16 %add_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5996 'select' 'select_ln199_207' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5997 [1/1] (0.00ns)   --->   "%sext_ln199_52 = sext i16 %masked_kernel_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5997 'sext' 'sext_ln199_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5998 [1/1] (1.94ns)   --->   "%mul_ln199_52 = mul i27 %zext_ln199_89, i27 %sext_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5998 'mul' 'mul_ln199_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5999 [1/1] (0.00ns)   --->   "%tmp_8249 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_52, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5999 'bitselect' 'tmp_8249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6000 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%trunc_ln199_51 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_52, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6000 'partselect' 'trunc_ln199_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%tmp_8250 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_52, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6001 'bitselect' 'tmp_8250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%tmp_8251 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_52, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6002 'bitselect' 'tmp_8251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6003 [1/1] (0.00ns)   --->   "%trunc_ln199_123 = trunc i27 %mul_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6003 'trunc' 'trunc_ln199_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6004 [1/1] (0.70ns)   --->   "%icmp_ln199_208 = icmp_ne  i5 %trunc_ln199_123, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6004 'icmp' 'icmp_ln199_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6005 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_365)   --->   "%tmp_8252 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_52, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6005 'bitselect' 'tmp_8252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6006 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%or_ln199_156 = or i1 %tmp_8250, i1 %icmp_ln199_208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6006 'or' 'or_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6007 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%and_ln199_364 = and i1 %or_ln199_156, i1 %tmp_8251" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6007 'and' 'and_ln199_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6008 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_52)   --->   "%zext_ln199_52 = zext i1 %and_ln199_364" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6008 'zext' 'zext_ln199_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6009 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_52 = add i16 %trunc_ln199_51, i16 %zext_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6009 'add' 'add_ln199_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6010 [1/1] (0.00ns)   --->   "%tmp_8253 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_52, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6010 'bitselect' 'tmp_8253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6011 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_365)   --->   "%xor_ln199_208 = xor i1 %tmp_8253, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6011 'xor' 'xor_ln199_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6012 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_365 = and i1 %tmp_8252, i1 %xor_ln199_208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6012 'and' 'and_ln199_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6013 [1/1] (0.00ns)   --->   "%tmp_3313 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_52, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6013 'partselect' 'tmp_3313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6014 [1/1] (0.70ns)   --->   "%icmp_ln199_209 = icmp_eq  i4 %tmp_3313, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6014 'icmp' 'icmp_ln199_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6015 [1/1] (0.00ns)   --->   "%tmp_3314 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_52, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6015 'partselect' 'tmp_3314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6016 [1/1] (0.70ns)   --->   "%icmp_ln199_210 = icmp_eq  i5 %tmp_3314, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6016 'icmp' 'icmp_ln199_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6017 [1/1] (0.70ns)   --->   "%icmp_ln199_211 = icmp_eq  i5 %tmp_3314, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6017 'icmp' 'icmp_ln199_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6018 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_368)   --->   "%select_ln199_208 = select i1 %and_ln199_365, i1 %icmp_ln199_210, i1 %icmp_ln199_211" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6018 'select' 'select_ln199_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6019 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_369)   --->   "%tmp_8254 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_52, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6019 'bitselect' 'tmp_8254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6020 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_369)   --->   "%xor_ln199_340 = xor i1 %tmp_8254, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6020 'xor' 'xor_ln199_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6021 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_369)   --->   "%and_ln199_366 = and i1 %icmp_ln199_209, i1 %xor_ln199_340" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6021 'and' 'and_ln199_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6022 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_369)   --->   "%select_ln199_209 = select i1 %and_ln199_365, i1 %and_ln199_366, i1 %icmp_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6022 'select' 'select_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6023 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_158)   --->   "%and_ln199_367 = and i1 %and_ln199_365, i1 %icmp_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6023 'and' 'and_ln199_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6024 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_368)   --->   "%xor_ln199_209 = xor i1 %select_ln199_208, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6024 'xor' 'xor_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6025 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_368)   --->   "%or_ln199_157 = or i1 %tmp_8253, i1 %xor_ln199_209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6025 'or' 'or_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6026 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_368)   --->   "%xor_ln199_210 = xor i1 %tmp_8249, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6026 'xor' 'xor_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6027 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_368 = and i1 %or_ln199_157, i1 %xor_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6027 'and' 'and_ln199_368' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6028 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_369 = and i1 %tmp_8253, i1 %select_ln199_209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6028 'and' 'and_ln199_369' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6029 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_158)   --->   "%or_ln199_268 = or i1 %and_ln199_367, i1 %and_ln199_369" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6029 'or' 'or_ln199_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6030 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_158)   --->   "%xor_ln199_211 = xor i1 %or_ln199_268, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6030 'xor' 'xor_ln199_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_158)   --->   "%and_ln199_370 = and i1 %tmp_8249, i1 %xor_ln199_211" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6031 'and' 'and_ln199_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6032 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_211)   --->   "%select_ln199_210 = select i1 %and_ln199_368, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6032 'select' 'select_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6033 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_158 = or i1 %and_ln199_368, i1 %and_ln199_370" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6033 'or' 'or_ln199_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6034 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_211 = select i1 %or_ln199_158, i16 %select_ln199_210, i16 %add_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6034 'select' 'select_ln199_211' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6035 [1/1] (0.00ns)   --->   "%sext_ln199_53 = sext i16 %masked_kernel_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6035 'sext' 'sext_ln199_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6036 [1/1] (1.94ns)   --->   "%mul_ln199_53 = mul i27 %zext_ln199_89, i27 %sext_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6036 'mul' 'mul_ln199_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6037 [1/1] (0.00ns)   --->   "%tmp_8255 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_53, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6037 'bitselect' 'tmp_8255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6038 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%trunc_ln199_52 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_53, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6038 'partselect' 'trunc_ln199_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6039 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%tmp_8256 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_53, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6039 'bitselect' 'tmp_8256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6040 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%tmp_8257 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_53, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6040 'bitselect' 'tmp_8257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6041 [1/1] (0.00ns)   --->   "%trunc_ln199_124 = trunc i27 %mul_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6041 'trunc' 'trunc_ln199_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6042 [1/1] (0.70ns)   --->   "%icmp_ln199_212 = icmp_ne  i5 %trunc_ln199_124, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6042 'icmp' 'icmp_ln199_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6043 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_372)   --->   "%tmp_8258 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_53, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6043 'bitselect' 'tmp_8258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6044 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%or_ln199_159 = or i1 %tmp_8256, i1 %icmp_ln199_212" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6044 'or' 'or_ln199_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6045 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%and_ln199_371 = and i1 %or_ln199_159, i1 %tmp_8257" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6045 'and' 'and_ln199_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6046 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_53)   --->   "%zext_ln199_53 = zext i1 %and_ln199_371" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6046 'zext' 'zext_ln199_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6047 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_53 = add i16 %trunc_ln199_52, i16 %zext_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6047 'add' 'add_ln199_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6048 [1/1] (0.00ns)   --->   "%tmp_8259 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_53, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6048 'bitselect' 'tmp_8259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6049 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_372)   --->   "%xor_ln199_212 = xor i1 %tmp_8259, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6049 'xor' 'xor_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6050 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_372 = and i1 %tmp_8258, i1 %xor_ln199_212" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6050 'and' 'and_ln199_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6051 [1/1] (0.00ns)   --->   "%tmp_3315 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_53, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6051 'partselect' 'tmp_3315' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6052 [1/1] (0.70ns)   --->   "%icmp_ln199_213 = icmp_eq  i4 %tmp_3315, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6052 'icmp' 'icmp_ln199_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6053 [1/1] (0.00ns)   --->   "%tmp_3316 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_53, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6053 'partselect' 'tmp_3316' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6054 [1/1] (0.70ns)   --->   "%icmp_ln199_214 = icmp_eq  i5 %tmp_3316, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6054 'icmp' 'icmp_ln199_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6055 [1/1] (0.70ns)   --->   "%icmp_ln199_215 = icmp_eq  i5 %tmp_3316, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6055 'icmp' 'icmp_ln199_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6056 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_375)   --->   "%select_ln199_212 = select i1 %and_ln199_372, i1 %icmp_ln199_214, i1 %icmp_ln199_215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6056 'select' 'select_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_376)   --->   "%tmp_8260 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_53, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6057 'bitselect' 'tmp_8260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6058 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_376)   --->   "%xor_ln199_341 = xor i1 %tmp_8260, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6058 'xor' 'xor_ln199_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6059 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_376)   --->   "%and_ln199_373 = and i1 %icmp_ln199_213, i1 %xor_ln199_341" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6059 'and' 'and_ln199_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6060 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_376)   --->   "%select_ln199_213 = select i1 %and_ln199_372, i1 %and_ln199_373, i1 %icmp_ln199_214" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6060 'select' 'select_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_161)   --->   "%and_ln199_374 = and i1 %and_ln199_372, i1 %icmp_ln199_214" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6061 'and' 'and_ln199_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6062 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_375)   --->   "%xor_ln199_213 = xor i1 %select_ln199_212, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6062 'xor' 'xor_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6063 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_375)   --->   "%or_ln199_160 = or i1 %tmp_8259, i1 %xor_ln199_213" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6063 'or' 'or_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6064 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_375)   --->   "%xor_ln199_214 = xor i1 %tmp_8255, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6064 'xor' 'xor_ln199_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6065 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_375 = and i1 %or_ln199_160, i1 %xor_ln199_214" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6065 'and' 'and_ln199_375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6066 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_376 = and i1 %tmp_8259, i1 %select_ln199_213" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6066 'and' 'and_ln199_376' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6067 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_161)   --->   "%or_ln199_269 = or i1 %and_ln199_374, i1 %and_ln199_376" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6067 'or' 'or_ln199_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6068 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_161)   --->   "%xor_ln199_215 = xor i1 %or_ln199_269, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6068 'xor' 'xor_ln199_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6069 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_161)   --->   "%and_ln199_377 = and i1 %tmp_8255, i1 %xor_ln199_215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6069 'and' 'and_ln199_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6070 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_215)   --->   "%select_ln199_214 = select i1 %and_ln199_375, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6070 'select' 'select_ln199_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6071 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_161 = or i1 %and_ln199_375, i1 %and_ln199_377" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6071 'or' 'or_ln199_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6072 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_215 = select i1 %or_ln199_161, i16 %select_ln199_214, i16 %add_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6072 'select' 'select_ln199_215' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6073 [1/1] (0.00ns)   --->   "%zext_ln199_90 = zext i11 %denom_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6073 'zext' 'zext_ln199_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6074 [1/1] (0.00ns)   --->   "%sext_ln199_54 = sext i16 %masked_kernel_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6074 'sext' 'sext_ln199_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6075 [1/1] (1.94ns)   --->   "%mul_ln199_54 = mul i27 %zext_ln199_90, i27 %sext_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6075 'mul' 'mul_ln199_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6076 [1/1] (0.00ns)   --->   "%tmp_8286 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_54, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6076 'bitselect' 'tmp_8286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6077 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%trunc_ln199_53 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_54, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6077 'partselect' 'trunc_ln199_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6078 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%tmp_8287 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_54, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6078 'bitselect' 'tmp_8287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6079 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%tmp_8288 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_54, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6079 'bitselect' 'tmp_8288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6080 [1/1] (0.00ns)   --->   "%trunc_ln199_125 = trunc i27 %mul_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6080 'trunc' 'trunc_ln199_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6081 [1/1] (0.70ns)   --->   "%icmp_ln199_216 = icmp_ne  i5 %trunc_ln199_125, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6081 'icmp' 'icmp_ln199_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6082 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_379)   --->   "%tmp_8289 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_54, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6082 'bitselect' 'tmp_8289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6083 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%or_ln199_162 = or i1 %tmp_8287, i1 %icmp_ln199_216" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6083 'or' 'or_ln199_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6084 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%and_ln199_378 = and i1 %or_ln199_162, i1 %tmp_8288" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6084 'and' 'and_ln199_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6085 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_54)   --->   "%zext_ln199_54 = zext i1 %and_ln199_378" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6085 'zext' 'zext_ln199_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6086 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_54 = add i16 %trunc_ln199_53, i16 %zext_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6086 'add' 'add_ln199_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6087 [1/1] (0.00ns)   --->   "%tmp_8290 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_54, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6087 'bitselect' 'tmp_8290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6088 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_379)   --->   "%xor_ln199_216 = xor i1 %tmp_8290, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6088 'xor' 'xor_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6089 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_379 = and i1 %tmp_8289, i1 %xor_ln199_216" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6089 'and' 'and_ln199_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6090 [1/1] (0.00ns)   --->   "%tmp_3325 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_54, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6090 'partselect' 'tmp_3325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6091 [1/1] (0.70ns)   --->   "%icmp_ln199_217 = icmp_eq  i4 %tmp_3325, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6091 'icmp' 'icmp_ln199_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6092 [1/1] (0.00ns)   --->   "%tmp_3326 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_54, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6092 'partselect' 'tmp_3326' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6093 [1/1] (0.70ns)   --->   "%icmp_ln199_218 = icmp_eq  i5 %tmp_3326, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6093 'icmp' 'icmp_ln199_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6094 [1/1] (0.70ns)   --->   "%icmp_ln199_219 = icmp_eq  i5 %tmp_3326, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6094 'icmp' 'icmp_ln199_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6095 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_382)   --->   "%select_ln199_216 = select i1 %and_ln199_379, i1 %icmp_ln199_218, i1 %icmp_ln199_219" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6095 'select' 'select_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6096 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_383)   --->   "%tmp_8291 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_54, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6096 'bitselect' 'tmp_8291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6097 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_383)   --->   "%xor_ln199_342 = xor i1 %tmp_8291, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6097 'xor' 'xor_ln199_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_383)   --->   "%and_ln199_380 = and i1 %icmp_ln199_217, i1 %xor_ln199_342" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6098 'and' 'and_ln199_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6099 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_383)   --->   "%select_ln199_217 = select i1 %and_ln199_379, i1 %and_ln199_380, i1 %icmp_ln199_218" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6099 'select' 'select_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6100 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_164)   --->   "%and_ln199_381 = and i1 %and_ln199_379, i1 %icmp_ln199_218" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6100 'and' 'and_ln199_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6101 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_382)   --->   "%xor_ln199_217 = xor i1 %select_ln199_216, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6101 'xor' 'xor_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6102 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_382)   --->   "%or_ln199_163 = or i1 %tmp_8290, i1 %xor_ln199_217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6102 'or' 'or_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6103 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_382)   --->   "%xor_ln199_218 = xor i1 %tmp_8286, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6103 'xor' 'xor_ln199_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6104 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_382 = and i1 %or_ln199_163, i1 %xor_ln199_218" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6104 'and' 'and_ln199_382' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6105 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_383 = and i1 %tmp_8290, i1 %select_ln199_217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6105 'and' 'and_ln199_383' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6106 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_164)   --->   "%or_ln199_270 = or i1 %and_ln199_381, i1 %and_ln199_383" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6106 'or' 'or_ln199_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6107 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_164)   --->   "%xor_ln199_219 = xor i1 %or_ln199_270, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6107 'xor' 'xor_ln199_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6108 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_164)   --->   "%and_ln199_384 = and i1 %tmp_8286, i1 %xor_ln199_219" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6108 'and' 'and_ln199_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6109 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_219)   --->   "%select_ln199_218 = select i1 %and_ln199_382, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6109 'select' 'select_ln199_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6110 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_164 = or i1 %and_ln199_382, i1 %and_ln199_384" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6110 'or' 'or_ln199_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6111 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_219 = select i1 %or_ln199_164, i16 %select_ln199_218, i16 %add_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6111 'select' 'select_ln199_219' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6112 [1/1] (0.00ns)   --->   "%sext_ln199_55 = sext i16 %masked_kernel_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6112 'sext' 'sext_ln199_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6113 [1/1] (1.94ns)   --->   "%mul_ln199_55 = mul i27 %zext_ln199_90, i27 %sext_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6113 'mul' 'mul_ln199_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6114 [1/1] (0.00ns)   --->   "%tmp_8292 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_55, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6114 'bitselect' 'tmp_8292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%trunc_ln199_54 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_55, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6115 'partselect' 'trunc_ln199_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6116 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%tmp_8293 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_55, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6116 'bitselect' 'tmp_8293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6117 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%tmp_8294 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_55, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6117 'bitselect' 'tmp_8294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6118 [1/1] (0.00ns)   --->   "%trunc_ln199_126 = trunc i27 %mul_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6118 'trunc' 'trunc_ln199_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6119 [1/1] (0.70ns)   --->   "%icmp_ln199_220 = icmp_ne  i5 %trunc_ln199_126, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6119 'icmp' 'icmp_ln199_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6120 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_386)   --->   "%tmp_8295 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_55, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6120 'bitselect' 'tmp_8295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6121 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%or_ln199_165 = or i1 %tmp_8293, i1 %icmp_ln199_220" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6121 'or' 'or_ln199_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6122 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%and_ln199_385 = and i1 %or_ln199_165, i1 %tmp_8294" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6122 'and' 'and_ln199_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6123 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_55)   --->   "%zext_ln199_55 = zext i1 %and_ln199_385" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6123 'zext' 'zext_ln199_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6124 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_55 = add i16 %trunc_ln199_54, i16 %zext_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6124 'add' 'add_ln199_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6125 [1/1] (0.00ns)   --->   "%tmp_8296 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_55, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6125 'bitselect' 'tmp_8296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6126 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_386)   --->   "%xor_ln199_220 = xor i1 %tmp_8296, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6126 'xor' 'xor_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_386 = and i1 %tmp_8295, i1 %xor_ln199_220" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6127 'and' 'and_ln199_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6128 [1/1] (0.00ns)   --->   "%tmp_3327 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_55, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6128 'partselect' 'tmp_3327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6129 [1/1] (0.70ns)   --->   "%icmp_ln199_221 = icmp_eq  i4 %tmp_3327, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6129 'icmp' 'icmp_ln199_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6130 [1/1] (0.00ns)   --->   "%tmp_3328 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_55, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6130 'partselect' 'tmp_3328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6131 [1/1] (0.70ns)   --->   "%icmp_ln199_222 = icmp_eq  i5 %tmp_3328, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6131 'icmp' 'icmp_ln199_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6132 [1/1] (0.70ns)   --->   "%icmp_ln199_223 = icmp_eq  i5 %tmp_3328, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6132 'icmp' 'icmp_ln199_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6133 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_389)   --->   "%select_ln199_220 = select i1 %and_ln199_386, i1 %icmp_ln199_222, i1 %icmp_ln199_223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6133 'select' 'select_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6134 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_390)   --->   "%tmp_8297 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_55, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6134 'bitselect' 'tmp_8297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6135 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_390)   --->   "%xor_ln199_343 = xor i1 %tmp_8297, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6135 'xor' 'xor_ln199_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6136 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_390)   --->   "%and_ln199_387 = and i1 %icmp_ln199_221, i1 %xor_ln199_343" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6136 'and' 'and_ln199_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6137 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_390)   --->   "%select_ln199_221 = select i1 %and_ln199_386, i1 %and_ln199_387, i1 %icmp_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6137 'select' 'select_ln199_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6138 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_167)   --->   "%and_ln199_388 = and i1 %and_ln199_386, i1 %icmp_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6138 'and' 'and_ln199_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6139 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_389)   --->   "%xor_ln199_221 = xor i1 %select_ln199_220, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6139 'xor' 'xor_ln199_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6140 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_389)   --->   "%or_ln199_166 = or i1 %tmp_8296, i1 %xor_ln199_221" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6140 'or' 'or_ln199_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6141 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_389)   --->   "%xor_ln199_222 = xor i1 %tmp_8292, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6141 'xor' 'xor_ln199_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6142 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_389 = and i1 %or_ln199_166, i1 %xor_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6142 'and' 'and_ln199_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6143 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_390 = and i1 %tmp_8296, i1 %select_ln199_221" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6143 'and' 'and_ln199_390' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6144 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_167)   --->   "%or_ln199_271 = or i1 %and_ln199_388, i1 %and_ln199_390" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6144 'or' 'or_ln199_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6145 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_167)   --->   "%xor_ln199_223 = xor i1 %or_ln199_271, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6145 'xor' 'xor_ln199_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6146 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_167)   --->   "%and_ln199_391 = and i1 %tmp_8292, i1 %xor_ln199_223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6146 'and' 'and_ln199_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6147 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_223)   --->   "%select_ln199_222 = select i1 %and_ln199_389, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6147 'select' 'select_ln199_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6148 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_167 = or i1 %and_ln199_389, i1 %and_ln199_391" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6148 'or' 'or_ln199_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6149 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_223 = select i1 %or_ln199_167, i16 %select_ln199_222, i16 %add_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6149 'select' 'select_ln199_223' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6150 [1/1] (0.00ns)   --->   "%sext_ln199_56 = sext i16 %masked_kernel_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6150 'sext' 'sext_ln199_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6151 [1/1] (1.94ns)   --->   "%mul_ln199_56 = mul i27 %zext_ln199_90, i27 %sext_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6151 'mul' 'mul_ln199_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6152 [1/1] (0.00ns)   --->   "%tmp_8298 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_56, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6152 'bitselect' 'tmp_8298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6153 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%trunc_ln199_55 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_56, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6153 'partselect' 'trunc_ln199_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%tmp_8299 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_56, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6154 'bitselect' 'tmp_8299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6155 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%tmp_8300 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_56, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6155 'bitselect' 'tmp_8300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6156 [1/1] (0.00ns)   --->   "%trunc_ln199_127 = trunc i27 %mul_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6156 'trunc' 'trunc_ln199_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6157 [1/1] (0.70ns)   --->   "%icmp_ln199_224 = icmp_ne  i5 %trunc_ln199_127, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6157 'icmp' 'icmp_ln199_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6158 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_393)   --->   "%tmp_8301 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_56, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6158 'bitselect' 'tmp_8301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%or_ln199_168 = or i1 %tmp_8299, i1 %icmp_ln199_224" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6159 'or' 'or_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%and_ln199_392 = and i1 %or_ln199_168, i1 %tmp_8300" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6160 'and' 'and_ln199_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_56)   --->   "%zext_ln199_56 = zext i1 %and_ln199_392" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6161 'zext' 'zext_ln199_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6162 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_56 = add i16 %trunc_ln199_55, i16 %zext_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6162 'add' 'add_ln199_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6163 [1/1] (0.00ns)   --->   "%tmp_8302 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_56, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6163 'bitselect' 'tmp_8302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6164 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_393)   --->   "%xor_ln199_224 = xor i1 %tmp_8302, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6164 'xor' 'xor_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6165 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_393 = and i1 %tmp_8301, i1 %xor_ln199_224" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6165 'and' 'and_ln199_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6166 [1/1] (0.00ns)   --->   "%tmp_3329 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_56, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6166 'partselect' 'tmp_3329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6167 [1/1] (0.70ns)   --->   "%icmp_ln199_225 = icmp_eq  i4 %tmp_3329, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6167 'icmp' 'icmp_ln199_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6168 [1/1] (0.00ns)   --->   "%tmp_3330 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_56, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6168 'partselect' 'tmp_3330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6169 [1/1] (0.70ns)   --->   "%icmp_ln199_226 = icmp_eq  i5 %tmp_3330, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6169 'icmp' 'icmp_ln199_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6170 [1/1] (0.70ns)   --->   "%icmp_ln199_227 = icmp_eq  i5 %tmp_3330, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6170 'icmp' 'icmp_ln199_227' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6171 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_396)   --->   "%select_ln199_224 = select i1 %and_ln199_393, i1 %icmp_ln199_226, i1 %icmp_ln199_227" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6171 'select' 'select_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6172 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_397)   --->   "%tmp_8303 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_56, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6172 'bitselect' 'tmp_8303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_397)   --->   "%xor_ln199_344 = xor i1 %tmp_8303, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6173 'xor' 'xor_ln199_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6174 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_397)   --->   "%and_ln199_394 = and i1 %icmp_ln199_225, i1 %xor_ln199_344" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6174 'and' 'and_ln199_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6175 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_397)   --->   "%select_ln199_225 = select i1 %and_ln199_393, i1 %and_ln199_394, i1 %icmp_ln199_226" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6175 'select' 'select_ln199_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6176 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_170)   --->   "%and_ln199_395 = and i1 %and_ln199_393, i1 %icmp_ln199_226" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6176 'and' 'and_ln199_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6177 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_396)   --->   "%xor_ln199_225 = xor i1 %select_ln199_224, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6177 'xor' 'xor_ln199_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6178 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_396)   --->   "%or_ln199_169 = or i1 %tmp_8302, i1 %xor_ln199_225" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6178 'or' 'or_ln199_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_396)   --->   "%xor_ln199_226 = xor i1 %tmp_8298, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6179 'xor' 'xor_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6180 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_396 = and i1 %or_ln199_169, i1 %xor_ln199_226" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6180 'and' 'and_ln199_396' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6181 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_397 = and i1 %tmp_8302, i1 %select_ln199_225" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6181 'and' 'and_ln199_397' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6182 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_170)   --->   "%or_ln199_272 = or i1 %and_ln199_395, i1 %and_ln199_397" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6182 'or' 'or_ln199_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_170)   --->   "%xor_ln199_227 = xor i1 %or_ln199_272, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6183 'xor' 'xor_ln199_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6184 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_170)   --->   "%and_ln199_398 = and i1 %tmp_8298, i1 %xor_ln199_227" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6184 'and' 'and_ln199_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6185 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_227)   --->   "%select_ln199_226 = select i1 %and_ln199_396, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6185 'select' 'select_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6186 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_170 = or i1 %and_ln199_396, i1 %and_ln199_398" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6186 'or' 'or_ln199_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6187 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_227 = select i1 %or_ln199_170, i16 %select_ln199_226, i16 %add_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6187 'select' 'select_ln199_227' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6188 [1/1] (0.00ns)   --->   "%zext_ln199_91 = zext i11 %denom_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6188 'zext' 'zext_ln199_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6189 [1/1] (0.00ns)   --->   "%sext_ln199_57 = sext i16 %masked_kernel_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6189 'sext' 'sext_ln199_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6190 [1/1] (1.94ns)   --->   "%mul_ln199_57 = mul i27 %zext_ln199_91, i27 %sext_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6190 'mul' 'mul_ln199_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6191 [1/1] (0.00ns)   --->   "%tmp_8329 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_57, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6191 'bitselect' 'tmp_8329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6192 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%trunc_ln199_56 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_57, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6192 'partselect' 'trunc_ln199_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6193 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%tmp_8330 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_57, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6193 'bitselect' 'tmp_8330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6194 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%tmp_8331 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_57, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6194 'bitselect' 'tmp_8331' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6195 [1/1] (0.00ns)   --->   "%trunc_ln199_128 = trunc i27 %mul_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6195 'trunc' 'trunc_ln199_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6196 [1/1] (0.70ns)   --->   "%icmp_ln199_228 = icmp_ne  i5 %trunc_ln199_128, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6196 'icmp' 'icmp_ln199_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6197 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_400)   --->   "%tmp_8332 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_57, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6197 'bitselect' 'tmp_8332' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6198 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%or_ln199_171 = or i1 %tmp_8330, i1 %icmp_ln199_228" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6198 'or' 'or_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6199 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%and_ln199_399 = and i1 %or_ln199_171, i1 %tmp_8331" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6199 'and' 'and_ln199_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6200 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_57)   --->   "%zext_ln199_57 = zext i1 %and_ln199_399" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6200 'zext' 'zext_ln199_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6201 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_57 = add i16 %trunc_ln199_56, i16 %zext_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6201 'add' 'add_ln199_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6202 [1/1] (0.00ns)   --->   "%tmp_8333 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_57, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6202 'bitselect' 'tmp_8333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6203 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_400)   --->   "%xor_ln199_228 = xor i1 %tmp_8333, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6203 'xor' 'xor_ln199_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6204 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_400 = and i1 %tmp_8332, i1 %xor_ln199_228" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6204 'and' 'and_ln199_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6205 [1/1] (0.00ns)   --->   "%tmp_3339 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_57, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6205 'partselect' 'tmp_3339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6206 [1/1] (0.70ns)   --->   "%icmp_ln199_229 = icmp_eq  i4 %tmp_3339, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6206 'icmp' 'icmp_ln199_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6207 [1/1] (0.00ns)   --->   "%tmp_3340 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_57, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6207 'partselect' 'tmp_3340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6208 [1/1] (0.70ns)   --->   "%icmp_ln199_230 = icmp_eq  i5 %tmp_3340, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6208 'icmp' 'icmp_ln199_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6209 [1/1] (0.70ns)   --->   "%icmp_ln199_231 = icmp_eq  i5 %tmp_3340, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6209 'icmp' 'icmp_ln199_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6210 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_403)   --->   "%select_ln199_228 = select i1 %and_ln199_400, i1 %icmp_ln199_230, i1 %icmp_ln199_231" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6210 'select' 'select_ln199_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6211 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_404)   --->   "%tmp_8334 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_57, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6211 'bitselect' 'tmp_8334' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6212 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_404)   --->   "%xor_ln199_345 = xor i1 %tmp_8334, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6212 'xor' 'xor_ln199_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6213 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_404)   --->   "%and_ln199_401 = and i1 %icmp_ln199_229, i1 %xor_ln199_345" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6213 'and' 'and_ln199_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6214 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_404)   --->   "%select_ln199_229 = select i1 %and_ln199_400, i1 %and_ln199_401, i1 %icmp_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6214 'select' 'select_ln199_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6215 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_173)   --->   "%and_ln199_402 = and i1 %and_ln199_400, i1 %icmp_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6215 'and' 'and_ln199_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6216 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_403)   --->   "%xor_ln199_229 = xor i1 %select_ln199_228, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6216 'xor' 'xor_ln199_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_403)   --->   "%or_ln199_172 = or i1 %tmp_8333, i1 %xor_ln199_229" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6217 'or' 'or_ln199_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_403)   --->   "%xor_ln199_230 = xor i1 %tmp_8329, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6218 'xor' 'xor_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6219 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_403 = and i1 %or_ln199_172, i1 %xor_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6219 'and' 'and_ln199_403' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6220 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_404 = and i1 %tmp_8333, i1 %select_ln199_229" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6220 'and' 'and_ln199_404' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6221 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_173)   --->   "%or_ln199_273 = or i1 %and_ln199_402, i1 %and_ln199_404" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6221 'or' 'or_ln199_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_173)   --->   "%xor_ln199_231 = xor i1 %or_ln199_273, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6222 'xor' 'xor_ln199_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_173)   --->   "%and_ln199_405 = and i1 %tmp_8329, i1 %xor_ln199_231" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6223 'and' 'and_ln199_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_231)   --->   "%select_ln199_230 = select i1 %and_ln199_403, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6224 'select' 'select_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6225 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_173 = or i1 %and_ln199_403, i1 %and_ln199_405" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6225 'or' 'or_ln199_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6226 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_231 = select i1 %or_ln199_173, i16 %select_ln199_230, i16 %add_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6226 'select' 'select_ln199_231' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6227 [1/1] (0.00ns)   --->   "%sext_ln199_58 = sext i16 %masked_kernel_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6227 'sext' 'sext_ln199_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6228 [1/1] (1.94ns)   --->   "%mul_ln199_58 = mul i27 %zext_ln199_91, i27 %sext_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6228 'mul' 'mul_ln199_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6229 [1/1] (0.00ns)   --->   "%tmp_8335 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_58, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6229 'bitselect' 'tmp_8335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6230 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%trunc_ln199_57 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_58, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6230 'partselect' 'trunc_ln199_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%tmp_8336 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_58, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6231 'bitselect' 'tmp_8336' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6232 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%tmp_8337 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_58, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6232 'bitselect' 'tmp_8337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6233 [1/1] (0.00ns)   --->   "%trunc_ln199_129 = trunc i27 %mul_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6233 'trunc' 'trunc_ln199_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6234 [1/1] (0.70ns)   --->   "%icmp_ln199_232 = icmp_ne  i5 %trunc_ln199_129, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6234 'icmp' 'icmp_ln199_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6235 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_407)   --->   "%tmp_8338 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_58, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6235 'bitselect' 'tmp_8338' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6236 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%or_ln199_174 = or i1 %tmp_8336, i1 %icmp_ln199_232" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6236 'or' 'or_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6237 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%and_ln199_406 = and i1 %or_ln199_174, i1 %tmp_8337" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6237 'and' 'and_ln199_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6238 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_58)   --->   "%zext_ln199_58 = zext i1 %and_ln199_406" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6238 'zext' 'zext_ln199_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6239 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_58 = add i16 %trunc_ln199_57, i16 %zext_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6239 'add' 'add_ln199_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6240 [1/1] (0.00ns)   --->   "%tmp_8339 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_58, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6240 'bitselect' 'tmp_8339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6241 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_407)   --->   "%xor_ln199_232 = xor i1 %tmp_8339, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6241 'xor' 'xor_ln199_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6242 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_407 = and i1 %tmp_8338, i1 %xor_ln199_232" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6242 'and' 'and_ln199_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6243 [1/1] (0.00ns)   --->   "%tmp_3341 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_58, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6243 'partselect' 'tmp_3341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6244 [1/1] (0.70ns)   --->   "%icmp_ln199_233 = icmp_eq  i4 %tmp_3341, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6244 'icmp' 'icmp_ln199_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6245 [1/1] (0.00ns)   --->   "%tmp_3342 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_58, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6245 'partselect' 'tmp_3342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6246 [1/1] (0.70ns)   --->   "%icmp_ln199_234 = icmp_eq  i5 %tmp_3342, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6246 'icmp' 'icmp_ln199_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6247 [1/1] (0.70ns)   --->   "%icmp_ln199_235 = icmp_eq  i5 %tmp_3342, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6247 'icmp' 'icmp_ln199_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6248 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_410)   --->   "%select_ln199_232 = select i1 %and_ln199_407, i1 %icmp_ln199_234, i1 %icmp_ln199_235" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6248 'select' 'select_ln199_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_411)   --->   "%tmp_8340 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_58, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6249 'bitselect' 'tmp_8340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_411)   --->   "%xor_ln199_346 = xor i1 %tmp_8340, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6250 'xor' 'xor_ln199_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6251 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_411)   --->   "%and_ln199_408 = and i1 %icmp_ln199_233, i1 %xor_ln199_346" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6251 'and' 'and_ln199_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6252 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_411)   --->   "%select_ln199_233 = select i1 %and_ln199_407, i1 %and_ln199_408, i1 %icmp_ln199_234" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6252 'select' 'select_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6253 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_176)   --->   "%and_ln199_409 = and i1 %and_ln199_407, i1 %icmp_ln199_234" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6253 'and' 'and_ln199_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6254 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_410)   --->   "%xor_ln199_233 = xor i1 %select_ln199_232, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6254 'xor' 'xor_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6255 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_410)   --->   "%or_ln199_175 = or i1 %tmp_8339, i1 %xor_ln199_233" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6255 'or' 'or_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6256 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_410)   --->   "%xor_ln199_234 = xor i1 %tmp_8335, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6256 'xor' 'xor_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6257 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_410 = and i1 %or_ln199_175, i1 %xor_ln199_234" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6257 'and' 'and_ln199_410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6258 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_411 = and i1 %tmp_8339, i1 %select_ln199_233" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6258 'and' 'and_ln199_411' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_176)   --->   "%or_ln199_274 = or i1 %and_ln199_409, i1 %and_ln199_411" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6259 'or' 'or_ln199_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_176)   --->   "%xor_ln199_235 = xor i1 %or_ln199_274, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6260 'xor' 'xor_ln199_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_176)   --->   "%and_ln199_412 = and i1 %tmp_8335, i1 %xor_ln199_235" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6261 'and' 'and_ln199_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6262 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_235)   --->   "%select_ln199_234 = select i1 %and_ln199_410, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6262 'select' 'select_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6263 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_176 = or i1 %and_ln199_410, i1 %and_ln199_412" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6263 'or' 'or_ln199_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6264 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_235 = select i1 %or_ln199_176, i16 %select_ln199_234, i16 %add_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6264 'select' 'select_ln199_235' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6265 [1/1] (0.00ns)   --->   "%sext_ln199_59 = sext i16 %masked_kernel_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6265 'sext' 'sext_ln199_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6266 [1/1] (1.94ns)   --->   "%mul_ln199_59 = mul i27 %zext_ln199_91, i27 %sext_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6266 'mul' 'mul_ln199_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6267 [1/1] (0.00ns)   --->   "%tmp_8341 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_59, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6267 'bitselect' 'tmp_8341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%trunc_ln199_58 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_59, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6268 'partselect' 'trunc_ln199_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6269 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%tmp_8342 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_59, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6269 'bitselect' 'tmp_8342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6270 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%tmp_8343 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_59, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6270 'bitselect' 'tmp_8343' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6271 [1/1] (0.00ns)   --->   "%trunc_ln199_130 = trunc i27 %mul_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6271 'trunc' 'trunc_ln199_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6272 [1/1] (0.70ns)   --->   "%icmp_ln199_236 = icmp_ne  i5 %trunc_ln199_130, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6272 'icmp' 'icmp_ln199_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6273 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_414)   --->   "%tmp_8344 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_59, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6273 'bitselect' 'tmp_8344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6274 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%or_ln199_177 = or i1 %tmp_8342, i1 %icmp_ln199_236" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6274 'or' 'or_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6275 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%and_ln199_413 = and i1 %or_ln199_177, i1 %tmp_8343" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6275 'and' 'and_ln199_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6276 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_59)   --->   "%zext_ln199_59 = zext i1 %and_ln199_413" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6276 'zext' 'zext_ln199_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6277 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_59 = add i16 %trunc_ln199_58, i16 %zext_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6277 'add' 'add_ln199_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6278 [1/1] (0.00ns)   --->   "%tmp_8345 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_59, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6278 'bitselect' 'tmp_8345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6279 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_414)   --->   "%xor_ln199_236 = xor i1 %tmp_8345, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6279 'xor' 'xor_ln199_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6280 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_414 = and i1 %tmp_8344, i1 %xor_ln199_236" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6280 'and' 'and_ln199_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6281 [1/1] (0.00ns)   --->   "%tmp_3343 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_59, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6281 'partselect' 'tmp_3343' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6282 [1/1] (0.70ns)   --->   "%icmp_ln199_237 = icmp_eq  i4 %tmp_3343, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6282 'icmp' 'icmp_ln199_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6283 [1/1] (0.00ns)   --->   "%tmp_3344 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_59, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6283 'partselect' 'tmp_3344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6284 [1/1] (0.70ns)   --->   "%icmp_ln199_238 = icmp_eq  i5 %tmp_3344, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6284 'icmp' 'icmp_ln199_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6285 [1/1] (0.70ns)   --->   "%icmp_ln199_239 = icmp_eq  i5 %tmp_3344, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6285 'icmp' 'icmp_ln199_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6286 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_417)   --->   "%select_ln199_236 = select i1 %and_ln199_414, i1 %icmp_ln199_238, i1 %icmp_ln199_239" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6286 'select' 'select_ln199_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_418)   --->   "%tmp_8346 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_59, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6287 'bitselect' 'tmp_8346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_418)   --->   "%xor_ln199_347 = xor i1 %tmp_8346, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6288 'xor' 'xor_ln199_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6289 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_418)   --->   "%and_ln199_415 = and i1 %icmp_ln199_237, i1 %xor_ln199_347" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6289 'and' 'and_ln199_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6290 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_418)   --->   "%select_ln199_237 = select i1 %and_ln199_414, i1 %and_ln199_415, i1 %icmp_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6290 'select' 'select_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6291 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_179)   --->   "%and_ln199_416 = and i1 %and_ln199_414, i1 %icmp_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6291 'and' 'and_ln199_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6292 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_417)   --->   "%xor_ln199_237 = xor i1 %select_ln199_236, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6292 'xor' 'xor_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6293 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_417)   --->   "%or_ln199_178 = or i1 %tmp_8345, i1 %xor_ln199_237" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6293 'or' 'or_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6294 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_417)   --->   "%xor_ln199_238 = xor i1 %tmp_8341, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6294 'xor' 'xor_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_417 = and i1 %or_ln199_178, i1 %xor_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6295 'and' 'and_ln199_417' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6296 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_418 = and i1 %tmp_8345, i1 %select_ln199_237" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6296 'and' 'and_ln199_418' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6297 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_179)   --->   "%or_ln199_275 = or i1 %and_ln199_416, i1 %and_ln199_418" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6297 'or' 'or_ln199_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6298 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_179)   --->   "%xor_ln199_239 = xor i1 %or_ln199_275, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6298 'xor' 'xor_ln199_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6299 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_179)   --->   "%and_ln199_419 = and i1 %tmp_8341, i1 %xor_ln199_239" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6299 'and' 'and_ln199_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6300 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_239)   --->   "%select_ln199_238 = select i1 %and_ln199_417, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6300 'select' 'select_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6301 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_179 = or i1 %and_ln199_417, i1 %and_ln199_419" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6301 'or' 'or_ln199_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6302 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_239 = select i1 %or_ln199_179, i16 %select_ln199_238, i16 %add_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6302 'select' 'select_ln199_239' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6303 [1/1] (0.00ns)   --->   "%zext_ln199_92 = zext i11 %denom_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6303 'zext' 'zext_ln199_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6304 [1/1] (0.00ns)   --->   "%sext_ln199_60 = sext i16 %masked_kernel_92" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6304 'sext' 'sext_ln199_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6305 [1/1] (1.94ns)   --->   "%mul_ln199_60 = mul i27 %zext_ln199_92, i27 %sext_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6305 'mul' 'mul_ln199_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6306 [1/1] (0.00ns)   --->   "%tmp_8372 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_60, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6306 'bitselect' 'tmp_8372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6307 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%trunc_ln199_59 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_60, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6307 'partselect' 'trunc_ln199_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6308 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%tmp_8373 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_60, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6308 'bitselect' 'tmp_8373' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%tmp_8374 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_60, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6309 'bitselect' 'tmp_8374' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6310 [1/1] (0.00ns)   --->   "%trunc_ln199_131 = trunc i27 %mul_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6310 'trunc' 'trunc_ln199_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6311 [1/1] (0.70ns)   --->   "%icmp_ln199_240 = icmp_ne  i5 %trunc_ln199_131, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6311 'icmp' 'icmp_ln199_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6312 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_421)   --->   "%tmp_8375 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_60, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6312 'bitselect' 'tmp_8375' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6313 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%or_ln199_180 = or i1 %tmp_8373, i1 %icmp_ln199_240" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6313 'or' 'or_ln199_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6314 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%and_ln199_420 = and i1 %or_ln199_180, i1 %tmp_8374" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6314 'and' 'and_ln199_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_60)   --->   "%zext_ln199_60 = zext i1 %and_ln199_420" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6315 'zext' 'zext_ln199_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6316 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_60 = add i16 %trunc_ln199_59, i16 %zext_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6316 'add' 'add_ln199_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6317 [1/1] (0.00ns)   --->   "%tmp_8376 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_60, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6317 'bitselect' 'tmp_8376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_421)   --->   "%xor_ln199_240 = xor i1 %tmp_8376, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6318 'xor' 'xor_ln199_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6319 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_421 = and i1 %tmp_8375, i1 %xor_ln199_240" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6319 'and' 'and_ln199_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6320 [1/1] (0.00ns)   --->   "%tmp_3353 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_60, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6320 'partselect' 'tmp_3353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6321 [1/1] (0.70ns)   --->   "%icmp_ln199_241 = icmp_eq  i4 %tmp_3353, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6321 'icmp' 'icmp_ln199_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6322 [1/1] (0.00ns)   --->   "%tmp_3354 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_60, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6322 'partselect' 'tmp_3354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6323 [1/1] (0.70ns)   --->   "%icmp_ln199_242 = icmp_eq  i5 %tmp_3354, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6323 'icmp' 'icmp_ln199_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6324 [1/1] (0.70ns)   --->   "%icmp_ln199_243 = icmp_eq  i5 %tmp_3354, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6324 'icmp' 'icmp_ln199_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6325 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_424)   --->   "%select_ln199_240 = select i1 %and_ln199_421, i1 %icmp_ln199_242, i1 %icmp_ln199_243" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6325 'select' 'select_ln199_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6326 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_425)   --->   "%tmp_8377 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_60, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6326 'bitselect' 'tmp_8377' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6327 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_425)   --->   "%xor_ln199_348 = xor i1 %tmp_8377, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6327 'xor' 'xor_ln199_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_425)   --->   "%and_ln199_422 = and i1 %icmp_ln199_241, i1 %xor_ln199_348" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6328 'and' 'and_ln199_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6329 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_425)   --->   "%select_ln199_241 = select i1 %and_ln199_421, i1 %and_ln199_422, i1 %icmp_ln199_242" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6329 'select' 'select_ln199_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6330 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_182)   --->   "%and_ln199_423 = and i1 %and_ln199_421, i1 %icmp_ln199_242" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6330 'and' 'and_ln199_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6331 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_424)   --->   "%xor_ln199_241 = xor i1 %select_ln199_240, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6331 'xor' 'xor_ln199_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6332 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_424)   --->   "%or_ln199_181 = or i1 %tmp_8376, i1 %xor_ln199_241" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6332 'or' 'or_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6333 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_424)   --->   "%xor_ln199_242 = xor i1 %tmp_8372, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6333 'xor' 'xor_ln199_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6334 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_424 = and i1 %or_ln199_181, i1 %xor_ln199_242" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6334 'and' 'and_ln199_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6335 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_425 = and i1 %tmp_8376, i1 %select_ln199_241" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6335 'and' 'and_ln199_425' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6336 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_182)   --->   "%or_ln199_276 = or i1 %and_ln199_423, i1 %and_ln199_425" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6336 'or' 'or_ln199_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6337 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_182)   --->   "%xor_ln199_243 = xor i1 %or_ln199_276, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6337 'xor' 'xor_ln199_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6338 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_182)   --->   "%and_ln199_426 = and i1 %tmp_8372, i1 %xor_ln199_243" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6338 'and' 'and_ln199_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6339 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_243)   --->   "%select_ln199_242 = select i1 %and_ln199_424, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6339 'select' 'select_ln199_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6340 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_182 = or i1 %and_ln199_424, i1 %and_ln199_426" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6340 'or' 'or_ln199_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6341 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_243 = select i1 %or_ln199_182, i16 %select_ln199_242, i16 %add_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6341 'select' 'select_ln199_243' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6342 [1/1] (0.00ns)   --->   "%sext_ln199_61 = sext i16 %masked_kernel_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6342 'sext' 'sext_ln199_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6343 [1/1] (1.94ns)   --->   "%mul_ln199_61 = mul i27 %zext_ln199_92, i27 %sext_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6343 'mul' 'mul_ln199_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6344 [1/1] (0.00ns)   --->   "%tmp_8378 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_61, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6344 'bitselect' 'tmp_8378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6345 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%trunc_ln199_60 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_61, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6345 'partselect' 'trunc_ln199_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6346 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%tmp_8379 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_61, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6346 'bitselect' 'tmp_8379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6347 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%tmp_8380 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_61, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6347 'bitselect' 'tmp_8380' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6348 [1/1] (0.00ns)   --->   "%trunc_ln199_132 = trunc i27 %mul_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6348 'trunc' 'trunc_ln199_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6349 [1/1] (0.70ns)   --->   "%icmp_ln199_244 = icmp_ne  i5 %trunc_ln199_132, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6349 'icmp' 'icmp_ln199_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_428)   --->   "%tmp_8381 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_61, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6350 'bitselect' 'tmp_8381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%or_ln199_183 = or i1 %tmp_8379, i1 %icmp_ln199_244" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6351 'or' 'or_ln199_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%and_ln199_427 = and i1 %or_ln199_183, i1 %tmp_8380" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6352 'and' 'and_ln199_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_61)   --->   "%zext_ln199_61 = zext i1 %and_ln199_427" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6353 'zext' 'zext_ln199_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6354 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_61 = add i16 %trunc_ln199_60, i16 %zext_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6354 'add' 'add_ln199_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6355 [1/1] (0.00ns)   --->   "%tmp_8382 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_61, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6355 'bitselect' 'tmp_8382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6356 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_428)   --->   "%xor_ln199_244 = xor i1 %tmp_8382, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6356 'xor' 'xor_ln199_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6357 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_428 = and i1 %tmp_8381, i1 %xor_ln199_244" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6357 'and' 'and_ln199_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6358 [1/1] (0.00ns)   --->   "%tmp_3355 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_61, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6358 'partselect' 'tmp_3355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6359 [1/1] (0.70ns)   --->   "%icmp_ln199_245 = icmp_eq  i4 %tmp_3355, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6359 'icmp' 'icmp_ln199_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6360 [1/1] (0.00ns)   --->   "%tmp_3356 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_61, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6360 'partselect' 'tmp_3356' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6361 [1/1] (0.70ns)   --->   "%icmp_ln199_246 = icmp_eq  i5 %tmp_3356, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6361 'icmp' 'icmp_ln199_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6362 [1/1] (0.70ns)   --->   "%icmp_ln199_247 = icmp_eq  i5 %tmp_3356, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6362 'icmp' 'icmp_ln199_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_431)   --->   "%select_ln199_244 = select i1 %and_ln199_428, i1 %icmp_ln199_246, i1 %icmp_ln199_247" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6363 'select' 'select_ln199_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_432)   --->   "%tmp_8383 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_61, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6364 'bitselect' 'tmp_8383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6365 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_432)   --->   "%xor_ln199_349 = xor i1 %tmp_8383, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6365 'xor' 'xor_ln199_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6366 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_432)   --->   "%and_ln199_429 = and i1 %icmp_ln199_245, i1 %xor_ln199_349" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6366 'and' 'and_ln199_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6367 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_432)   --->   "%select_ln199_245 = select i1 %and_ln199_428, i1 %and_ln199_429, i1 %icmp_ln199_246" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6367 'select' 'select_ln199_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6368 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_185)   --->   "%and_ln199_430 = and i1 %and_ln199_428, i1 %icmp_ln199_246" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6368 'and' 'and_ln199_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6369 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_431)   --->   "%xor_ln199_245 = xor i1 %select_ln199_244, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6369 'xor' 'xor_ln199_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6370 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_431)   --->   "%or_ln199_184 = or i1 %tmp_8382, i1 %xor_ln199_245" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6370 'or' 'or_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6371 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_431)   --->   "%xor_ln199_246 = xor i1 %tmp_8378, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6371 'xor' 'xor_ln199_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6372 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_431 = and i1 %or_ln199_184, i1 %xor_ln199_246" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6372 'and' 'and_ln199_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6373 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_432 = and i1 %tmp_8382, i1 %select_ln199_245" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6373 'and' 'and_ln199_432' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6374 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_185)   --->   "%or_ln199_277 = or i1 %and_ln199_430, i1 %and_ln199_432" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6374 'or' 'or_ln199_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6375 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_185)   --->   "%xor_ln199_247 = xor i1 %or_ln199_277, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6375 'xor' 'xor_ln199_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6376 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_185)   --->   "%and_ln199_433 = and i1 %tmp_8378, i1 %xor_ln199_247" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6376 'and' 'and_ln199_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6377 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_247)   --->   "%select_ln199_246 = select i1 %and_ln199_431, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6377 'select' 'select_ln199_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6378 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_185 = or i1 %and_ln199_431, i1 %and_ln199_433" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6378 'or' 'or_ln199_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6379 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_247 = select i1 %or_ln199_185, i16 %select_ln199_246, i16 %add_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6379 'select' 'select_ln199_247' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6380 [1/1] (0.00ns)   --->   "%sext_ln199_62 = sext i16 %masked_kernel_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6380 'sext' 'sext_ln199_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6381 [1/1] (1.94ns)   --->   "%mul_ln199_62 = mul i27 %zext_ln199_92, i27 %sext_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6381 'mul' 'mul_ln199_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6382 [1/1] (0.00ns)   --->   "%tmp_8384 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_62, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6382 'bitselect' 'tmp_8384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%trunc_ln199_61 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_62, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6383 'partselect' 'trunc_ln199_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6384 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%tmp_8385 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_62, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6384 'bitselect' 'tmp_8385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6385 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%tmp_8386 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_62, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6385 'bitselect' 'tmp_8386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6386 [1/1] (0.00ns)   --->   "%trunc_ln199_133 = trunc i27 %mul_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6386 'trunc' 'trunc_ln199_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6387 [1/1] (0.70ns)   --->   "%icmp_ln199_248 = icmp_ne  i5 %trunc_ln199_133, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6387 'icmp' 'icmp_ln199_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6388 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_435)   --->   "%tmp_8387 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_62, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6388 'bitselect' 'tmp_8387' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6389 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%or_ln199_186 = or i1 %tmp_8385, i1 %icmp_ln199_248" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6389 'or' 'or_ln199_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6390 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%and_ln199_434 = and i1 %or_ln199_186, i1 %tmp_8386" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6390 'and' 'and_ln199_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6391 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_62)   --->   "%zext_ln199_62 = zext i1 %and_ln199_434" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6391 'zext' 'zext_ln199_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6392 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_62 = add i16 %trunc_ln199_61, i16 %zext_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6392 'add' 'add_ln199_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6393 [1/1] (0.00ns)   --->   "%tmp_8388 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_62, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6393 'bitselect' 'tmp_8388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6394 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_435)   --->   "%xor_ln199_248 = xor i1 %tmp_8388, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6394 'xor' 'xor_ln199_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6395 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_435 = and i1 %tmp_8387, i1 %xor_ln199_248" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6395 'and' 'and_ln199_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6396 [1/1] (0.00ns)   --->   "%tmp_3357 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_62, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6396 'partselect' 'tmp_3357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6397 [1/1] (0.70ns)   --->   "%icmp_ln199_249 = icmp_eq  i4 %tmp_3357, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6397 'icmp' 'icmp_ln199_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6398 [1/1] (0.00ns)   --->   "%tmp_3358 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_62, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6398 'partselect' 'tmp_3358' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6399 [1/1] (0.70ns)   --->   "%icmp_ln199_250 = icmp_eq  i5 %tmp_3358, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6399 'icmp' 'icmp_ln199_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6400 [1/1] (0.70ns)   --->   "%icmp_ln199_251 = icmp_eq  i5 %tmp_3358, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6400 'icmp' 'icmp_ln199_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6401 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_438)   --->   "%select_ln199_248 = select i1 %and_ln199_435, i1 %icmp_ln199_250, i1 %icmp_ln199_251" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6401 'select' 'select_ln199_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6402 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_439)   --->   "%tmp_8389 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_62, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6402 'bitselect' 'tmp_8389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6403 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_439)   --->   "%xor_ln199_350 = xor i1 %tmp_8389, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6403 'xor' 'xor_ln199_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6404 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_439)   --->   "%and_ln199_436 = and i1 %icmp_ln199_249, i1 %xor_ln199_350" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6404 'and' 'and_ln199_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6405 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_439)   --->   "%select_ln199_249 = select i1 %and_ln199_435, i1 %and_ln199_436, i1 %icmp_ln199_250" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6405 'select' 'select_ln199_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6406 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_188)   --->   "%and_ln199_437 = and i1 %and_ln199_435, i1 %icmp_ln199_250" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6406 'and' 'and_ln199_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6407 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_438)   --->   "%xor_ln199_249 = xor i1 %select_ln199_248, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6407 'xor' 'xor_ln199_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6408 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_438)   --->   "%or_ln199_187 = or i1 %tmp_8388, i1 %xor_ln199_249" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6408 'or' 'or_ln199_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_438)   --->   "%xor_ln199_250 = xor i1 %tmp_8384, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6409 'xor' 'xor_ln199_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6410 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_438 = and i1 %or_ln199_187, i1 %xor_ln199_250" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6410 'and' 'and_ln199_438' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6411 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_439 = and i1 %tmp_8388, i1 %select_ln199_249" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6411 'and' 'and_ln199_439' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6412 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_188)   --->   "%or_ln199_278 = or i1 %and_ln199_437, i1 %and_ln199_439" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6412 'or' 'or_ln199_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6413 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_188)   --->   "%xor_ln199_251 = xor i1 %or_ln199_278, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6413 'xor' 'xor_ln199_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6414 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_188)   --->   "%and_ln199_440 = and i1 %tmp_8384, i1 %xor_ln199_251" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6414 'and' 'and_ln199_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_251)   --->   "%select_ln199_250 = select i1 %and_ln199_438, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6415 'select' 'select_ln199_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6416 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_188 = or i1 %and_ln199_438, i1 %and_ln199_440" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6416 'or' 'or_ln199_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6417 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_251 = select i1 %or_ln199_188, i16 %select_ln199_250, i16 %add_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6417 'select' 'select_ln199_251' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6418 [1/1] (0.00ns)   --->   "%zext_ln199_93 = zext i11 %denom_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6418 'zext' 'zext_ln199_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6419 [1/1] (0.00ns)   --->   "%sext_ln199_63 = sext i16 %masked_kernel_93" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6419 'sext' 'sext_ln199_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6420 [1/1] (1.94ns)   --->   "%mul_ln199_63 = mul i27 %zext_ln199_93, i27 %sext_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6420 'mul' 'mul_ln199_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6421 [1/1] (0.00ns)   --->   "%tmp_8415 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_63, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6421 'bitselect' 'tmp_8415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6422 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%trunc_ln199_62 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_63, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6422 'partselect' 'trunc_ln199_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6423 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%tmp_8416 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_63, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6423 'bitselect' 'tmp_8416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6424 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%tmp_8417 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_63, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6424 'bitselect' 'tmp_8417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6425 [1/1] (0.00ns)   --->   "%trunc_ln199_134 = trunc i27 %mul_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6425 'trunc' 'trunc_ln199_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6426 [1/1] (0.70ns)   --->   "%icmp_ln199_252 = icmp_ne  i5 %trunc_ln199_134, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6426 'icmp' 'icmp_ln199_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6427 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_442)   --->   "%tmp_8418 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_63, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6427 'bitselect' 'tmp_8418' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6428 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%or_ln199_189 = or i1 %tmp_8416, i1 %icmp_ln199_252" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6428 'or' 'or_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6429 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%and_ln199_441 = and i1 %or_ln199_189, i1 %tmp_8417" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6429 'and' 'and_ln199_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6430 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_63)   --->   "%zext_ln199_63 = zext i1 %and_ln199_441" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6430 'zext' 'zext_ln199_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6431 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_63 = add i16 %trunc_ln199_62, i16 %zext_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6431 'add' 'add_ln199_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6432 [1/1] (0.00ns)   --->   "%tmp_8419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_63, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6432 'bitselect' 'tmp_8419' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6433 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_442)   --->   "%xor_ln199_252 = xor i1 %tmp_8419, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6433 'xor' 'xor_ln199_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6434 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_442 = and i1 %tmp_8418, i1 %xor_ln199_252" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6434 'and' 'and_ln199_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6435 [1/1] (0.00ns)   --->   "%tmp_3367 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_63, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6435 'partselect' 'tmp_3367' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6436 [1/1] (0.70ns)   --->   "%icmp_ln199_253 = icmp_eq  i4 %tmp_3367, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6436 'icmp' 'icmp_ln199_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6437 [1/1] (0.00ns)   --->   "%tmp_3368 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_63, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6437 'partselect' 'tmp_3368' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6438 [1/1] (0.70ns)   --->   "%icmp_ln199_254 = icmp_eq  i5 %tmp_3368, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6438 'icmp' 'icmp_ln199_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6439 [1/1] (0.70ns)   --->   "%icmp_ln199_255 = icmp_eq  i5 %tmp_3368, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6439 'icmp' 'icmp_ln199_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6440 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_445)   --->   "%select_ln199_252 = select i1 %and_ln199_442, i1 %icmp_ln199_254, i1 %icmp_ln199_255" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6440 'select' 'select_ln199_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6441 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_446)   --->   "%tmp_8420 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_63, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6441 'bitselect' 'tmp_8420' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6442 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_446)   --->   "%xor_ln199_351 = xor i1 %tmp_8420, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6442 'xor' 'xor_ln199_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6443 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_446)   --->   "%and_ln199_443 = and i1 %icmp_ln199_253, i1 %xor_ln199_351" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6443 'and' 'and_ln199_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6444 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_446)   --->   "%select_ln199_253 = select i1 %and_ln199_442, i1 %and_ln199_443, i1 %icmp_ln199_254" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6444 'select' 'select_ln199_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6445 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_191)   --->   "%and_ln199_444 = and i1 %and_ln199_442, i1 %icmp_ln199_254" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6445 'and' 'and_ln199_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6446 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_445)   --->   "%xor_ln199_253 = xor i1 %select_ln199_252, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6446 'xor' 'xor_ln199_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_445)   --->   "%or_ln199_190 = or i1 %tmp_8419, i1 %xor_ln199_253" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6447 'or' 'or_ln199_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6448 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_445)   --->   "%xor_ln199_254 = xor i1 %tmp_8415, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6448 'xor' 'xor_ln199_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6449 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_445 = and i1 %or_ln199_190, i1 %xor_ln199_254" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6449 'and' 'and_ln199_445' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6450 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_446 = and i1 %tmp_8419, i1 %select_ln199_253" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6450 'and' 'and_ln199_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6451 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_191)   --->   "%or_ln199_279 = or i1 %and_ln199_444, i1 %and_ln199_446" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6451 'or' 'or_ln199_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6452 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_191)   --->   "%xor_ln199_255 = xor i1 %or_ln199_279, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6452 'xor' 'xor_ln199_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6453 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_191)   --->   "%and_ln199_447 = and i1 %tmp_8415, i1 %xor_ln199_255" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6453 'and' 'and_ln199_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6454 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_255)   --->   "%select_ln199_254 = select i1 %and_ln199_445, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6454 'select' 'select_ln199_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6455 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_191 = or i1 %and_ln199_445, i1 %and_ln199_447" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6455 'or' 'or_ln199_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6456 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_255 = select i1 %or_ln199_191, i16 %select_ln199_254, i16 %add_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6456 'select' 'select_ln199_255' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6457 [1/1] (0.00ns)   --->   "%sext_ln199_64 = sext i16 %masked_kernel_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6457 'sext' 'sext_ln199_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6458 [1/1] (1.94ns)   --->   "%mul_ln199_64 = mul i27 %zext_ln199_93, i27 %sext_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6458 'mul' 'mul_ln199_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6459 [1/1] (0.00ns)   --->   "%tmp_8421 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_64, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6459 'bitselect' 'tmp_8421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6460 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_64)   --->   "%trunc_ln199_63 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_64, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6460 'partselect' 'trunc_ln199_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6461 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_64)   --->   "%tmp_8422 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_64, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6461 'bitselect' 'tmp_8422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6462 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_64)   --->   "%tmp_8423 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_64, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6462 'bitselect' 'tmp_8423' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6463 [1/1] (0.00ns)   --->   "%trunc_ln199_135 = trunc i27 %mul_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6463 'trunc' 'trunc_ln199_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6464 [1/1] (0.70ns)   --->   "%icmp_ln199_256 = icmp_ne  i5 %trunc_ln199_135, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6464 'icmp' 'icmp_ln199_256' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6465 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_449)   --->   "%tmp_8424 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_64, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6465 'bitselect' 'tmp_8424' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6466 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_64)   --->   "%or_ln199_192 = or i1 %tmp_8422, i1 %icmp_ln199_256" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6466 'or' 'or_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6467 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_64)   --->   "%and_ln199_448 = and i1 %or_ln199_192, i1 %tmp_8423" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6467 'and' 'and_ln199_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6468 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_64)   --->   "%zext_ln199_64 = zext i1 %and_ln199_448" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6468 'zext' 'zext_ln199_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6469 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_64 = add i16 %trunc_ln199_63, i16 %zext_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6469 'add' 'add_ln199_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6470 [1/1] (0.00ns)   --->   "%tmp_8425 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_64, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6470 'bitselect' 'tmp_8425' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6471 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_449)   --->   "%xor_ln199_256 = xor i1 %tmp_8425, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6471 'xor' 'xor_ln199_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6472 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_449 = and i1 %tmp_8424, i1 %xor_ln199_256" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6472 'and' 'and_ln199_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6473 [1/1] (0.00ns)   --->   "%tmp_3369 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_64, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6473 'partselect' 'tmp_3369' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6474 [1/1] (0.70ns)   --->   "%icmp_ln199_257 = icmp_eq  i4 %tmp_3369, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6474 'icmp' 'icmp_ln199_257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6475 [1/1] (0.00ns)   --->   "%tmp_3370 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_64, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6475 'partselect' 'tmp_3370' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6476 [1/1] (0.70ns)   --->   "%icmp_ln199_258 = icmp_eq  i5 %tmp_3370, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6476 'icmp' 'icmp_ln199_258' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6477 [1/1] (0.70ns)   --->   "%icmp_ln199_259 = icmp_eq  i5 %tmp_3370, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6477 'icmp' 'icmp_ln199_259' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_452)   --->   "%select_ln199_256 = select i1 %and_ln199_449, i1 %icmp_ln199_258, i1 %icmp_ln199_259" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6478 'select' 'select_ln199_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6479 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_453)   --->   "%tmp_8426 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_64, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6479 'bitselect' 'tmp_8426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6480 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_453)   --->   "%xor_ln199_352 = xor i1 %tmp_8426, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6480 'xor' 'xor_ln199_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6481 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_453)   --->   "%and_ln199_450 = and i1 %icmp_ln199_257, i1 %xor_ln199_352" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6481 'and' 'and_ln199_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6482 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_453)   --->   "%select_ln199_257 = select i1 %and_ln199_449, i1 %and_ln199_450, i1 %icmp_ln199_258" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6482 'select' 'select_ln199_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6483 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_194)   --->   "%and_ln199_451 = and i1 %and_ln199_449, i1 %icmp_ln199_258" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6483 'and' 'and_ln199_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6484 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_452)   --->   "%xor_ln199_257 = xor i1 %select_ln199_256, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6484 'xor' 'xor_ln199_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6485 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_452)   --->   "%or_ln199_193 = or i1 %tmp_8425, i1 %xor_ln199_257" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6485 'or' 'or_ln199_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6486 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_452)   --->   "%xor_ln199_258 = xor i1 %tmp_8421, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6486 'xor' 'xor_ln199_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6487 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_452 = and i1 %or_ln199_193, i1 %xor_ln199_258" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6487 'and' 'and_ln199_452' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6488 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_453 = and i1 %tmp_8425, i1 %select_ln199_257" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6488 'and' 'and_ln199_453' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6489 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_194)   --->   "%or_ln199_280 = or i1 %and_ln199_451, i1 %and_ln199_453" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6489 'or' 'or_ln199_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6490 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_194)   --->   "%xor_ln199_259 = xor i1 %or_ln199_280, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6490 'xor' 'xor_ln199_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6491 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_194)   --->   "%and_ln199_454 = and i1 %tmp_8421, i1 %xor_ln199_259" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6491 'and' 'and_ln199_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6492 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_259)   --->   "%select_ln199_258 = select i1 %and_ln199_452, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6492 'select' 'select_ln199_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_194 = or i1 %and_ln199_452, i1 %and_ln199_454" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6493 'or' 'or_ln199_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6494 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_259 = select i1 %or_ln199_194, i16 %select_ln199_258, i16 %add_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6494 'select' 'select_ln199_259' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6495 [1/1] (0.00ns)   --->   "%sext_ln199_65 = sext i16 %masked_kernel_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6495 'sext' 'sext_ln199_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6496 [1/1] (1.94ns)   --->   "%mul_ln199_65 = mul i27 %zext_ln199_93, i27 %sext_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6496 'mul' 'mul_ln199_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6497 [1/1] (0.00ns)   --->   "%tmp_8427 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_65, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6497 'bitselect' 'tmp_8427' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6498 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_65)   --->   "%trunc_ln199_64 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_65, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6498 'partselect' 'trunc_ln199_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6499 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_65)   --->   "%tmp_8428 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_65, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6499 'bitselect' 'tmp_8428' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6500 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_65)   --->   "%tmp_8429 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_65, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6500 'bitselect' 'tmp_8429' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6501 [1/1] (0.00ns)   --->   "%trunc_ln199_136 = trunc i27 %mul_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6501 'trunc' 'trunc_ln199_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6502 [1/1] (0.70ns)   --->   "%icmp_ln199_260 = icmp_ne  i5 %trunc_ln199_136, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6502 'icmp' 'icmp_ln199_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6503 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_456)   --->   "%tmp_8430 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_65, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6503 'bitselect' 'tmp_8430' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6504 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_65)   --->   "%or_ln199_195 = or i1 %tmp_8428, i1 %icmp_ln199_260" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6504 'or' 'or_ln199_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6505 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_65)   --->   "%and_ln199_455 = and i1 %or_ln199_195, i1 %tmp_8429" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6505 'and' 'and_ln199_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6506 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_65)   --->   "%zext_ln199_65 = zext i1 %and_ln199_455" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6506 'zext' 'zext_ln199_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6507 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_65 = add i16 %trunc_ln199_64, i16 %zext_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6507 'add' 'add_ln199_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6508 [1/1] (0.00ns)   --->   "%tmp_8431 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_65, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6508 'bitselect' 'tmp_8431' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6509 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_456)   --->   "%xor_ln199_260 = xor i1 %tmp_8431, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6509 'xor' 'xor_ln199_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6510 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_456 = and i1 %tmp_8430, i1 %xor_ln199_260" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6510 'and' 'and_ln199_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6511 [1/1] (0.00ns)   --->   "%tmp_3371 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_65, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6511 'partselect' 'tmp_3371' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6512 [1/1] (0.70ns)   --->   "%icmp_ln199_261 = icmp_eq  i4 %tmp_3371, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6512 'icmp' 'icmp_ln199_261' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6513 [1/1] (0.00ns)   --->   "%tmp_3372 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_65, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6513 'partselect' 'tmp_3372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6514 [1/1] (0.70ns)   --->   "%icmp_ln199_262 = icmp_eq  i5 %tmp_3372, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6514 'icmp' 'icmp_ln199_262' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6515 [1/1] (0.70ns)   --->   "%icmp_ln199_263 = icmp_eq  i5 %tmp_3372, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6515 'icmp' 'icmp_ln199_263' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6516 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_459)   --->   "%select_ln199_260 = select i1 %and_ln199_456, i1 %icmp_ln199_262, i1 %icmp_ln199_263" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6516 'select' 'select_ln199_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6517 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_460)   --->   "%tmp_8432 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_65, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6517 'bitselect' 'tmp_8432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6518 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_460)   --->   "%xor_ln199_353 = xor i1 %tmp_8432, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6518 'xor' 'xor_ln199_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6519 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_460)   --->   "%and_ln199_457 = and i1 %icmp_ln199_261, i1 %xor_ln199_353" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6519 'and' 'and_ln199_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6520 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_460)   --->   "%select_ln199_261 = select i1 %and_ln199_456, i1 %and_ln199_457, i1 %icmp_ln199_262" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6520 'select' 'select_ln199_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6521 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_197)   --->   "%and_ln199_458 = and i1 %and_ln199_456, i1 %icmp_ln199_262" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6521 'and' 'and_ln199_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6522 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_459)   --->   "%xor_ln199_261 = xor i1 %select_ln199_260, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6522 'xor' 'xor_ln199_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6523 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_459)   --->   "%or_ln199_196 = or i1 %tmp_8431, i1 %xor_ln199_261" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6523 'or' 'or_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6524 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_459)   --->   "%xor_ln199_262 = xor i1 %tmp_8427, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6524 'xor' 'xor_ln199_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6525 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_459 = and i1 %or_ln199_196, i1 %xor_ln199_262" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6525 'and' 'and_ln199_459' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6526 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_460 = and i1 %tmp_8431, i1 %select_ln199_261" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6526 'and' 'and_ln199_460' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6527 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_197)   --->   "%or_ln199_281 = or i1 %and_ln199_458, i1 %and_ln199_460" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6527 'or' 'or_ln199_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6528 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_197)   --->   "%xor_ln199_263 = xor i1 %or_ln199_281, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6528 'xor' 'xor_ln199_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6529 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_197)   --->   "%and_ln199_461 = and i1 %tmp_8427, i1 %xor_ln199_263" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6529 'and' 'and_ln199_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6530 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_263)   --->   "%select_ln199_262 = select i1 %and_ln199_459, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6530 'select' 'select_ln199_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6531 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_197 = or i1 %and_ln199_459, i1 %and_ln199_461" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6531 'or' 'or_ln199_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6532 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_263 = select i1 %or_ln199_197, i16 %select_ln199_262, i16 %add_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6532 'select' 'select_ln199_263' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6533 [1/1] (0.00ns)   --->   "%zext_ln199_94 = zext i11 %denom_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6533 'zext' 'zext_ln199_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6534 [1/1] (0.00ns)   --->   "%sext_ln199_66 = sext i16 %masked_kernel_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6534 'sext' 'sext_ln199_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6535 [1/1] (1.94ns)   --->   "%mul_ln199_66 = mul i27 %zext_ln199_94, i27 %sext_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6535 'mul' 'mul_ln199_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6536 [1/1] (0.00ns)   --->   "%tmp_8458 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_66, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6536 'bitselect' 'tmp_8458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6537 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_66)   --->   "%trunc_ln199_65 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_66, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6537 'partselect' 'trunc_ln199_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6538 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_66)   --->   "%tmp_8459 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_66, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6538 'bitselect' 'tmp_8459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6539 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_66)   --->   "%tmp_8460 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_66, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6539 'bitselect' 'tmp_8460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6540 [1/1] (0.00ns)   --->   "%trunc_ln199_137 = trunc i27 %mul_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6540 'trunc' 'trunc_ln199_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6541 [1/1] (0.70ns)   --->   "%icmp_ln199_264 = icmp_ne  i5 %trunc_ln199_137, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6541 'icmp' 'icmp_ln199_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6542 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_463)   --->   "%tmp_8461 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_66, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6542 'bitselect' 'tmp_8461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6543 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_66)   --->   "%or_ln199_198 = or i1 %tmp_8459, i1 %icmp_ln199_264" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6543 'or' 'or_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6544 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_66)   --->   "%and_ln199_462 = and i1 %or_ln199_198, i1 %tmp_8460" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6544 'and' 'and_ln199_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_66)   --->   "%zext_ln199_66 = zext i1 %and_ln199_462" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6545 'zext' 'zext_ln199_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6546 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_66 = add i16 %trunc_ln199_65, i16 %zext_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6546 'add' 'add_ln199_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6547 [1/1] (0.00ns)   --->   "%tmp_8462 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_66, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6547 'bitselect' 'tmp_8462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6548 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_463)   --->   "%xor_ln199_264 = xor i1 %tmp_8462, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6548 'xor' 'xor_ln199_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6549 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_463 = and i1 %tmp_8461, i1 %xor_ln199_264" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6549 'and' 'and_ln199_463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6550 [1/1] (0.00ns)   --->   "%tmp_3381 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_66, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6550 'partselect' 'tmp_3381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6551 [1/1] (0.70ns)   --->   "%icmp_ln199_265 = icmp_eq  i4 %tmp_3381, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6551 'icmp' 'icmp_ln199_265' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6552 [1/1] (0.00ns)   --->   "%tmp_3382 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_66, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6552 'partselect' 'tmp_3382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6553 [1/1] (0.70ns)   --->   "%icmp_ln199_266 = icmp_eq  i5 %tmp_3382, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6553 'icmp' 'icmp_ln199_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6554 [1/1] (0.70ns)   --->   "%icmp_ln199_267 = icmp_eq  i5 %tmp_3382, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6554 'icmp' 'icmp_ln199_267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6555 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_466)   --->   "%select_ln199_264 = select i1 %and_ln199_463, i1 %icmp_ln199_266, i1 %icmp_ln199_267" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6555 'select' 'select_ln199_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6556 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_467)   --->   "%tmp_8463 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_66, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6556 'bitselect' 'tmp_8463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6557 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_467)   --->   "%xor_ln199_354 = xor i1 %tmp_8463, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6557 'xor' 'xor_ln199_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6558 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_467)   --->   "%and_ln199_464 = and i1 %icmp_ln199_265, i1 %xor_ln199_354" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6558 'and' 'and_ln199_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6559 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_467)   --->   "%select_ln199_265 = select i1 %and_ln199_463, i1 %and_ln199_464, i1 %icmp_ln199_266" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6559 'select' 'select_ln199_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6560 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_200)   --->   "%and_ln199_465 = and i1 %and_ln199_463, i1 %icmp_ln199_266" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6560 'and' 'and_ln199_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6561 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_466)   --->   "%xor_ln199_265 = xor i1 %select_ln199_264, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6561 'xor' 'xor_ln199_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6562 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_466)   --->   "%or_ln199_199 = or i1 %tmp_8462, i1 %xor_ln199_265" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6562 'or' 'or_ln199_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6563 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_466)   --->   "%xor_ln199_266 = xor i1 %tmp_8458, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6563 'xor' 'xor_ln199_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6564 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_466 = and i1 %or_ln199_199, i1 %xor_ln199_266" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6564 'and' 'and_ln199_466' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6565 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_467 = and i1 %tmp_8462, i1 %select_ln199_265" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6565 'and' 'and_ln199_467' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6566 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_200)   --->   "%or_ln199_282 = or i1 %and_ln199_465, i1 %and_ln199_467" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6566 'or' 'or_ln199_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6567 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_200)   --->   "%xor_ln199_267 = xor i1 %or_ln199_282, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6567 'xor' 'xor_ln199_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6568 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_200)   --->   "%and_ln199_468 = and i1 %tmp_8458, i1 %xor_ln199_267" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6568 'and' 'and_ln199_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6569 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_267)   --->   "%select_ln199_266 = select i1 %and_ln199_466, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6569 'select' 'select_ln199_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6570 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_200 = or i1 %and_ln199_466, i1 %and_ln199_468" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6570 'or' 'or_ln199_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6571 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_267 = select i1 %or_ln199_200, i16 %select_ln199_266, i16 %add_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6571 'select' 'select_ln199_267' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6572 [1/1] (0.00ns)   --->   "%sext_ln199_67 = sext i16 %masked_kernel_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6572 'sext' 'sext_ln199_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6573 [1/1] (1.94ns)   --->   "%mul_ln199_67 = mul i27 %zext_ln199_94, i27 %sext_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6573 'mul' 'mul_ln199_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6574 [1/1] (0.00ns)   --->   "%tmp_8464 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_67, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6574 'bitselect' 'tmp_8464' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6575 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_67)   --->   "%trunc_ln199_66 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_67, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6575 'partselect' 'trunc_ln199_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6576 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_67)   --->   "%tmp_8465 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_67, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6576 'bitselect' 'tmp_8465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6577 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_67)   --->   "%tmp_8466 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_67, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6577 'bitselect' 'tmp_8466' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6578 [1/1] (0.00ns)   --->   "%trunc_ln199_138 = trunc i27 %mul_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6578 'trunc' 'trunc_ln199_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6579 [1/1] (0.70ns)   --->   "%icmp_ln199_268 = icmp_ne  i5 %trunc_ln199_138, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6579 'icmp' 'icmp_ln199_268' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6580 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_470)   --->   "%tmp_8467 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_67, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6580 'bitselect' 'tmp_8467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6581 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_67)   --->   "%or_ln199_201 = or i1 %tmp_8465, i1 %icmp_ln199_268" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6581 'or' 'or_ln199_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6582 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_67)   --->   "%and_ln199_469 = and i1 %or_ln199_201, i1 %tmp_8466" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6582 'and' 'and_ln199_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6583 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_67)   --->   "%zext_ln199_67 = zext i1 %and_ln199_469" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6583 'zext' 'zext_ln199_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6584 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_67 = add i16 %trunc_ln199_66, i16 %zext_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6584 'add' 'add_ln199_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6585 [1/1] (0.00ns)   --->   "%tmp_8468 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_67, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6585 'bitselect' 'tmp_8468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6586 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_470)   --->   "%xor_ln199_268 = xor i1 %tmp_8468, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6586 'xor' 'xor_ln199_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6587 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_470 = and i1 %tmp_8467, i1 %xor_ln199_268" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6587 'and' 'and_ln199_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6588 [1/1] (0.00ns)   --->   "%tmp_3383 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_67, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6588 'partselect' 'tmp_3383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6589 [1/1] (0.70ns)   --->   "%icmp_ln199_269 = icmp_eq  i4 %tmp_3383, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6589 'icmp' 'icmp_ln199_269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6590 [1/1] (0.00ns)   --->   "%tmp_3384 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_67, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6590 'partselect' 'tmp_3384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6591 [1/1] (0.70ns)   --->   "%icmp_ln199_270 = icmp_eq  i5 %tmp_3384, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6591 'icmp' 'icmp_ln199_270' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6592 [1/1] (0.70ns)   --->   "%icmp_ln199_271 = icmp_eq  i5 %tmp_3384, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6592 'icmp' 'icmp_ln199_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6593 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_473)   --->   "%select_ln199_268 = select i1 %and_ln199_470, i1 %icmp_ln199_270, i1 %icmp_ln199_271" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6593 'select' 'select_ln199_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6594 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_474)   --->   "%tmp_8469 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_67, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6594 'bitselect' 'tmp_8469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6595 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_474)   --->   "%xor_ln199_355 = xor i1 %tmp_8469, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6595 'xor' 'xor_ln199_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6596 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_474)   --->   "%and_ln199_471 = and i1 %icmp_ln199_269, i1 %xor_ln199_355" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6596 'and' 'and_ln199_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_474)   --->   "%select_ln199_269 = select i1 %and_ln199_470, i1 %and_ln199_471, i1 %icmp_ln199_270" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6597 'select' 'select_ln199_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6598 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_203)   --->   "%and_ln199_472 = and i1 %and_ln199_470, i1 %icmp_ln199_270" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6598 'and' 'and_ln199_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6599 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_473)   --->   "%xor_ln199_269 = xor i1 %select_ln199_268, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6599 'xor' 'xor_ln199_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6600 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_473)   --->   "%or_ln199_202 = or i1 %tmp_8468, i1 %xor_ln199_269" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6600 'or' 'or_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6601 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_473)   --->   "%xor_ln199_270 = xor i1 %tmp_8464, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6601 'xor' 'xor_ln199_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6602 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_473 = and i1 %or_ln199_202, i1 %xor_ln199_270" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6602 'and' 'and_ln199_473' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6603 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_474 = and i1 %tmp_8468, i1 %select_ln199_269" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6603 'and' 'and_ln199_474' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6604 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_203)   --->   "%or_ln199_283 = or i1 %and_ln199_472, i1 %and_ln199_474" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6604 'or' 'or_ln199_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6605 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_203)   --->   "%xor_ln199_271 = xor i1 %or_ln199_283, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6605 'xor' 'xor_ln199_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6606 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_203)   --->   "%and_ln199_475 = and i1 %tmp_8464, i1 %xor_ln199_271" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6606 'and' 'and_ln199_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6607 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_271)   --->   "%select_ln199_270 = select i1 %and_ln199_473, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6607 'select' 'select_ln199_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6608 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_203 = or i1 %and_ln199_473, i1 %and_ln199_475" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6608 'or' 'or_ln199_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6609 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_271 = select i1 %or_ln199_203, i16 %select_ln199_270, i16 %add_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6609 'select' 'select_ln199_271' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6610 [1/1] (0.00ns)   --->   "%sext_ln199_68 = sext i16 %masked_kernel_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6610 'sext' 'sext_ln199_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6611 [1/1] (1.94ns)   --->   "%mul_ln199_68 = mul i27 %zext_ln199_94, i27 %sext_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6611 'mul' 'mul_ln199_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6612 [1/1] (0.00ns)   --->   "%tmp_8470 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_68, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6612 'bitselect' 'tmp_8470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6613 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_68)   --->   "%trunc_ln199_67 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_68, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6613 'partselect' 'trunc_ln199_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6614 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_68)   --->   "%tmp_8471 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_68, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6614 'bitselect' 'tmp_8471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6615 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_68)   --->   "%tmp_8472 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_68, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6615 'bitselect' 'tmp_8472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6616 [1/1] (0.00ns)   --->   "%trunc_ln199_139 = trunc i27 %mul_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6616 'trunc' 'trunc_ln199_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6617 [1/1] (0.70ns)   --->   "%icmp_ln199_272 = icmp_ne  i5 %trunc_ln199_139, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6617 'icmp' 'icmp_ln199_272' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6618 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_477)   --->   "%tmp_8473 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_68, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6618 'bitselect' 'tmp_8473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6619 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_68)   --->   "%or_ln199_204 = or i1 %tmp_8471, i1 %icmp_ln199_272" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6619 'or' 'or_ln199_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6620 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_68)   --->   "%and_ln199_476 = and i1 %or_ln199_204, i1 %tmp_8472" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6620 'and' 'and_ln199_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6621 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_68)   --->   "%zext_ln199_68 = zext i1 %and_ln199_476" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6621 'zext' 'zext_ln199_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6622 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_68 = add i16 %trunc_ln199_67, i16 %zext_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6622 'add' 'add_ln199_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6623 [1/1] (0.00ns)   --->   "%tmp_8474 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_68, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6623 'bitselect' 'tmp_8474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6624 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_477)   --->   "%xor_ln199_272 = xor i1 %tmp_8474, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6624 'xor' 'xor_ln199_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6625 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_477 = and i1 %tmp_8473, i1 %xor_ln199_272" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6625 'and' 'and_ln199_477' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6626 [1/1] (0.00ns)   --->   "%tmp_3385 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_68, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6626 'partselect' 'tmp_3385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6627 [1/1] (0.70ns)   --->   "%icmp_ln199_273 = icmp_eq  i4 %tmp_3385, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6627 'icmp' 'icmp_ln199_273' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6628 [1/1] (0.00ns)   --->   "%tmp_3386 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_68, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6628 'partselect' 'tmp_3386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6629 [1/1] (0.70ns)   --->   "%icmp_ln199_274 = icmp_eq  i5 %tmp_3386, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6629 'icmp' 'icmp_ln199_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6630 [1/1] (0.70ns)   --->   "%icmp_ln199_275 = icmp_eq  i5 %tmp_3386, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6630 'icmp' 'icmp_ln199_275' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6631 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_480)   --->   "%select_ln199_272 = select i1 %and_ln199_477, i1 %icmp_ln199_274, i1 %icmp_ln199_275" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6631 'select' 'select_ln199_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6632 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_481)   --->   "%tmp_8475 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_68, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6632 'bitselect' 'tmp_8475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6633 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_481)   --->   "%xor_ln199_356 = xor i1 %tmp_8475, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6633 'xor' 'xor_ln199_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6634 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_481)   --->   "%and_ln199_478 = and i1 %icmp_ln199_273, i1 %xor_ln199_356" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6634 'and' 'and_ln199_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6635 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_481)   --->   "%select_ln199_273 = select i1 %and_ln199_477, i1 %and_ln199_478, i1 %icmp_ln199_274" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6635 'select' 'select_ln199_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6636 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_206)   --->   "%and_ln199_479 = and i1 %and_ln199_477, i1 %icmp_ln199_274" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6636 'and' 'and_ln199_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6637 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_480)   --->   "%xor_ln199_273 = xor i1 %select_ln199_272, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6637 'xor' 'xor_ln199_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_480)   --->   "%or_ln199_205 = or i1 %tmp_8474, i1 %xor_ln199_273" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6638 'or' 'or_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_480)   --->   "%xor_ln199_274 = xor i1 %tmp_8470, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6639 'xor' 'xor_ln199_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6640 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_480 = and i1 %or_ln199_205, i1 %xor_ln199_274" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6640 'and' 'and_ln199_480' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6641 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_481 = and i1 %tmp_8474, i1 %select_ln199_273" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6641 'and' 'and_ln199_481' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6642 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_206)   --->   "%or_ln199_284 = or i1 %and_ln199_479, i1 %and_ln199_481" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6642 'or' 'or_ln199_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6643 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_206)   --->   "%xor_ln199_275 = xor i1 %or_ln199_284, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6643 'xor' 'xor_ln199_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6644 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_206)   --->   "%and_ln199_482 = and i1 %tmp_8470, i1 %xor_ln199_275" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6644 'and' 'and_ln199_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6645 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_275)   --->   "%select_ln199_274 = select i1 %and_ln199_480, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6645 'select' 'select_ln199_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6646 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_206 = or i1 %and_ln199_480, i1 %and_ln199_482" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6646 'or' 'or_ln199_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6647 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_275 = select i1 %or_ln199_206, i16 %select_ln199_274, i16 %add_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6647 'select' 'select_ln199_275' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6648 [1/1] (0.00ns)   --->   "%zext_ln199_95 = zext i11 %denom_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6648 'zext' 'zext_ln199_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6649 [1/1] (0.00ns)   --->   "%sext_ln199_69 = sext i16 %masked_kernel_95" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6649 'sext' 'sext_ln199_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6650 [1/1] (1.94ns)   --->   "%mul_ln199_69 = mul i27 %zext_ln199_95, i27 %sext_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6650 'mul' 'mul_ln199_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6651 [1/1] (0.00ns)   --->   "%tmp_8501 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_69, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6651 'bitselect' 'tmp_8501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6652 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_69)   --->   "%trunc_ln199_68 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_69, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6652 'partselect' 'trunc_ln199_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6653 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_69)   --->   "%tmp_8502 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_69, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6653 'bitselect' 'tmp_8502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6654 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_69)   --->   "%tmp_8503 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_69, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6654 'bitselect' 'tmp_8503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6655 [1/1] (0.00ns)   --->   "%trunc_ln199_140 = trunc i27 %mul_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6655 'trunc' 'trunc_ln199_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6656 [1/1] (0.70ns)   --->   "%icmp_ln199_276 = icmp_ne  i5 %trunc_ln199_140, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6656 'icmp' 'icmp_ln199_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6657 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_484)   --->   "%tmp_8504 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_69, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6657 'bitselect' 'tmp_8504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6658 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_69)   --->   "%or_ln199_207 = or i1 %tmp_8502, i1 %icmp_ln199_276" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6658 'or' 'or_ln199_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6659 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_69)   --->   "%and_ln199_483 = and i1 %or_ln199_207, i1 %tmp_8503" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6659 'and' 'and_ln199_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6660 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_69)   --->   "%zext_ln199_69 = zext i1 %and_ln199_483" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6660 'zext' 'zext_ln199_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6661 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_69 = add i16 %trunc_ln199_68, i16 %zext_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6661 'add' 'add_ln199_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6662 [1/1] (0.00ns)   --->   "%tmp_8505 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_69, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6662 'bitselect' 'tmp_8505' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6663 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_484)   --->   "%xor_ln199_276 = xor i1 %tmp_8505, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6663 'xor' 'xor_ln199_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6664 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_484 = and i1 %tmp_8504, i1 %xor_ln199_276" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6664 'and' 'and_ln199_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6665 [1/1] (0.00ns)   --->   "%tmp_3395 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_69, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6665 'partselect' 'tmp_3395' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6666 [1/1] (0.70ns)   --->   "%icmp_ln199_277 = icmp_eq  i4 %tmp_3395, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6666 'icmp' 'icmp_ln199_277' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6667 [1/1] (0.00ns)   --->   "%tmp_3396 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_69, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6667 'partselect' 'tmp_3396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6668 [1/1] (0.70ns)   --->   "%icmp_ln199_278 = icmp_eq  i5 %tmp_3396, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6668 'icmp' 'icmp_ln199_278' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6669 [1/1] (0.70ns)   --->   "%icmp_ln199_279 = icmp_eq  i5 %tmp_3396, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6669 'icmp' 'icmp_ln199_279' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6670 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_487)   --->   "%select_ln199_276 = select i1 %and_ln199_484, i1 %icmp_ln199_278, i1 %icmp_ln199_279" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6670 'select' 'select_ln199_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6671 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_488)   --->   "%tmp_8506 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_69, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6671 'bitselect' 'tmp_8506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6672 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_488)   --->   "%xor_ln199_357 = xor i1 %tmp_8506, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6672 'xor' 'xor_ln199_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6673 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_488)   --->   "%and_ln199_485 = and i1 %icmp_ln199_277, i1 %xor_ln199_357" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6673 'and' 'and_ln199_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6674 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_488)   --->   "%select_ln199_277 = select i1 %and_ln199_484, i1 %and_ln199_485, i1 %icmp_ln199_278" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6674 'select' 'select_ln199_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6675 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_209)   --->   "%and_ln199_486 = and i1 %and_ln199_484, i1 %icmp_ln199_278" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6675 'and' 'and_ln199_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6676 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_487)   --->   "%xor_ln199_277 = xor i1 %select_ln199_276, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6676 'xor' 'xor_ln199_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6677 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_487)   --->   "%or_ln199_208 = or i1 %tmp_8505, i1 %xor_ln199_277" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6677 'or' 'or_ln199_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6678 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_487)   --->   "%xor_ln199_278 = xor i1 %tmp_8501, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6678 'xor' 'xor_ln199_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6679 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_487 = and i1 %or_ln199_208, i1 %xor_ln199_278" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6679 'and' 'and_ln199_487' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6680 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_488 = and i1 %tmp_8505, i1 %select_ln199_277" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6680 'and' 'and_ln199_488' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6681 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_209)   --->   "%or_ln199_285 = or i1 %and_ln199_486, i1 %and_ln199_488" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6681 'or' 'or_ln199_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6682 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_209)   --->   "%xor_ln199_279 = xor i1 %or_ln199_285, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6682 'xor' 'xor_ln199_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6683 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_209)   --->   "%and_ln199_489 = and i1 %tmp_8501, i1 %xor_ln199_279" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6683 'and' 'and_ln199_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6684 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_279)   --->   "%select_ln199_278 = select i1 %and_ln199_487, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6684 'select' 'select_ln199_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6685 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_209 = or i1 %and_ln199_487, i1 %and_ln199_489" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6685 'or' 'or_ln199_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6686 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_279 = select i1 %or_ln199_209, i16 %select_ln199_278, i16 %add_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6686 'select' 'select_ln199_279' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6687 [1/1] (0.00ns)   --->   "%sext_ln199_70 = sext i16 %masked_kernel_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6687 'sext' 'sext_ln199_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6688 [1/1] (1.94ns)   --->   "%mul_ln199_70 = mul i27 %zext_ln199_95, i27 %sext_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6688 'mul' 'mul_ln199_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6689 [1/1] (0.00ns)   --->   "%tmp_8507 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_70, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6689 'bitselect' 'tmp_8507' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6690 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_70)   --->   "%trunc_ln199_69 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_70, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6690 'partselect' 'trunc_ln199_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6691 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_70)   --->   "%tmp_8508 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_70, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6691 'bitselect' 'tmp_8508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6692 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_70)   --->   "%tmp_8509 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_70, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6692 'bitselect' 'tmp_8509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6693 [1/1] (0.00ns)   --->   "%trunc_ln199_141 = trunc i27 %mul_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6693 'trunc' 'trunc_ln199_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6694 [1/1] (0.70ns)   --->   "%icmp_ln199_280 = icmp_ne  i5 %trunc_ln199_141, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6694 'icmp' 'icmp_ln199_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6695 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_491)   --->   "%tmp_8510 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_70, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6695 'bitselect' 'tmp_8510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6696 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_70)   --->   "%or_ln199_210 = or i1 %tmp_8508, i1 %icmp_ln199_280" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6696 'or' 'or_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6697 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_70)   --->   "%and_ln199_490 = and i1 %or_ln199_210, i1 %tmp_8509" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6697 'and' 'and_ln199_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6698 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_70)   --->   "%zext_ln199_70 = zext i1 %and_ln199_490" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6698 'zext' 'zext_ln199_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6699 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_70 = add i16 %trunc_ln199_69, i16 %zext_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6699 'add' 'add_ln199_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6700 [1/1] (0.00ns)   --->   "%tmp_8511 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_70, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6700 'bitselect' 'tmp_8511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6701 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_491)   --->   "%xor_ln199_280 = xor i1 %tmp_8511, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6701 'xor' 'xor_ln199_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6702 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_491 = and i1 %tmp_8510, i1 %xor_ln199_280" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6702 'and' 'and_ln199_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6703 [1/1] (0.00ns)   --->   "%tmp_3397 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_70, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6703 'partselect' 'tmp_3397' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6704 [1/1] (0.70ns)   --->   "%icmp_ln199_281 = icmp_eq  i4 %tmp_3397, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6704 'icmp' 'icmp_ln199_281' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6705 [1/1] (0.00ns)   --->   "%tmp_3398 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_70, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6705 'partselect' 'tmp_3398' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6706 [1/1] (0.70ns)   --->   "%icmp_ln199_282 = icmp_eq  i5 %tmp_3398, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6706 'icmp' 'icmp_ln199_282' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6707 [1/1] (0.70ns)   --->   "%icmp_ln199_283 = icmp_eq  i5 %tmp_3398, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6707 'icmp' 'icmp_ln199_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6708 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_494)   --->   "%select_ln199_280 = select i1 %and_ln199_491, i1 %icmp_ln199_282, i1 %icmp_ln199_283" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6708 'select' 'select_ln199_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6709 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_495)   --->   "%tmp_8512 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_70, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6709 'bitselect' 'tmp_8512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6710 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_495)   --->   "%xor_ln199_358 = xor i1 %tmp_8512, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6710 'xor' 'xor_ln199_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6711 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_495)   --->   "%and_ln199_492 = and i1 %icmp_ln199_281, i1 %xor_ln199_358" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6711 'and' 'and_ln199_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6712 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_495)   --->   "%select_ln199_281 = select i1 %and_ln199_491, i1 %and_ln199_492, i1 %icmp_ln199_282" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6712 'select' 'select_ln199_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6713 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_212)   --->   "%and_ln199_493 = and i1 %and_ln199_491, i1 %icmp_ln199_282" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6713 'and' 'and_ln199_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6714 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_494)   --->   "%xor_ln199_281 = xor i1 %select_ln199_280, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6714 'xor' 'xor_ln199_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6715 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_494)   --->   "%or_ln199_211 = or i1 %tmp_8511, i1 %xor_ln199_281" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6715 'or' 'or_ln199_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6716 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_494)   --->   "%xor_ln199_282 = xor i1 %tmp_8507, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6716 'xor' 'xor_ln199_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6717 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_494 = and i1 %or_ln199_211, i1 %xor_ln199_282" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6717 'and' 'and_ln199_494' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6718 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_495 = and i1 %tmp_8511, i1 %select_ln199_281" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6718 'and' 'and_ln199_495' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6719 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_212)   --->   "%or_ln199_286 = or i1 %and_ln199_493, i1 %and_ln199_495" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6719 'or' 'or_ln199_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6720 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_212)   --->   "%xor_ln199_283 = xor i1 %or_ln199_286, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6720 'xor' 'xor_ln199_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6721 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_212)   --->   "%and_ln199_496 = and i1 %tmp_8507, i1 %xor_ln199_283" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6721 'and' 'and_ln199_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6722 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_283)   --->   "%select_ln199_282 = select i1 %and_ln199_494, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6722 'select' 'select_ln199_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6723 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_212 = or i1 %and_ln199_494, i1 %and_ln199_496" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6723 'or' 'or_ln199_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6724 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_283 = select i1 %or_ln199_212, i16 %select_ln199_282, i16 %add_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6724 'select' 'select_ln199_283' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6725 [1/1] (0.00ns)   --->   "%sext_ln199_71 = sext i16 %masked_kernel_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6725 'sext' 'sext_ln199_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6726 [1/1] (1.94ns)   --->   "%mul_ln199_71 = mul i27 %zext_ln199_95, i27 %sext_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6726 'mul' 'mul_ln199_71' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6727 [1/1] (0.00ns)   --->   "%tmp_8513 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_71, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6727 'bitselect' 'tmp_8513' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6728 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_71)   --->   "%trunc_ln199_70 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %mul_ln199_71, i32 6, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6728 'partselect' 'trunc_ln199_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6729 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_71)   --->   "%tmp_8514 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_71, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6729 'bitselect' 'tmp_8514' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6730 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_71)   --->   "%tmp_8515 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_71, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6730 'bitselect' 'tmp_8515' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6731 [1/1] (0.00ns)   --->   "%trunc_ln199_142 = trunc i27 %mul_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6731 'trunc' 'trunc_ln199_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6732 [1/1] (0.70ns)   --->   "%icmp_ln199_284 = icmp_ne  i5 %trunc_ln199_142, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6732 'icmp' 'icmp_ln199_284' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6733 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_498)   --->   "%tmp_8516 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_71, i32 21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6733 'bitselect' 'tmp_8516' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6734 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_71)   --->   "%or_ln199_213 = or i1 %tmp_8514, i1 %icmp_ln199_284" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6734 'or' 'or_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6735 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_71)   --->   "%and_ln199_497 = and i1 %or_ln199_213, i1 %tmp_8515" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6735 'and' 'and_ln199_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6736 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_71)   --->   "%zext_ln199_71 = zext i1 %and_ln199_497" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6736 'zext' 'zext_ln199_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6737 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln199_71 = add i16 %trunc_ln199_70, i16 %zext_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6737 'add' 'add_ln199_71' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6738 [1/1] (0.00ns)   --->   "%tmp_8517 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln199_71, i32 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6738 'bitselect' 'tmp_8517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6739 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_498)   --->   "%xor_ln199_284 = xor i1 %tmp_8517, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6739 'xor' 'xor_ln199_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6740 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_498 = and i1 %tmp_8516, i1 %xor_ln199_284" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6740 'and' 'and_ln199_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6741 [1/1] (0.00ns)   --->   "%tmp_3399 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %mul_ln199_71, i32 23, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6741 'partselect' 'tmp_3399' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6742 [1/1] (0.70ns)   --->   "%icmp_ln199_285 = icmp_eq  i4 %tmp_3399, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6742 'icmp' 'icmp_ln199_285' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6743 [1/1] (0.00ns)   --->   "%tmp_3400 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %mul_ln199_71, i32 22, i32 26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6743 'partselect' 'tmp_3400' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6744 [1/1] (0.70ns)   --->   "%icmp_ln199_286 = icmp_eq  i5 %tmp_3400, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6744 'icmp' 'icmp_ln199_286' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6745 [1/1] (0.70ns)   --->   "%icmp_ln199_287 = icmp_eq  i5 %tmp_3400, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6745 'icmp' 'icmp_ln199_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6746 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_501)   --->   "%select_ln199_284 = select i1 %and_ln199_498, i1 %icmp_ln199_286, i1 %icmp_ln199_287" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6746 'select' 'select_ln199_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6747 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_502)   --->   "%tmp_8518 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln199_71, i32 22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6747 'bitselect' 'tmp_8518' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6748 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_502)   --->   "%xor_ln199_359 = xor i1 %tmp_8518, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6748 'xor' 'xor_ln199_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6749 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_502)   --->   "%and_ln199_499 = and i1 %icmp_ln199_285, i1 %xor_ln199_359" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6749 'and' 'and_ln199_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6750 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_502)   --->   "%select_ln199_285 = select i1 %and_ln199_498, i1 %and_ln199_499, i1 %icmp_ln199_286" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6750 'select' 'select_ln199_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6751 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_215)   --->   "%and_ln199_500 = and i1 %and_ln199_498, i1 %icmp_ln199_286" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6751 'and' 'and_ln199_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6752 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_501)   --->   "%xor_ln199_285 = xor i1 %select_ln199_284, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6752 'xor' 'xor_ln199_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6753 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_501)   --->   "%or_ln199_214 = or i1 %tmp_8517, i1 %xor_ln199_285" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6753 'or' 'or_ln199_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6754 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_501)   --->   "%xor_ln199_286 = xor i1 %tmp_8513, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6754 'xor' 'xor_ln199_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6755 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_501 = and i1 %or_ln199_214, i1 %xor_ln199_286" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6755 'and' 'and_ln199_501' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6756 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_502 = and i1 %tmp_8517, i1 %select_ln199_285" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6756 'and' 'and_ln199_502' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6757 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_215)   --->   "%or_ln199_287 = or i1 %and_ln199_500, i1 %and_ln199_502" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6757 'or' 'or_ln199_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6758 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_215)   --->   "%xor_ln199_287 = xor i1 %or_ln199_287, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6758 'xor' 'xor_ln199_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6759 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_215)   --->   "%and_ln199_503 = and i1 %tmp_8513, i1 %xor_ln199_287" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6759 'and' 'and_ln199_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6760 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_287)   --->   "%select_ln199_286 = select i1 %and_ln199_501, i16 32767, i16 32768" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6760 'select' 'select_ln199_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6761 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_215 = or i1 %and_ln199_501, i1 %and_ln199_503" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6761 'or' 'or_ln199_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6762 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln199_287 = select i1 %or_ln199_215, i16 %select_ln199_286, i16 %add_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6762 'select' 'select_ln199_287' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6763 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1152 <undef>, i16 %select_ln199_3" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6763 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6764 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1152 %mrv, i16 %select_ln199_7" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6764 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6765 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1152 %mrv_1, i16 %select_ln199_11" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6765 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6766 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1152 %mrv_2, i16 %select_ln199_15" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6766 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6767 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1152 %mrv_3, i16 %select_ln199_19" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6767 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6768 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1152 %mrv_4, i16 %select_ln199_23" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6768 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6769 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1152 %mrv_5, i16 %select_ln199_27" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6769 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6770 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1152 %mrv_6, i16 %select_ln199_31" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6770 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6771 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1152 %mrv_7, i16 %select_ln199_35" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6771 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6772 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1152 %mrv_8, i16 %select_ln199_39" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6772 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6773 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1152 %mrv_9, i16 %select_ln199_43" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6773 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6774 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1152 %mrv_10, i16 %select_ln199_47" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6774 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6775 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1152 %mrv_11, i16 %select_ln199_51" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6775 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6776 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1152 %mrv_12, i16 %select_ln199_55" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6776 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6777 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1152 %mrv_13, i16 %select_ln199_59" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6777 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6778 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1152 %mrv_14, i16 %select_ln199_63" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6778 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6779 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1152 %mrv_15, i16 %select_ln199_67" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6779 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6780 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1152 %mrv_16, i16 %select_ln199_71" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6780 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6781 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1152 %mrv_17, i16 %select_ln199_75" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6781 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6782 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1152 %mrv_18, i16 %select_ln199_79" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6782 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6783 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1152 %mrv_19, i16 %select_ln199_83" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6783 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6784 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1152 %mrv_20, i16 %select_ln199_87" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6784 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6785 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1152 %mrv_21, i16 %select_ln199_91" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6785 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6786 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1152 %mrv_22, i16 %select_ln199_95" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6786 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6787 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1152 %mrv_23, i16 %select_ln199_99" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6787 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6788 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1152 %mrv_24, i16 %select_ln199_103" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6788 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6789 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1152 %mrv_25, i16 %select_ln199_107" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6789 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6790 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1152 %mrv_26, i16 %select_ln199_111" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6790 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6791 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1152 %mrv_27, i16 %select_ln199_115" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6791 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6792 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1152 %mrv_28, i16 %select_ln199_119" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6792 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6793 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1152 %mrv_29, i16 %select_ln199_123" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6793 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6794 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1152 %mrv_30, i16 %select_ln199_127" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6794 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6795 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i1152 %mrv_31, i16 %select_ln199_131" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6795 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6796 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i1152 %mrv_32, i16 %select_ln199_135" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6796 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6797 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i1152 %mrv_33, i16 %select_ln199_139" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6797 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6798 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i1152 %mrv_34, i16 %select_ln199_143" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6798 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6799 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i1152 %mrv_35, i16 %select_ln199_147" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6799 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6800 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i1152 %mrv_36, i16 %select_ln199_151" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6800 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6801 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i1152 %mrv_37, i16 %select_ln199_155" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6801 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6802 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i1152 %mrv_38, i16 %select_ln199_159" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6802 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6803 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i1152 %mrv_39, i16 %select_ln199_163" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6803 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6804 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i1152 %mrv_40, i16 %select_ln199_167" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6804 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6805 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i1152 %mrv_41, i16 %select_ln199_171" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6805 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6806 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i1152 %mrv_42, i16 %select_ln199_175" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6806 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6807 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i1152 %mrv_43, i16 %select_ln199_179" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6807 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6808 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i1152 %mrv_44, i16 %select_ln199_183" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6808 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6809 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i1152 %mrv_45, i16 %select_ln199_187" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6809 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6810 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i1152 %mrv_46, i16 %select_ln199_191" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6810 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6811 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i1152 %mrv_47, i16 %select_ln199_195" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6811 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6812 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i1152 %mrv_48, i16 %select_ln199_199" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6812 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6813 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i1152 %mrv_49, i16 %select_ln199_203" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6813 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6814 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i1152 %mrv_50, i16 %select_ln199_207" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6814 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6815 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i1152 %mrv_51, i16 %select_ln199_211" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6815 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6816 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i1152 %mrv_52, i16 %select_ln199_215" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6816 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6817 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i1152 %mrv_53, i16 %select_ln199_219" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6817 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6818 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i1152 %mrv_54, i16 %select_ln199_223" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6818 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6819 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i1152 %mrv_55, i16 %select_ln199_227" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6819 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6820 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i1152 %mrv_56, i16 %select_ln199_231" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6820 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6821 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i1152 %mrv_57, i16 %select_ln199_235" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6821 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6822 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i1152 %mrv_58, i16 %select_ln199_239" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6822 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6823 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i1152 %mrv_59, i16 %select_ln199_243" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6823 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6824 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i1152 %mrv_60, i16 %select_ln199_247" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6824 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6825 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i1152 %mrv_61, i16 %select_ln199_251" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6825 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6826 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue i1152 %mrv_62, i16 %select_ln199_255" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6826 'insertvalue' 'mrv_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6827 [1/1] (0.00ns)   --->   "%mrv_64 = insertvalue i1152 %mrv_63, i16 %select_ln199_259" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6827 'insertvalue' 'mrv_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6828 [1/1] (0.00ns)   --->   "%mrv_65 = insertvalue i1152 %mrv_64, i16 %select_ln199_263" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6828 'insertvalue' 'mrv_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6829 [1/1] (0.00ns)   --->   "%mrv_66 = insertvalue i1152 %mrv_65, i16 %select_ln199_267" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6829 'insertvalue' 'mrv_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6830 [1/1] (0.00ns)   --->   "%mrv_67 = insertvalue i1152 %mrv_66, i16 %select_ln199_271" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6830 'insertvalue' 'mrv_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6831 [1/1] (0.00ns)   --->   "%mrv_68 = insertvalue i1152 %mrv_67, i16 %select_ln199_275" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6831 'insertvalue' 'mrv_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6832 [1/1] (0.00ns)   --->   "%mrv_69 = insertvalue i1152 %mrv_68, i16 %select_ln199_279" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6832 'insertvalue' 'mrv_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6833 [1/1] (0.00ns)   --->   "%mrv_70 = insertvalue i1152 %mrv_69, i16 %select_ln199_283" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6833 'insertvalue' 'mrv_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6834 [1/1] (0.00ns)   --->   "%mrv_71 = insertvalue i1152 %mrv_70, i16 %select_ln199_287" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6834 'insertvalue' 'mrv_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6835 [1/1] (0.00ns)   --->   "%ret_ln204 = ret i1152 %mrv_71" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 6835 'ret' 'ret_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.940ns
The critical path consists of the following:
	wire read operation ('padding_mask_0_val_read') on port 'padding_mask_0_val' [97]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln189', firmware/nnet_utils/nnet_hept.h:189) [172]  (1.940 ns)

 <State 2>: 3.973ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln190', firmware/nnet_utils/nnet_hept.h:190) [175]  (3.170 ns)
	'icmp' operation 1 bit ('icmp_ln189', firmware/nnet_utils/nnet_hept.h:189) [181]  (0.803 ns)

 <State 3>: 3.363ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln189', firmware/nnet_utils/nnet_hept.h:189) [186]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln189', firmware/nnet_utils/nnet_hept.h:189) [188]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [189]  (0.122 ns)
	'select' operation 1 bit ('select_ln189', firmware/nnet_utils/nnet_hept.h:189) [195]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [201]  (0.000 ns)
	'or' operation 1 bit ('or_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [202]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_4', firmware/nnet_utils/nnet_hept.h:189) [204]  (0.278 ns)
	'or' operation 1 bit ('or_ln189_2', firmware/nnet_utils/nnet_hept.h:189) [210]  (0.122 ns)
	'select' operation 16 bit ('masked_kernel', firmware/nnet_utils/nnet_hept.h:189) [211]  (0.243 ns)
	'add' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [255]  (0.785 ns)
	'select' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [263]  (0.243 ns)
	'add' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [307]  (0.785 ns)

 <State 4>: 3.712ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln191_2', firmware/nnet_utils/nnet_hept.h:191) [311]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_1', firmware/nnet_utils/nnet_hept.h:191) [312]  (0.000 ns)
	'select' operation 16 bit ('select_ln191_2', firmware/nnet_utils/nnet_hept.h:191) [314]  (0.000 ns)
	'select' operation 16 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [315]  (0.243 ns)
	'add' operation 14 bit ('add_ln193', firmware/nnet_utils/nnet_hept.h:193) [322]  (0.755 ns)
	'select' operation 14 bit ('select_ln193', firmware/nnet_utils/nnet_hept.h:193) [323]  (0.000 ns)
	'select' operation 14 bit ('index', firmware/nnet_utils/nnet_hept.h:193) [324]  (0.342 ns)
	'select' operation 13 bit ('index', firmware/nnet_utils/nnet_hept.h:194) [327]  (0.321 ns)
	'icmp' operation 1 bit ('icmp_ln195', firmware/nnet_utils/nnet_hept.h:195) [330]  (0.572 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:195) [331]  (0.303 ns)
	'getelementptr' operation 10 bit ('inv_table_addr', firmware/nnet_utils/nnet_hept.h:196) [333]  (0.000 ns)
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [334]  (1.177 ns)

 <State 5>: 1.177ns
The critical path consists of the following:
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [334]  (1.177 ns)

 <State 6>: 4.197ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln199', firmware/nnet_utils/nnet_hept.h:199) [337]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln199', firmware/nnet_utils/nnet_hept.h:199) [343]  (0.707 ns)
	'or' operation 1 bit ('or_ln199', firmware/nnet_utils/nnet_hept.h:199) [345]  (0.000 ns)
	'and' operation 1 bit ('and_ln199', firmware/nnet_utils/nnet_hept.h:199) [346]  (0.000 ns)
	'add' operation 16 bit ('add_ln199', firmware/nnet_utils/nnet_hept.h:199) [348]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln199', firmware/nnet_utils/nnet_hept.h:199) [350]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [351]  (0.122 ns)
	'select' operation 1 bit ('select_ln199', firmware/nnet_utils/nnet_hept.h:199) [357]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [363]  (0.000 ns)
	'or' operation 1 bit ('or_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [364]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_4', firmware/nnet_utils/nnet_hept.h:199) [366]  (0.278 ns)
	'or' operation 1 bit ('or_ln199_2', firmware/nnet_utils/nnet_hept.h:199) [372]  (0.122 ns)
	'select' operation 16 bit ('select_ln199_3', firmware/nnet_utils/nnet_hept.h:199) [373]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
