<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<<<<<<< HEAD
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_gen_imagen.vhd&quot; into library work</arg>
=======
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/seven_seg.vhd&quot; into library work</arg>
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
</msg>

</messages>

