[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20185       tick        288523         15416          2732        288523 
      2  20185       tick        173645           479            83        173645 
      3  20185       tick        173378           450            78        173378 
      4  20185       tick        172911           467            80        172911 
      5  20185       tick        173771           444            73        173771 
      6  20185       tick        172393           501            80        172393 
      7  20185       tick        173368           437            70        173368 
      8  20185       tick        172359           358            52        172359 
      9  20185       tick        173692           444            56        173692 
     10  20185       tick        169784           406            59        169784 
     11  20185       tick        178463           534            72        178463 
     12  20185       tick        174081           412            56        174081 
     13  20185       tick        174160           421            53        174160 
     14  20185       tick        173585           430            61        173585 
     15  20185       tick        174097           496            53        174097 
     16  20185       tick        173829           428            58        173829 
     17  20185       tick        173542           442            65        173542 
     18  20185       tick        173183           437            58        173183 
     19  20185       tick        173656           459            73        173656 
     20  20185       tick        173528           404            54        173528 
     21  20185       tick        172965           432            88        172965 
     22  20185       exit        117369          2659           397        117369 
