INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/project_6/project_6.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/project_6/project_6.srcs/sim_1/new/tb_FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FA
