read -sv run_verilog_mid/adder_32b_9_88_a45b8d624ea42d9af9b911d299ee57c3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_a45b8d624ea42d9af9b911d299ee57c3_yosys.v
