
drone-stm32h750.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011aa4  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b18  08011d48  08011d48  00021d48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08013860  08013860  00023860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08013868  08013868  00023868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801386c  0801386c  0002386c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000008c  24000000  08013870  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000fb8  2400008c  080138fc  0003008c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24001044  080138fc  00031044  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0003008c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c970  00000000  00000000  000300ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002f09  00000000  00000000  0004ca2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001480  00000000  00000000  0004f938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001380  00000000  00000000  00050db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003867e  00000000  00000000  00052138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d17f  00000000  00000000  0008a7b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001671d6  00000000  00000000  000a7935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0020eb0b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000606c  00000000  00000000  0020eb5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400008c 	.word	0x2400008c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011d2c 	.word	0x08011d2c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000090 	.word	0x24000090
 80002dc:	08011d2c 	.word	0x08011d2c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <kalman_filter_init>:
#include "kalman.h"

#include <string.h>

void kalman_filter_init(kalman_filter_t* filter, float mea_e, float est_e, float q) {
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	60f8      	str	r0, [r7, #12]
 800069c:	ed87 0a02 	vstr	s0, [r7, #8]
 80006a0:	edc7 0a01 	vstr	s1, [r7, #4]
 80006a4:	ed87 1a00 	vstr	s2, [r7]
  filter->_err_measure = mea_e;
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	68ba      	ldr	r2, [r7, #8]
 80006ac:	601a      	str	r2, [r3, #0]
  filter->_err_estimate = est_e;
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	687a      	ldr	r2, [r7, #4]
 80006b2:	605a      	str	r2, [r3, #4]
  filter->_q = q;
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	683a      	ldr	r2, [r7, #0]
 80006b8:	609a      	str	r2, [r3, #8]
}
 80006ba:	bf00      	nop
 80006bc:	3714      	adds	r7, #20
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr

080006c6 <kalman_filter_update>:

float kalman_filter_update(kalman_filter_t* filter, float mea) {
 80006c6:	b480      	push	{r7}
 80006c8:	b083      	sub	sp, #12
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	6078      	str	r0, [r7, #4]
 80006ce:	ed87 0a00 	vstr	s0, [r7]
  filter->_kalman_gain = filter->_err_estimate/(filter->_err_estimate + filter->_err_measure);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	edd3 6a01 	vldr	s13, [r3, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	ed93 7a01 	vldr	s14, [r3, #4]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	edd3 7a00 	vldr	s15, [r3]
 80006e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80006e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	edc3 7a05 	vstr	s15, [r3, #20]
  filter->_current_estimate = filter->_last_estimate + filter->_kalman_gain * (mea - filter->_last_estimate);
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	ed93 7a04 	vldr	s14, [r3, #16]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	edd3 6a05 	vldr	s13, [r3, #20]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	edd3 7a04 	vldr	s15, [r3, #16]
 8000704:	ed97 6a00 	vldr	s12, [r7]
 8000708:	ee76 7a67 	vsub.f32	s15, s12, s15
 800070c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	edc3 7a03 	vstr	s15, [r3, #12]
  filter->_err_estimate =  ((float)1.0 - filter->_kalman_gain)*filter->_err_estimate + fabs(filter->_last_estimate-filter->_current_estimate)*filter->_q;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	edd3 7a05 	vldr	s15, [r3, #20]
 8000720:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000724:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	edd3 7a01 	vldr	s15, [r3, #4]
 800072e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000732:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	ed93 7a04 	vldr	s14, [r3, #16]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000742:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000746:	eef0 7ae7 	vabs.f32	s15, s15
 800074a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	edd3 7a02 	vldr	s15, [r3, #8]
 8000754:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000758:	ee25 7b07 	vmul.f64	d7, d5, d7
 800075c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000760:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	edc3 7a01 	vstr	s15, [r3, #4]
  filter->_last_estimate=filter->_current_estimate;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	68da      	ldr	r2, [r3, #12]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	611a      	str	r2, [r3, #16]

  return filter->_current_estimate;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	68db      	ldr	r3, [r3, #12]
 8000776:	ee07 3a90 	vmov	s15, r3
}
 800077a:	eeb0 0a67 	vmov.f32	s0, s15
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <average_filter_init>:

void average_filter_init(average_filter_t* filter, int width) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	6039      	str	r1, [r7, #0]
  filter->width = width;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	601a      	str	r2, [r3, #0]
  filter->record_idx = 0;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2200      	movs	r2, #0
 800079c:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
  filter->sum = 0;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	f04f 0200 	mov.w	r2, #0
 80007a6:	605a      	str	r2, [r3, #4]
  memset(filter->record, 0, filter->width * sizeof(float));
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	f103 0008 	add.w	r0, r3, #8
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	461a      	mov	r2, r3
 80007b6:	2100      	movs	r1, #0
 80007b8:	f00f fbec 	bl	800ff94 <memset>
}
 80007bc:	bf00      	nop
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <average_filter_update>:

float average_filter_update(average_filter_t* filter, float val) {
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	ed87 0a00 	vstr	s0, [r7]
  filter->record_idx = (filter->record_idx + 1) % filter->width;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80007d6:	3301      	adds	r3, #1
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	6812      	ldr	r2, [r2, #0]
 80007dc:	fb93 f1f2 	sdiv	r1, r3, r2
 80007e0:	fb01 f202 	mul.w	r2, r1, r2
 80007e4:	1a9a      	subs	r2, r3, r2
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
  filter->sum -= filter->record[filter->record_idx];
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	ed93 7a01 	vldr	s14, [r3, #4]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	3302      	adds	r3, #2
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	4413      	add	r3, r2
 8000800:	edd3 7a00 	vldr	s15, [r3]
 8000804:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	edc3 7a01 	vstr	s15, [r3, #4]
  filter->sum += val;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	ed93 7a01 	vldr	s14, [r3, #4]
 8000814:	edd7 7a00 	vldr	s15, [r7]
 8000818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	edc3 7a01 	vstr	s15, [r3, #4]
  filter->record[filter->record_idx] = val;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	3302      	adds	r3, #2
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	4413      	add	r3, r2
 8000830:	683a      	ldr	r2, [r7, #0]
 8000832:	601a      	str	r2, [r3, #0]
  return filter->sum / filter->width;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	ed93 7a01 	vldr	s14, [r3, #4]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	ee07 3a90 	vmov	s15, r3
 8000842:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000846:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800084a:	eef0 7a66 	vmov.f32	s15, s13
}
 800084e:	eeb0 0a67 	vmov.f32	s0, s15
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr

0800085c <flash>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void flash(uint8_t count) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < count; i++) {
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	e010      	b.n	800088e <flash+0x32>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 800086c:	2102      	movs	r1, #2
 800086e:	480d      	ldr	r0, [pc, #52]	; (80008a4 <flash+0x48>)
 8000870:	f006 ffa7 	bl	80077c2 <HAL_GPIO_TogglePin>
    HAL_Delay(50);
 8000874:	2032      	movs	r0, #50	; 0x32
 8000876:	f003 fe2d 	bl	80044d4 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 800087a:	2102      	movs	r1, #2
 800087c:	4809      	ldr	r0, [pc, #36]	; (80008a4 <flash+0x48>)
 800087e:	f006 ffa0 	bl	80077c2 <HAL_GPIO_TogglePin>
    HAL_Delay(50);
 8000882:	2032      	movs	r0, #50	; 0x32
 8000884:	f003 fe26 	bl	80044d4 <HAL_Delay>
  for (int i = 0; i < count; i++) {
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	3301      	adds	r3, #1
 800088c:	60fb      	str	r3, [r7, #12]
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	68fa      	ldr	r2, [r7, #12]
 8000892:	429a      	cmp	r2, r3
 8000894:	dbea      	blt.n	800086c <flash+0x10>
  }

  HAL_Delay(100);
 8000896:	2064      	movs	r0, #100	; 0x64
 8000898:	f003 fe1c 	bl	80044d4 <HAL_Delay>
}
 800089c:	bf00      	nop
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	58020000 	.word	0x58020000

080008a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ac:	f003 fd80 	bl	80043b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b0:	f000 f87c 	bl	80009ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b4:	f000 fca6 	bl	8001204 <MX_GPIO_Init>
  MX_TIM6_Init();
 80008b8:	f000 fae8 	bl	8000e8c <MX_TIM6_Init>
  MX_TIM2_Init();
 80008bc:	f000 f934 	bl	8000b28 <MX_TIM2_Init>
  MX_TIM4_Init();
 80008c0:	f000 f9ca 	bl	8000c58 <MX_TIM4_Init>
  MX_TIM5_Init();
 80008c4:	f000 fa5a 	bl	8000d7c <MX_TIM5_Init>
  MX_TIM7_Init();
 80008c8:	f000 fb16 	bl	8000ef8 <MX_TIM7_Init>
  MX_TIM8_Init();
 80008cc:	f000 fb4c 	bl	8000f68 <MX_TIM8_Init>
  MX_TIM17_Init();
 80008d0:	f000 fbe2 	bl	8001098 <MX_TIM17_Init>
  MX_DMA_Init();
 80008d4:	f000 fc76 	bl	80011c4 <MX_DMA_Init>
  MX_I2C1_Init();
 80008d8:	f000 f8e6 	bl	8000aa8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80008dc:	f000 fc26 	bl	800112c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Turn off led
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, RESET);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2102      	movs	r1, #2
 80008e4:	4829      	ldr	r0, [pc, #164]	; (800098c <main+0xe4>)
 80008e6:	f006 ff53 	bl	8007790 <HAL_GPIO_WritePin>
  flash(5);
 80008ea:	2005      	movs	r0, #5
 80008ec:	f7ff ffb6 	bl	800085c <flash>

  // Initialise filters for remote control
  init_filters();
 80008f0:	f003 fbde 	bl	80040b0 <init_filters>

  // Init sensors
  init_sensors();
 80008f4:	f003 fc4e 	bl	8004194 <init_sensors>

  flash(5);
 80008f8:	2005      	movs	r0, #5
 80008fa:	f7ff ffaf 	bl	800085c <flash>

  // For remote control input capture
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 80008fe:	2100      	movs	r1, #0
 8000900:	4823      	ldr	r0, [pc, #140]	; (8000990 <main+0xe8>)
 8000902:	f00c f849 	bl	800c998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 8000906:	2104      	movs	r1, #4
 8000908:	4821      	ldr	r0, [pc, #132]	; (8000990 <main+0xe8>)
 800090a:	f00c f845 	bl	800c998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_3);
 800090e:	2108      	movs	r1, #8
 8000910:	481f      	ldr	r0, [pc, #124]	; (8000990 <main+0xe8>)
 8000912:	f00c f841 	bl	800c998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_4);
 8000916:	210c      	movs	r1, #12
 8000918:	481d      	ldr	r0, [pc, #116]	; (8000990 <main+0xe8>)
 800091a:	f00c f83d 	bl	800c998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 800091e:	2100      	movs	r1, #0
 8000920:	481c      	ldr	r0, [pc, #112]	; (8000994 <main+0xec>)
 8000922:	f00c f839 	bl	800c998 <HAL_TIM_IC_Start_IT>

  // For ranging sensor
  HAL_TIM_IC_Start_IT(&htim17, TIM_CHANNEL_1);
 8000926:	2100      	movs	r1, #0
 8000928:	481b      	ldr	r0, [pc, #108]	; (8000998 <main+0xf0>)
 800092a:	f00c f835 	bl	800c998 <HAL_TIM_IC_Start_IT>

  // For drifting detection outputs
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_3);
 800092e:	2108      	movs	r1, #8
 8000930:	4818      	ldr	r0, [pc, #96]	; (8000994 <main+0xec>)
 8000932:	f00c f831 	bl	800c998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_4);
 8000936:	210c      	movs	r1, #12
 8000938:	4816      	ldr	r0, [pc, #88]	; (8000994 <main+0xec>)
 800093a:	f00c f82d 	bl	800c998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 800093e:	2100      	movs	r1, #0
 8000940:	4816      	ldr	r0, [pc, #88]	; (800099c <main+0xf4>)
 8000942:	f00c f829 	bl	800c998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);
 8000946:	2104      	movs	r1, #4
 8000948:	4814      	ldr	r0, [pc, #80]	; (800099c <main+0xf4>)
 800094a:	f00c f825 	bl	800c998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_3);
 800094e:	2108      	movs	r1, #8
 8000950:	4812      	ldr	r0, [pc, #72]	; (800099c <main+0xf4>)
 8000952:	f00c f821 	bl	800c998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_4);
 8000956:	210c      	movs	r1, #12
 8000958:	4810      	ldr	r0, [pc, #64]	; (800099c <main+0xf4>)
 800095a:	f00c f81d 	bl	800c998 <HAL_TIM_IC_Start_IT>

  // For motor PWM
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800095e:	2100      	movs	r1, #0
 8000960:	480f      	ldr	r0, [pc, #60]	; (80009a0 <main+0xf8>)
 8000962:	f00b fea9 	bl	800c6b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000966:	2104      	movs	r1, #4
 8000968:	480d      	ldr	r0, [pc, #52]	; (80009a0 <main+0xf8>)
 800096a:	f00b fea5 	bl	800c6b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800096e:	2108      	movs	r1, #8
 8000970:	480b      	ldr	r0, [pc, #44]	; (80009a0 <main+0xf8>)
 8000972:	f00b fea1 	bl	800c6b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000976:	210c      	movs	r1, #12
 8000978:	4809      	ldr	r0, [pc, #36]	; (80009a0 <main+0xf8>)
 800097a:	f00b fe9d 	bl	800c6b8 <HAL_TIM_PWM_Start>

  // PID timer
  HAL_TIM_Base_Start_IT(&htim6);
 800097e:	4809      	ldr	r0, [pc, #36]	; (80009a4 <main+0xfc>)
 8000980:	f00b fdc0 	bl	800c504 <HAL_TIM_Base_Start_IT>

  // Monitor timer
  HAL_TIM_Base_Start_IT(&htim7);
 8000984:	4808      	ldr	r0, [pc, #32]	; (80009a8 <main+0x100>)
 8000986:	f00b fdbd 	bl	800c504 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800098a:	e7fe      	b.n	800098a <main+0xe2>
 800098c:	58020000 	.word	0x58020000
 8000990:	240001b8 	.word	0x240001b8
 8000994:	24000204 	.word	0x24000204
 8000998:	24000334 	.word	0x24000334
 800099c:	240002e8 	.word	0x240002e8
 80009a0:	2400016c 	.word	0x2400016c
 80009a4:	24000250 	.word	0x24000250
 80009a8:	2400029c 	.word	0x2400029c

080009ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b09c      	sub	sp, #112	; 0x70
 80009b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b6:	224c      	movs	r2, #76	; 0x4c
 80009b8:	2100      	movs	r1, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f00f faea 	bl	800ff94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	2220      	movs	r2, #32
 80009c4:	2100      	movs	r1, #0
 80009c6:	4618      	mov	r0, r3
 80009c8:	f00f fae4 	bl	800ff94 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80009cc:	2002      	movs	r0, #2
 80009ce:	f009 f9e5 	bl	8009d9c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
 80009d6:	4b32      	ldr	r3, [pc, #200]	; (8000aa0 <SystemClock_Config+0xf4>)
 80009d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009da:	4a31      	ldr	r2, [pc, #196]	; (8000aa0 <SystemClock_Config+0xf4>)
 80009dc:	f023 0301 	bic.w	r3, r3, #1
 80009e0:	62d3      	str	r3, [r2, #44]	; 0x2c
 80009e2:	4b2f      	ldr	r3, [pc, #188]	; (8000aa0 <SystemClock_Config+0xf4>)
 80009e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	4b2d      	ldr	r3, [pc, #180]	; (8000aa4 <SystemClock_Config+0xf8>)
 80009ee:	699b      	ldr	r3, [r3, #24]
 80009f0:	4a2c      	ldr	r2, [pc, #176]	; (8000aa4 <SystemClock_Config+0xf8>)
 80009f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009f6:	6193      	str	r3, [r2, #24]
 80009f8:	4b2a      	ldr	r3, [pc, #168]	; (8000aa4 <SystemClock_Config+0xf8>)
 80009fa:	699b      	ldr	r3, [r3, #24]
 80009fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a00:	603b      	str	r3, [r7, #0]
 8000a02:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a04:	bf00      	nop
 8000a06:	4b27      	ldr	r3, [pc, #156]	; (8000aa4 <SystemClock_Config+0xf8>)
 8000a08:	699b      	ldr	r3, [r3, #24]
 8000a0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a12:	d1f8      	bne.n	8000a06 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000a14:	2303      	movs	r3, #3
 8000a16:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a1c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a22:	2340      	movs	r3, #64	; 0x40
 8000a24:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a26:	2302      	movs	r3, #2
 8000a28:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 10;
 8000a2e:	230a      	movs	r3, #10
 8000a30:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000a32:	2364      	movs	r3, #100	; 0x64
 8000a34:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 8000a36:	2304      	movs	r3, #4
 8000a38:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000a42:	2308      	movs	r3, #8
 8000a44:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000a46:	2302      	movs	r3, #2
 8000a48:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a52:	4618      	mov	r0, r3
 8000a54:	f009 f9dc 	bl	8009e10 <HAL_RCC_OscConfig>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000a5e:	f000 fc59 	bl	8001314 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a62:	233f      	movs	r3, #63	; 0x3f
 8000a64:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a66:	2303      	movs	r3, #3
 8000a68:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	2101      	movs	r1, #1
 8000a86:	4618      	mov	r0, r3
 8000a88:	f009 fdf0 	bl	800a66c <HAL_RCC_ClockConfig>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000a92:	f000 fc3f 	bl	8001314 <Error_Handler>
  }
}
 8000a96:	bf00      	nop
 8000a98:	3770      	adds	r7, #112	; 0x70
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	58000400 	.word	0x58000400
 8000aa4:	58024800 	.word	0x58024800

08000aa8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000aac:	4b1b      	ldr	r3, [pc, #108]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000aae:	4a1c      	ldr	r2, [pc, #112]	; (8000b20 <MX_I2C1_Init+0x78>)
 8000ab0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 8000ab2:	4b1a      	ldr	r3, [pc, #104]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000ab4:	4a1b      	ldr	r2, [pc, #108]	; (8000b24 <MX_I2C1_Init+0x7c>)
 8000ab6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ab8:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000abe:	4b17      	ldr	r3, [pc, #92]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ac4:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000aca:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ae2:	480e      	ldr	r0, [pc, #56]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000ae4:	f006 fe88 	bl	80077f8 <HAL_I2C_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000aee:	f000 fc11 	bl	8001314 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000af2:	2100      	movs	r1, #0
 8000af4:	4809      	ldr	r0, [pc, #36]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000af6:	f009 f8b9 	bl	8009c6c <HAL_I2CEx_ConfigAnalogFilter>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b00:	f000 fc08 	bl	8001314 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b04:	2100      	movs	r1, #0
 8000b06:	4805      	ldr	r0, [pc, #20]	; (8000b1c <MX_I2C1_Init+0x74>)
 8000b08:	f009 f8fb 	bl	8009d02 <HAL_I2CEx_ConfigDigitalFilter>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b12:	f000 fbff 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	240000a8 	.word	0x240000a8
 8000b20:	40005400 	.word	0x40005400
 8000b24:	10c0ecff 	.word	0x10c0ecff

08000b28 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08e      	sub	sp, #56	; 0x38
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
 8000b3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b3c:	f107 031c 	add.w	r3, r7, #28
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b48:	463b      	mov	r3, r7
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
 8000b52:	60da      	str	r2, [r3, #12]
 8000b54:	611a      	str	r2, [r3, #16]
 8000b56:	615a      	str	r2, [r3, #20]
 8000b58:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b5a:	4b3e      	ldr	r3, [pc, #248]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000b5c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b60:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 25;
 8000b62:	4b3c      	ldr	r3, [pc, #240]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000b64:	2219      	movs	r2, #25
 8000b66:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b68:	4b3a      	ldr	r3, [pc, #232]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000;
 8000b6e:	4b39      	ldr	r3, [pc, #228]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000b70:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000b74:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b76:	4b37      	ldr	r3, [pc, #220]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b7c:	4b35      	ldr	r3, [pc, #212]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b82:	4834      	ldr	r0, [pc, #208]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000b84:	f00b fc66 	bl	800c454 <HAL_TIM_Base_Init>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000b8e:	f000 fbc1 	bl	8001314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b96:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	482d      	ldr	r0, [pc, #180]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000ba0:	f00c fb1a 	bl	800d1d8 <HAL_TIM_ConfigClockSource>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000baa:	f000 fbb3 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000bae:	4829      	ldr	r0, [pc, #164]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000bb0:	f00b fd20 	bl	800c5f4 <HAL_TIM_PWM_Init>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000bba:	f000 fbab 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000bc6:	f107 031c 	add.w	r3, r7, #28
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4821      	ldr	r0, [pc, #132]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000bce:	f00d f9c5 	bl	800df5c <HAL_TIMEx_MasterConfigSynchronization>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000bd8:	f000 fb9c 	bl	8001314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bdc:	2360      	movs	r3, #96	; 0x60
 8000bde:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000be4:	2300      	movs	r3, #0
 8000be6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000be8:	2300      	movs	r3, #0
 8000bea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bec:	463b      	mov	r3, r7
 8000bee:	2200      	movs	r2, #0
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4818      	ldr	r0, [pc, #96]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000bf4:	f00c f9dc 	bl	800cfb0 <HAL_TIM_PWM_ConfigChannel>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000bfe:	f000 fb89 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c02:	463b      	mov	r3, r7
 8000c04:	2204      	movs	r2, #4
 8000c06:	4619      	mov	r1, r3
 8000c08:	4812      	ldr	r0, [pc, #72]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000c0a:	f00c f9d1 	bl	800cfb0 <HAL_TIM_PWM_ConfigChannel>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8000c14:	f000 fb7e 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c18:	463b      	mov	r3, r7
 8000c1a:	2208      	movs	r2, #8
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	480d      	ldr	r0, [pc, #52]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000c20:	f00c f9c6 	bl	800cfb0 <HAL_TIM_PWM_ConfigChannel>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8000c2a:	f000 fb73 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c2e:	463b      	mov	r3, r7
 8000c30:	220c      	movs	r2, #12
 8000c32:	4619      	mov	r1, r3
 8000c34:	4807      	ldr	r0, [pc, #28]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000c36:	f00c f9bb 	bl	800cfb0 <HAL_TIM_PWM_ConfigChannel>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 8000c40:	f000 fb68 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000c44:	4803      	ldr	r0, [pc, #12]	; (8000c54 <MX_TIM2_Init+0x12c>)
 8000c46:	f001 fb35 	bl	80022b4 <HAL_TIM_MspPostInit>

}
 8000c4a:	bf00      	nop
 8000c4c:	3738      	adds	r7, #56	; 0x38
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2400016c 	.word	0x2400016c

08000c58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08c      	sub	sp, #48	; 0x30
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c5e:	f107 0320 	add.w	r3, r7, #32
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]
 8000c6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000c78:	1d3b      	adds	r3, r7, #4
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c84:	4b3b      	ldr	r3, [pc, #236]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000c86:	4a3c      	ldr	r2, [pc, #240]	; (8000d78 <MX_TIM4_Init+0x120>)
 8000c88:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 250;
 8000c8a:	4b3a      	ldr	r3, [pc, #232]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000c8c:	22fa      	movs	r2, #250	; 0xfa
 8000c8e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c90:	4b38      	ldr	r3, [pc, #224]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50000;
 8000c96:	4b37      	ldr	r3, [pc, #220]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000c98:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000c9c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c9e:	4b35      	ldr	r3, [pc, #212]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ca4:	4b33      	ldr	r3, [pc, #204]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000caa:	4832      	ldr	r0, [pc, #200]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000cac:	f00b fbd2 	bl	800c454 <HAL_TIM_Base_Init>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8000cb6:	f000 fb2d 	bl	8001314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cbe:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000cc0:	f107 0320 	add.w	r3, r7, #32
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	482b      	ldr	r0, [pc, #172]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000cc8:	f00c fa86 	bl	800d1d8 <HAL_TIM_ConfigClockSource>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000cd2:	f000 fb1f 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8000cd6:	4827      	ldr	r0, [pc, #156]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000cd8:	f00b fdfc 	bl	800c8d4 <HAL_TIM_IC_Init>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8000ce2:	f000 fb17 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cee:	f107 0314 	add.w	r3, r7, #20
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	481f      	ldr	r0, [pc, #124]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000cf6:	f00d f931 	bl	800df5c <HAL_TIMEx_MasterConfigSynchronization>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8000d00:	f000 fb08 	bl	8001314 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000d04:	230a      	movs	r3, #10
 8000d06:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	2200      	movs	r2, #0
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4816      	ldr	r0, [pc, #88]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000d1c:	f00c f8ab 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 8000d26:	f000 faf5 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000d2a:	1d3b      	adds	r3, r7, #4
 8000d2c:	2204      	movs	r2, #4
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4810      	ldr	r0, [pc, #64]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000d32:	f00c f8a0 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_TIM4_Init+0xe8>
  {
    Error_Handler();
 8000d3c:	f000 faea 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000d40:	1d3b      	adds	r3, r7, #4
 8000d42:	2208      	movs	r2, #8
 8000d44:	4619      	mov	r1, r3
 8000d46:	480b      	ldr	r0, [pc, #44]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000d48:	f00c f895 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_TIM4_Init+0xfe>
  {
    Error_Handler();
 8000d52:	f000 fadf 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	220c      	movs	r2, #12
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4805      	ldr	r0, [pc, #20]	; (8000d74 <MX_TIM4_Init+0x11c>)
 8000d5e:	f00c f88a 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM4_Init+0x114>
  {
    Error_Handler();
 8000d68:	f000 fad4 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000d6c:	bf00      	nop
 8000d6e:	3730      	adds	r7, #48	; 0x30
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	240001b8 	.word	0x240001b8
 8000d78:	40000800 	.word	0x40000800

08000d7c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08c      	sub	sp, #48	; 0x30
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d82:	f107 0320 	add.w	r3, r7, #32
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]
 8000d8c:	609a      	str	r2, [r3, #8]
 8000d8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d90:	f107 0314 	add.w	r3, r7, #20
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	605a      	str	r2, [r3, #4]
 8000d9a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000da8:	4b36      	ldr	r3, [pc, #216]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000daa:	4a37      	ldr	r2, [pc, #220]	; (8000e88 <MX_TIM5_Init+0x10c>)
 8000dac:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 250;
 8000dae:	4b35      	ldr	r3, [pc, #212]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000db0:	22fa      	movs	r2, #250	; 0xfa
 8000db2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db4:	4b33      	ldr	r3, [pc, #204]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 50000;
 8000dba:	4b32      	ldr	r3, [pc, #200]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000dbc:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000dc0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc2:	4b30      	ldr	r3, [pc, #192]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dc8:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000dce:	482d      	ldr	r0, [pc, #180]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000dd0:	f00b fb40 	bl	800c454 <HAL_TIM_Base_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8000dda:	f000 fa9b 	bl	8001314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000de2:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000de4:	f107 0320 	add.w	r3, r7, #32
 8000de8:	4619      	mov	r1, r3
 8000dea:	4826      	ldr	r0, [pc, #152]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000dec:	f00c f9f4 	bl	800d1d8 <HAL_TIM_ConfigClockSource>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8000df6:	f000 fa8d 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8000dfa:	4822      	ldr	r0, [pc, #136]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000dfc:	f00b fd6a 	bl	800c8d4 <HAL_TIM_IC_Init>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8000e06:	f000 fa85 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000e12:	f107 0314 	add.w	r3, r7, #20
 8000e16:	4619      	mov	r1, r3
 8000e18:	481a      	ldr	r0, [pc, #104]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000e1a:	f00d f89f 	bl	800df5c <HAL_TIMEx_MasterConfigSynchronization>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 8000e24:	f000 fa76 	bl	8001314 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000e28:	230a      	movs	r3, #10
 8000e2a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000e30:	2300      	movs	r3, #0
 8000e32:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000e38:	1d3b      	adds	r3, r7, #4
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4811      	ldr	r0, [pc, #68]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000e40:	f00c f819 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 8000e4a:	f000 fa63 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	2208      	movs	r2, #8
 8000e52:	4619      	mov	r1, r3
 8000e54:	480b      	ldr	r0, [pc, #44]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000e56:	f00c f80e 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_TIM5_Init+0xe8>
  {
    Error_Handler();
 8000e60:	f000 fa58 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	220c      	movs	r2, #12
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4806      	ldr	r0, [pc, #24]	; (8000e84 <MX_TIM5_Init+0x108>)
 8000e6c:	f00c f803 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_TIM5_Init+0xfe>
  {
    Error_Handler();
 8000e76:	f000 fa4d 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000e7a:	bf00      	nop
 8000e7c:	3730      	adds	r7, #48	; 0x30
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	24000204 	.word	0x24000204
 8000e88:	40000c00 	.word	0x40000c00

08000e8c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e92:	1d3b      	adds	r3, r7, #4
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000e9c:	4b14      	ldr	r3, [pc, #80]	; (8000ef0 <MX_TIM6_Init+0x64>)
 8000e9e:	4a15      	ldr	r2, [pc, #84]	; (8000ef4 <MX_TIM6_Init+0x68>)
 8000ea0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 250;
 8000ea2:	4b13      	ldr	r3, [pc, #76]	; (8000ef0 <MX_TIM6_Init+0x64>)
 8000ea4:	22fa      	movs	r2, #250	; 0xfa
 8000ea6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ea8:	4b11      	ldr	r3, [pc, #68]	; (8000ef0 <MX_TIM6_Init+0x64>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8000eae:	4b10      	ldr	r3, [pc, #64]	; (8000ef0 <MX_TIM6_Init+0x64>)
 8000eb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000eb4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <MX_TIM6_Init+0x64>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ebc:	480c      	ldr	r0, [pc, #48]	; (8000ef0 <MX_TIM6_Init+0x64>)
 8000ebe:	f00b fac9 	bl	800c454 <HAL_TIM_Base_Init>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000ec8:	f000 fa24 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4805      	ldr	r0, [pc, #20]	; (8000ef0 <MX_TIM6_Init+0x64>)
 8000eda:	f00d f83f 	bl	800df5c <HAL_TIMEx_MasterConfigSynchronization>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000ee4:	f000 fa16 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000ee8:	bf00      	nop
 8000eea:	3710      	adds	r7, #16
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	24000250 	.word	0x24000250
 8000ef4:	40001000 	.word	0x40001000

08000ef8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000efe:	1d3b      	adds	r3, r7, #4
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000f08:	4b15      	ldr	r3, [pc, #84]	; (8000f60 <MX_TIM7_Init+0x68>)
 8000f0a:	4a16      	ldr	r2, [pc, #88]	; (8000f64 <MX_TIM7_Init+0x6c>)
 8000f0c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1000;
 8000f0e:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <MX_TIM7_Init+0x68>)
 8000f10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f14:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f16:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <MX_TIM7_Init+0x68>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000;
 8000f1c:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <MX_TIM7_Init+0x68>)
 8000f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f22:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f24:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <MX_TIM7_Init+0x68>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000f2a:	480d      	ldr	r0, [pc, #52]	; (8000f60 <MX_TIM7_Init+0x68>)
 8000f2c:	f00b fa92 	bl	800c454 <HAL_TIM_Base_Init>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000f36:	f000 f9ed 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	4619      	mov	r1, r3
 8000f46:	4806      	ldr	r0, [pc, #24]	; (8000f60 <MX_TIM7_Init+0x68>)
 8000f48:	f00d f808 	bl	800df5c <HAL_TIMEx_MasterConfigSynchronization>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8000f52:	f000 f9df 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	2400029c 	.word	0x2400029c
 8000f64:	40001400 	.word	0x40001400

08000f68 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08c      	sub	sp, #48	; 0x30
 8000f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f6e:	f107 0320 	add.w	r3, r7, #32
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]
 8000f7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000f94:	4b3e      	ldr	r3, [pc, #248]	; (8001090 <MX_TIM8_Init+0x128>)
 8000f96:	4a3f      	ldr	r2, [pc, #252]	; (8001094 <MX_TIM8_Init+0x12c>)
 8000f98:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 250;
 8000f9a:	4b3d      	ldr	r3, [pc, #244]	; (8001090 <MX_TIM8_Init+0x128>)
 8000f9c:	22fa      	movs	r2, #250	; 0xfa
 8000f9e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa0:	4b3b      	ldr	r3, [pc, #236]	; (8001090 <MX_TIM8_Init+0x128>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50000;
 8000fa6:	4b3a      	ldr	r3, [pc, #232]	; (8001090 <MX_TIM8_Init+0x128>)
 8000fa8:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000fac:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fae:	4b38      	ldr	r3, [pc, #224]	; (8001090 <MX_TIM8_Init+0x128>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000fb4:	4b36      	ldr	r3, [pc, #216]	; (8001090 <MX_TIM8_Init+0x128>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fba:	4b35      	ldr	r3, [pc, #212]	; (8001090 <MX_TIM8_Init+0x128>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000fc0:	4833      	ldr	r0, [pc, #204]	; (8001090 <MX_TIM8_Init+0x128>)
 8000fc2:	f00b fa47 	bl	800c454 <HAL_TIM_Base_Init>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_TIM8_Init+0x68>
  {
    Error_Handler();
 8000fcc:	f000 f9a2 	bl	8001314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000fd6:	f107 0320 	add.w	r3, r7, #32
 8000fda:	4619      	mov	r1, r3
 8000fdc:	482c      	ldr	r0, [pc, #176]	; (8001090 <MX_TIM8_Init+0x128>)
 8000fde:	f00c f8fb 	bl	800d1d8 <HAL_TIM_ConfigClockSource>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8000fe8:	f000 f994 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8000fec:	4828      	ldr	r0, [pc, #160]	; (8001090 <MX_TIM8_Init+0x128>)
 8000fee:	f00b fc71 	bl	800c8d4 <HAL_TIM_IC_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8000ff8:	f000 f98c 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001000:	2300      	movs	r3, #0
 8001002:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	4619      	mov	r1, r3
 800100e:	4820      	ldr	r0, [pc, #128]	; (8001090 <MX_TIM8_Init+0x128>)
 8001010:	f00c ffa4 	bl	800df5c <HAL_TIMEx_MasterConfigSynchronization>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 800101a:	f000 f97b 	bl	8001314 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800101e:	230a      	movs	r3, #10
 8001020:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001022:	2301      	movs	r3, #1
 8001024:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2200      	movs	r2, #0
 8001032:	4619      	mov	r1, r3
 8001034:	4816      	ldr	r0, [pc, #88]	; (8001090 <MX_TIM8_Init+0x128>)
 8001036:	f00b ff1e 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 8001040:	f000 f968 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	2204      	movs	r2, #4
 8001048:	4619      	mov	r1, r3
 800104a:	4811      	ldr	r0, [pc, #68]	; (8001090 <MX_TIM8_Init+0x128>)
 800104c:	f00b ff13 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8001056:	f000 f95d 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2208      	movs	r2, #8
 800105e:	4619      	mov	r1, r3
 8001060:	480b      	ldr	r0, [pc, #44]	; (8001090 <MX_TIM8_Init+0x128>)
 8001062:	f00b ff08 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 800106c:	f000 f952 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	220c      	movs	r2, #12
 8001074:	4619      	mov	r1, r3
 8001076:	4806      	ldr	r0, [pc, #24]	; (8001090 <MX_TIM8_Init+0x128>)
 8001078:	f00b fefd 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM8_Init+0x11e>
  {
    Error_Handler();
 8001082:	f000 f947 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	3730      	adds	r7, #48	; 0x30
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	240002e8 	.word	0x240002e8
 8001094:	40010400 	.word	0x40010400

08001098 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 800109e:	463b      	mov	r3, r7
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80010aa:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <MX_TIM17_Init+0x8c>)
 80010ac:	4a1e      	ldr	r2, [pc, #120]	; (8001128 <MX_TIM17_Init+0x90>)
 80010ae:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 250;
 80010b0:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <MX_TIM17_Init+0x8c>)
 80010b2:	22fa      	movs	r2, #250	; 0xfa
 80010b4:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b6:	4b1b      	ldr	r3, [pc, #108]	; (8001124 <MX_TIM17_Init+0x8c>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 50000;
 80010bc:	4b19      	ldr	r3, [pc, #100]	; (8001124 <MX_TIM17_Init+0x8c>)
 80010be:	f24c 3250 	movw	r2, #50000	; 0xc350
 80010c2:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010c4:	4b17      	ldr	r3, [pc, #92]	; (8001124 <MX_TIM17_Init+0x8c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80010ca:	4b16      	ldr	r3, [pc, #88]	; (8001124 <MX_TIM17_Init+0x8c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010d0:	4b14      	ldr	r3, [pc, #80]	; (8001124 <MX_TIM17_Init+0x8c>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80010d6:	4813      	ldr	r0, [pc, #76]	; (8001124 <MX_TIM17_Init+0x8c>)
 80010d8:	f00b f9bc 	bl	800c454 <HAL_TIM_Base_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_TIM17_Init+0x4e>
  {
    Error_Handler();
 80010e2:	f000 f917 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim17) != HAL_OK)
 80010e6:	480f      	ldr	r0, [pc, #60]	; (8001124 <MX_TIM17_Init+0x8c>)
 80010e8:	f00b fbf4 	bl	800c8d4 <HAL_TIM_IC_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 80010f2:	f000 f90f 	bl	8001314 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80010f6:	230a      	movs	r3, #10
 80010f8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80010fa:	2301      	movs	r3, #1
 80010fc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80010fe:	2300      	movs	r3, #0
 8001100:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim17, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001106:	463b      	mov	r3, r7
 8001108:	2200      	movs	r2, #0
 800110a:	4619      	mov	r1, r3
 800110c:	4805      	ldr	r0, [pc, #20]	; (8001124 <MX_TIM17_Init+0x8c>)
 800110e:	f00b feb2 	bl	800ce76 <HAL_TIM_IC_ConfigChannel>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM17_Init+0x84>
  {
    Error_Handler();
 8001118:	f000 f8fc 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	24000334 	.word	0x24000334
 8001128:	40014800 	.word	0x40014800

0800112c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001130:	4b22      	ldr	r3, [pc, #136]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001132:	4a23      	ldr	r2, [pc, #140]	; (80011c0 <MX_USART1_UART_Init+0x94>)
 8001134:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001136:	4b21      	ldr	r3, [pc, #132]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001138:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800113c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800113e:	4b1f      	ldr	r3, [pc, #124]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001144:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800114a:	4b1c      	ldr	r3, [pc, #112]	; (80011bc <MX_USART1_UART_Init+0x90>)
 800114c:	2200      	movs	r2, #0
 800114e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8001150:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001152:	2208      	movs	r2, #8
 8001154:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001156:	4b19      	ldr	r3, [pc, #100]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001158:	2200      	movs	r2, #0
 800115a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800115c:	4b17      	ldr	r3, [pc, #92]	; (80011bc <MX_USART1_UART_Init+0x90>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001162:	4b16      	ldr	r3, [pc, #88]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001164:	2200      	movs	r2, #0
 8001166:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001168:	4b14      	ldr	r3, [pc, #80]	; (80011bc <MX_USART1_UART_Init+0x90>)
 800116a:	2200      	movs	r2, #0
 800116c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800116e:	4b13      	ldr	r3, [pc, #76]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001170:	2200      	movs	r2, #0
 8001172:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8001174:	4811      	ldr	r0, [pc, #68]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001176:	f00c ff9d 	bl	800e0b4 <HAL_HalfDuplex_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001180:	f000 f8c8 	bl	8001314 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001184:	2100      	movs	r1, #0
 8001186:	480d      	ldr	r0, [pc, #52]	; (80011bc <MX_USART1_UART_Init+0x90>)
 8001188:	f00e fe10 	bl	800fdac <HAL_UARTEx_SetTxFifoThreshold>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001192:	f000 f8bf 	bl	8001314 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001196:	2100      	movs	r1, #0
 8001198:	4808      	ldr	r0, [pc, #32]	; (80011bc <MX_USART1_UART_Init+0x90>)
 800119a:	f00e fe45 	bl	800fe28 <HAL_UARTEx_SetRxFifoThreshold>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80011a4:	f000 f8b6 	bl	8001314 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011a8:	4804      	ldr	r0, [pc, #16]	; (80011bc <MX_USART1_UART_Init+0x90>)
 80011aa:	f00e fdc6 	bl	800fd3a <HAL_UARTEx_DisableFifoMode>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80011b4:	f000 f8ae 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	24000380 	.word	0x24000380
 80011c0:	40011000 	.word	0x40011000

080011c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <MX_DMA_Init+0x3c>)
 80011cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80011d0:	4a0b      	ldr	r2, [pc, #44]	; (8001200 <MX_DMA_Init+0x3c>)
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80011da:	4b09      	ldr	r3, [pc, #36]	; (8001200 <MX_DMA_Init+0x3c>)
 80011dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2100      	movs	r1, #0
 80011ec:	200f      	movs	r0, #15
 80011ee:	f003 fa7c 	bl	80046ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80011f2:	200f      	movs	r0, #15
 80011f4:	f003 fa93 	bl	800471e <HAL_NVIC_EnableIRQ>

}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	58024400 	.word	0x58024400

08001204 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08a      	sub	sp, #40	; 0x28
 8001208:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800121a:	4b3b      	ldr	r3, [pc, #236]	; (8001308 <MX_GPIO_Init+0x104>)
 800121c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001220:	4a39      	ldr	r2, [pc, #228]	; (8001308 <MX_GPIO_Init+0x104>)
 8001222:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001226:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800122a:	4b37      	ldr	r3, [pc, #220]	; (8001308 <MX_GPIO_Init+0x104>)
 800122c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001238:	4b33      	ldr	r3, [pc, #204]	; (8001308 <MX_GPIO_Init+0x104>)
 800123a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800123e:	4a32      	ldr	r2, [pc, #200]	; (8001308 <MX_GPIO_Init+0x104>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001248:	4b2f      	ldr	r3, [pc, #188]	; (8001308 <MX_GPIO_Init+0x104>)
 800124a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001256:	4b2c      	ldr	r3, [pc, #176]	; (8001308 <MX_GPIO_Init+0x104>)
 8001258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800125c:	4a2a      	ldr	r2, [pc, #168]	; (8001308 <MX_GPIO_Init+0x104>)
 800125e:	f043 0302 	orr.w	r3, r3, #2
 8001262:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001266:	4b28      	ldr	r3, [pc, #160]	; (8001308 <MX_GPIO_Init+0x104>)
 8001268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800126c:	f003 0302 	and.w	r3, r3, #2
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001274:	4b24      	ldr	r3, [pc, #144]	; (8001308 <MX_GPIO_Init+0x104>)
 8001276:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800127a:	4a23      	ldr	r2, [pc, #140]	; (8001308 <MX_GPIO_Init+0x104>)
 800127c:	f043 0308 	orr.w	r3, r3, #8
 8001280:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001284:	4b20      	ldr	r3, [pc, #128]	; (8001308 <MX_GPIO_Init+0x104>)
 8001286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800128a:	f003 0308 	and.w	r3, r3, #8
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001292:	4b1d      	ldr	r3, [pc, #116]	; (8001308 <MX_GPIO_Init+0x104>)
 8001294:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001298:	4a1b      	ldr	r2, [pc, #108]	; (8001308 <MX_GPIO_Init+0x104>)
 800129a:	f043 0304 	orr.w	r3, r3, #4
 800129e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012a2:	4b19      	ldr	r3, [pc, #100]	; (8001308 <MX_GPIO_Init+0x104>)
 80012a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012a8:	f003 0304 	and.w	r3, r3, #4
 80012ac:	603b      	str	r3, [r7, #0]
 80012ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80012b0:	2200      	movs	r2, #0
 80012b2:	2102      	movs	r1, #2
 80012b4:	4815      	ldr	r0, [pc, #84]	; (800130c <MX_GPIO_Init+0x108>)
 80012b6:	f006 fa6b 	bl	8007790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80012ba:	2200      	movs	r2, #0
 80012bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012c0:	4813      	ldr	r0, [pc, #76]	; (8001310 <MX_GPIO_Init+0x10c>)
 80012c2:	f006 fa65 	bl	8007790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012c6:	2302      	movs	r3, #2
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	480b      	ldr	r0, [pc, #44]	; (800130c <MX_GPIO_Init+0x108>)
 80012de:	f006 f88f 	bl	8007400 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	4619      	mov	r1, r3
 80012fa:	4805      	ldr	r0, [pc, #20]	; (8001310 <MX_GPIO_Init+0x10c>)
 80012fc:	f006 f880 	bl	8007400 <HAL_GPIO_Init>

}
 8001300:	bf00      	nop
 8001302:	3728      	adds	r7, #40	; 0x28
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	58024400 	.word	0x58024400
 800130c:	58020000 	.word	0x58020000
 8001310:	58020400 	.word	0x58020400

08001314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001318:	b672      	cpsid	i
}
 800131a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800131c:	e7fe      	b.n	800131c <Error_Handler+0x8>
	...

08001320 <calc_angles>:
#define YAW 0
#define PITCH 1
#define ROLL 2

// https://github.com/lobodol/IMU/blob/master/imu.ino?fbclid=IwAR1bmIn_qUKA1KbK5g8u7M5T1lKf2K4e0y23TLkXcwpcrFv7rZ7KPQ2Gsvo
void calc_angles(mpu6050_t *mpu6050) {
 8001320:	b580      	push	{r7, lr}
 8001322:	ed2d 8b04 	vpush	{d8-d9}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  // Angle calculation using integration
  mpu6050->gyro_angle[X] += mpu6050->gyro_x / FREQ;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 8001338:	ed9f 6ad3 	vldr	s12, [pc, #844]	; 8001688 <calc_angles+0x368>
 800133c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
  mpu6050->gyro_angle[Y] += -mpu6050->gyro_y / FREQ; // Change sign to match the accelerometer's one
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001356:	eef1 6a67 	vneg.f32	s13, s15
 800135a:	ed9f 6acb 	vldr	s12, [pc, #812]	; 8001688 <calc_angles+0x368>
 800135e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

  // Transfer roll to pitch if IMU has yawed
  mpu6050->gyro_angle[Y] += mpu6050->gyro_angle[X] * sin(mpu6050->gz * (M_PI / (FREQ * 180)));
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001372:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800137c:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	edd3 7a08 	vldr	s15, [r3, #32]
 8001386:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800138a:	ed9f 6bb5 	vldr	d6, [pc, #724]	; 8001660 <calc_angles+0x340>
 800138e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001392:	eeb0 0b47 	vmov.f64	d0, d7
 8001396:	f00f fcfb 	bl	8010d90 <sin>
 800139a:	eeb0 7b40 	vmov.f64	d7, d0
 800139e:	ee29 7b07 	vmul.f64	d7, d9, d7
 80013a2:	ee38 7b07 	vadd.f64	d7, d8, d7
 80013a6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
  mpu6050->gyro_angle[X] -= mpu6050->gyro_angle[Y] * sin(mpu6050->gz * (M_PI / (FREQ * 180)));
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80013b6:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80013c0:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	edd3 7a08 	vldr	s15, [r3, #32]
 80013ca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013ce:	ed9f 6ba4 	vldr	d6, [pc, #656]	; 8001660 <calc_angles+0x340>
 80013d2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80013d6:	eeb0 0b47 	vmov.f64	d0, d7
 80013da:	f00f fcd9 	bl	8010d90 <sin>
 80013de:	eeb0 7b40 	vmov.f64	d7, d0
 80013e2:	ee29 7b07 	vmul.f64	d7, d9, d7
 80013e6:	ee38 7b47 	vsub.f64	d7, d8, d7
 80013ea:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

  // Calculate total 3D acceleration vector : (X + Y + Z)
  mpu6050->acc_total_vector = sqrt(pow(mpu6050->ax, 2) + pow(mpu6050->ay, 2) + pow(mpu6050->az, 2));
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80013fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013fe:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001402:	eeb0 0b47 	vmov.f64	d0, d7
 8001406:	f00f fa6f 	bl	80108e8 <pow>
 800140a:	eeb0 8b40 	vmov.f64	d8, d0
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	edd3 7a03 	vldr	s15, [r3, #12]
 8001414:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001418:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800141c:	eeb0 0b47 	vmov.f64	d0, d7
 8001420:	f00f fa62 	bl	80108e8 <pow>
 8001424:	eeb0 7b40 	vmov.f64	d7, d0
 8001428:	ee38 8b07 	vadd.f64	d8, d8, d7
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001432:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001436:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800143a:	eeb0 0b47 	vmov.f64	d0, d7
 800143e:	f00f fa53 	bl	80108e8 <pow>
 8001442:	eeb0 7b40 	vmov.f64	d7, d0
 8001446:	ee38 7b07 	vadd.f64	d7, d8, d7
 800144a:	eeb0 0b47 	vmov.f64	d0, d7
 800144e:	f00f fd17 	bl	8010e80 <sqrt>
 8001452:	eeb0 7b40 	vmov.f64	d7, d0
 8001456:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800145a:	ee17 2a90 	vmov	r2, s15
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	679a      	str	r2, [r3, #120]	; 0x78

  // To prevent asin to produce a NaN, make sure the input value is within [-1;+1]
  if (abs(mpu6050->ax) < mpu6050->acc_total_vector) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	edd3 7a02 	vldr	s15, [r3, #8]
 8001468:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800146c:	ee17 3a90 	vmov	r3, s15
 8001470:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001474:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800147c:	429a      	cmp	r2, r3
 800147e:	da1b      	bge.n	80014b8 <calc_angles+0x198>
    mpu6050->acc_angle[X] = asin((float)mpu6050->ay / mpu6050->acc_total_vector) * (180 / M_PI); // asin gives angle in radian. Convert to degree multiplying by 180/pi
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	edd3 6a03 	vldr	s13, [r3, #12]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800148a:	ee07 3a90 	vmov	s15, r3
 800148e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001492:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001496:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800149a:	eeb0 0b47 	vmov.f64	d0, d7
 800149e:	f00f fcc3 	bl	8010e28 <asin>
 80014a2:	eeb0 7b40 	vmov.f64	d7, d0
 80014a6:	ed9f 6b70 	vldr	d6, [pc, #448]	; 8001668 <calc_angles+0x348>
 80014aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80014ae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
  }

  if (abs(mpu6050->ay) < mpu6050->acc_total_vector) {
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80014be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014c2:	ee17 3a90 	vmov	r3, s15
 80014c6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80014ca:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80014d2:	429a      	cmp	r2, r3
 80014d4:	da1b      	bge.n	800150e <calc_angles+0x1ee>
    mpu6050->acc_angle[Y] = asin((float)mpu6050->ax / mpu6050->acc_total_vector) * (180 / M_PI);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	edd3 6a02 	vldr	s13, [r3, #8]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80014e0:	ee07 3a90 	vmov	s15, r3
 80014e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014f0:	eeb0 0b47 	vmov.f64	d0, d7
 80014f4:	f00f fc98 	bl	8010e28 <asin>
 80014f8:	eeb0 7b40 	vmov.f64	d7, d0
 80014fc:	ed9f 6b5a 	vldr	d6, [pc, #360]	; 8001668 <calc_angles+0x348>
 8001500:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001504:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
  }

  if (mpu6050->initialized == 1) {
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001514:	2b01      	cmp	r3, #1
 8001516:	d132      	bne.n	800157e <calc_angles+0x25e>
    // Correct the drift of the gyro with the accelerometer
    mpu6050->gyro_angle[X] = mpu6050->gyro_angle[X] * 0.5 + mpu6050->acc_angle[X] * 0.5;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800151e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001522:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8001526:	ee27 6b06 	vmul.f64	d6, d7, d6
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001530:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001534:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8001538:	ee27 7b05 	vmul.f64	d7, d7, d5
 800153c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001540:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
    mpu6050->gyro_angle[Y] = mpu6050->gyro_angle[Y] * 0.5 + mpu6050->acc_angle[Y] * 0.5;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001550:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001554:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8001558:	ee27 6b06 	vmul.f64	d6, d7, d6
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001562:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001566:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800156a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800156e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001572:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
 800157c:	e00b      	b.n	8001596 <calc_angles+0x276>
  }
  else {
    // At very first start, init gyro angles with accelerometer angles
    mpu6050->gyro_angle[X] = mpu6050->acc_angle[X];
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	655a      	str	r2, [r3, #84]	; 0x54
    mpu6050->gyro_angle[Y] = mpu6050->acc_angle[Y];
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	659a      	str	r2, [r3, #88]	; 0x58

    mpu6050->initialized = 1;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2201      	movs	r2, #1
 8001592:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  }

  // To dampen the pitch and roll angles a complementary filter is used
  mpu6050->measures[ROLL] = mpu6050-> measures[ROLL] * 0.9 + mpu6050->gyro_angle[X] * 0.1;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800159c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015a0:	ed9f 6b33 	vldr	d6, [pc, #204]	; 8001670 <calc_angles+0x350>
 80015a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80015ae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015b2:	ed9f 5b31 	vldr	d5, [pc, #196]	; 8001678 <calc_angles+0x358>
 80015b6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80015ba:	ee36 7b07 	vadd.f64	d7, d6, d7
 80015be:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
  mpu6050->measures[PITCH] = mpu6050->measures[PITCH] * 0.9 + mpu6050->gyro_angle[Y] * 0.1;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80015ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015d2:	ed9f 6b27 	vldr	d6, [pc, #156]	; 8001670 <calc_angles+0x350>
 80015d6:	ee27 6b06 	vmul.f64	d6, d7, d6
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80015e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015e4:	ed9f 5b24 	vldr	d5, [pc, #144]	; 8001678 <calc_angles+0x358>
 80015e8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80015ec:	ee36 7b07 	vadd.f64	d7, d6, d7
 80015f0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
  mpu6050->measures[YAW] = -mpu6050->gyro_z; // Store the angular motion for this axis
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001600:	eef1 7a67 	vneg.f32	s15, s15
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

  // Norm [-1, 1]
  mpu6050->angle_x = -mpu6050->measures[PITCH];
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001610:	eef1 7a67 	vneg.f32	s15, s15
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
  mpu6050->angle_y = -mpu6050->measures[ROLL];
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001620:	eef1 7a67 	vneg.f32	s15, s15
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
  mpu6050->angle_z -= mpu6050->measures[YAW]*0.001;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001630:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800163a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800163e:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8001680 <calc_angles+0x360>
 8001642:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001646:	ee36 7b47 	vsub.f64	d7, d6, d7
 800164a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	ecbd 8b04 	vpop	{d8-d9}
 800165e:	bd80      	pop	{r7, pc}
 8001660:	695f8190 	.word	0x695f8190
 8001664:	3f06e05a 	.word	0x3f06e05a
 8001668:	1a63c1f8 	.word	0x1a63c1f8
 800166c:	404ca5dc 	.word	0x404ca5dc
 8001670:	cccccccd 	.word	0xcccccccd
 8001674:	3feccccc 	.word	0x3feccccc
 8001678:	9999999a 	.word	0x9999999a
 800167c:	3fb99999 	.word	0x3fb99999
 8001680:	d2f1a9fc 	.word	0xd2f1a9fc
 8001684:	3f50624d 	.word	0x3f50624d
 8001688:	43c80000 	.word	0x43c80000

0800168c <MPU6050_init>:

int MPU6050_init(mpu6050_t *mpu6050, I2C_HandleTypeDef *i2c,
    uint8_t data_rate, MPU6050_Accelerometer accel, MPU6050_Gyroscope gyro) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b08a      	sub	sp, #40	; 0x28
 8001690:	af02      	add	r7, sp, #8
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	4611      	mov	r1, r2
 8001698:	461a      	mov	r2, r3
 800169a:	460b      	mov	r3, r1
 800169c:	71fb      	strb	r3, [r7, #7]
 800169e:	4613      	mov	r3, r2
 80016a0:	71bb      	strb	r3, [r7, #6]
  int counter;

  // Hold i2c
  mpu6050->i2c = i2c;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	601a      	str	r2, [r3, #0]

  // Update device address, 2 addresses: 0x00, 0x02. Using 0x00
  mpu6050->address = (uint8_t) MPU6050_I2C_ADDR | (uint8_t) 0x00;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	22d0      	movs	r2, #208	; 0xd0
 80016ac:	711a      	strb	r2, [r3, #4]

  // Check device state
  for (counter = 0; counter < 5; counter += 1) {
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
 80016b2:	e00a      	b.n	80016ca <MPU6050_init+0x3e>
    if (HAL_I2C_GetState(mpu6050->i2c) == HAL_I2C_STATE_READY) {
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f006 fc91 	bl	8007fe0 <HAL_I2C_GetState>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b20      	cmp	r3, #32
 80016c2:	d006      	beq.n	80016d2 <MPU6050_init+0x46>
  for (counter = 0; counter < 5; counter += 1) {
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	3301      	adds	r3, #1
 80016c8:	61fb      	str	r3, [r7, #28]
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	2b04      	cmp	r3, #4
 80016ce:	ddf1      	ble.n	80016b4 <MPU6050_init+0x28>
 80016d0:	e000      	b.n	80016d4 <MPU6050_init+0x48>
      break;
 80016d2:	bf00      	nop
    }
  }
  if (counter >= 5) return 1;
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	dd01      	ble.n	80016de <MPU6050_init+0x52>
 80016da:	2301      	movs	r3, #1
 80016dc:	e1e1      	b.n	8001aa2 <MPU6050_init+0x416>

  // Check MPU id
  uint8_t whoiam = 0x75;
 80016de:	2375      	movs	r3, #117	; 0x75
 80016e0:	76fb      	strb	r3, [r7, #27]
  uint8_t whoiam_res;
  for (counter = 0; counter < 5; counter += 1) {
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
 80016e6:	e011      	b.n	800170c <MPU6050_init+0x80>
    if (HAL_I2C_Master_Transmit(mpu6050->i2c, mpu6050->address, &whoiam, 1, 100) == HAL_OK) {
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6818      	ldr	r0, [r3, #0]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	791b      	ldrb	r3, [r3, #4]
 80016f0:	b299      	uxth	r1, r3
 80016f2:	f107 021b 	add.w	r2, r7, #27
 80016f6:	2364      	movs	r3, #100	; 0x64
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	2301      	movs	r3, #1
 80016fc:	f006 f90c 	bl	8007918 <HAL_I2C_Master_Transmit>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d006      	beq.n	8001714 <MPU6050_init+0x88>
  for (counter = 0; counter < 5; counter += 1) {
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	3301      	adds	r3, #1
 800170a:	61fb      	str	r3, [r7, #28]
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	2b04      	cmp	r3, #4
 8001710:	ddea      	ble.n	80016e8 <MPU6050_init+0x5c>
 8001712:	e000      	b.n	8001716 <MPU6050_init+0x8a>
      break;
 8001714:	bf00      	nop
    }
  }
  if (counter >= 5) return 3;
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	2b04      	cmp	r3, #4
 800171a:	dd01      	ble.n	8001720 <MPU6050_init+0x94>
 800171c:	2303      	movs	r3, #3
 800171e:	e1c0      	b.n	8001aa2 <MPU6050_init+0x416>

  for (counter = 0; counter < 5; counter += 1) {
 8001720:	2300      	movs	r3, #0
 8001722:	61fb      	str	r3, [r7, #28]
 8001724:	e011      	b.n	800174a <MPU6050_init+0xbe>
    if (HAL_I2C_Master_Receive(mpu6050->i2c, mpu6050->address, &whoiam_res, 1, 100) == HAL_OK) {
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6818      	ldr	r0, [r3, #0]
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	791b      	ldrb	r3, [r3, #4]
 800172e:	b299      	uxth	r1, r3
 8001730:	f107 021a 	add.w	r2, r7, #26
 8001734:	2364      	movs	r3, #100	; 0x64
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2301      	movs	r3, #1
 800173a:	f006 f9e1 	bl	8007b00 <HAL_I2C_Master_Receive>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d006      	beq.n	8001752 <MPU6050_init+0xc6>
  for (counter = 0; counter < 5; counter += 1) {
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	3301      	adds	r3, #1
 8001748:	61fb      	str	r3, [r7, #28]
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	2b04      	cmp	r3, #4
 800174e:	ddea      	ble.n	8001726 <MPU6050_init+0x9a>
 8001750:	e000      	b.n	8001754 <MPU6050_init+0xc8>
      break;
 8001752:	bf00      	nop
    }
  }
  if (counter >= 5) return 4;
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	2b04      	cmp	r3, #4
 8001758:	dd01      	ble.n	800175e <MPU6050_init+0xd2>
 800175a:	2304      	movs	r3, #4
 800175c:	e1a1      	b.n	8001aa2 <MPU6050_init+0x416>

  if (whoiam_res != 0x68) return 5;
 800175e:	7ebb      	ldrb	r3, [r7, #26]
 8001760:	2b68      	cmp	r3, #104	; 0x68
 8001762:	d001      	beq.n	8001768 <MPU6050_init+0xdc>
 8001764:	2305      	movs	r3, #5
 8001766:	e19c      	b.n	8001aa2 <MPU6050_init+0x416>

  // Wake up MPU6050
  uint8_t weakup_req[2] = {0x6B, 0x00};
 8001768:	236b      	movs	r3, #107	; 0x6b
 800176a:	833b      	strh	r3, [r7, #24]
  for (counter = 0; counter < 5; counter += 1) {
 800176c:	2300      	movs	r3, #0
 800176e:	61fb      	str	r3, [r7, #28]
 8001770:	e011      	b.n	8001796 <MPU6050_init+0x10a>
    if (HAL_I2C_Master_Transmit(mpu6050->i2c, mpu6050->address, weakup_req, 2, 100) == HAL_OK) {
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	6818      	ldr	r0, [r3, #0]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	791b      	ldrb	r3, [r3, #4]
 800177a:	b299      	uxth	r1, r3
 800177c:	f107 0218 	add.w	r2, r7, #24
 8001780:	2364      	movs	r3, #100	; 0x64
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	2302      	movs	r3, #2
 8001786:	f006 f8c7 	bl	8007918 <HAL_I2C_Master_Transmit>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d006      	beq.n	800179e <MPU6050_init+0x112>
  for (counter = 0; counter < 5; counter += 1) {
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	3301      	adds	r3, #1
 8001794:	61fb      	str	r3, [r7, #28]
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	2b04      	cmp	r3, #4
 800179a:	ddea      	ble.n	8001772 <MPU6050_init+0xe6>
 800179c:	e000      	b.n	80017a0 <MPU6050_init+0x114>
      break;
 800179e:	bf00      	nop
    }
  }
  if (counter >= 5) return 6;
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	dd01      	ble.n	80017aa <MPU6050_init+0x11e>
 80017a6:	2306      	movs	r3, #6
 80017a8:	e17b      	b.n	8001aa2 <MPU6050_init+0x416>

  // Set data rate
  uint8_t data_rate_req[2] = {0x19, data_rate};
 80017aa:	2319      	movs	r3, #25
 80017ac:	753b      	strb	r3, [r7, #20]
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	757b      	strb	r3, [r7, #21]
  for (counter = 0; counter < 5; counter += 1) {
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
 80017b6:	e011      	b.n	80017dc <MPU6050_init+0x150>
    if (HAL_I2C_Master_Transmit(mpu6050->i2c, mpu6050->address, data_rate_req, 2, 100) == HAL_OK) {
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	6818      	ldr	r0, [r3, #0]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	791b      	ldrb	r3, [r3, #4]
 80017c0:	b299      	uxth	r1, r3
 80017c2:	f107 0214 	add.w	r2, r7, #20
 80017c6:	2364      	movs	r3, #100	; 0x64
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	2302      	movs	r3, #2
 80017cc:	f006 f8a4 	bl	8007918 <HAL_I2C_Master_Transmit>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d006      	beq.n	80017e4 <MPU6050_init+0x158>
  for (counter = 0; counter < 5; counter += 1) {
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3301      	adds	r3, #1
 80017da:	61fb      	str	r3, [r7, #28]
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	2b04      	cmp	r3, #4
 80017e0:	ddea      	ble.n	80017b8 <MPU6050_init+0x12c>
 80017e2:	e000      	b.n	80017e6 <MPU6050_init+0x15a>
      break;
 80017e4:	bf00      	nop
    }
  }
  if (counter >= 5) return 7;
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	2b04      	cmp	r3, #4
 80017ea:	dd01      	ble.n	80017f0 <MPU6050_init+0x164>
 80017ec:	2307      	movs	r3, #7
 80017ee:	e158      	b.n	8001aa2 <MPU6050_init+0x416>

  // Set accel config
  uint8_t accel_config = 0x1C;
 80017f0:	231c      	movs	r3, #28
 80017f2:	74fb      	strb	r3, [r7, #19]
  for (counter = 0; counter < 5; counter += 1) {
 80017f4:	2300      	movs	r3, #0
 80017f6:	61fb      	str	r3, [r7, #28]
 80017f8:	e011      	b.n	800181e <MPU6050_init+0x192>
    if (HAL_I2C_Master_Transmit(mpu6050->i2c, mpu6050->address, &accel_config, 1, 100) == HAL_OK) {
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6818      	ldr	r0, [r3, #0]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	791b      	ldrb	r3, [r3, #4]
 8001802:	b299      	uxth	r1, r3
 8001804:	f107 0213 	add.w	r2, r7, #19
 8001808:	2364      	movs	r3, #100	; 0x64
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	2301      	movs	r3, #1
 800180e:	f006 f883 	bl	8007918 <HAL_I2C_Master_Transmit>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d006      	beq.n	8001826 <MPU6050_init+0x19a>
  for (counter = 0; counter < 5; counter += 1) {
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	3301      	adds	r3, #1
 800181c:	61fb      	str	r3, [r7, #28]
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	2b04      	cmp	r3, #4
 8001822:	ddea      	ble.n	80017fa <MPU6050_init+0x16e>
 8001824:	e000      	b.n	8001828 <MPU6050_init+0x19c>
      break;
 8001826:	bf00      	nop
    }
  }
  if (counter >= 5) return 8;
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	2b04      	cmp	r3, #4
 800182c:	dd01      	ble.n	8001832 <MPU6050_init+0x1a6>
 800182e:	2308      	movs	r3, #8
 8001830:	e137      	b.n	8001aa2 <MPU6050_init+0x416>

  for (counter = 0; counter < 5; counter += 1) {
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
 8001836:	e011      	b.n	800185c <MPU6050_init+0x1d0>
    if (HAL_I2C_Master_Receive(mpu6050->i2c, mpu6050->address, &accel_config, 1, 100) == HAL_OK) {
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	6818      	ldr	r0, [r3, #0]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	791b      	ldrb	r3, [r3, #4]
 8001840:	b299      	uxth	r1, r3
 8001842:	f107 0213 	add.w	r2, r7, #19
 8001846:	2364      	movs	r3, #100	; 0x64
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	2301      	movs	r3, #1
 800184c:	f006 f958 	bl	8007b00 <HAL_I2C_Master_Receive>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d006      	beq.n	8001864 <MPU6050_init+0x1d8>
  for (counter = 0; counter < 5; counter += 1) {
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	3301      	adds	r3, #1
 800185a:	61fb      	str	r3, [r7, #28]
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	2b04      	cmp	r3, #4
 8001860:	ddea      	ble.n	8001838 <MPU6050_init+0x1ac>
 8001862:	e000      	b.n	8001866 <MPU6050_init+0x1da>
      break;
 8001864:	bf00      	nop
    }
  }
  if (counter >= 5) return 9;
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	2b04      	cmp	r3, #4
 800186a:	dd01      	ble.n	8001870 <MPU6050_init+0x1e4>
 800186c:	2309      	movs	r3, #9
 800186e:	e118      	b.n	8001aa2 <MPU6050_init+0x416>

  accel_config = (accel_config & 0xE7) | (uint8_t)accel << 3;
 8001870:	7cfb      	ldrb	r3, [r7, #19]
 8001872:	b25b      	sxtb	r3, r3
 8001874:	f023 0318 	bic.w	r3, r3, #24
 8001878:	b25a      	sxtb	r2, r3
 800187a:	79bb      	ldrb	r3, [r7, #6]
 800187c:	00db      	lsls	r3, r3, #3
 800187e:	b25b      	sxtb	r3, r3
 8001880:	4313      	orrs	r3, r2
 8001882:	b25b      	sxtb	r3, r3
 8001884:	b2db      	uxtb	r3, r3
 8001886:	74fb      	strb	r3, [r7, #19]
  for (counter = 0; counter < 5; counter += 1) {
 8001888:	2300      	movs	r3, #0
 800188a:	61fb      	str	r3, [r7, #28]
 800188c:	e011      	b.n	80018b2 <MPU6050_init+0x226>
    if (HAL_I2C_Master_Transmit(mpu6050->i2c, mpu6050->address, &accel_config, 1, 100) == HAL_OK) {
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6818      	ldr	r0, [r3, #0]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	791b      	ldrb	r3, [r3, #4]
 8001896:	b299      	uxth	r1, r3
 8001898:	f107 0213 	add.w	r2, r7, #19
 800189c:	2364      	movs	r3, #100	; 0x64
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	2301      	movs	r3, #1
 80018a2:	f006 f839 	bl	8007918 <HAL_I2C_Master_Transmit>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d006      	beq.n	80018ba <MPU6050_init+0x22e>
  for (counter = 0; counter < 5; counter += 1) {
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	3301      	adds	r3, #1
 80018b0:	61fb      	str	r3, [r7, #28]
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	2b04      	cmp	r3, #4
 80018b6:	ddea      	ble.n	800188e <MPU6050_init+0x202>
 80018b8:	e000      	b.n	80018bc <MPU6050_init+0x230>
      break;
 80018ba:	bf00      	nop
    }
  }
  if (counter >= 5) return 10;
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	2b04      	cmp	r3, #4
 80018c0:	dd01      	ble.n	80018c6 <MPU6050_init+0x23a>
 80018c2:	230a      	movs	r3, #10
 80018c4:	e0ed      	b.n	8001aa2 <MPU6050_init+0x416>

  // Set gyro config
  uint8_t gyro_config = 0x1B;
 80018c6:	231b      	movs	r3, #27
 80018c8:	74bb      	strb	r3, [r7, #18]
  for (counter = 0; counter < 5; counter += 1) {
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
 80018ce:	e011      	b.n	80018f4 <MPU6050_init+0x268>
    if (HAL_I2C_Master_Transmit(mpu6050->i2c, mpu6050->address, &gyro_config, 1, 100) == HAL_OK) {
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	6818      	ldr	r0, [r3, #0]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	791b      	ldrb	r3, [r3, #4]
 80018d8:	b299      	uxth	r1, r3
 80018da:	f107 0212 	add.w	r2, r7, #18
 80018de:	2364      	movs	r3, #100	; 0x64
 80018e0:	9300      	str	r3, [sp, #0]
 80018e2:	2301      	movs	r3, #1
 80018e4:	f006 f818 	bl	8007918 <HAL_I2C_Master_Transmit>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d006      	beq.n	80018fc <MPU6050_init+0x270>
  for (counter = 0; counter < 5; counter += 1) {
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	3301      	adds	r3, #1
 80018f2:	61fb      	str	r3, [r7, #28]
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	2b04      	cmp	r3, #4
 80018f8:	ddea      	ble.n	80018d0 <MPU6050_init+0x244>
 80018fa:	e000      	b.n	80018fe <MPU6050_init+0x272>
      break;
 80018fc:	bf00      	nop
    }
  }
  if (counter >= 5) return 11;
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	2b04      	cmp	r3, #4
 8001902:	dd01      	ble.n	8001908 <MPU6050_init+0x27c>
 8001904:	230b      	movs	r3, #11
 8001906:	e0cc      	b.n	8001aa2 <MPU6050_init+0x416>

  for (counter = 0; counter < 5; counter += 1) {
 8001908:	2300      	movs	r3, #0
 800190a:	61fb      	str	r3, [r7, #28]
 800190c:	e011      	b.n	8001932 <MPU6050_init+0x2a6>
    if (HAL_I2C_Master_Receive(mpu6050->i2c, mpu6050->address, &gyro_config, 1, 100) == HAL_OK) {
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6818      	ldr	r0, [r3, #0]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	791b      	ldrb	r3, [r3, #4]
 8001916:	b299      	uxth	r1, r3
 8001918:	f107 0212 	add.w	r2, r7, #18
 800191c:	2364      	movs	r3, #100	; 0x64
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	2301      	movs	r3, #1
 8001922:	f006 f8ed 	bl	8007b00 <HAL_I2C_Master_Receive>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <MPU6050_init+0x2ae>
  for (counter = 0; counter < 5; counter += 1) {
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	3301      	adds	r3, #1
 8001930:	61fb      	str	r3, [r7, #28]
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	2b04      	cmp	r3, #4
 8001936:	ddea      	ble.n	800190e <MPU6050_init+0x282>
 8001938:	e000      	b.n	800193c <MPU6050_init+0x2b0>
      break;
 800193a:	bf00      	nop
    }
  }
  if (counter >= 5) return 12;
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	2b04      	cmp	r3, #4
 8001940:	dd01      	ble.n	8001946 <MPU6050_init+0x2ba>
 8001942:	230c      	movs	r3, #12
 8001944:	e0ad      	b.n	8001aa2 <MPU6050_init+0x416>

  accel_config = (accel_config & 0xE7) | (uint8_t)gyro << 3;
 8001946:	7cfb      	ldrb	r3, [r7, #19]
 8001948:	b25b      	sxtb	r3, r3
 800194a:	f023 0318 	bic.w	r3, r3, #24
 800194e:	b25a      	sxtb	r2, r3
 8001950:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	b25b      	sxtb	r3, r3
 8001958:	4313      	orrs	r3, r2
 800195a:	b25b      	sxtb	r3, r3
 800195c:	b2db      	uxtb	r3, r3
 800195e:	74fb      	strb	r3, [r7, #19]
  for (counter = 0; counter < 5; counter += 1) {
 8001960:	2300      	movs	r3, #0
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	e011      	b.n	800198a <MPU6050_init+0x2fe>
    if (HAL_I2C_Master_Transmit(mpu6050->i2c, mpu6050->address, &gyro_config, 1, 100) == HAL_OK) {
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	6818      	ldr	r0, [r3, #0]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	791b      	ldrb	r3, [r3, #4]
 800196e:	b299      	uxth	r1, r3
 8001970:	f107 0212 	add.w	r2, r7, #18
 8001974:	2364      	movs	r3, #100	; 0x64
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	2301      	movs	r3, #1
 800197a:	f005 ffcd 	bl	8007918 <HAL_I2C_Master_Transmit>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d006      	beq.n	8001992 <MPU6050_init+0x306>
  for (counter = 0; counter < 5; counter += 1) {
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	3301      	adds	r3, #1
 8001988:	61fb      	str	r3, [r7, #28]
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	2b04      	cmp	r3, #4
 800198e:	ddea      	ble.n	8001966 <MPU6050_init+0x2da>
 8001990:	e000      	b.n	8001994 <MPU6050_init+0x308>
      break;
 8001992:	bf00      	nop
    }
  }
  if (counter >= 5) return 13;
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	2b04      	cmp	r3, #4
 8001998:	dd01      	ble.n	800199e <MPU6050_init+0x312>
 800199a:	230d      	movs	r3, #13
 800199c:	e081      	b.n	8001aa2 <MPU6050_init+0x416>
  #define MPU6050_DLPF_BW_94          0x02
  #define MPU6050_DLPF_BW_44          0x03
  #define MPU6050_DLPF_BW_21          0x04
  #define MPU6050_DLPF_BW_10          0x05
  #define MPU6050_DLPF_BW_5           0x06
  uint8_t lpf[2] = {0x1A, MPU6050_DLPF_BW_94};
 800199e:	f240 231a 	movw	r3, #538	; 0x21a
 80019a2:	823b      	strh	r3, [r7, #16]
  for (counter = 0; counter < 5; counter += 1) {
 80019a4:	2300      	movs	r3, #0
 80019a6:	61fb      	str	r3, [r7, #28]
 80019a8:	e011      	b.n	80019ce <MPU6050_init+0x342>
    if (HAL_I2C_Master_Transmit(mpu6050->i2c, mpu6050->address, lpf, 2, 100) == HAL_OK) {
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6818      	ldr	r0, [r3, #0]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	791b      	ldrb	r3, [r3, #4]
 80019b2:	b299      	uxth	r1, r3
 80019b4:	f107 0210 	add.w	r2, r7, #16
 80019b8:	2364      	movs	r3, #100	; 0x64
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	2302      	movs	r3, #2
 80019be:	f005 ffab 	bl	8007918 <HAL_I2C_Master_Transmit>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d006      	beq.n	80019d6 <MPU6050_init+0x34a>
  for (counter = 0; counter < 5; counter += 1) {
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	3301      	adds	r3, #1
 80019cc:	61fb      	str	r3, [r7, #28]
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	ddea      	ble.n	80019aa <MPU6050_init+0x31e>
 80019d4:	e000      	b.n	80019d8 <MPU6050_init+0x34c>
      break;
 80019d6:	bf00      	nop
    }
  }
  if (counter >= 5) return 14;
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	2b04      	cmp	r3, #4
 80019dc:	dd01      	ble.n	80019e2 <MPU6050_init+0x356>
 80019de:	230e      	movs	r3, #14
 80019e0:	e05f      	b.n	8001aa2 <MPU6050_init+0x416>

  kalman_filter_init(&mpu6050->kf[0], 2, 2, 0.1); // Accel x
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	3380      	adds	r3, #128	; 0x80
 80019e6:	ed9f 1a31 	vldr	s2, [pc, #196]	; 8001aac <MPU6050_init+0x420>
 80019ea:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80019ee:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fe4e 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&mpu6050->kf[1], 2, 2, 0.1); // Accel y
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	3398      	adds	r3, #152	; 0x98
 80019fc:	ed9f 1a2b 	vldr	s2, [pc, #172]	; 8001aac <MPU6050_init+0x420>
 8001a00:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001a04:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7fe fe43 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&mpu6050->kf[2], 2, 2, 0.1); // Accel z
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	33b0      	adds	r3, #176	; 0xb0
 8001a12:	ed9f 1a26 	vldr	s2, [pc, #152]	; 8001aac <MPU6050_init+0x420>
 8001a16:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001a1a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fe38 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&mpu6050->kf[3], 2, 2, 1.0); // Gyro x
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	33c8      	adds	r3, #200	; 0xc8
 8001a28:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001a2c:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001a30:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7fe fe2d 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&mpu6050->kf[4], 2, 2, 1.0); // Gyro y
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	33e0      	adds	r3, #224	; 0xe0
 8001a3e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001a42:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001a46:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fe22 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&mpu6050->kf[5], 2, 2, 1.0); // Gyro z
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	33f8      	adds	r3, #248	; 0xf8
 8001a54:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001a58:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001a5c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7fe fe17 	bl	8000694 <kalman_filter_init>

  // For angle calculation
  memset(mpu6050->gyro_angle, 0, 3 * sizeof(float));
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	3354      	adds	r3, #84	; 0x54
 8001a6a:	220c      	movs	r2, #12
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f00e fa90 	bl	800ff94 <memset>
  memset(mpu6050->acc_angle, 0, 3 * sizeof(float));
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	3360      	adds	r3, #96	; 0x60
 8001a78:	220c      	movs	r2, #12
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f00e fa89 	bl	800ff94 <memset>
  memset(mpu6050->measures, 0, 3 * sizeof(float));
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	336c      	adds	r3, #108	; 0x6c
 8001a86:	220c      	movs	r2, #12
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f00e fa82 	bl	800ff94 <memset>
  mpu6050->initialized = 0;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  mpu6050->angle_z = 0;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f04f 0200 	mov.w	r2, #0
 8001a9e:	645a      	str	r2, [r3, #68]	; 0x44

  return 0;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3720      	adds	r7, #32
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	3dcccccd 	.word	0x3dcccccd

08001ab0 <MPU6050_set_offset>:

void MPU6050_set_offset(mpu6050_t *mpu6050,
    float ax_offset, float ay_offset, float az_offset,
    float gx_offset, float gy_offset, float gz_offset) {
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	; 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	61f8      	str	r0, [r7, #28]
 8001ab8:	ed87 0a06 	vstr	s0, [r7, #24]
 8001abc:	edc7 0a05 	vstr	s1, [r7, #20]
 8001ac0:	ed87 1a04 	vstr	s2, [r7, #16]
 8001ac4:	edc7 1a03 	vstr	s3, [r7, #12]
 8001ac8:	ed87 2a02 	vstr	s4, [r7, #8]
 8001acc:	edc7 2a01 	vstr	s5, [r7, #4]
  mpu6050->ax_offset = ax_offset;
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	625a      	str	r2, [r3, #36]	; 0x24
  mpu6050->ay_offset = ay_offset;
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	697a      	ldr	r2, [r7, #20]
 8001ada:	629a      	str	r2, [r3, #40]	; 0x28
  mpu6050->az_offset = az_offset;
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	62da      	str	r2, [r3, #44]	; 0x2c
  mpu6050->gx_offset = gx_offset;
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	631a      	str	r2, [r3, #48]	; 0x30
  mpu6050->gy_offset = gy_offset;
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	68ba      	ldr	r2, [r7, #8]
 8001aec:	635a      	str	r2, [r3, #52]	; 0x34
  mpu6050->gz_offset = gz_offset;
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001af4:	bf00      	nop
 8001af6:	3724      	adds	r7, #36	; 0x24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <MPU6050_calibrate>:

void MPU6050_calibrate(mpu6050_t *mpu6050) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b088      	sub	sp, #32
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  int gx = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
  int gy = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61bb      	str	r3, [r7, #24]
  int gz = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	617b      	str	r3, [r7, #20]
  int ax = -125;
 8001b14:	f06f 037c 	mvn.w	r3, #124	; 0x7c
 8001b18:	60fb      	str	r3, [r7, #12]
  int ay = 19;
 8001b1a:	2313      	movs	r3, #19
 8001b1c:	60bb      	str	r3, [r7, #8]
#ifdef CALIBRATE_ANGLE
  ax = 0;
  ay = 0;
#endif

  HAL_Delay(2000);
 8001b1e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b22:	f002 fcd7 	bl	80044d4 <HAL_Delay>
  for (int i = 0; i < 1100; i += 1) {
 8001b26:	2300      	movs	r3, #0
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	e03a      	b.n	8001ba2 <MPU6050_calibrate+0xa2>
    MPU6050_update(mpu6050);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f88b 	bl	8001c48 <MPU6050_update>
    HAL_Delay(3);
 8001b32:	2003      	movs	r0, #3
 8001b34:	f002 fcce 	bl	80044d4 <HAL_Delay>
    if (i < 100) continue;
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	2b63      	cmp	r3, #99	; 0x63
 8001b3c:	dd2d      	ble.n	8001b9a <MPU6050_calibrate+0x9a>
    gx += mpu6050->gx;
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	ee07 3a90 	vmov	s15, r3
 8001b44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b56:	ee17 3a90 	vmov	r3, s15
 8001b5a:	61fb      	str	r3, [r7, #28]
    gy += mpu6050->gy;
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	ee07 3a90 	vmov	s15, r3
 8001b62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b74:	ee17 3a90 	vmov	r3, s15
 8001b78:	61bb      	str	r3, [r7, #24]
    gz += mpu6050->gz;
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	ee07 3a90 	vmov	s15, r3
 8001b80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b92:	ee17 3a90 	vmov	r3, s15
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	e000      	b.n	8001b9c <MPU6050_calibrate+0x9c>
    if (i < 100) continue;
 8001b9a:	bf00      	nop
  for (int i = 0; i < 1100; i += 1) {
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	613b      	str	r3, [r7, #16]
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	f240 424b 	movw	r2, #1099	; 0x44b
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	ddbf      	ble.n	8001b2c <MPU6050_calibrate+0x2c>
    ay += mpu6050->ay;
#endif

  }

  gx = gx/1000;
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	4a24      	ldr	r2, [pc, #144]	; (8001c40 <MPU6050_calibrate+0x140>)
 8001bb0:	fb82 1203 	smull	r1, r2, r2, r3
 8001bb4:	1192      	asrs	r2, r2, #6
 8001bb6:	17db      	asrs	r3, r3, #31
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	61fb      	str	r3, [r7, #28]
  gy = gy/1000;
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	4a20      	ldr	r2, [pc, #128]	; (8001c40 <MPU6050_calibrate+0x140>)
 8001bc0:	fb82 1203 	smull	r1, r2, r2, r3
 8001bc4:	1192      	asrs	r2, r2, #6
 8001bc6:	17db      	asrs	r3, r3, #31
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	61bb      	str	r3, [r7, #24]
  gz = gz/1000;
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	4a1c      	ldr	r2, [pc, #112]	; (8001c40 <MPU6050_calibrate+0x140>)
 8001bd0:	fb82 1203 	smull	r1, r2, r2, r3
 8001bd4:	1192      	asrs	r2, r2, #6
 8001bd6:	17db      	asrs	r3, r3, #31
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	617b      	str	r3, [r7, #20]
#ifdef CALIBRATE_ANGLE
  ax = ax/1000;
  ay = ay/1000;
#endif

  MPU6050_set_offset(mpu6050, -ax, -ay, 0, -gx, -gy, -gz);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	425b      	negs	r3, r3
 8001be0:	ee07 3a90 	vmov	s15, r3
 8001be4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	425b      	negs	r3, r3
 8001bec:	ee07 3a10 	vmov	s14, r3
 8001bf0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	425b      	negs	r3, r3
 8001bf8:	ee06 3a90 	vmov	s13, r3
 8001bfc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	425b      	negs	r3, r3
 8001c04:	ee06 3a10 	vmov	s12, r3
 8001c08:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	425b      	negs	r3, r3
 8001c10:	ee05 3a90 	vmov	s11, r3
 8001c14:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8001c18:	eef0 2a65 	vmov.f32	s5, s11
 8001c1c:	eeb0 2a46 	vmov.f32	s4, s12
 8001c20:	eef0 1a66 	vmov.f32	s3, s13
 8001c24:	ed9f 1a07 	vldr	s2, [pc, #28]	; 8001c44 <MPU6050_calibrate+0x144>
 8001c28:	eef0 0a47 	vmov.f32	s1, s14
 8001c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff ff3d 	bl	8001ab0 <MPU6050_set_offset>
}
 8001c36:	bf00      	nop
 8001c38:	3720      	adds	r7, #32
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	10624dd3 	.word	0x10624dd3
 8001c44:	00000000 	.word	0x00000000

08001c48 <MPU6050_update>:

void MPU6050_update(mpu6050_t *mpu6050) {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af02      	add	r7, sp, #8
 8001c4e:	6078      	str	r0, [r7, #4]
  // Read MPU6050
//  HAL_I2C_Mem_Read(mpu6050->i2c, mpu6050->address, 0x3B, 1, mpu6050->rx_buffer, 14, 10);
//  HAL_I2C_Mem_Read_IT(mpu6050->i2c, mpu6050->address, 0x3B, 1, mpu6050->rx_buffer, 14);
  HAL_I2C_Mem_Read_DMA(mpu6050->i2c, mpu6050->address, 0x3B, 1, mpu6050->rx_buffer, 14);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6818      	ldr	r0, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	791b      	ldrb	r3, [r3, #4]
 8001c58:	b299      	uxth	r1, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001c60:	220e      	movs	r2, #14
 8001c62:	9201      	str	r2, [sp, #4]
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	2301      	movs	r3, #1
 8001c68:	223b      	movs	r2, #59	; 0x3b
 8001c6a:	f006 f83f 	bl	8007cec <HAL_I2C_Mem_Read_DMA>
  MPU6050_parse_6axis(mpu6050);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 f804 	bl	8001c7c <MPU6050_parse_6axis>
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <MPU6050_parse_6axis>:

void MPU6050_parse_6axis(mpu6050_t *mpu6050) {
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  // Read MPU6050
  mpu6050->ax = (int16_t)(mpu6050->rx_buffer[0] << 8 | mpu6050->rx_buffer[1]);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8001c8a:	021b      	lsls	r3, r3, #8
 8001c8c:	b21a      	sxth	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8001c94:	b21b      	sxth	r3, r3
 8001c96:	4313      	orrs	r3, r2
 8001c98:	b21b      	sxth	r3, r3
 8001c9a:	ee07 3a90 	vmov	s15, r3
 8001c9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	edc3 7a02 	vstr	s15, [r3, #8]
  mpu6050->ay = (int16_t)(mpu6050->rx_buffer[2] << 8 | mpu6050->rx_buffer[3]);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8001cae:	021b      	lsls	r3, r3, #8
 8001cb0:	b21a      	sxth	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8001cb8:	b21b      	sxth	r3, r3
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	b21b      	sxth	r3, r3
 8001cbe:	ee07 3a90 	vmov	s15, r3
 8001cc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	edc3 7a03 	vstr	s15, [r3, #12]
  mpu6050->az = (int16_t)(mpu6050->rx_buffer[4] << 8 | mpu6050->rx_buffer[5]);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8001cd2:	021b      	lsls	r3, r3, #8
 8001cd4:	b21a      	sxth	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 3115 	ldrb.w	r3, [r3, #277]	; 0x115
 8001cdc:	b21b      	sxth	r3, r3
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	b21b      	sxth	r3, r3
 8001ce2:	ee07 3a90 	vmov	s15, r3
 8001ce6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	edc3 7a04 	vstr	s15, [r3, #16]

//  mpu6050->ax = kalman_filter_update(&mpu6050->kf[0], mpu6050->ax);
//  mpu6050->ay = kalman_filter_update(&mpu6050->kf[1], mpu6050->ay);
//  mpu6050->az = kalman_filter_update(&mpu6050->kf[2], mpu6050->az);

  mpu6050->ax = mpu6050->ax + mpu6050->ax_offset;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	ed93 7a02 	vldr	s14, [r3, #8]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001cfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	edc3 7a02 	vstr	s15, [r3, #8]
  mpu6050->ay = mpu6050->ay + mpu6050->ay_offset;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	ed93 7a03 	vldr	s14, [r3, #12]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001d12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	edc3 7a03 	vstr	s15, [r3, #12]
  mpu6050->az = mpu6050->az + mpu6050->az_offset;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	edc3 7a04 	vstr	s15, [r3, #16]

  int16_t temp = (mpu6050->rx_buffer[6] << 8 | mpu6050->rx_buffer[7]);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f893 3116 	ldrb.w	r3, [r3, #278]	; 0x116
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	b21a      	sxth	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8001d42:	b21b      	sxth	r3, r3
 8001d44:	4313      	orrs	r3, r2
 8001d46:	81fb      	strh	r3, [r7, #14]
  mpu6050->temperature = (float)((float)((int16_t)temp) / (float)340.0 + (float)36.53);
 8001d48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d4c:	ee07 3a90 	vmov	s15, r3
 8001d50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d54:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001e68 <MPU6050_parse_6axis+0x1ec>
 8001d58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d5c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8001e6c <MPU6050_parse_6axis+0x1f0>
 8001d60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	edc3 7a05 	vstr	s15, [r3, #20]

  mpu6050->gx = -(int16_t)(mpu6050->rx_buffer[8] << 8 | mpu6050->rx_buffer[9]);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8001d70:	021b      	lsls	r3, r3, #8
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 8001d7a:	b21b      	sxth	r3, r3
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	b21b      	sxth	r3, r3
 8001d80:	425b      	negs	r3, r3
 8001d82:	ee07 3a90 	vmov	s15, r3
 8001d86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	edc3 7a06 	vstr	s15, [r3, #24]
  mpu6050->gy = (int16_t)(mpu6050->rx_buffer[10] << 8 | mpu6050->rx_buffer[11]);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 8001d96:	021b      	lsls	r3, r3, #8
 8001d98:	b21a      	sxth	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f893 311b 	ldrb.w	r3, [r3, #283]	; 0x11b
 8001da0:	b21b      	sxth	r3, r3
 8001da2:	4313      	orrs	r3, r2
 8001da4:	b21b      	sxth	r3, r3
 8001da6:	ee07 3a90 	vmov	s15, r3
 8001daa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	edc3 7a07 	vstr	s15, [r3, #28]
  mpu6050->gz = -(int16_t)(mpu6050->rx_buffer[12] << 8 | mpu6050->rx_buffer[13]);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8001dba:	021b      	lsls	r3, r3, #8
 8001dbc:	b21a      	sxth	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 311d 	ldrb.w	r3, [r3, #285]	; 0x11d
 8001dc4:	b21b      	sxth	r3, r3
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	b21b      	sxth	r3, r3
 8001dca:	425b      	negs	r3, r3
 8001dcc:	ee07 3a90 	vmov	s15, r3
 8001dd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	edc3 7a08 	vstr	s15, [r3, #32]

//  mpu6050->gx = kalman_filter_update(&mpu6050->kf[3], mpu6050->gx);
//  mpu6050->gy = kalman_filter_update(&mpu6050->kf[4], mpu6050->gy);
//  mpu6050->gz = kalman_filter_update(&mpu6050->kf[5], mpu6050->gz);

  mpu6050->gx = mpu6050->gx + mpu6050->gx_offset;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	ed93 7a06 	vldr	s14, [r3, #24]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001de6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	edc3 7a06 	vstr	s15, [r3, #24]
  mpu6050->gy = mpu6050->gy + mpu6050->gy_offset;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	ed93 7a07 	vldr	s14, [r3, #28]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001dfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	edc3 7a07 	vstr	s15, [r3, #28]
  mpu6050->gz = mpu6050->gz + mpu6050->gz_offset;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	ed93 7a08 	vldr	s14, [r3, #32]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001e12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	edc3 7a08 	vstr	s15, [r3, #32]

  mpu6050->gyro_x = mpu6050->gx / SSF_GYRO;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001e22:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001e70 <MPU6050_parse_6axis+0x1f4>
 8001e26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
  mpu6050->gyro_y = mpu6050->gy / SSF_GYRO;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	ed93 7a07 	vldr	s14, [r3, #28]
 8001e36:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001e70 <MPU6050_parse_6axis+0x1f4>
 8001e3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
  mpu6050->gyro_z = mpu6050->gz / SSF_GYRO;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	ed93 7a08 	vldr	s14, [r3, #32]
 8001e4a:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001e70 <MPU6050_parse_6axis+0x1f4>
 8001e4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

  calc_angles(mpu6050);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff fa61 	bl	8001320 <calc_angles>
}
 8001e5e:	bf00      	nop
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	43aa0000 	.word	0x43aa0000
 8001e6c:	42121eb8 	.word	0x42121eb8
 8001e70:	42830000 	.word	0x42830000

08001e74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7a:	4b0a      	ldr	r3, [pc, #40]	; (8001ea4 <HAL_MspInit+0x30>)
 8001e7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e80:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <HAL_MspInit+0x30>)
 8001e82:	f043 0302 	orr.w	r3, r3, #2
 8001e86:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001e8a:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_MspInit+0x30>)
 8001e8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	607b      	str	r3, [r7, #4]
 8001e96:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	58024400 	.word	0x58024400

08001ea8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b0b8      	sub	sp, #224	; 0xe0
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ec0:	f107 0310 	add.w	r3, r7, #16
 8001ec4:	22bc      	movs	r2, #188	; 0xbc
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f00e f863 	bl	800ff94 <memset>
  if(hi2c->Instance==I2C1)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a3f      	ldr	r2, [pc, #252]	; (8001fd0 <HAL_I2C_MspInit+0x128>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d176      	bne.n	8001fc6 <HAL_I2C_MspInit+0x11e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ed8:	2308      	movs	r3, #8
 8001eda:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001edc:	2300      	movs	r3, #0
 8001ede:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ee2:	f107 0310 	add.w	r3, r7, #16
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f008 ff4c 	bl	800ad84 <HAL_RCCEx_PeriphCLKConfig>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001ef2:	f7ff fa0f 	bl	8001314 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef6:	4b37      	ldr	r3, [pc, #220]	; (8001fd4 <HAL_I2C_MspInit+0x12c>)
 8001ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001efc:	4a35      	ldr	r2, [pc, #212]	; (8001fd4 <HAL_I2C_MspInit+0x12c>)
 8001efe:	f043 0302 	orr.w	r3, r3, #2
 8001f02:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f06:	4b33      	ldr	r3, [pc, #204]	; (8001fd4 <HAL_I2C_MspInit+0x12c>)
 8001f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f14:	23c0      	movs	r3, #192	; 0xc0
 8001f16:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f1a:	2312      	movs	r3, #18
 8001f1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f26:	2300      	movs	r3, #0
 8001f28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f2c:	2304      	movs	r3, #4
 8001f2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f36:	4619      	mov	r1, r3
 8001f38:	4827      	ldr	r0, [pc, #156]	; (8001fd8 <HAL_I2C_MspInit+0x130>)
 8001f3a:	f005 fa61 	bl	8007400 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f3e:	4b25      	ldr	r3, [pc, #148]	; (8001fd4 <HAL_I2C_MspInit+0x12c>)
 8001f40:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f44:	4a23      	ldr	r2, [pc, #140]	; (8001fd4 <HAL_I2C_MspInit+0x12c>)
 8001f46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f4a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001f4e:	4b21      	ldr	r3, [pc, #132]	; (8001fd4 <HAL_I2C_MspInit+0x12c>)
 8001f50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream4;
 8001f5c:	4b1f      	ldr	r3, [pc, #124]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f5e:	4a20      	ldr	r2, [pc, #128]	; (8001fe0 <HAL_I2C_MspInit+0x138>)
 8001f60:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8001f62:	4b1e      	ldr	r3, [pc, #120]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f64:	2221      	movs	r2, #33	; 0x21
 8001f66:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f68:	4b1c      	ldr	r3, [pc, #112]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f6e:	4b1b      	ldr	r3, [pc, #108]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f74:	4b19      	ldr	r3, [pc, #100]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f7a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f7c:	4b17      	ldr	r3, [pc, #92]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f82:	4b16      	ldr	r3, [pc, #88]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001f88:	4b14      	ldr	r3, [pc, #80]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f8e:	4b13      	ldr	r3, [pc, #76]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f94:	4b11      	ldr	r3, [pc, #68]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001f9a:	4810      	ldr	r0, [pc, #64]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001f9c:	f002 fbda 	bl	8004754 <HAL_DMA_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <HAL_I2C_MspInit+0x102>
    {
      Error_Handler();
 8001fa6:	f7ff f9b5 	bl	8001314 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a0b      	ldr	r2, [pc, #44]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001fae:	63da      	str	r2, [r3, #60]	; 0x3c
 8001fb0:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <HAL_I2C_MspInit+0x134>)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2100      	movs	r1, #0
 8001fba:	201f      	movs	r0, #31
 8001fbc:	f002 fb95 	bl	80046ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001fc0:	201f      	movs	r0, #31
 8001fc2:	f002 fbac 	bl	800471e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001fc6:	bf00      	nop
 8001fc8:	37e0      	adds	r7, #224	; 0xe0
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40005400 	.word	0x40005400
 8001fd4:	58024400 	.word	0x58024400
 8001fd8:	58020400 	.word	0x58020400
 8001fdc:	240000f4 	.word	0x240000f4
 8001fe0:	40020070 	.word	0x40020070

08001fe4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b092      	sub	sp, #72	; 0x48
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	605a      	str	r2, [r3, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
 8001ff8:	60da      	str	r2, [r3, #12]
 8001ffa:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002004:	d10f      	bne.n	8002026 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002006:	4ba0      	ldr	r3, [pc, #640]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002008:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800200c:	4a9e      	ldr	r2, [pc, #632]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 800200e:	f043 0301 	orr.w	r3, r3, #1
 8002012:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002016:	4b9c      	ldr	r3, [pc, #624]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002018:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	633b      	str	r3, [r7, #48]	; 0x30
 8002022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002024:	e12b      	b.n	800227e <HAL_TIM_Base_MspInit+0x29a>
  else if(htim_base->Instance==TIM4)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a98      	ldr	r2, [pc, #608]	; (800228c <HAL_TIM_Base_MspInit+0x2a8>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d137      	bne.n	80020a0 <HAL_TIM_Base_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002030:	4b95      	ldr	r3, [pc, #596]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002032:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002036:	4a94      	ldr	r2, [pc, #592]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002038:	f043 0304 	orr.w	r3, r3, #4
 800203c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002040:	4b91      	ldr	r3, [pc, #580]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002042:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002046:	f003 0304 	and.w	r3, r3, #4
 800204a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800204c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800204e:	4b8e      	ldr	r3, [pc, #568]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002054:	4a8c      	ldr	r2, [pc, #560]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002056:	f043 0308 	orr.w	r3, r3, #8
 800205a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800205e:	4b8a      	ldr	r3, [pc, #552]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002064:	f003 0308 	and.w	r3, r3, #8
 8002068:	62bb      	str	r3, [r7, #40]	; 0x28
 800206a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800206c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002070:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002072:	2302      	movs	r3, #2
 8002074:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	2300      	movs	r3, #0
 8002078:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207a:	2300      	movs	r3, #0
 800207c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800207e:	2302      	movs	r3, #2
 8002080:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002082:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002086:	4619      	mov	r1, r3
 8002088:	4881      	ldr	r0, [pc, #516]	; (8002290 <HAL_TIM_Base_MspInit+0x2ac>)
 800208a:	f005 f9b9 	bl	8007400 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 800208e:	2200      	movs	r2, #0
 8002090:	2101      	movs	r1, #1
 8002092:	201e      	movs	r0, #30
 8002094:	f002 fb29 	bl	80046ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002098:	201e      	movs	r0, #30
 800209a:	f002 fb40 	bl	800471e <HAL_NVIC_EnableIRQ>
}
 800209e:	e0ee      	b.n	800227e <HAL_TIM_Base_MspInit+0x29a>
  else if(htim_base->Instance==TIM5)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a7b      	ldr	r2, [pc, #492]	; (8002294 <HAL_TIM_Base_MspInit+0x2b0>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d136      	bne.n	8002118 <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80020aa:	4b77      	ldr	r3, [pc, #476]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80020ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020b0:	4a75      	ldr	r2, [pc, #468]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80020b2:	f043 0308 	orr.w	r3, r3, #8
 80020b6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80020ba:	4b73      	ldr	r3, [pc, #460]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80020bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020c0:	f003 0308 	and.w	r3, r3, #8
 80020c4:	627b      	str	r3, [r7, #36]	; 0x24
 80020c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c8:	4b6f      	ldr	r3, [pc, #444]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80020ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ce:	4a6e      	ldr	r2, [pc, #440]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020d8:	4b6b      	ldr	r3, [pc, #428]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80020da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	623b      	str	r3, [r7, #32]
 80020e4:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80020e6:	230d      	movs	r3, #13
 80020e8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ea:	2302      	movs	r3, #2
 80020ec:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f2:	2300      	movs	r3, #0
 80020f4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80020f6:	2302      	movs	r3, #2
 80020f8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020fa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80020fe:	4619      	mov	r1, r3
 8002100:	4865      	ldr	r0, [pc, #404]	; (8002298 <HAL_TIM_Base_MspInit+0x2b4>)
 8002102:	f005 f97d 	bl	8007400 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 1, 0);
 8002106:	2200      	movs	r2, #0
 8002108:	2101      	movs	r1, #1
 800210a:	2032      	movs	r0, #50	; 0x32
 800210c:	f002 faed 	bl	80046ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002110:	2032      	movs	r0, #50	; 0x32
 8002112:	f002 fb04 	bl	800471e <HAL_NVIC_EnableIRQ>
}
 8002116:	e0b2      	b.n	800227e <HAL_TIM_Base_MspInit+0x29a>
  else if(htim_base->Instance==TIM6)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a5f      	ldr	r2, [pc, #380]	; (800229c <HAL_TIM_Base_MspInit+0x2b8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d117      	bne.n	8002152 <HAL_TIM_Base_MspInit+0x16e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002122:	4b59      	ldr	r3, [pc, #356]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002124:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002128:	4a57      	ldr	r2, [pc, #348]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 800212a:	f043 0310 	orr.w	r3, r3, #16
 800212e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002132:	4b55      	ldr	r3, [pc, #340]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002134:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002138:	f003 0310 	and.w	r3, r3, #16
 800213c:	61fb      	str	r3, [r7, #28]
 800213e:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	2036      	movs	r0, #54	; 0x36
 8002146:	f002 fad0 	bl	80046ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800214a:	2036      	movs	r0, #54	; 0x36
 800214c:	f002 fae7 	bl	800471e <HAL_NVIC_EnableIRQ>
}
 8002150:	e095      	b.n	800227e <HAL_TIM_Base_MspInit+0x29a>
  else if(htim_base->Instance==TIM7)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a52      	ldr	r2, [pc, #328]	; (80022a0 <HAL_TIM_Base_MspInit+0x2bc>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d117      	bne.n	800218c <HAL_TIM_Base_MspInit+0x1a8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800215c:	4b4a      	ldr	r3, [pc, #296]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 800215e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002162:	4a49      	ldr	r2, [pc, #292]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002164:	f043 0320 	orr.w	r3, r3, #32
 8002168:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800216c:	4b46      	ldr	r3, [pc, #280]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 800216e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002172:	f003 0320 	and.w	r3, r3, #32
 8002176:	61bb      	str	r3, [r7, #24]
 8002178:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 800217a:	2200      	movs	r2, #0
 800217c:	2102      	movs	r1, #2
 800217e:	2037      	movs	r0, #55	; 0x37
 8002180:	f002 fab3 	bl	80046ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002184:	2037      	movs	r0, #55	; 0x37
 8002186:	f002 faca 	bl	800471e <HAL_NVIC_EnableIRQ>
}
 800218a:	e078      	b.n	800227e <HAL_TIM_Base_MspInit+0x29a>
  else if(htim_base->Instance==TIM8)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a44      	ldr	r2, [pc, #272]	; (80022a4 <HAL_TIM_Base_MspInit+0x2c0>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d137      	bne.n	8002206 <HAL_TIM_Base_MspInit+0x222>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002196:	4b3c      	ldr	r3, [pc, #240]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002198:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800219c:	4a3a      	ldr	r2, [pc, #232]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 800219e:	f043 0302 	orr.w	r3, r3, #2
 80021a2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80021a6:	4b38      	ldr	r3, [pc, #224]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80021a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b4:	4b34      	ldr	r3, [pc, #208]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80021b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021ba:	4a33      	ldr	r2, [pc, #204]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80021bc:	f043 0304 	orr.w	r3, r3, #4
 80021c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021c4:	4b30      	ldr	r3, [pc, #192]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 80021c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80021d2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80021d6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d8:	2302      	movs	r3, #2
 80021da:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e0:	2300      	movs	r3, #0
 80021e2:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80021e4:	2303      	movs	r3, #3
 80021e6:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021ec:	4619      	mov	r1, r3
 80021ee:	482e      	ldr	r0, [pc, #184]	; (80022a8 <HAL_TIM_Base_MspInit+0x2c4>)
 80021f0:	f005 f906 	bl	8007400 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 80021f4:	2200      	movs	r2, #0
 80021f6:	2100      	movs	r1, #0
 80021f8:	202e      	movs	r0, #46	; 0x2e
 80021fa:	f002 fa76 	bl	80046ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80021fe:	202e      	movs	r0, #46	; 0x2e
 8002200:	f002 fa8d 	bl	800471e <HAL_NVIC_EnableIRQ>
}
 8002204:	e03b      	b.n	800227e <HAL_TIM_Base_MspInit+0x29a>
  else if(htim_base->Instance==TIM17)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a28      	ldr	r2, [pc, #160]	; (80022ac <HAL_TIM_Base_MspInit+0x2c8>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d136      	bne.n	800227e <HAL_TIM_Base_MspInit+0x29a>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002210:	4b1d      	ldr	r3, [pc, #116]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002212:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002216:	4a1c      	ldr	r2, [pc, #112]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800221c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002220:	4b19      	ldr	r3, [pc, #100]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002222:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002226:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800222e:	4b16      	ldr	r3, [pc, #88]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002234:	4a14      	ldr	r2, [pc, #80]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002236:	f043 0302 	orr.w	r3, r3, #2
 800223a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800223e:	4b12      	ldr	r3, [pc, #72]	; (8002288 <HAL_TIM_Base_MspInit+0x2a4>)
 8002240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800224c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002250:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225a:	2300      	movs	r3, #0
 800225c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 800225e:	2301      	movs	r3, #1
 8002260:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002262:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002266:	4619      	mov	r1, r3
 8002268:	4811      	ldr	r0, [pc, #68]	; (80022b0 <HAL_TIM_Base_MspInit+0x2cc>)
 800226a:	f005 f8c9 	bl	8007400 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800226e:	2200      	movs	r2, #0
 8002270:	2100      	movs	r1, #0
 8002272:	2076      	movs	r0, #118	; 0x76
 8002274:	f002 fa39 	bl	80046ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002278:	2076      	movs	r0, #118	; 0x76
 800227a:	f002 fa50 	bl	800471e <HAL_NVIC_EnableIRQ>
}
 800227e:	bf00      	nop
 8002280:	3748      	adds	r7, #72	; 0x48
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	58024400 	.word	0x58024400
 800228c:	40000800 	.word	0x40000800
 8002290:	58020c00 	.word	0x58020c00
 8002294:	40000c00 	.word	0x40000c00
 8002298:	58020000 	.word	0x58020000
 800229c:	40001000 	.word	0x40001000
 80022a0:	40001400 	.word	0x40001400
 80022a4:	40010400 	.word	0x40010400
 80022a8:	58020800 	.word	0x58020800
 80022ac:	40014800 	.word	0x40014800
 80022b0:	58020400 	.word	0x58020400

080022b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08a      	sub	sp, #40	; 0x28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 0314 	add.w	r3, r7, #20
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022d4:	d13e      	bne.n	8002354 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d6:	4b21      	ldr	r3, [pc, #132]	; (800235c <HAL_TIM_MspPostInit+0xa8>)
 80022d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022dc:	4a1f      	ldr	r2, [pc, #124]	; (800235c <HAL_TIM_MspPostInit+0xa8>)
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80022e6:	4b1d      	ldr	r3, [pc, #116]	; (800235c <HAL_TIM_MspPostInit+0xa8>)
 80022e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	613b      	str	r3, [r7, #16]
 80022f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f4:	4b19      	ldr	r3, [pc, #100]	; (800235c <HAL_TIM_MspPostInit+0xa8>)
 80022f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022fa:	4a18      	ldr	r2, [pc, #96]	; (800235c <HAL_TIM_MspPostInit+0xa8>)
 80022fc:	f043 0302 	orr.w	r3, r3, #2
 8002300:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002304:	4b15      	ldr	r3, [pc, #84]	; (800235c <HAL_TIM_MspPostInit+0xa8>)
 8002306:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002312:	2320      	movs	r3, #32
 8002314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002316:	2302      	movs	r3, #2
 8002318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231e:	2300      	movs	r3, #0
 8002320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002322:	2301      	movs	r3, #1
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002326:	f107 0314 	add.w	r3, r7, #20
 800232a:	4619      	mov	r1, r3
 800232c:	480c      	ldr	r0, [pc, #48]	; (8002360 <HAL_TIM_MspPostInit+0xac>)
 800232e:	f005 f867 	bl	8007400 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 8002332:	f640 4308 	movw	r3, #3080	; 0xc08
 8002336:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002338:	2302      	movs	r3, #2
 800233a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002340:	2300      	movs	r3, #0
 8002342:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002344:	2301      	movs	r3, #1
 8002346:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002348:	f107 0314 	add.w	r3, r7, #20
 800234c:	4619      	mov	r1, r3
 800234e:	4805      	ldr	r0, [pc, #20]	; (8002364 <HAL_TIM_MspPostInit+0xb0>)
 8002350:	f005 f856 	bl	8007400 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002354:	bf00      	nop
 8002356:	3728      	adds	r7, #40	; 0x28
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	58024400 	.word	0x58024400
 8002360:	58020000 	.word	0x58020000
 8002364:	58020400 	.word	0x58020400

08002368 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b0b8      	sub	sp, #224	; 0xe0
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002370:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002380:	f107 0310 	add.w	r3, r7, #16
 8002384:	22bc      	movs	r2, #188	; 0xbc
 8002386:	2100      	movs	r1, #0
 8002388:	4618      	mov	r0, r3
 800238a:	f00d fe03 	bl	800ff94 <memset>
  if(huart->Instance==USART1)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a29      	ldr	r2, [pc, #164]	; (8002438 <HAL_UART_MspInit+0xd0>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d14a      	bne.n	800242e <HAL_UART_MspInit+0xc6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002398:	2301      	movs	r3, #1
 800239a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 800239c:	2318      	movs	r3, #24
 800239e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023a2:	f107 0310 	add.w	r3, r7, #16
 80023a6:	4618      	mov	r0, r3
 80023a8:	f008 fcec 	bl	800ad84 <HAL_RCCEx_PeriphCLKConfig>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80023b2:	f7fe ffaf 	bl	8001314 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023b6:	4b21      	ldr	r3, [pc, #132]	; (800243c <HAL_UART_MspInit+0xd4>)
 80023b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80023bc:	4a1f      	ldr	r2, [pc, #124]	; (800243c <HAL_UART_MspInit+0xd4>)
 80023be:	f043 0310 	orr.w	r3, r3, #16
 80023c2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80023c6:	4b1d      	ldr	r3, [pc, #116]	; (800243c <HAL_UART_MspInit+0xd4>)
 80023c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80023cc:	f003 0310 	and.w	r3, r3, #16
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d4:	4b19      	ldr	r3, [pc, #100]	; (800243c <HAL_UART_MspInit+0xd4>)
 80023d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023da:	4a18      	ldr	r2, [pc, #96]	; (800243c <HAL_UART_MspInit+0xd4>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80023e4:	4b15      	ldr	r3, [pc, #84]	; (800243c <HAL_UART_MspInit+0xd4>)
 80023e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	60bb      	str	r3, [r7, #8]
 80023f0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023f6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023fa:	2312      	movs	r3, #18
 80023fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002406:	2300      	movs	r3, #0
 8002408:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800240c:	2307      	movs	r3, #7
 800240e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002412:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002416:	4619      	mov	r1, r3
 8002418:	4809      	ldr	r0, [pc, #36]	; (8002440 <HAL_UART_MspInit+0xd8>)
 800241a:	f004 fff1 	bl	8007400 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 15, 0);
 800241e:	2200      	movs	r2, #0
 8002420:	210f      	movs	r1, #15
 8002422:	2025      	movs	r0, #37	; 0x25
 8002424:	f002 f961 	bl	80046ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002428:	2025      	movs	r0, #37	; 0x25
 800242a:	f002 f978 	bl	800471e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800242e:	bf00      	nop
 8002430:	37e0      	adds	r7, #224	; 0xe0
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40011000 	.word	0x40011000
 800243c:	58024400 	.word	0x58024400
 8002440:	58020000 	.word	0x58020000

08002444 <blink>:
void set_speed(uint32_t m1, uint32_t m2, uint32_t m3, uint32_t m4);
void schedule_400hz(void);
void schedule_20hz(void);
void fly(void);

void blink(void) {
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  static int blink = 0;
  if (blink == 40) HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8002448:	4b0a      	ldr	r3, [pc, #40]	; (8002474 <blink+0x30>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2b28      	cmp	r3, #40	; 0x28
 800244e:	d103      	bne.n	8002458 <blink+0x14>
 8002450:	2102      	movs	r1, #2
 8002452:	4809      	ldr	r0, [pc, #36]	; (8002478 <blink+0x34>)
 8002454:	f005 f9b5 	bl	80077c2 <HAL_GPIO_TogglePin>
  if (blink >= 40) blink = 0;
 8002458:	4b06      	ldr	r3, [pc, #24]	; (8002474 <blink+0x30>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2b27      	cmp	r3, #39	; 0x27
 800245e:	dd02      	ble.n	8002466 <blink+0x22>
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <blink+0x30>)
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
  blink += 1;
 8002466:	4b03      	ldr	r3, [pc, #12]	; (8002474 <blink+0x30>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	3301      	adds	r3, #1
 800246c:	4a01      	ldr	r2, [pc, #4]	; (8002474 <blink+0x30>)
 800246e:	6013      	str	r3, [r2, #0]
}
 8002470:	bf00      	nop
 8002472:	bd80      	pop	{r7, pc}
 8002474:	24001020 	.word	0x24001020
 8002478:	58020000 	.word	0x58020000

0800247c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002480:	e7fe      	b.n	8002480 <NMI_Handler+0x4>

08002482 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002486:	e7fe      	b.n	8002486 <HardFault_Handler+0x4>

08002488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800248c:	e7fe      	b.n	800248c <MemManage_Handler+0x4>

0800248e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002492:	e7fe      	b.n	8002492 <BusFault_Handler+0x4>

08002494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002498:	e7fe      	b.n	8002498 <UsageFault_Handler+0x4>

0800249a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024b6:	b480      	push	{r7}
 80024b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024c8:	f001 ffe4 	bl	8004494 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024cc:	bf00      	nop
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80024d4:	4802      	ldr	r0, [pc, #8]	; (80024e0 <DMA1_Stream4_IRQHandler+0x10>)
 80024d6:	f003 fc67 	bl	8005da8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	240000f4 	.word	0x240000f4

080024e4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80024e8:	4802      	ldr	r0, [pc, #8]	; (80024f4 <TIM4_IRQHandler+0x10>)
 80024ea:	f00a fba5 	bl	800cc38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	240001b8 	.word	0x240001b8

080024f8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80024fc:	4802      	ldr	r0, [pc, #8]	; (8002508 <I2C1_EV_IRQHandler+0x10>)
 80024fe:	f005 fced 	bl	8007edc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	240000a8 	.word	0x240000a8

0800250c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002510:	4802      	ldr	r0, [pc, #8]	; (800251c <USART1_IRQHandler+0x10>)
 8002512:	f00b fecf 	bl	800e2b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	24000380 	.word	0x24000380

08002520 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002524:	4802      	ldr	r0, [pc, #8]	; (8002530 <TIM8_CC_IRQHandler+0x10>)
 8002526:	f00a fb87 	bl	800cc38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	240002e8 	.word	0x240002e8

08002534 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002538:	4802      	ldr	r0, [pc, #8]	; (8002544 <TIM5_IRQHandler+0x10>)
 800253a:	f00a fb7d 	bl	800cc38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	24000204 	.word	0x24000204

08002548 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  schedule_400hz();
 800254c:	f000 fd52 	bl	8002ff4 <schedule_400hz>

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002550:	4802      	ldr	r0, [pc, #8]	; (800255c <TIM6_DAC_IRQHandler+0x14>)
 8002552:	f00a fb71 	bl	800cc38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	24000250 	.word	0x24000250

08002560 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  schedule_20hz();
 8002564:	f000 fd52 	bl	800300c <schedule_20hz>

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002568:	4802      	ldr	r0, [pc, #8]	; (8002574 <TIM7_IRQHandler+0x14>)
 800256a:	f00a fb65 	bl	800cc38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	2400029c 	.word	0x2400029c

08002578 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800257c:	4802      	ldr	r0, [pc, #8]	; (8002588 <TIM17_IRQHandler+0x10>)
 800257e:	f00a fb5b 	bl	800cc38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	24000334 	.word	0x24000334
 800258c:	00000000 	.word	0x00000000

08002590 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 1 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002590:	b580      	push	{r7, lr}
 8002592:	b092      	sub	sp, #72	; 0x48
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM4) {
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4ab4      	ldr	r2, [pc, #720]	; (8002870 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	f040 81d2 	bne.w	8002948 <HAL_TIM_IC_CaptureCallback+0x3b8>
    switch (htim->Channel) {
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	7f1b      	ldrb	r3, [r3, #28]
 80025a8:	3b01      	subs	r3, #1
 80025aa:	2b07      	cmp	r3, #7
 80025ac:	f200 81ce 	bhi.w	800294c <HAL_TIM_IC_CaptureCallback+0x3bc>
 80025b0:	a201      	add	r2, pc, #4	; (adr r2, 80025b8 <HAL_TIM_IC_CaptureCallback+0x28>)
 80025b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025b6:	bf00      	nop
 80025b8:	080025d9 	.word	0x080025d9
 80025bc:	08002701 	.word	0x08002701
 80025c0:	0800294d 	.word	0x0800294d
 80025c4:	080027b1 	.word	0x080027b1
 80025c8:	0800294d 	.word	0x0800294d
 80025cc:	0800294d 	.word	0x0800294d
 80025d0:	0800294d 	.word	0x0800294d
 80025d4:	080028a1 	.word	0x080028a1
      case HAL_TIM_ACTIVE_CHANNEL_1:
        if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_12) == GPIO_PIN_SET) {
 80025d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025dc:	48a5      	ldr	r0, [pc, #660]	; (8002874 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 80025de:	f005 f8bf 	bl	8007760 <HAL_GPIO_ReadPin>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d107      	bne.n	80025f8 <HAL_TIM_IC_CaptureCallback+0x68>
          pwm_in[0] = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 80025e8:	2100      	movs	r1, #0
 80025ea:	48a3      	ldr	r0, [pc, #652]	; (8002878 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 80025ec:	f00a feec 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 80025f0:	4603      	mov	r3, r0
 80025f2:	461a      	mov	r2, r3
 80025f4:	4ba1      	ldr	r3, [pc, #644]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 80025f6:	601a      	str	r2, [r3, #0]
        }

        if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80025f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025fc:	489d      	ldr	r0, [pc, #628]	; (8002874 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 80025fe:	f005 f8af 	bl	8007760 <HAL_GPIO_ReadPin>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	f040 81a3 	bne.w	8002950 <HAL_TIM_IC_CaptureCallback+0x3c0>
          pwm_in[1] = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 800260a:	2100      	movs	r1, #0
 800260c:	489a      	ldr	r0, [pc, #616]	; (8002878 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 800260e:	f00a fedb 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002612:	4603      	mov	r3, r0
 8002614:	461a      	mov	r2, r3
 8002616:	4b99      	ldr	r3, [pc, #612]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8002618:	605a      	str	r2, [r3, #4]
          int value = pwm_in[1] - pwm_in[0];
 800261a:	4b98      	ldr	r3, [pc, #608]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	4b97      	ldr	r3, [pc, #604]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (value >= MIN_PWN_IN_CAP-20 && value <= MAX_PWN_IN_CAP+20) {
 8002626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002628:	2be4      	cmp	r3, #228	; 0xe4
 800262a:	f340 8191 	ble.w	8002950 <HAL_TIM_IC_CaptureCallback+0x3c0>
 800262e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002630:	f240 2206 	movw	r2, #518	; 0x206
 8002634:	4293      	cmp	r3, r2
 8002636:	f300 818b 	bgt.w	8002950 <HAL_TIM_IC_CaptureCallback+0x3c0>
            pwm_in[2] = value;
 800263a:	4a90      	ldr	r2, [pc, #576]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 800263c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800263e:	6093      	str	r3, [r2, #8]
            float throttle = average_filter_update(&g_af[0], pwm_in[2] - MIN_PWN_IN_CAP - RANGE_PWM_IN_CAP/2);
 8002640:	4b8e      	ldr	r3, [pc, #568]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f2a3 1375 	subw	r3, r3, #373	; 0x175
 8002648:	ee07 3a90 	vmov	s15, r3
 800264c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002650:	eeb0 0a67 	vmov.f32	s0, s15
 8002654:	488a      	ldr	r0, [pc, #552]	; (8002880 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8002656:	f7fe f8b5 	bl	80007c4 <average_filter_update>
 800265a:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
            if (abs(throttle) > 5) g_throttle = LIMIT(g_throttle + 0.01*throttle, MIN_THROTTLE, MAX_THROTTLE);
 800265e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002662:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002666:	ee17 3a90 	vmov	r3, s15
 800266a:	2b00      	cmp	r3, #0
 800266c:	bfb8      	it	lt
 800266e:	425b      	neglt	r3, r3
 8002670:	2b05      	cmp	r3, #5
 8002672:	f340 816d 	ble.w	8002950 <HAL_TIM_IC_CaptureCallback+0x3c0>
 8002676:	4b83      	ldr	r3, [pc, #524]	; (8002884 <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8002678:	edd3 7a00 	vldr	s15, [r3]
 800267c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002680:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002684:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002688:	ed9f 5b75 	vldr	d5, [pc, #468]	; 8002860 <HAL_TIM_IC_CaptureCallback+0x2d0>
 800268c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002690:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002694:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800269c:	d502      	bpl.n	80026a4 <HAL_TIM_IC_CaptureCallback+0x114>
 800269e:	eddf 7a7a 	vldr	s15, [pc, #488]	; 8002888 <HAL_TIM_IC_CaptureCallback+0x2f8>
 80026a2:	e029      	b.n	80026f8 <HAL_TIM_IC_CaptureCallback+0x168>
 80026a4:	4b77      	ldr	r3, [pc, #476]	; (8002884 <HAL_TIM_IC_CaptureCallback+0x2f4>)
 80026a6:	edd3 7a00 	vldr	s15, [r3]
 80026aa:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80026ae:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80026b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80026b6:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8002860 <HAL_TIM_IC_CaptureCallback+0x2d0>
 80026ba:	ee27 7b05 	vmul.f64	d7, d7, d5
 80026be:	ee36 7b07 	vadd.f64	d7, d6, d7
 80026c2:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8002868 <HAL_TIM_IC_CaptureCallback+0x2d8>
 80026c6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80026ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ce:	dd02      	ble.n	80026d6 <HAL_TIM_IC_CaptureCallback+0x146>
 80026d0:	eddf 7a6e 	vldr	s15, [pc, #440]	; 800288c <HAL_TIM_IC_CaptureCallback+0x2fc>
 80026d4:	e010      	b.n	80026f8 <HAL_TIM_IC_CaptureCallback+0x168>
 80026d6:	4b6b      	ldr	r3, [pc, #428]	; (8002884 <HAL_TIM_IC_CaptureCallback+0x2f4>)
 80026d8:	edd3 7a00 	vldr	s15, [r3]
 80026dc:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80026e0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80026e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80026e8:	ed9f 5b5d 	vldr	d5, [pc, #372]	; 8002860 <HAL_TIM_IC_CaptureCallback+0x2d0>
 80026ec:	ee27 7b05 	vmul.f64	d7, d7, d5
 80026f0:	ee36 7b07 	vadd.f64	d7, d6, d7
 80026f4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80026f8:	4b62      	ldr	r3, [pc, #392]	; (8002884 <HAL_TIM_IC_CaptureCallback+0x2f4>)
 80026fa:	edc3 7a00 	vstr	s15, [r3]
          }
        }
        break;
 80026fe:	e127      	b.n	8002950 <HAL_TIM_IC_CaptureCallback+0x3c0>
      case HAL_TIM_ACTIVE_CHANNEL_2:
        if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13) == GPIO_PIN_SET) {
 8002700:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002704:	485b      	ldr	r0, [pc, #364]	; (8002874 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8002706:	f005 f82b 	bl	8007760 <HAL_GPIO_ReadPin>
 800270a:	4603      	mov	r3, r0
 800270c:	2b01      	cmp	r3, #1
 800270e:	d107      	bne.n	8002720 <HAL_TIM_IC_CaptureCallback+0x190>
          pwm_in[3] = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_2);
 8002710:	2104      	movs	r1, #4
 8002712:	4859      	ldr	r0, [pc, #356]	; (8002878 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8002714:	f00a fe58 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002718:	4603      	mov	r3, r0
 800271a:	461a      	mov	r2, r3
 800271c:	4b57      	ldr	r3, [pc, #348]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 800271e:	60da      	str	r2, [r3, #12]
        }

        if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8002720:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002724:	4853      	ldr	r0, [pc, #332]	; (8002874 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 8002726:	f005 f81b 	bl	8007760 <HAL_GPIO_ReadPin>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	f040 8111 	bne.w	8002954 <HAL_TIM_IC_CaptureCallback+0x3c4>
          pwm_in[4] = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_2);
 8002732:	2104      	movs	r1, #4
 8002734:	4850      	ldr	r0, [pc, #320]	; (8002878 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8002736:	f00a fe47 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 800273a:	4603      	mov	r3, r0
 800273c:	461a      	mov	r2, r3
 800273e:	4b4f      	ldr	r3, [pc, #316]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8002740:	611a      	str	r2, [r3, #16]
          int value = pwm_in[4] - pwm_in[3];
 8002742:	4b4e      	ldr	r3, [pc, #312]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8002744:	691a      	ldr	r2, [r3, #16]
 8002746:	4b4d      	ldr	r3, [pc, #308]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	637b      	str	r3, [r7, #52]	; 0x34
          if (value >= MIN_PWN_IN_CAP-20 && value <= MAX_PWN_IN_CAP+20) {
 800274e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002750:	2be4      	cmp	r3, #228	; 0xe4
 8002752:	f340 80ff 	ble.w	8002954 <HAL_TIM_IC_CaptureCallback+0x3c4>
 8002756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002758:	f240 2206 	movw	r2, #518	; 0x206
 800275c:	4293      	cmp	r3, r2
 800275e:	f300 80f9 	bgt.w	8002954 <HAL_TIM_IC_CaptureCallback+0x3c4>
            pwm_in[5] = value;
 8002762:	4a46      	ldr	r2, [pc, #280]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8002764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002766:	6153      	str	r3, [r2, #20]
            float yaw = average_filter_update(&g_af[1], pwm_in[5] - MIN_PWN_IN_CAP - RANGE_PWM_IN_CAP/2);
 8002768:	4b44      	ldr	r3, [pc, #272]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 800276a:	695b      	ldr	r3, [r3, #20]
 800276c:	f2a3 1375 	subw	r3, r3, #373	; 0x175
 8002770:	ee07 3a90 	vmov	s15, r3
 8002774:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002778:	eeb0 0a67 	vmov.f32	s0, s15
 800277c:	4844      	ldr	r0, [pc, #272]	; (8002890 <HAL_TIM_IC_CaptureCallback+0x300>)
 800277e:	f7fe f821 	bl	80007c4 <average_filter_update>
 8002782:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
            if (abs(g_yaw - yaw) > 1) g_yaw = yaw;
 8002786:	4b43      	ldr	r3, [pc, #268]	; (8002894 <HAL_TIM_IC_CaptureCallback+0x304>)
 8002788:	ed93 7a00 	vldr	s14, [r3]
 800278c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002790:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002794:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002798:	ee17 3a90 	vmov	r3, s15
 800279c:	2b00      	cmp	r3, #0
 800279e:	bfb8      	it	lt
 80027a0:	425b      	neglt	r3, r3
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	f340 80d6 	ble.w	8002954 <HAL_TIM_IC_CaptureCallback+0x3c4>
 80027a8:	4a3a      	ldr	r2, [pc, #232]	; (8002894 <HAL_TIM_IC_CaptureCallback+0x304>)
 80027aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027ac:	6013      	str	r3, [r2, #0]
          }
        }
        break;
 80027ae:	e0d1      	b.n	8002954 <HAL_TIM_IC_CaptureCallback+0x3c4>
      case HAL_TIM_ACTIVE_CHANNEL_3:
        if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14) == GPIO_PIN_SET) {
 80027b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027b4:	482f      	ldr	r0, [pc, #188]	; (8002874 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 80027b6:	f004 ffd3 	bl	8007760 <HAL_GPIO_ReadPin>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d107      	bne.n	80027d0 <HAL_TIM_IC_CaptureCallback+0x240>
          pwm_in[6] = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_3);
 80027c0:	2108      	movs	r1, #8
 80027c2:	482d      	ldr	r0, [pc, #180]	; (8002878 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 80027c4:	f00a fe00 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 80027c8:	4603      	mov	r3, r0
 80027ca:	461a      	mov	r2, r3
 80027cc:	4b2b      	ldr	r3, [pc, #172]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 80027ce:	619a      	str	r2, [r3, #24]
        }

        if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14) == GPIO_PIN_RESET) {
 80027d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027d4:	4827      	ldr	r0, [pc, #156]	; (8002874 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 80027d6:	f004 ffc3 	bl	8007760 <HAL_GPIO_ReadPin>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f040 80bb 	bne.w	8002958 <HAL_TIM_IC_CaptureCallback+0x3c8>
          pwm_in[7] = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_3);
 80027e2:	2108      	movs	r1, #8
 80027e4:	4824      	ldr	r0, [pc, #144]	; (8002878 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 80027e6:	f00a fdef 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 80027ea:	4603      	mov	r3, r0
 80027ec:	461a      	mov	r2, r3
 80027ee:	4b23      	ldr	r3, [pc, #140]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 80027f0:	61da      	str	r2, [r3, #28]
          int value = pwm_in[7] - pwm_in[6];
 80027f2:	4b22      	ldr	r3, [pc, #136]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 80027f4:	69da      	ldr	r2, [r3, #28]
 80027f6:	4b21      	ldr	r3, [pc, #132]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          if (value >= MIN_PWN_IN_CAP-20 && value <= MAX_PWN_IN_CAP+20) {
 80027fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002800:	2be4      	cmp	r3, #228	; 0xe4
 8002802:	f340 80a9 	ble.w	8002958 <HAL_TIM_IC_CaptureCallback+0x3c8>
 8002806:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002808:	f240 2206 	movw	r2, #518	; 0x206
 800280c:	4293      	cmp	r3, r2
 800280e:	f300 80a3 	bgt.w	8002958 <HAL_TIM_IC_CaptureCallback+0x3c8>
            pwm_in[8] = value;
 8002812:	4a1a      	ldr	r2, [pc, #104]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 8002814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002816:	6213      	str	r3, [r2, #32]
            float roll = average_filter_update(&g_af[3], pwm_in[8] - MIN_PWN_IN_CAP - RANGE_PWM_IN_CAP/2);
 8002818:	4b18      	ldr	r3, [pc, #96]	; (800287c <HAL_TIM_IC_CaptureCallback+0x2ec>)
 800281a:	6a1b      	ldr	r3, [r3, #32]
 800281c:	f2a3 1375 	subw	r3, r3, #373	; 0x175
 8002820:	ee07 3a90 	vmov	s15, r3
 8002824:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002828:	eeb0 0a67 	vmov.f32	s0, s15
 800282c:	481a      	ldr	r0, [pc, #104]	; (8002898 <HAL_TIM_IC_CaptureCallback+0x308>)
 800282e:	f7fd ffc9 	bl	80007c4 <average_filter_update>
 8002832:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38
            if (abs(g_roll - roll) > 1) g_roll = roll;
 8002836:	4b19      	ldr	r3, [pc, #100]	; (800289c <HAL_TIM_IC_CaptureCallback+0x30c>)
 8002838:	ed93 7a00 	vldr	s14, [r3]
 800283c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002840:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002844:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002848:	ee17 3a90 	vmov	r3, s15
 800284c:	2b00      	cmp	r3, #0
 800284e:	bfb8      	it	lt
 8002850:	425b      	neglt	r3, r3
 8002852:	2b01      	cmp	r3, #1
 8002854:	f340 8080 	ble.w	8002958 <HAL_TIM_IC_CaptureCallback+0x3c8>
 8002858:	4a10      	ldr	r2, [pc, #64]	; (800289c <HAL_TIM_IC_CaptureCallback+0x30c>)
 800285a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800285c:	6013      	str	r3, [r2, #0]
          }
        }
        break;
 800285e:	e07b      	b.n	8002958 <HAL_TIM_IC_CaptureCallback+0x3c8>
 8002860:	47ae147b 	.word	0x47ae147b
 8002864:	3f847ae1 	.word	0x3f847ae1
 8002868:	00000000 	.word	0x00000000
 800286c:	406f2000 	.word	0x406f2000
 8002870:	40000800 	.word	0x40000800
 8002874:	58020c00 	.word	0x58020c00
 8002878:	240001b8 	.word	0x240001b8
 800287c:	2400045c 	.word	0x2400045c
 8002880:	24000638 	.word	0x24000638
 8002884:	2400055c 	.word	0x2400055c
 8002888:	00000000 	.word	0x00000000
 800288c:	43790000 	.word	0x43790000
 8002890:	240007d4 	.word	0x240007d4
 8002894:	24000568 	.word	0x24000568
 8002898:	24000b0c 	.word	0x24000b0c
 800289c:	24000564 	.word	0x24000564
      case HAL_TIM_ACTIVE_CHANNEL_4:
        if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15) == GPIO_PIN_SET) {
 80028a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028a4:	4883      	ldr	r0, [pc, #524]	; (8002ab4 <HAL_TIM_IC_CaptureCallback+0x524>)
 80028a6:	f004 ff5b 	bl	8007760 <HAL_GPIO_ReadPin>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d107      	bne.n	80028c0 <HAL_TIM_IC_CaptureCallback+0x330>
          pwm_in[9] = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_4);
 80028b0:	210c      	movs	r1, #12
 80028b2:	4881      	ldr	r0, [pc, #516]	; (8002ab8 <HAL_TIM_IC_CaptureCallback+0x528>)
 80028b4:	f00a fd88 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 80028b8:	4603      	mov	r3, r0
 80028ba:	461a      	mov	r2, r3
 80028bc:	4b7f      	ldr	r3, [pc, #508]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80028be:	625a      	str	r2, [r3, #36]	; 0x24
        }

        if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15) == GPIO_PIN_RESET) {
 80028c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028c4:	487b      	ldr	r0, [pc, #492]	; (8002ab4 <HAL_TIM_IC_CaptureCallback+0x524>)
 80028c6:	f004 ff4b 	bl	8007760 <HAL_GPIO_ReadPin>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d145      	bne.n	800295c <HAL_TIM_IC_CaptureCallback+0x3cc>
          pwm_in[10] = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_4);
 80028d0:	210c      	movs	r1, #12
 80028d2:	4879      	ldr	r0, [pc, #484]	; (8002ab8 <HAL_TIM_IC_CaptureCallback+0x528>)
 80028d4:	f00a fd78 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 80028d8:	4603      	mov	r3, r0
 80028da:	461a      	mov	r2, r3
 80028dc:	4b77      	ldr	r3, [pc, #476]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80028de:	629a      	str	r2, [r3, #40]	; 0x28
          int value = pwm_in[10] - pwm_in[9];
 80028e0:	4b76      	ldr	r3, [pc, #472]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80028e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028e4:	4b75      	ldr	r3, [pc, #468]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80028e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	647b      	str	r3, [r7, #68]	; 0x44
          if (value >= MIN_PWN_IN_CAP-20 && value <= MAX_PWN_IN_CAP+20) {
 80028ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028ee:	2be4      	cmp	r3, #228	; 0xe4
 80028f0:	dd34      	ble.n	800295c <HAL_TIM_IC_CaptureCallback+0x3cc>
 80028f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028f4:	f240 2206 	movw	r2, #518	; 0x206
 80028f8:	4293      	cmp	r3, r2
 80028fa:	dc2f      	bgt.n	800295c <HAL_TIM_IC_CaptureCallback+0x3cc>
            pwm_in[11] = value;
 80028fc:	4a6f      	ldr	r2, [pc, #444]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80028fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002900:	62d3      	str	r3, [r2, #44]	; 0x2c
            float pitch = average_filter_update(&g_af[2], pwm_in[11] - MIN_PWN_IN_CAP - RANGE_PWM_IN_CAP/2);
 8002902:	4b6e      	ldr	r3, [pc, #440]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 8002904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002906:	f2a3 1375 	subw	r3, r3, #373	; 0x175
 800290a:	ee07 3a90 	vmov	s15, r3
 800290e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002912:	eeb0 0a67 	vmov.f32	s0, s15
 8002916:	486a      	ldr	r0, [pc, #424]	; (8002ac0 <HAL_TIM_IC_CaptureCallback+0x530>)
 8002918:	f7fd ff54 	bl	80007c4 <average_filter_update>
 800291c:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
            if (abs(g_pitch - pitch) > 1) g_pitch = pitch;
 8002920:	4b68      	ldr	r3, [pc, #416]	; (8002ac4 <HAL_TIM_IC_CaptureCallback+0x534>)
 8002922:	ed93 7a00 	vldr	s14, [r3]
 8002926:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800292a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800292e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002932:	ee17 3a90 	vmov	r3, s15
 8002936:	2b00      	cmp	r3, #0
 8002938:	bfb8      	it	lt
 800293a:	425b      	neglt	r3, r3
 800293c:	2b01      	cmp	r3, #1
 800293e:	dd0d      	ble.n	800295c <HAL_TIM_IC_CaptureCallback+0x3cc>
 8002940:	4a60      	ldr	r2, [pc, #384]	; (8002ac4 <HAL_TIM_IC_CaptureCallback+0x534>)
 8002942:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002944:	6013      	str	r3, [r2, #0]
          }
        }
        break;
 8002946:	e009      	b.n	800295c <HAL_TIM_IC_CaptureCallback+0x3cc>
      default:
        break;
    }
  }
 8002948:	bf00      	nop
 800294a:	e008      	b.n	800295e <HAL_TIM_IC_CaptureCallback+0x3ce>
        break;
 800294c:	bf00      	nop
 800294e:	e006      	b.n	800295e <HAL_TIM_IC_CaptureCallback+0x3ce>
        break;
 8002950:	bf00      	nop
 8002952:	e004      	b.n	800295e <HAL_TIM_IC_CaptureCallback+0x3ce>
        break;
 8002954:	bf00      	nop
 8002956:	e002      	b.n	800295e <HAL_TIM_IC_CaptureCallback+0x3ce>
        break;
 8002958:	bf00      	nop
 800295a:	e000      	b.n	800295e <HAL_TIM_IC_CaptureCallback+0x3ce>
        break;
 800295c:	bf00      	nop

  if (htim->Instance == TIM5) {
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a59      	ldr	r2, [pc, #356]	; (8002ac8 <HAL_TIM_IC_CaptureCallback+0x538>)
 8002964:	4293      	cmp	r3, r2
 8002966:	f040 8111 	bne.w	8002b8c <HAL_TIM_IC_CaptureCallback+0x5fc>
    switch (htim->Channel) {
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	7f1b      	ldrb	r3, [r3, #28]
 800296e:	2b08      	cmp	r3, #8
 8002970:	f000 80b6 	beq.w	8002ae0 <HAL_TIM_IC_CaptureCallback+0x550>
 8002974:	2b08      	cmp	r3, #8
 8002976:	f300 810b 	bgt.w	8002b90 <HAL_TIM_IC_CaptureCallback+0x600>
 800297a:	2b01      	cmp	r3, #1
 800297c:	d002      	beq.n	8002984 <HAL_TIM_IC_CaptureCallback+0x3f4>
 800297e:	2b04      	cmp	r3, #4
 8002980:	d03f      	beq.n	8002a02 <HAL_TIM_IC_CaptureCallback+0x472>
            drift.dy = abs(drift.right) < abs(drift.bottom_y) ? drift.right : drift.bottom_y;
          }
        }
        break;
      default:
        break;
 8002982:	e105      	b.n	8002b90 <HAL_TIM_IC_CaptureCallback+0x600>
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 8002984:	2101      	movs	r1, #1
 8002986:	4851      	ldr	r0, [pc, #324]	; (8002acc <HAL_TIM_IC_CaptureCallback+0x53c>)
 8002988:	f004 feea 	bl	8007760 <HAL_GPIO_ReadPin>
 800298c:	4603      	mov	r3, r0
 800298e:	2b01      	cmp	r3, #1
 8002990:	d107      	bne.n	80029a2 <HAL_TIM_IC_CaptureCallback+0x412>
          pwm_in[12] = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1);
 8002992:	2100      	movs	r1, #0
 8002994:	484e      	ldr	r0, [pc, #312]	; (8002ad0 <HAL_TIM_IC_CaptureCallback+0x540>)
 8002996:	f00a fd17 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 800299a:	4603      	mov	r3, r0
 800299c:	461a      	mov	r2, r3
 800299e:	4b47      	ldr	r3, [pc, #284]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80029a0:	631a      	str	r2, [r3, #48]	; 0x30
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80029a2:	2101      	movs	r1, #1
 80029a4:	4849      	ldr	r0, [pc, #292]	; (8002acc <HAL_TIM_IC_CaptureCallback+0x53c>)
 80029a6:	f004 fedb 	bl	8007760 <HAL_GPIO_ReadPin>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f040 80f1 	bne.w	8002b94 <HAL_TIM_IC_CaptureCallback+0x604>
          pwm_in[13] = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1);
 80029b2:	2100      	movs	r1, #0
 80029b4:	4846      	ldr	r0, [pc, #280]	; (8002ad0 <HAL_TIM_IC_CaptureCallback+0x540>)
 80029b6:	f00a fd07 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 80029ba:	4603      	mov	r3, r0
 80029bc:	461a      	mov	r2, r3
 80029be:	4b3f      	ldr	r3, [pc, #252]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80029c0:	635a      	str	r2, [r3, #52]	; 0x34
          int value = pwm_in[13] - pwm_in[12];
 80029c2:	4b3e      	ldr	r3, [pc, #248]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80029c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029c6:	4b3d      	ldr	r3, [pc, #244]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	61fb      	str	r3, [r7, #28]
          if (value >= MIN_PWN_IN_CAP-20 && value <= MAX_PWN_IN_CAP+20) {
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	2be4      	cmp	r3, #228	; 0xe4
 80029d2:	f340 80df 	ble.w	8002b94 <HAL_TIM_IC_CaptureCallback+0x604>
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	f240 2206 	movw	r2, #518	; 0x206
 80029dc:	4293      	cmp	r3, r2
 80029de:	f300 80d9 	bgt.w	8002b94 <HAL_TIM_IC_CaptureCallback+0x604>
            pwm_in[14] = value;
 80029e2:	4a36      	ldr	r2, [pc, #216]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	6393      	str	r3, [r2, #56]	; 0x38
            g_stick1 = pwm_in[14] > MIN_PWN_IN_CAP + 0.5*RANGE_PWM_IN_CAP ? 1 : 0;
 80029e8:	4b34      	ldr	r3, [pc, #208]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 80029ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ec:	f5b3 7fbb 	cmp.w	r3, #374	; 0x176
 80029f0:	db02      	blt.n	80029f8 <HAL_TIM_IC_CaptureCallback+0x468>
 80029f2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80029f6:	e001      	b.n	80029fc <HAL_TIM_IC_CaptureCallback+0x46c>
 80029f8:	f04f 0300 	mov.w	r3, #0
 80029fc:	4a35      	ldr	r2, [pc, #212]	; (8002ad4 <HAL_TIM_IC_CaptureCallback+0x544>)
 80029fe:	6013      	str	r3, [r2, #0]
        break;
 8002a00:	e0c8      	b.n	8002b94 <HAL_TIM_IC_CaptureCallback+0x604>
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == GPIO_PIN_SET) {
 8002a02:	2104      	movs	r1, #4
 8002a04:	4831      	ldr	r0, [pc, #196]	; (8002acc <HAL_TIM_IC_CaptureCallback+0x53c>)
 8002a06:	f004 feab 	bl	8007760 <HAL_GPIO_ReadPin>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d107      	bne.n	8002a20 <HAL_TIM_IC_CaptureCallback+0x490>
          pwm_in[15] = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_3);
 8002a10:	2108      	movs	r1, #8
 8002a12:	482f      	ldr	r0, [pc, #188]	; (8002ad0 <HAL_TIM_IC_CaptureCallback+0x540>)
 8002a14:	f00a fcd8 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	4b27      	ldr	r3, [pc, #156]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 8002a1e:	63da      	str	r2, [r3, #60]	; 0x3c
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8002a20:	2104      	movs	r1, #4
 8002a22:	482a      	ldr	r0, [pc, #168]	; (8002acc <HAL_TIM_IC_CaptureCallback+0x53c>)
 8002a24:	f004 fe9c 	bl	8007760 <HAL_GPIO_ReadPin>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f040 80b4 	bne.w	8002b98 <HAL_TIM_IC_CaptureCallback+0x608>
          pwm_in[16] = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_3);
 8002a30:	2108      	movs	r1, #8
 8002a32:	4827      	ldr	r0, [pc, #156]	; (8002ad0 <HAL_TIM_IC_CaptureCallback+0x540>)
 8002a34:	f00a fcc8 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	4b1f      	ldr	r3, [pc, #124]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 8002a3e:	641a      	str	r2, [r3, #64]	; 0x40
          int value = pwm_in[16] - pwm_in[15];
 8002a40:	4b1e      	ldr	r3, [pc, #120]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 8002a42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a44:	4b1d      	ldr	r3, [pc, #116]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 8002a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	623b      	str	r3, [r7, #32]
          if (value >= OPTICALFLOW_AVG_PWM - 10 && value <= OPTICALFLOW_AVG_PWM + 10) {
 8002a4c:	6a3b      	ldr	r3, [r7, #32]
 8002a4e:	2b0d      	cmp	r3, #13
 8002a50:	f340 80a2 	ble.w	8002b98 <HAL_TIM_IC_CaptureCallback+0x608>
 8002a54:	6a3b      	ldr	r3, [r7, #32]
 8002a56:	2b22      	cmp	r3, #34	; 0x22
 8002a58:	f300 809e 	bgt.w	8002b98 <HAL_TIM_IC_CaptureCallback+0x608>
            pwm_in[17] = value;
 8002a5c:	4a17      	ldr	r2, [pc, #92]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 8002a5e:	6a3b      	ldr	r3, [r7, #32]
 8002a60:	6453      	str	r3, [r2, #68]	; 0x44
            drift.bottom_x = kalman_filter_update(&g_kf[1], pwm_in[17] - OPTICALFLOW_AVG_PWM);
 8002a62:	4b16      	ldr	r3, [pc, #88]	; (8002abc <HAL_TIM_IC_CaptureCallback+0x52c>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	3b18      	subs	r3, #24
 8002a68:	ee07 3a90 	vmov	s15, r3
 8002a6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a70:	eeb0 0a67 	vmov.f32	s0, s15
 8002a74:	4818      	ldr	r0, [pc, #96]	; (8002ad8 <HAL_TIM_IC_CaptureCallback+0x548>)
 8002a76:	f7fd fe26 	bl	80006c6 <kalman_filter_update>
 8002a7a:	eef0 7a40 	vmov.f32	s15, s0
 8002a7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a82:	ee17 2a90 	vmov	r2, s15
 8002a86:	4b15      	ldr	r3, [pc, #84]	; (8002adc <HAL_TIM_IC_CaptureCallback+0x54c>)
 8002a88:	625a      	str	r2, [r3, #36]	; 0x24
            drift.dx = abs(drift.front) < abs(drift.bottom_x) ? drift.front : drift.bottom_x;
 8002a8a:	4b14      	ldr	r3, [pc, #80]	; (8002adc <HAL_TIM_IC_CaptureCallback+0x54c>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002a92:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002a96:	4b11      	ldr	r3, [pc, #68]	; (8002adc <HAL_TIM_IC_CaptureCallback+0x54c>)
 8002a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	bfb8      	it	lt
 8002a9e:	425b      	neglt	r3, r3
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	da02      	bge.n	8002aaa <HAL_TIM_IC_CaptureCallback+0x51a>
 8002aa4:	4b0d      	ldr	r3, [pc, #52]	; (8002adc <HAL_TIM_IC_CaptureCallback+0x54c>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	e001      	b.n	8002aae <HAL_TIM_IC_CaptureCallback+0x51e>
 8002aaa:	4b0c      	ldr	r3, [pc, #48]	; (8002adc <HAL_TIM_IC_CaptureCallback+0x54c>)
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	4a0b      	ldr	r2, [pc, #44]	; (8002adc <HAL_TIM_IC_CaptureCallback+0x54c>)
 8002ab0:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 8002ab2:	e071      	b.n	8002b98 <HAL_TIM_IC_CaptureCallback+0x608>
 8002ab4:	58020c00 	.word	0x58020c00
 8002ab8:	240001b8 	.word	0x240001b8
 8002abc:	2400045c 	.word	0x2400045c
 8002ac0:	24000970 	.word	0x24000970
 8002ac4:	24000560 	.word	0x24000560
 8002ac8:	40000c00 	.word	0x40000c00
 8002acc:	58020000 	.word	0x58020000
 8002ad0:	24000204 	.word	0x24000204
 8002ad4:	2400056c 	.word	0x2400056c
 8002ad8:	24000e5c 	.word	0x24000e5c
 8002adc:	2400058c 	.word	0x2400058c
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_SET) {
 8002ae0:	2108      	movs	r1, #8
 8002ae2:	4897      	ldr	r0, [pc, #604]	; (8002d40 <HAL_TIM_IC_CaptureCallback+0x7b0>)
 8002ae4:	f004 fe3c 	bl	8007760 <HAL_GPIO_ReadPin>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d107      	bne.n	8002afe <HAL_TIM_IC_CaptureCallback+0x56e>
          pwm_in[18] = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_4);
 8002aee:	210c      	movs	r1, #12
 8002af0:	4894      	ldr	r0, [pc, #592]	; (8002d44 <HAL_TIM_IC_CaptureCallback+0x7b4>)
 8002af2:	f00a fc69 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002af6:	4603      	mov	r3, r0
 8002af8:	461a      	mov	r2, r3
 8002afa:	4b93      	ldr	r3, [pc, #588]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002afc:	649a      	str	r2, [r3, #72]	; 0x48
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_RESET) {
 8002afe:	2108      	movs	r1, #8
 8002b00:	488f      	ldr	r0, [pc, #572]	; (8002d40 <HAL_TIM_IC_CaptureCallback+0x7b0>)
 8002b02:	f004 fe2d 	bl	8007760 <HAL_GPIO_ReadPin>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d147      	bne.n	8002b9c <HAL_TIM_IC_CaptureCallback+0x60c>
          pwm_in[19] = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_4);
 8002b0c:	210c      	movs	r1, #12
 8002b0e:	488d      	ldr	r0, [pc, #564]	; (8002d44 <HAL_TIM_IC_CaptureCallback+0x7b4>)
 8002b10:	f00a fc5a 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002b14:	4603      	mov	r3, r0
 8002b16:	461a      	mov	r2, r3
 8002b18:	4b8b      	ldr	r3, [pc, #556]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002b1a:	64da      	str	r2, [r3, #76]	; 0x4c
          int value = pwm_in[19] - pwm_in[18];
 8002b1c:	4b8a      	ldr	r3, [pc, #552]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002b1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002b20:	4b89      	ldr	r3, [pc, #548]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002b22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	627b      	str	r3, [r7, #36]	; 0x24
          if (value >= OPTICALFLOW_AVG_PWM - 10 && value <= OPTICALFLOW_AVG_PWM + 10) {
 8002b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2a:	2b0d      	cmp	r3, #13
 8002b2c:	dd36      	ble.n	8002b9c <HAL_TIM_IC_CaptureCallback+0x60c>
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b30:	2b22      	cmp	r3, #34	; 0x22
 8002b32:	dc33      	bgt.n	8002b9c <HAL_TIM_IC_CaptureCallback+0x60c>
            pwm_in[20] = value;
 8002b34:	4a84      	ldr	r2, [pc, #528]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b38:	6513      	str	r3, [r2, #80]	; 0x50
            drift.bottom_y = kalman_filter_update(&g_kf[0], pwm_in[20] - OPTICALFLOW_AVG_PWM);
 8002b3a:	4b83      	ldr	r3, [pc, #524]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b3e:	3b18      	subs	r3, #24
 8002b40:	ee07 3a90 	vmov	s15, r3
 8002b44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b48:	eeb0 0a67 	vmov.f32	s0, s15
 8002b4c:	487f      	ldr	r0, [pc, #508]	; (8002d4c <HAL_TIM_IC_CaptureCallback+0x7bc>)
 8002b4e:	f7fd fdba 	bl	80006c6 <kalman_filter_update>
 8002b52:	eef0 7a40 	vmov.f32	s15, s0
 8002b56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b5a:	ee17 2a90 	vmov	r2, s15
 8002b5e:	4b7c      	ldr	r3, [pc, #496]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002b60:	621a      	str	r2, [r3, #32]
            drift.dy = abs(drift.right) < abs(drift.bottom_y) ? drift.right : drift.bottom_y;
 8002b62:	4b7b      	ldr	r3, [pc, #492]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002b6a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002b6e:	4b78      	ldr	r3, [pc, #480]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	bfb8      	it	lt
 8002b76:	425b      	neglt	r3, r3
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	da02      	bge.n	8002b82 <HAL_TIM_IC_CaptureCallback+0x5f2>
 8002b7c:	4b74      	ldr	r3, [pc, #464]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	e001      	b.n	8002b86 <HAL_TIM_IC_CaptureCallback+0x5f6>
 8002b82:	4b73      	ldr	r3, [pc, #460]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	4a72      	ldr	r2, [pc, #456]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002b88:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8002b8a:	e007      	b.n	8002b9c <HAL_TIM_IC_CaptureCallback+0x60c>
    }
  }
 8002b8c:	bf00      	nop
 8002b8e:	e006      	b.n	8002b9e <HAL_TIM_IC_CaptureCallback+0x60e>
        break;
 8002b90:	bf00      	nop
 8002b92:	e004      	b.n	8002b9e <HAL_TIM_IC_CaptureCallback+0x60e>
        break;
 8002b94:	bf00      	nop
 8002b96:	e002      	b.n	8002b9e <HAL_TIM_IC_CaptureCallback+0x60e>
        break;
 8002b98:	bf00      	nop
 8002b9a:	e000      	b.n	8002b9e <HAL_TIM_IC_CaptureCallback+0x60e>
        break;
 8002b9c:	bf00      	nop

  if (htim->Instance == TIM8) {
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a6c      	ldr	r2, [pc, #432]	; (8002d54 <HAL_TIM_IC_CaptureCallback+0x7c4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	f040 8194 	bne.w	8002ed2 <HAL_TIM_IC_CaptureCallback+0x942>
    switch (htim->Channel) {
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	7f1b      	ldrb	r3, [r3, #28]
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	2b07      	cmp	r3, #7
 8002bb2:	f200 8190 	bhi.w	8002ed6 <HAL_TIM_IC_CaptureCallback+0x946>
 8002bb6:	a201      	add	r2, pc, #4	; (adr r2, 8002bbc <HAL_TIM_IC_CaptureCallback+0x62c>)
 8002bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bbc:	08002bdd 	.word	0x08002bdd
 8002bc0:	08002c8f 	.word	0x08002c8f
 8002bc4:	08002ed7 	.word	0x08002ed7
 8002bc8:	08002d69 	.word	0x08002d69
 8002bcc:	08002ed7 	.word	0x08002ed7
 8002bd0:	08002ed7 	.word	0x08002ed7
 8002bd4:	08002ed7 	.word	0x08002ed7
 8002bd8:	08002e1f 	.word	0x08002e1f
      case HAL_TIM_ACTIVE_CHANNEL_1:
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6) == GPIO_PIN_SET) {
 8002bdc:	2140      	movs	r1, #64	; 0x40
 8002bde:	485e      	ldr	r0, [pc, #376]	; (8002d58 <HAL_TIM_IC_CaptureCallback+0x7c8>)
 8002be0:	f004 fdbe 	bl	8007760 <HAL_GPIO_ReadPin>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d107      	bne.n	8002bfa <HAL_TIM_IC_CaptureCallback+0x66a>
          pwm_in[21] = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_1);
 8002bea:	2100      	movs	r1, #0
 8002bec:	485b      	ldr	r0, [pc, #364]	; (8002d5c <HAL_TIM_IC_CaptureCallback+0x7cc>)
 8002bee:	f00a fbeb 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4b54      	ldr	r3, [pc, #336]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002bf8:	655a      	str	r2, [r3, #84]	; 0x54
        }

        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6) == GPIO_PIN_RESET) {
 8002bfa:	2140      	movs	r1, #64	; 0x40
 8002bfc:	4856      	ldr	r0, [pc, #344]	; (8002d58 <HAL_TIM_IC_CaptureCallback+0x7c8>)
 8002bfe:	f004 fdaf 	bl	8007760 <HAL_GPIO_ReadPin>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f040 8168 	bne.w	8002eda <HAL_TIM_IC_CaptureCallback+0x94a>
          pwm_in[22] = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_1);
 8002c0a:	2100      	movs	r1, #0
 8002c0c:	4853      	ldr	r0, [pc, #332]	; (8002d5c <HAL_TIM_IC_CaptureCallback+0x7cc>)
 8002c0e:	f00a fbdb 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002c12:	4603      	mov	r3, r0
 8002c14:	461a      	mov	r2, r3
 8002c16:	4b4c      	ldr	r3, [pc, #304]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002c18:	659a      	str	r2, [r3, #88]	; 0x58
          int value = pwm_in[22] - pwm_in[21];
 8002c1a:	4b4b      	ldr	r3, [pc, #300]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002c1c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002c1e:	4b4a      	ldr	r3, [pc, #296]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	60fb      	str	r3, [r7, #12]
          if (value >= OPTICALFLOW_AVG_PWM - 10 && value <= OPTICALFLOW_AVG_PWM + 10) {
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2b0d      	cmp	r3, #13
 8002c2a:	f340 8156 	ble.w	8002eda <HAL_TIM_IC_CaptureCallback+0x94a>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2b22      	cmp	r3, #34	; 0x22
 8002c32:	f300 8152 	bgt.w	8002eda <HAL_TIM_IC_CaptureCallback+0x94a>
            pwm_in[23] = value;
 8002c36:	4a44      	ldr	r2, [pc, #272]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	65d3      	str	r3, [r2, #92]	; 0x5c
            drift.front = kalman_filter_update(&g_kf[2], pwm_in[23] - OPTICALFLOW_AVG_PWM);
 8002c3c:	4b42      	ldr	r3, [pc, #264]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002c3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c40:	3b18      	subs	r3, #24
 8002c42:	ee07 3a90 	vmov	s15, r3
 8002c46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c4e:	4844      	ldr	r0, [pc, #272]	; (8002d60 <HAL_TIM_IC_CaptureCallback+0x7d0>)
 8002c50:	f7fd fd39 	bl	80006c6 <kalman_filter_update>
 8002c54:	eef0 7a40 	vmov.f32	s15, s0
 8002c58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c5c:	ee17 2a90 	vmov	r2, s15
 8002c60:	4b3b      	ldr	r3, [pc, #236]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002c62:	605a      	str	r2, [r3, #4]
            drift.dx = abs(drift.front) < abs(drift.bottom_x) ? drift.front : drift.bottom_x;
 8002c64:	4b3a      	ldr	r3, [pc, #232]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002c6c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002c70:	4b37      	ldr	r3, [pc, #220]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	bfb8      	it	lt
 8002c78:	425b      	neglt	r3, r3
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	da02      	bge.n	8002c84 <HAL_TIM_IC_CaptureCallback+0x6f4>
 8002c7e:	4b34      	ldr	r3, [pc, #208]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	e001      	b.n	8002c88 <HAL_TIM_IC_CaptureCallback+0x6f8>
 8002c84:	4b32      	ldr	r3, [pc, #200]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c88:	4a31      	ldr	r2, [pc, #196]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002c8a:	62d3      	str	r3, [r2, #44]	; 0x2c
          }
        }
        break;
 8002c8c:	e125      	b.n	8002eda <HAL_TIM_IC_CaptureCallback+0x94a>
      case HAL_TIM_ACTIVE_CHANNEL_2:
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_SET) {
 8002c8e:	2180      	movs	r1, #128	; 0x80
 8002c90:	4831      	ldr	r0, [pc, #196]	; (8002d58 <HAL_TIM_IC_CaptureCallback+0x7c8>)
 8002c92:	f004 fd65 	bl	8007760 <HAL_GPIO_ReadPin>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d107      	bne.n	8002cac <HAL_TIM_IC_CaptureCallback+0x71c>
          pwm_in[24] = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_2);
 8002c9c:	2104      	movs	r1, #4
 8002c9e:	482f      	ldr	r0, [pc, #188]	; (8002d5c <HAL_TIM_IC_CaptureCallback+0x7cc>)
 8002ca0:	f00a fb92 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	4b27      	ldr	r3, [pc, #156]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002caa:	661a      	str	r2, [r3, #96]	; 0x60
        }

        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_RESET) {
 8002cac:	2180      	movs	r1, #128	; 0x80
 8002cae:	482a      	ldr	r0, [pc, #168]	; (8002d58 <HAL_TIM_IC_CaptureCallback+0x7c8>)
 8002cb0:	f004 fd56 	bl	8007760 <HAL_GPIO_ReadPin>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f040 8111 	bne.w	8002ede <HAL_TIM_IC_CaptureCallback+0x94e>
          pwm_in[25] = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_2);
 8002cbc:	2104      	movs	r1, #4
 8002cbe:	4827      	ldr	r0, [pc, #156]	; (8002d5c <HAL_TIM_IC_CaptureCallback+0x7cc>)
 8002cc0:	f00a fb82 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	4b1f      	ldr	r3, [pc, #124]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002cca:	665a      	str	r2, [r3, #100]	; 0x64
          int value = pwm_in[25] - pwm_in[24];
 8002ccc:	4b1e      	ldr	r3, [pc, #120]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002cce:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002cd0:	4b1d      	ldr	r3, [pc, #116]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002cd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	613b      	str	r3, [r7, #16]
          if (value >= OPTICALFLOW_AVG_PWM - 10 && value <= OPTICALFLOW_AVG_PWM + 10) {
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	2b0d      	cmp	r3, #13
 8002cdc:	f340 80ff 	ble.w	8002ede <HAL_TIM_IC_CaptureCallback+0x94e>
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	2b22      	cmp	r3, #34	; 0x22
 8002ce4:	f300 80fb 	bgt.w	8002ede <HAL_TIM_IC_CaptureCallback+0x94e>
            pwm_in[26] = value;
 8002ce8:	4a17      	ldr	r2, [pc, #92]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	6693      	str	r3, [r2, #104]	; 0x68
            drift.v_front = kalman_filter_update(&g_kf[3], pwm_in[26] - OPTICALFLOW_AVG_PWM);
 8002cee:	4b16      	ldr	r3, [pc, #88]	; (8002d48 <HAL_TIM_IC_CaptureCallback+0x7b8>)
 8002cf0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002cf2:	3b18      	subs	r3, #24
 8002cf4:	ee07 3a90 	vmov	s15, r3
 8002cf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cfc:	eeb0 0a67 	vmov.f32	s0, s15
 8002d00:	4818      	ldr	r0, [pc, #96]	; (8002d64 <HAL_TIM_IC_CaptureCallback+0x7d4>)
 8002d02:	f7fd fce0 	bl	80006c6 <kalman_filter_update>
 8002d06:	eef0 7a40 	vmov.f32	s15, s0
 8002d0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d0e:	ee17 2a90 	vmov	r2, s15
 8002d12:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002d14:	601a      	str	r2, [r3, #0]
            drift.dh = abs(drift.v_front) < abs(drift.v_right) ? drift.v_front : drift.v_right;
 8002d16:	4b0e      	ldr	r3, [pc, #56]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002d1e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002d22:	4b0b      	ldr	r3, [pc, #44]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	bfb8      	it	lt
 8002d2a:	425b      	neglt	r3, r3
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	da02      	bge.n	8002d36 <HAL_TIM_IC_CaptureCallback+0x7a6>
 8002d30:	4b07      	ldr	r3, [pc, #28]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	e001      	b.n	8002d3a <HAL_TIM_IC_CaptureCallback+0x7aa>
 8002d36:	4b06      	ldr	r3, [pc, #24]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	4a05      	ldr	r2, [pc, #20]	; (8002d50 <HAL_TIM_IC_CaptureCallback+0x7c0>)
 8002d3c:	6313      	str	r3, [r2, #48]	; 0x30
          }
        }
        break;
 8002d3e:	e0ce      	b.n	8002ede <HAL_TIM_IC_CaptureCallback+0x94e>
 8002d40:	58020000 	.word	0x58020000
 8002d44:	24000204 	.word	0x24000204
 8002d48:	2400045c 	.word	0x2400045c
 8002d4c:	24000e44 	.word	0x24000e44
 8002d50:	2400058c 	.word	0x2400058c
 8002d54:	40010400 	.word	0x40010400
 8002d58:	58020800 	.word	0x58020800
 8002d5c:	240002e8 	.word	0x240002e8
 8002d60:	24000e74 	.word	0x24000e74
 8002d64:	24000e8c 	.word	0x24000e8c
      case HAL_TIM_ACTIVE_CHANNEL_3:
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) == GPIO_PIN_SET) {
 8002d68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d6c:	4894      	ldr	r0, [pc, #592]	; (8002fc0 <HAL_TIM_IC_CaptureCallback+0xa30>)
 8002d6e:	f004 fcf7 	bl	8007760 <HAL_GPIO_ReadPin>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d107      	bne.n	8002d88 <HAL_TIM_IC_CaptureCallback+0x7f8>
          pwm_in[27] = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_3);
 8002d78:	2108      	movs	r1, #8
 8002d7a:	4892      	ldr	r0, [pc, #584]	; (8002fc4 <HAL_TIM_IC_CaptureCallback+0xa34>)
 8002d7c:	f00a fb24 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002d80:	4603      	mov	r3, r0
 8002d82:	461a      	mov	r2, r3
 8002d84:	4b90      	ldr	r3, [pc, #576]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002d86:	66da      	str	r2, [r3, #108]	; 0x6c
        }

        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) == GPIO_PIN_RESET) {
 8002d88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d8c:	488c      	ldr	r0, [pc, #560]	; (8002fc0 <HAL_TIM_IC_CaptureCallback+0xa30>)
 8002d8e:	f004 fce7 	bl	8007760 <HAL_GPIO_ReadPin>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f040 80a4 	bne.w	8002ee2 <HAL_TIM_IC_CaptureCallback+0x952>
          pwm_in[28] = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_3);
 8002d9a:	2108      	movs	r1, #8
 8002d9c:	4889      	ldr	r0, [pc, #548]	; (8002fc4 <HAL_TIM_IC_CaptureCallback+0xa34>)
 8002d9e:	f00a fb13 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002da2:	4603      	mov	r3, r0
 8002da4:	461a      	mov	r2, r3
 8002da6:	4b88      	ldr	r3, [pc, #544]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002da8:	671a      	str	r2, [r3, #112]	; 0x70
          int value = pwm_in[28] - pwm_in[27];
 8002daa:	4b87      	ldr	r3, [pc, #540]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002dac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002dae:	4b86      	ldr	r3, [pc, #536]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002db0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	617b      	str	r3, [r7, #20]
          if (value >= OPTICALFLOW_AVG_PWM - 10 && value <= OPTICALFLOW_AVG_PWM + 10) {
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	2b0d      	cmp	r3, #13
 8002dba:	f340 8092 	ble.w	8002ee2 <HAL_TIM_IC_CaptureCallback+0x952>
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	2b22      	cmp	r3, #34	; 0x22
 8002dc2:	f300 808e 	bgt.w	8002ee2 <HAL_TIM_IC_CaptureCallback+0x952>
            pwm_in[29] = value;
 8002dc6:	4a80      	ldr	r2, [pc, #512]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	6753      	str	r3, [r2, #116]	; 0x74
            drift.right = kalman_filter_update(&g_kf[4], pwm_in[29] - OPTICALFLOW_AVG_PWM);
 8002dcc:	4b7e      	ldr	r3, [pc, #504]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002dce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dd0:	3b18      	subs	r3, #24
 8002dd2:	ee07 3a90 	vmov	s15, r3
 8002dd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dda:	eeb0 0a67 	vmov.f32	s0, s15
 8002dde:	487b      	ldr	r0, [pc, #492]	; (8002fcc <HAL_TIM_IC_CaptureCallback+0xa3c>)
 8002de0:	f7fd fc71 	bl	80006c6 <kalman_filter_update>
 8002de4:	eef0 7a40 	vmov.f32	s15, s0
 8002de8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002dec:	ee17 2a90 	vmov	r2, s15
 8002df0:	4b77      	ldr	r3, [pc, #476]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002df2:	61da      	str	r2, [r3, #28]
            drift.dy = abs(drift.right) < abs(drift.bottom_y) ? drift.right : drift.bottom_y;
 8002df4:	4b76      	ldr	r3, [pc, #472]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002df6:	69db      	ldr	r3, [r3, #28]
 8002df8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002dfc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002e00:	4b73      	ldr	r3, [pc, #460]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	bfb8      	it	lt
 8002e08:	425b      	neglt	r3, r3
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	da02      	bge.n	8002e14 <HAL_TIM_IC_CaptureCallback+0x884>
 8002e0e:	4b70      	ldr	r3, [pc, #448]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	e001      	b.n	8002e18 <HAL_TIM_IC_CaptureCallback+0x888>
 8002e14:	4b6e      	ldr	r3, [pc, #440]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	4a6d      	ldr	r2, [pc, #436]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002e1a:	6293      	str	r3, [r2, #40]	; 0x28
          }
        }
        break;
 8002e1c:	e061      	b.n	8002ee2 <HAL_TIM_IC_CaptureCallback+0x952>
      case HAL_TIM_ACTIVE_CHANNEL_4:
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_SET) {
 8002e1e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e22:	4867      	ldr	r0, [pc, #412]	; (8002fc0 <HAL_TIM_IC_CaptureCallback+0xa30>)
 8002e24:	f004 fc9c 	bl	8007760 <HAL_GPIO_ReadPin>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d107      	bne.n	8002e3e <HAL_TIM_IC_CaptureCallback+0x8ae>
          pwm_in[30] = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_4);
 8002e2e:	210c      	movs	r1, #12
 8002e30:	4864      	ldr	r0, [pc, #400]	; (8002fc4 <HAL_TIM_IC_CaptureCallback+0xa34>)
 8002e32:	f00a fac9 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002e36:	4603      	mov	r3, r0
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4b63      	ldr	r3, [pc, #396]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002e3c:	679a      	str	r2, [r3, #120]	; 0x78
        }

        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_RESET) {
 8002e3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e42:	4864      	ldr	r0, [pc, #400]	; (8002fd4 <HAL_TIM_IC_CaptureCallback+0xa44>)
 8002e44:	f004 fc8c 	bl	8007760 <HAL_GPIO_ReadPin>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d14b      	bne.n	8002ee6 <HAL_TIM_IC_CaptureCallback+0x956>
          pwm_in[31] = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_4);
 8002e4e:	210c      	movs	r1, #12
 8002e50:	485c      	ldr	r0, [pc, #368]	; (8002fc4 <HAL_TIM_IC_CaptureCallback+0xa34>)
 8002e52:	f00a fab9 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002e56:	4603      	mov	r3, r0
 8002e58:	461a      	mov	r2, r3
 8002e5a:	4b5b      	ldr	r3, [pc, #364]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002e5c:	67da      	str	r2, [r3, #124]	; 0x7c
          int value = pwm_in[31] - pwm_in[30];
 8002e5e:	4b5a      	ldr	r3, [pc, #360]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002e60:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002e62:	4b59      	ldr	r3, [pc, #356]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002e64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	61bb      	str	r3, [r7, #24]
          if (value >= OPTICALFLOW_AVG_PWM - 10 && value <= OPTICALFLOW_AVG_PWM + 10) {
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	2b0d      	cmp	r3, #13
 8002e6e:	dd3a      	ble.n	8002ee6 <HAL_TIM_IC_CaptureCallback+0x956>
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	2b22      	cmp	r3, #34	; 0x22
 8002e74:	dc37      	bgt.n	8002ee6 <HAL_TIM_IC_CaptureCallback+0x956>
            pwm_in[32] = value;
 8002e76:	4a54      	ldr	r2, [pc, #336]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
            drift.v_right = kalman_filter_update(&g_kf[5], pwm_in[32] - OPTICALFLOW_AVG_PWM);
 8002e7e:	4b52      	ldr	r3, [pc, #328]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e84:	3b18      	subs	r3, #24
 8002e86:	ee07 3a90 	vmov	s15, r3
 8002e8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e92:	4851      	ldr	r0, [pc, #324]	; (8002fd8 <HAL_TIM_IC_CaptureCallback+0xa48>)
 8002e94:	f7fd fc17 	bl	80006c6 <kalman_filter_update>
 8002e98:	eef0 7a40 	vmov.f32	s15, s0
 8002e9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ea0:	ee17 2a90 	vmov	r2, s15
 8002ea4:	4b4a      	ldr	r3, [pc, #296]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002ea6:	619a      	str	r2, [r3, #24]
            drift.dh = abs(drift.v_front) < abs(drift.v_right) ? drift.v_front : drift.v_right;
 8002ea8:	4b49      	ldr	r3, [pc, #292]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002eb0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002eb4:	4b46      	ldr	r3, [pc, #280]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bfb8      	it	lt
 8002ebc:	425b      	neglt	r3, r3
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	da02      	bge.n	8002ec8 <HAL_TIM_IC_CaptureCallback+0x938>
 8002ec2:	4b43      	ldr	r3, [pc, #268]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	e001      	b.n	8002ecc <HAL_TIM_IC_CaptureCallback+0x93c>
 8002ec8:	4b41      	ldr	r3, [pc, #260]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	4a40      	ldr	r2, [pc, #256]	; (8002fd0 <HAL_TIM_IC_CaptureCallback+0xa40>)
 8002ece:	6313      	str	r3, [r2, #48]	; 0x30
          }
        }
        break;
 8002ed0:	e009      	b.n	8002ee6 <HAL_TIM_IC_CaptureCallback+0x956>
      default:
        break;
    }
  }
 8002ed2:	bf00      	nop
 8002ed4:	e008      	b.n	8002ee8 <HAL_TIM_IC_CaptureCallback+0x958>
        break;
 8002ed6:	bf00      	nop
 8002ed8:	e006      	b.n	8002ee8 <HAL_TIM_IC_CaptureCallback+0x958>
        break;
 8002eda:	bf00      	nop
 8002edc:	e004      	b.n	8002ee8 <HAL_TIM_IC_CaptureCallback+0x958>
        break;
 8002ede:	bf00      	nop
 8002ee0:	e002      	b.n	8002ee8 <HAL_TIM_IC_CaptureCallback+0x958>
        break;
 8002ee2:	bf00      	nop
 8002ee4:	e000      	b.n	8002ee8 <HAL_TIM_IC_CaptureCallback+0x958>
        break;
 8002ee6:	bf00      	nop

  static char measuring = 0;
  if (measuring == 0) {
 8002ee8:	4b3c      	ldr	r3, [pc, #240]	; (8002fdc <HAL_TIM_IC_CaptureCallback+0xa4c>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10e      	bne.n	8002f0e <HAL_TIM_IC_CaptureCallback+0x97e>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ef6:	483a      	ldr	r0, [pc, #232]	; (8002fe0 <HAL_TIM_IC_CaptureCallback+0xa50>)
 8002ef8:	f004 fc4a 	bl	8007790 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8002efc:	2201      	movs	r2, #1
 8002efe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f02:	4837      	ldr	r0, [pc, #220]	; (8002fe0 <HAL_TIM_IC_CaptureCallback+0xa50>)
 8002f04:	f004 fc44 	bl	8007790 <HAL_GPIO_WritePin>
    measuring = 1;
 8002f08:	4b34      	ldr	r3, [pc, #208]	; (8002fdc <HAL_TIM_IC_CaptureCallback+0xa4c>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	701a      	strb	r2, [r3, #0]
  }

  if (measuring == 1 && htim->Instance == TIM17) {
 8002f0e:	4b33      	ldr	r3, [pc, #204]	; (8002fdc <HAL_TIM_IC_CaptureCallback+0xa4c>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d14b      	bne.n	8002fae <HAL_TIM_IC_CaptureCallback+0xa1e>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a32      	ldr	r2, [pc, #200]	; (8002fe4 <HAL_TIM_IC_CaptureCallback+0xa54>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d146      	bne.n	8002fae <HAL_TIM_IC_CaptureCallback+0xa1e>
    switch (htim->Channel) {
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	7f1b      	ldrb	r3, [r3, #28]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d144      	bne.n	8002fb2 <HAL_TIM_IC_CaptureCallback+0xa22>
      case HAL_TIM_ACTIVE_CHANNEL_1:
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == GPIO_PIN_RESET) {
 8002f28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f2c:	482c      	ldr	r0, [pc, #176]	; (8002fe0 <HAL_TIM_IC_CaptureCallback+0xa50>)
 8002f2e:	f004 fc17 	bl	8007760 <HAL_GPIO_ReadPin>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d108      	bne.n	8002f4a <HAL_TIM_IC_CaptureCallback+0x9ba>
          pwm_in[33] = HAL_TIM_ReadCapturedValue(&htim17, TIM_CHANNEL_1);
 8002f38:	2100      	movs	r1, #0
 8002f3a:	482b      	ldr	r0, [pc, #172]	; (8002fe8 <HAL_TIM_IC_CaptureCallback+0xa58>)
 8002f3c:	f00a fa44 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002f40:	4603      	mov	r3, r0
 8002f42:	461a      	mov	r2, r3
 8002f44:	4b20      	ldr	r3, [pc, #128]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002f46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }

        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == GPIO_PIN_SET) {
 8002f4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f4e:	4824      	ldr	r0, [pc, #144]	; (8002fe0 <HAL_TIM_IC_CaptureCallback+0xa50>)
 8002f50:	f004 fc06 	bl	8007760 <HAL_GPIO_ReadPin>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d12d      	bne.n	8002fb6 <HAL_TIM_IC_CaptureCallback+0xa26>
          pwm_in[34] = HAL_TIM_ReadCapturedValue(&htim17, TIM_CHANNEL_1);
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	4822      	ldr	r0, [pc, #136]	; (8002fe8 <HAL_TIM_IC_CaptureCallback+0xa58>)
 8002f5e:	f00a fa33 	bl	800d3c8 <HAL_TIM_ReadCapturedValue>
 8002f62:	4603      	mov	r3, r0
 8002f64:	461a      	mov	r2, r3
 8002f66:	4b18      	ldr	r3, [pc, #96]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002f68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          int value = pwm_in[34] - pwm_in[33];
 8002f6c:	4b16      	ldr	r3, [pc, #88]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002f6e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002f72:	4b15      	ldr	r3, [pc, #84]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	60bb      	str	r3, [r7, #8]
          pwm_in[35] = value;
 8002f7c:	4a12      	ldr	r2, [pc, #72]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
          g_height = kalman_filter_update(&g_kf[6], pwm_in[35]);
 8002f84:	4b10      	ldr	r3, [pc, #64]	; (8002fc8 <HAL_TIM_IC_CaptureCallback+0xa38>)
 8002f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f8a:	ee07 3a90 	vmov	s15, r3
 8002f8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f92:	eeb0 0a67 	vmov.f32	s0, s15
 8002f96:	4815      	ldr	r0, [pc, #84]	; (8002fec <HAL_TIM_IC_CaptureCallback+0xa5c>)
 8002f98:	f7fd fb95 	bl	80006c6 <kalman_filter_update>
 8002f9c:	eef0 7a40 	vmov.f32	s15, s0
 8002fa0:	4b13      	ldr	r3, [pc, #76]	; (8002ff0 <HAL_TIM_IC_CaptureCallback+0xa60>)
 8002fa2:	edc3 7a00 	vstr	s15, [r3]
          measuring = 0;
 8002fa6:	4b0d      	ldr	r3, [pc, #52]	; (8002fdc <HAL_TIM_IC_CaptureCallback+0xa4c>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002fac:	e003      	b.n	8002fb6 <HAL_TIM_IC_CaptureCallback+0xa26>
      default:
        break;
    }
  }
 8002fae:	bf00      	nop
 8002fb0:	e002      	b.n	8002fb8 <HAL_TIM_IC_CaptureCallback+0xa28>
        break;
 8002fb2:	bf00      	nop
 8002fb4:	e000      	b.n	8002fb8 <HAL_TIM_IC_CaptureCallback+0xa28>
        break;
 8002fb6:	bf00      	nop
}
 8002fb8:	bf00      	nop
 8002fba:	3748      	adds	r7, #72	; 0x48
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	58020800 	.word	0x58020800
 8002fc4:	240002e8 	.word	0x240002e8
 8002fc8:	2400045c 	.word	0x2400045c
 8002fcc:	24000ea4 	.word	0x24000ea4
 8002fd0:	2400058c 	.word	0x2400058c
 8002fd4:	58020000 	.word	0x58020000
 8002fd8:	24000ebc 	.word	0x24000ebc
 8002fdc:	24001024 	.word	0x24001024
 8002fe0:	58020400 	.word	0x58020400
 8002fe4:	40014800 	.word	0x40014800
 8002fe8:	24000334 	.word	0x24000334
 8002fec:	24000ed4 	.word	0x24000ed4
 8002ff0:	24000588 	.word	0x24000588

08002ff4 <schedule_400hz>:

void schedule_400hz(void) {
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
  // Update from sensors
  MPU6050_update(&g_mpu6050);
 8002ff8:	4803      	ldr	r0, [pc, #12]	; (8003008 <schedule_400hz+0x14>)
 8002ffa:	f7fe fe25 	bl	8001c48 <MPU6050_update>
//  MS5611_update(&g_ms5611);
  fly();
 8002ffe:	f000 f84b 	bl	8003098 <fly>
}
 8003002:	bf00      	nop
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	24000eec 	.word	0x24000eec

0800300c <schedule_20hz>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {

}

void schedule_20hz(void) {
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af04      	add	r7, sp, #16
      (int)(g_mpu6050.gx_offset*1000), (int)(g_mpu6050.gy_offset*1000), (int)(g_mpu6050.gz_offset*1000));
  console(monitor);
#endif // Calibration

#if MONITOR == 2
  memset(monitor, 0, 64);
 8003012:	2240      	movs	r2, #64	; 0x40
 8003014:	2100      	movs	r1, #0
 8003016:	481d      	ldr	r0, [pc, #116]	; (800308c <schedule_20hz+0x80>)
 8003018:	f00c ffbc 	bl	800ff94 <memset>
  sprintf(monitor, "$%d,%d,%d,%d,%d,%d\n",
      (int)g_mpu6050.angle_x, (int)g_mpu6050.angle_y, (int)g_mpu6050.angle_z,
 800301c:	4b1c      	ldr	r3, [pc, #112]	; (8003090 <schedule_20hz+0x84>)
 800301e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
  sprintf(monitor, "$%d,%d,%d,%d,%d,%d\n",
 8003022:	eebd 7ae7 	vcvt.s32.f32	s14, s15
      (int)g_mpu6050.angle_x, (int)g_mpu6050.angle_y, (int)g_mpu6050.angle_z,
 8003026:	4b1a      	ldr	r3, [pc, #104]	; (8003090 <schedule_20hz+0x84>)
 8003028:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
  sprintf(monitor, "$%d,%d,%d,%d,%d,%d\n",
 800302c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
      (int)g_mpu6050.angle_x, (int)g_mpu6050.angle_y, (int)g_mpu6050.angle_z,
 8003030:	4b17      	ldr	r3, [pc, #92]	; (8003090 <schedule_20hz+0x84>)
 8003032:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
  sprintf(monitor, "$%d,%d,%d,%d,%d,%d\n",
 8003036:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800303a:	ee17 2a90 	vmov	r2, s15
      (int)g_mpu6050.gyro_x, (int)g_mpu6050.gyro_y, (int)g_mpu6050.gyro_z);
 800303e:	4b14      	ldr	r3, [pc, #80]	; (8003090 <schedule_20hz+0x84>)
 8003040:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
  sprintf(monitor, "$%d,%d,%d,%d,%d,%d\n",
 8003044:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003048:	ee17 1a90 	vmov	r1, s15
      (int)g_mpu6050.gyro_x, (int)g_mpu6050.gyro_y, (int)g_mpu6050.gyro_z);
 800304c:	4b10      	ldr	r3, [pc, #64]	; (8003090 <schedule_20hz+0x84>)
 800304e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
  sprintf(monitor, "$%d,%d,%d,%d,%d,%d\n",
 8003052:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003056:	ee17 0a90 	vmov	r0, s15
      (int)g_mpu6050.gyro_x, (int)g_mpu6050.gyro_y, (int)g_mpu6050.gyro_z);
 800305a:	4b0d      	ldr	r3, [pc, #52]	; (8003090 <schedule_20hz+0x84>)
 800305c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
  sprintf(monitor, "$%d,%d,%d,%d,%d,%d\n",
 8003060:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003064:	ee17 3a90 	vmov	r3, s15
 8003068:	9303      	str	r3, [sp, #12]
 800306a:	9002      	str	r0, [sp, #8]
 800306c:	9101      	str	r1, [sp, #4]
 800306e:	9200      	str	r2, [sp, #0]
 8003070:	ee16 3a90 	vmov	r3, s13
 8003074:	ee17 2a10 	vmov	r2, s14
 8003078:	4906      	ldr	r1, [pc, #24]	; (8003094 <schedule_20hz+0x88>)
 800307a:	4804      	ldr	r0, [pc, #16]	; (800308c <schedule_20hz+0x80>)
 800307c:	f00c ff92 	bl	800ffa4 <siprintf>
  console(monitor);
 8003080:	4802      	ldr	r0, [pc, #8]	; (800308c <schedule_20hz+0x80>)
 8003082:	f000 ffe3 	bl	800404c <console>
  memset(monitor, 0, 64);
  sprintf(monitor, "$%d,%d,%d\n",
      (int)g_angle_error_x, (int)g_angle_error_y, (int)g_angle_error_z);
  console(monitor);
#endif // 6 axis
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	240005c0 	.word	0x240005c0
 8003090:	24000eec 	.word	0x24000eec
 8003094:	08011d48 	.word	0x08011d48

08003098 <fly>:

void fly() {
 8003098:	b580      	push	{r7, lr}
 800309a:	b08a      	sub	sp, #40	; 0x28
 800309c:	af00      	add	r7, sp, #0
  float angle_x = g_mpu6050.angle_x;
 800309e:	4baa      	ldr	r3, [pc, #680]	; (8003348 <fly+0x2b0>)
 80030a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030a2:	61fb      	str	r3, [r7, #28]
  float angle_y = g_mpu6050.angle_y;
 80030a4:	4ba8      	ldr	r3, [pc, #672]	; (8003348 <fly+0x2b0>)
 80030a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a8:	61bb      	str	r3, [r7, #24]
  float angle_z = g_mpu6050.angle_z;
 80030aa:	4ba7      	ldr	r3, [pc, #668]	; (8003348 <fly+0x2b0>)
 80030ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ae:	617b      	str	r3, [r7, #20]
  float gyro_x = g_mpu6050.gyro_x;
 80030b0:	4ba5      	ldr	r3, [pc, #660]	; (8003348 <fly+0x2b0>)
 80030b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030b4:	613b      	str	r3, [r7, #16]
  float gyro_y = g_mpu6050.gyro_y;
 80030b6:	4ba4      	ldr	r3, [pc, #656]	; (8003348 <fly+0x2b0>)
 80030b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ba:	60fb      	str	r3, [r7, #12]
  float gyro_z = g_mpu6050.gyro_z;
 80030bc:	4ba2      	ldr	r3, [pc, #648]	; (8003348 <fly+0x2b0>)
 80030be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030c0:	60bb      	str	r3, [r7, #8]
  float g_drift_pitch = 0;
 80030c2:	f04f 0300 	mov.w	r3, #0
 80030c6:	627b      	str	r3, [r7, #36]	; 0x24
  float g_drift_roll = 0;
 80030c8:	f04f 0300 	mov.w	r3, #0
 80030cc:	623b      	str	r3, [r7, #32]

  // Add remote control bias
  g_angle_error_y = angle_y - 0.4*g_pitch; // Max 50 degree
 80030ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80030d2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80030d6:	4b9d      	ldr	r3, [pc, #628]	; (800334c <fly+0x2b4>)
 80030d8:	edd3 7a00 	vldr	s15, [r3]
 80030dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80030e0:	ed9f 5b91 	vldr	d5, [pc, #580]	; 8003328 <fly+0x290>
 80030e4:	ee27 7b05 	vmul.f64	d7, d7, d5
 80030e8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80030ec:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80030f0:	4b97      	ldr	r3, [pc, #604]	; (8003350 <fly+0x2b8>)
 80030f2:	edc3 7a00 	vstr	s15, [r3]
  g_angle_error_x = angle_x - 0.4*g_roll; // Max 50 degree
 80030f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80030fa:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80030fe:	4b95      	ldr	r3, [pc, #596]	; (8003354 <fly+0x2bc>)
 8003100:	edd3 7a00 	vldr	s15, [r3]
 8003104:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003108:	ed9f 5b87 	vldr	d5, [pc, #540]	; 8003328 <fly+0x290>
 800310c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8003110:	ee36 7b47 	vsub.f64	d7, d6, d7
 8003114:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003118:	4b8f      	ldr	r3, [pc, #572]	; (8003358 <fly+0x2c0>)
 800311a:	edc3 7a00 	vstr	s15, [r3]
  g_angle_error_z = angle_z;
 800311e:	4a8f      	ldr	r2, [pc, #572]	; (800335c <fly+0x2c4>)
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	6013      	str	r3, [r2, #0]

  // On control with remote
  if (abs(g_yaw) > 5 || abs(g_pitch) < 5 || abs(g_roll) < 5) {
 8003124:	4b8e      	ldr	r3, [pc, #568]	; (8003360 <fly+0x2c8>)
 8003126:	edd3 7a00 	vldr	s15, [r3]
 800312a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800312e:	ee17 3a90 	vmov	r3, s15
 8003132:	2b00      	cmp	r3, #0
 8003134:	bfb8      	it	lt
 8003136:	425b      	neglt	r3, r3
 8003138:	2b05      	cmp	r3, #5
 800313a:	dc27      	bgt.n	800318c <fly+0xf4>
 800313c:	4b83      	ldr	r3, [pc, #524]	; (800334c <fly+0x2b4>)
 800313e:	edd3 7a00 	vldr	s15, [r3]
 8003142:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003146:	ee17 3a90 	vmov	r3, s15
 800314a:	f113 0f04 	cmn.w	r3, #4
 800314e:	db08      	blt.n	8003162 <fly+0xca>
 8003150:	4b7e      	ldr	r3, [pc, #504]	; (800334c <fly+0x2b4>)
 8003152:	edd3 7a00 	vldr	s15, [r3]
 8003156:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800315a:	ee17 3a90 	vmov	r3, s15
 800315e:	2b04      	cmp	r3, #4
 8003160:	dd14      	ble.n	800318c <fly+0xf4>
 8003162:	4b7c      	ldr	r3, [pc, #496]	; (8003354 <fly+0x2bc>)
 8003164:	edd3 7a00 	vldr	s15, [r3]
 8003168:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800316c:	ee17 3a90 	vmov	r3, s15
 8003170:	f113 0f04 	cmn.w	r3, #4
 8003174:	f2c0 80af 	blt.w	80032d6 <fly+0x23e>
 8003178:	4b76      	ldr	r3, [pc, #472]	; (8003354 <fly+0x2bc>)
 800317a:	edd3 7a00 	vldr	s15, [r3]
 800317e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003182:	ee17 3a90 	vmov	r3, s15
 8003186:	2b04      	cmp	r3, #4
 8003188:	f300 80a5 	bgt.w	80032d6 <fly+0x23e>
    // Add yaw angle to make it turning
    float imbalance_coef = g_yaw > 0 ? 1.5 : 1.5; // For imbalance central mass drone
 800318c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8003190:	607b      	str	r3, [r7, #4]
    g_angle_error_z = LIMIT(-imbalance_coef*g_yaw, -90, 90);
 8003192:	edd7 7a01 	vldr	s15, [r7, #4]
 8003196:	eeb1 7a67 	vneg.f32	s14, s15
 800319a:	4b71      	ldr	r3, [pc, #452]	; (8003360 <fly+0x2c8>)
 800319c:	edd3 7a00 	vldr	s15, [r3]
 80031a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a4:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8003364 <fly+0x2cc>
 80031a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b0:	d502      	bpl.n	80031b8 <fly+0x120>
 80031b2:	eddf 7a6c 	vldr	s15, [pc, #432]	; 8003364 <fly+0x2cc>
 80031b6:	e01b      	b.n	80031f0 <fly+0x158>
 80031b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80031bc:	eeb1 7a67 	vneg.f32	s14, s15
 80031c0:	4b67      	ldr	r3, [pc, #412]	; (8003360 <fly+0x2c8>)
 80031c2:	edd3 7a00 	vldr	s15, [r3]
 80031c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ca:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8003368 <fly+0x2d0>
 80031ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d6:	dd02      	ble.n	80031de <fly+0x146>
 80031d8:	eddf 7a63 	vldr	s15, [pc, #396]	; 8003368 <fly+0x2d0>
 80031dc:	e008      	b.n	80031f0 <fly+0x158>
 80031de:	edd7 7a01 	vldr	s15, [r7, #4]
 80031e2:	eeb1 7a67 	vneg.f32	s14, s15
 80031e6:	4b5e      	ldr	r3, [pc, #376]	; (8003360 <fly+0x2c8>)
 80031e8:	edd3 7a00 	vldr	s15, [r3]
 80031ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031f0:	4b5a      	ldr	r3, [pc, #360]	; (800335c <fly+0x2c4>)
 80031f2:	edc3 7a00 	vstr	s15, [r3]

    // Reset the yaw angle so that it doesn't have to recover after force turning
    g_mpu6050.angle_z = 0;
 80031f6:	4b54      	ldr	r3, [pc, #336]	; (8003348 <fly+0x2b0>)
 80031f8:	f04f 0200 	mov.w	r2, #0
 80031fc:	645a      	str	r2, [r3, #68]	; 0x44

    // Recover from drift detection
    g_drift_pitch = LIMIT(DRIFT_GAIN*drift.dy, -50, 50);
 80031fe:	4b5b      	ldr	r3, [pc, #364]	; (800336c <fly+0x2d4>)
 8003200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003202:	ee07 3a90 	vmov	s15, r3
 8003206:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800320a:	ed9f 6b49 	vldr	d6, [pc, #292]	; 8003330 <fly+0x298>
 800320e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003212:	ed9f 6b49 	vldr	d6, [pc, #292]	; 8003338 <fly+0x2a0>
 8003216:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800321a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321e:	d502      	bpl.n	8003226 <fly+0x18e>
 8003220:	eddf 7a53 	vldr	s15, [pc, #332]	; 8003370 <fly+0x2d8>
 8003224:	e01f      	b.n	8003266 <fly+0x1ce>
 8003226:	4b51      	ldr	r3, [pc, #324]	; (800336c <fly+0x2d4>)
 8003228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322a:	ee07 3a90 	vmov	s15, r3
 800322e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003232:	ed9f 6b3f 	vldr	d6, [pc, #252]	; 8003330 <fly+0x298>
 8003236:	ee27 7b06 	vmul.f64	d7, d7, d6
 800323a:	ed9f 6b41 	vldr	d6, [pc, #260]	; 8003340 <fly+0x2a8>
 800323e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8003242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003246:	dd02      	ble.n	800324e <fly+0x1b6>
 8003248:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8003374 <fly+0x2dc>
 800324c:	e00b      	b.n	8003266 <fly+0x1ce>
 800324e:	4b47      	ldr	r3, [pc, #284]	; (800336c <fly+0x2d4>)
 8003250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003252:	ee07 3a90 	vmov	s15, r3
 8003256:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800325a:	ed9f 6b35 	vldr	d6, [pc, #212]	; 8003330 <fly+0x298>
 800325e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003262:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003266:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    g_drift_roll = LIMIT(DRIFT_GAIN*drift.dx, -50, 50);
 800326a:	4b40      	ldr	r3, [pc, #256]	; (800336c <fly+0x2d4>)
 800326c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326e:	ee07 3a90 	vmov	s15, r3
 8003272:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003276:	ed9f 6b2e 	vldr	d6, [pc, #184]	; 8003330 <fly+0x298>
 800327a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800327e:	ed9f 6b2e 	vldr	d6, [pc, #184]	; 8003338 <fly+0x2a0>
 8003282:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8003286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800328a:	d502      	bpl.n	8003292 <fly+0x1fa>
 800328c:	eddf 7a38 	vldr	s15, [pc, #224]	; 8003370 <fly+0x2d8>
 8003290:	e01f      	b.n	80032d2 <fly+0x23a>
 8003292:	4b36      	ldr	r3, [pc, #216]	; (800336c <fly+0x2d4>)
 8003294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003296:	ee07 3a90 	vmov	s15, r3
 800329a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800329e:	ed9f 6b24 	vldr	d6, [pc, #144]	; 8003330 <fly+0x298>
 80032a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80032a6:	ed9f 6b26 	vldr	d6, [pc, #152]	; 8003340 <fly+0x2a8>
 80032aa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80032ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b2:	dd02      	ble.n	80032ba <fly+0x222>
 80032b4:	eddf 7a2f 	vldr	s15, [pc, #188]	; 8003374 <fly+0x2dc>
 80032b8:	e00b      	b.n	80032d2 <fly+0x23a>
 80032ba:	4b2c      	ldr	r3, [pc, #176]	; (800336c <fly+0x2d4>)
 80032bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032be:	ee07 3a90 	vmov	s15, r3
 80032c2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80032c6:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 8003330 <fly+0x298>
 80032ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 80032ce:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80032d2:	edc7 7a08 	vstr	s15, [r7, #32]
  }

  // Keep alive for the fly
  static int stop_counter = 0;
  if (g_stick1 == 0) {
 80032d6:	4b28      	ldr	r3, [pc, #160]	; (8003378 <fly+0x2e0>)
 80032d8:	edd3 7a00 	vldr	s15, [r3]
 80032dc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80032e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e4:	d10b      	bne.n	80032fe <fly+0x266>
    if (stop_counter >= 20) {
 80032e6:	4b25      	ldr	r3, [pc, #148]	; (800337c <fly+0x2e4>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2b13      	cmp	r3, #19
 80032ec:	dd02      	ble.n	80032f4 <fly+0x25c>
      fly_mode = init;
 80032ee:	4b24      	ldr	r3, [pc, #144]	; (8003380 <fly+0x2e8>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]
    }

    stop_counter += 1;
 80032f4:	4b21      	ldr	r3, [pc, #132]	; (800337c <fly+0x2e4>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	3301      	adds	r3, #1
 80032fa:	4a20      	ldr	r2, [pc, #128]	; (800337c <fly+0x2e4>)
 80032fc:	6013      	str	r3, [r2, #0]
  }

  switch (fly_mode) {
 80032fe:	4b20      	ldr	r3, [pc, #128]	; (8003380 <fly+0x2e8>)
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	2b05      	cmp	r3, #5
 8003304:	f200 867c 	bhi.w	8004000 <fly+0xf68>
 8003308:	a201      	add	r2, pc, #4	; (adr r2, 8003310 <fly+0x278>)
 800330a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330e:	bf00      	nop
 8003310:	08003385 	.word	0x08003385
 8003314:	0800345b 	.word	0x0800345b
 8003318:	08003fff 	.word	0x08003fff
 800331c:	080034b1 	.word	0x080034b1
 8003320:	08003fff 	.word	0x08003fff
 8003324:	08003e25 	.word	0x08003e25
 8003328:	9999999a 	.word	0x9999999a
 800332c:	3fd99999 	.word	0x3fd99999
	...
 800333c:	c0490000 	.word	0xc0490000
 8003340:	00000000 	.word	0x00000000
 8003344:	40490000 	.word	0x40490000
 8003348:	24000eec 	.word	0x24000eec
 800334c:	24000560 	.word	0x24000560
 8003350:	24000414 	.word	0x24000414
 8003354:	24000564 	.word	0x24000564
 8003358:	24000410 	.word	0x24000410
 800335c:	24000418 	.word	0x24000418
 8003360:	24000568 	.word	0x24000568
 8003364:	c2b40000 	.word	0xc2b40000
 8003368:	42b40000 	.word	0x42b40000
 800336c:	2400058c 	.word	0x2400058c
 8003370:	c2480000 	.word	0xc2480000
 8003374:	42480000 	.word	0x42480000
 8003378:	2400056c 	.word	0x2400056c
 800337c:	24001028 	.word	0x24001028
 8003380:	2400101c 	.word	0x2400101c
    case init:
      g_P_pitch_gain = P_PITCH_GAIN;
 8003384:	4bbe      	ldr	r3, [pc, #760]	; (8003680 <fly+0x5e8>)
 8003386:	4abf      	ldr	r2, [pc, #764]	; (8003684 <fly+0x5ec>)
 8003388:	601a      	str	r2, [r3, #0]
      g_I_pitch_gain = I_PITCH_GAIN;
 800338a:	4bbf      	ldr	r3, [pc, #764]	; (8003688 <fly+0x5f0>)
 800338c:	f04f 0200 	mov.w	r2, #0
 8003390:	601a      	str	r2, [r3, #0]
      g_I_pitch_period = I_PITCH_PERIOD;
 8003392:	4bbe      	ldr	r3, [pc, #760]	; (800368c <fly+0x5f4>)
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	601a      	str	r2, [r3, #0]
      g_D_pitch_gain = D_PITCH_GAIN;
 800339a:	4bbd      	ldr	r3, [pc, #756]	; (8003690 <fly+0x5f8>)
 800339c:	4abd      	ldr	r2, [pc, #756]	; (8003694 <fly+0x5fc>)
 800339e:	601a      	str	r2, [r3, #0]
      g_P_roll_gain = P_ROLL_GAIN;
 80033a0:	4bbd      	ldr	r3, [pc, #756]	; (8003698 <fly+0x600>)
 80033a2:	4ab8      	ldr	r2, [pc, #736]	; (8003684 <fly+0x5ec>)
 80033a4:	601a      	str	r2, [r3, #0]
      g_I_roll_gain = I_ROLL_GAIN;
 80033a6:	4bbd      	ldr	r3, [pc, #756]	; (800369c <fly+0x604>)
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	601a      	str	r2, [r3, #0]
      g_I_roll_period = I_ROLL_PERIOD;
 80033ae:	4bbc      	ldr	r3, [pc, #752]	; (80036a0 <fly+0x608>)
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	601a      	str	r2, [r3, #0]
      g_D_roll_gain = D_ROLL_GAIN;
 80033b6:	4bbb      	ldr	r3, [pc, #748]	; (80036a4 <fly+0x60c>)
 80033b8:	4ab6      	ldr	r2, [pc, #728]	; (8003694 <fly+0x5fc>)
 80033ba:	601a      	str	r2, [r3, #0]
      g_P_yaw_gain = P_YAW_GAIN;
 80033bc:	4bba      	ldr	r3, [pc, #744]	; (80036a8 <fly+0x610>)
 80033be:	4ab1      	ldr	r2, [pc, #708]	; (8003684 <fly+0x5ec>)
 80033c0:	601a      	str	r2, [r3, #0]
      g_I_yaw_gain = I_YAW_GAIN;
 80033c2:	4bba      	ldr	r3, [pc, #744]	; (80036ac <fly+0x614>)
 80033c4:	f04f 0200 	mov.w	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]
      g_I_yaw_period = I_YAW_PERIOD;
 80033ca:	4bb9      	ldr	r3, [pc, #740]	; (80036b0 <fly+0x618>)
 80033cc:	f04f 0200 	mov.w	r2, #0
 80033d0:	601a      	str	r2, [r3, #0]
      g_D_yaw_gain = D_YAW_GAIN;
 80033d2:	4bb8      	ldr	r3, [pc, #736]	; (80036b4 <fly+0x61c>)
 80033d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033d8:	601a      	str	r2, [r3, #0]

      // Reset counter before take off
      stop_counter = 0;
 80033da:	4bb7      	ldr	r3, [pc, #732]	; (80036b8 <fly+0x620>)
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]

      set_speed(INIT_SPEED, INIT_SPEED, INIT_SPEED, INIT_SPEED);
 80033e0:	f44f 6316 	mov.w	r3, #2400	; 0x960
 80033e4:	f44f 6216 	mov.w	r2, #2400	; 0x960
 80033e8:	f44f 6116 	mov.w	r1, #2400	; 0x960
 80033ec:	f44f 6016 	mov.w	r0, #2400	; 0x960
 80033f0:	f000 fe40 	bl	8004074 <set_speed>

      // Move sticks to make it ready to take off
      if (g_throttle <= MIN_THROTTLE && g_yaw <= MIN_YAW
 80033f4:	4bb1      	ldr	r3, [pc, #708]	; (80036bc <fly+0x624>)
 80033f6:	edd3 7a00 	vldr	s15, [r3]
 80033fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003402:	d901      	bls.n	8003408 <fly+0x370>
          && g_pitch <= MIN_PITCH && g_roll >= MAX_ROLL) {
        fly_mode = ready;
      }

      break;
 8003404:	f000 bdfc 	b.w	8004000 <fly+0xf68>
      if (g_throttle <= MIN_THROTTLE && g_yaw <= MIN_YAW
 8003408:	4bad      	ldr	r3, [pc, #692]	; (80036c0 <fly+0x628>)
 800340a:	edd3 7a00 	vldr	s15, [r3]
 800340e:	ed9f 7aad 	vldr	s14, [pc, #692]	; 80036c4 <fly+0x62c>
 8003412:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341a:	d901      	bls.n	8003420 <fly+0x388>
      break;
 800341c:	f000 bdf0 	b.w	8004000 <fly+0xf68>
          && g_pitch <= MIN_PITCH && g_roll >= MAX_ROLL) {
 8003420:	4ba9      	ldr	r3, [pc, #676]	; (80036c8 <fly+0x630>)
 8003422:	edd3 7a00 	vldr	s15, [r3]
 8003426:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 80036c4 <fly+0x62c>
 800342a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800342e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003432:	d901      	bls.n	8003438 <fly+0x3a0>
      break;
 8003434:	f000 bde4 	b.w	8004000 <fly+0xf68>
          && g_pitch <= MIN_PITCH && g_roll >= MAX_ROLL) {
 8003438:	4ba4      	ldr	r3, [pc, #656]	; (80036cc <fly+0x634>)
 800343a:	edd3 7a00 	vldr	s15, [r3]
 800343e:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 80036d0 <fly+0x638>
 8003442:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800344a:	da01      	bge.n	8003450 <fly+0x3b8>
      break;
 800344c:	f000 bdd8 	b.w	8004000 <fly+0xf68>
        fly_mode = ready;
 8003450:	4ba0      	ldr	r3, [pc, #640]	; (80036d4 <fly+0x63c>)
 8003452:	2201      	movs	r2, #1
 8003454:	701a      	strb	r2, [r3, #0]
      break;
 8003456:	f000 bdd3 	b.w	8004000 <fly+0xf68>
    case ready:
      // Reset accumulated integral before take off
      g_I_pitch_accumulated = 0;
 800345a:	4b9f      	ldr	r3, [pc, #636]	; (80036d8 <fly+0x640>)
 800345c:	f04f 0200 	mov.w	r2, #0
 8003460:	601a      	str	r2, [r3, #0]
      g_I_roll_accumulated = 0;
 8003462:	4b9e      	ldr	r3, [pc, #632]	; (80036dc <fly+0x644>)
 8003464:	f04f 0200 	mov.w	r2, #0
 8003468:	601a      	str	r2, [r3, #0]
      g_I_yaw_accumulated = 0;
 800346a:	4b9d      	ldr	r3, [pc, #628]	; (80036e0 <fly+0x648>)
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	601a      	str	r2, [r3, #0]

      // Reset angle before take off
      g_mpu6050.angle_z = 0;
 8003472:	4b9c      	ldr	r3, [pc, #624]	; (80036e4 <fly+0x64c>)
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	645a      	str	r2, [r3, #68]	; 0x44

      set_speed(MIN_SPEED, MIN_SPEED, MIN_SPEED, MIN_SPEED);
 800347a:	f640 2328 	movw	r3, #2600	; 0xa28
 800347e:	f640 2228 	movw	r2, #2600	; 0xa28
 8003482:	f640 2128 	movw	r1, #2600	; 0xa28
 8003486:	f640 2028 	movw	r0, #2600	; 0xa28
 800348a:	f000 fdf3 	bl	8004074 <set_speed>

      // Switch to fly mode
      if (g_throttle > 5) {
 800348e:	4b8b      	ldr	r3, [pc, #556]	; (80036bc <fly+0x624>)
 8003490:	edd3 7a00 	vldr	s15, [r3]
 8003494:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003498:	eef4 7ac7 	vcmpe.f32	s15, s14
 800349c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a0:	dc01      	bgt.n	80034a6 <fly+0x40e>
        fly_mode = moving;
      }

      break;
 80034a2:	f000 bdad 	b.w	8004000 <fly+0xf68>
        fly_mode = moving;
 80034a6:	4b8b      	ldr	r3, [pc, #556]	; (80036d4 <fly+0x63c>)
 80034a8:	2203      	movs	r2, #3
 80034aa:	701a      	strb	r2, [r3, #0]
      break;
 80034ac:	f000 bda8 	b.w	8004000 <fly+0xf68>
    case holding:

      break;
    case moving:
      g_P_pitch = LIMIT(g_angle_error_y*g_P_pitch_gain, MIN_PITCH_PROPORTION, MAX_PITCH_PROPORTION);
 80034b0:	4b8d      	ldr	r3, [pc, #564]	; (80036e8 <fly+0x650>)
 80034b2:	ed93 7a00 	vldr	s14, [r3]
 80034b6:	4b72      	ldr	r3, [pc, #456]	; (8003680 <fly+0x5e8>)
 80034b8:	edd3 7a00 	vldr	s15, [r3]
 80034bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034c0:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80036ec <fly+0x654>
 80034c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034cc:	d502      	bpl.n	80034d4 <fly+0x43c>
 80034ce:	eddf 7a87 	vldr	s15, [pc, #540]	; 80036ec <fly+0x654>
 80034d2:	e019      	b.n	8003508 <fly+0x470>
 80034d4:	4b84      	ldr	r3, [pc, #528]	; (80036e8 <fly+0x650>)
 80034d6:	ed93 7a00 	vldr	s14, [r3]
 80034da:	4b69      	ldr	r3, [pc, #420]	; (8003680 <fly+0x5e8>)
 80034dc:	edd3 7a00 	vldr	s15, [r3]
 80034e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034e4:	ed9f 7a82 	vldr	s14, [pc, #520]	; 80036f0 <fly+0x658>
 80034e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f0:	dd02      	ble.n	80034f8 <fly+0x460>
 80034f2:	eddf 7a7f 	vldr	s15, [pc, #508]	; 80036f0 <fly+0x658>
 80034f6:	e007      	b.n	8003508 <fly+0x470>
 80034f8:	4b7b      	ldr	r3, [pc, #492]	; (80036e8 <fly+0x650>)
 80034fa:	ed93 7a00 	vldr	s14, [r3]
 80034fe:	4b60      	ldr	r3, [pc, #384]	; (8003680 <fly+0x5e8>)
 8003500:	edd3 7a00 	vldr	s15, [r3]
 8003504:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003508:	4b7a      	ldr	r3, [pc, #488]	; (80036f4 <fly+0x65c>)
 800350a:	edc3 7a00 	vstr	s15, [r3]
      g_I_pitch_accumulated += g_angle_error_y*I_PITCH_PERIOD; // 0.005 = 1/FREQ
 800350e:	4b72      	ldr	r3, [pc, #456]	; (80036d8 <fly+0x640>)
 8003510:	edd3 7a00 	vldr	s15, [r3]
 8003514:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003518:	4b73      	ldr	r3, [pc, #460]	; (80036e8 <fly+0x650>)
 800351a:	edd3 7a00 	vldr	s15, [r3]
 800351e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003522:	ed9f 5b51 	vldr	d5, [pc, #324]	; 8003668 <fly+0x5d0>
 8003526:	ee27 7b05 	vmul.f64	d7, d7, d5
 800352a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800352e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003532:	4b69      	ldr	r3, [pc, #420]	; (80036d8 <fly+0x640>)
 8003534:	edc3 7a00 	vstr	s15, [r3]
      g_I_pitch_accumulated = LIMIT(g_I_pitch_accumulated, MIN_PITCH_INTEGRAL/g_I_pitch_gain, MAX_PITCH_INTEGRAL/g_I_pitch_gain);
 8003538:	4b67      	ldr	r3, [pc, #412]	; (80036d8 <fly+0x640>)
 800353a:	edd3 7a00 	vldr	s15, [r3]
 800353e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003542:	4b51      	ldr	r3, [pc, #324]	; (8003688 <fly+0x5f0>)
 8003544:	edd3 7a00 	vldr	s15, [r3]
 8003548:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800354c:	ed9f 4b48 	vldr	d4, [pc, #288]	; 8003670 <fly+0x5d8>
 8003550:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8003554:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800355c:	d507      	bpl.n	800356e <fly+0x4d6>
 800355e:	4b4a      	ldr	r3, [pc, #296]	; (8003688 <fly+0x5f0>)
 8003560:	ed93 7a00 	vldr	s14, [r3]
 8003564:	eddf 6a64 	vldr	s13, [pc, #400]	; 80036f8 <fly+0x660>
 8003568:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800356c:	e01d      	b.n	80035aa <fly+0x512>
 800356e:	4b5a      	ldr	r3, [pc, #360]	; (80036d8 <fly+0x640>)
 8003570:	edd3 7a00 	vldr	s15, [r3]
 8003574:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003578:	4b43      	ldr	r3, [pc, #268]	; (8003688 <fly+0x5f0>)
 800357a:	edd3 7a00 	vldr	s15, [r3]
 800357e:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8003582:	ed9f 4b3d 	vldr	d4, [pc, #244]	; 8003678 <fly+0x5e0>
 8003586:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800358a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800358e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003592:	dd07      	ble.n	80035a4 <fly+0x50c>
 8003594:	4b3c      	ldr	r3, [pc, #240]	; (8003688 <fly+0x5f0>)
 8003596:	ed93 7a00 	vldr	s14, [r3]
 800359a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80036fc <fly+0x664>
 800359e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035a2:	e002      	b.n	80035aa <fly+0x512>
 80035a4:	4b4c      	ldr	r3, [pc, #304]	; (80036d8 <fly+0x640>)
 80035a6:	edd3 7a00 	vldr	s15, [r3]
 80035aa:	4b4b      	ldr	r3, [pc, #300]	; (80036d8 <fly+0x640>)
 80035ac:	edc3 7a00 	vstr	s15, [r3]
      g_I_pitch = g_I_pitch_accumulated*g_I_pitch_gain;
 80035b0:	4b49      	ldr	r3, [pc, #292]	; (80036d8 <fly+0x640>)
 80035b2:	ed93 7a00 	vldr	s14, [r3]
 80035b6:	4b34      	ldr	r3, [pc, #208]	; (8003688 <fly+0x5f0>)
 80035b8:	edd3 7a00 	vldr	s15, [r3]
 80035bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c0:	4b4f      	ldr	r3, [pc, #316]	; (8003700 <fly+0x668>)
 80035c2:	edc3 7a00 	vstr	s15, [r3]
      g_D_pitch = LIMIT(gyro_x*g_D_pitch_gain, MIN_PITCH_DERIVATION, MAX_PITCH_DERIVATION);
 80035c6:	4b32      	ldr	r3, [pc, #200]	; (8003690 <fly+0x5f8>)
 80035c8:	ed93 7a00 	vldr	s14, [r3]
 80035cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80035d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035d4:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80036ec <fly+0x654>
 80035d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e0:	d502      	bpl.n	80035e8 <fly+0x550>
 80035e2:	eddf 7a42 	vldr	s15, [pc, #264]	; 80036ec <fly+0x654>
 80035e6:	e017      	b.n	8003618 <fly+0x580>
 80035e8:	4b29      	ldr	r3, [pc, #164]	; (8003690 <fly+0x5f8>)
 80035ea:	ed93 7a00 	vldr	s14, [r3]
 80035ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80035f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035f6:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80036f0 <fly+0x658>
 80035fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003602:	dd02      	ble.n	800360a <fly+0x572>
 8003604:	eddf 7a3a 	vldr	s15, [pc, #232]	; 80036f0 <fly+0x658>
 8003608:	e006      	b.n	8003618 <fly+0x580>
 800360a:	4b21      	ldr	r3, [pc, #132]	; (8003690 <fly+0x5f8>)
 800360c:	ed93 7a00 	vldr	s14, [r3]
 8003610:	edd7 7a04 	vldr	s15, [r7, #16]
 8003614:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003618:	4b3a      	ldr	r3, [pc, #232]	; (8003704 <fly+0x66c>)
 800361a:	edc3 7a00 	vstr	s15, [r3]

      g_P_roll = LIMIT(g_angle_error_x*g_P_roll_gain, MIN_ROLL_PROPORTION, MAX_ROLL_PROPORTION);
 800361e:	4b3a      	ldr	r3, [pc, #232]	; (8003708 <fly+0x670>)
 8003620:	ed93 7a00 	vldr	s14, [r3]
 8003624:	4b1c      	ldr	r3, [pc, #112]	; (8003698 <fly+0x600>)
 8003626:	edd3 7a00 	vldr	s15, [r3]
 800362a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80036ec <fly+0x654>
 8003632:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800363a:	d502      	bpl.n	8003642 <fly+0x5aa>
 800363c:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80036ec <fly+0x654>
 8003640:	e06c      	b.n	800371c <fly+0x684>
 8003642:	4b31      	ldr	r3, [pc, #196]	; (8003708 <fly+0x670>)
 8003644:	ed93 7a00 	vldr	s14, [r3]
 8003648:	4b13      	ldr	r3, [pc, #76]	; (8003698 <fly+0x600>)
 800364a:	edd3 7a00 	vldr	s15, [r3]
 800364e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003652:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80036f0 <fly+0x658>
 8003656:	eef4 7ac7 	vcmpe.f32	s15, s14
 800365a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800365e:	dd55      	ble.n	800370c <fly+0x674>
 8003660:	eddf 7a23 	vldr	s15, [pc, #140]	; 80036f0 <fly+0x658>
 8003664:	e05a      	b.n	800371c <fly+0x684>
 8003666:	bf00      	nop
	...
 8003674:	c0704000 	.word	0xc0704000
 8003678:	00000000 	.word	0x00000000
 800367c:	40704000 	.word	0x40704000
 8003680:	24000000 	.word	0x24000000
 8003684:	40e00000 	.word	0x40e00000
 8003688:	24000570 	.word	0x24000570
 800368c:	24000574 	.word	0x24000574
 8003690:	24000004 	.word	0x24000004
 8003694:	3fcccccd 	.word	0x3fcccccd
 8003698:	24000008 	.word	0x24000008
 800369c:	24000578 	.word	0x24000578
 80036a0:	2400057c 	.word	0x2400057c
 80036a4:	2400000c 	.word	0x2400000c
 80036a8:	24000010 	.word	0x24000010
 80036ac:	24000580 	.word	0x24000580
 80036b0:	24000584 	.word	0x24000584
 80036b4:	24000014 	.word	0x24000014
 80036b8:	24001028 	.word	0x24001028
 80036bc:	2400055c 	.word	0x2400055c
 80036c0:	24000568 	.word	0x24000568
 80036c4:	c2f40000 	.word	0xc2f40000
 80036c8:	24000560 	.word	0x24000560
 80036cc:	24000564 	.word	0x24000564
 80036d0:	42f40000 	.word	0x42f40000
 80036d4:	2400101c 	.word	0x2400101c
 80036d8:	24000424 	.word	0x24000424
 80036dc:	24000434 	.word	0x24000434
 80036e0:	24000444 	.word	0x24000444
 80036e4:	24000eec 	.word	0x24000eec
 80036e8:	24000414 	.word	0x24000414
 80036ec:	c4430000 	.word	0xc4430000
 80036f0:	44430000 	.word	0x44430000
 80036f4:	2400041c 	.word	0x2400041c
 80036f8:	c3820000 	.word	0xc3820000
 80036fc:	43820000 	.word	0x43820000
 8003700:	24000420 	.word	0x24000420
 8003704:	24000428 	.word	0x24000428
 8003708:	24000410 	.word	0x24000410
 800370c:	4baa      	ldr	r3, [pc, #680]	; (80039b8 <fly+0x920>)
 800370e:	ed93 7a00 	vldr	s14, [r3]
 8003712:	4baa      	ldr	r3, [pc, #680]	; (80039bc <fly+0x924>)
 8003714:	edd3 7a00 	vldr	s15, [r3]
 8003718:	ee67 7a27 	vmul.f32	s15, s14, s15
 800371c:	4ba8      	ldr	r3, [pc, #672]	; (80039c0 <fly+0x928>)
 800371e:	edc3 7a00 	vstr	s15, [r3]
      g_I_roll_accumulated += g_angle_error_x*I_ROLL_PERIOD;
 8003722:	4ba8      	ldr	r3, [pc, #672]	; (80039c4 <fly+0x92c>)
 8003724:	edd3 7a00 	vldr	s15, [r3]
 8003728:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800372c:	4ba2      	ldr	r3, [pc, #648]	; (80039b8 <fly+0x920>)
 800372e:	edd3 7a00 	vldr	s15, [r3]
 8003732:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003736:	ed9f 5b96 	vldr	d5, [pc, #600]	; 8003990 <fly+0x8f8>
 800373a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800373e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003742:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003746:	4b9f      	ldr	r3, [pc, #636]	; (80039c4 <fly+0x92c>)
 8003748:	edc3 7a00 	vstr	s15, [r3]
      g_I_roll_accumulated = LIMIT(g_I_roll_accumulated, MIN_ROLL_INTEGRAL/g_I_roll_gain, MAX_ROLL_INTEGRAL/g_I_roll_gain);
 800374c:	4b9d      	ldr	r3, [pc, #628]	; (80039c4 <fly+0x92c>)
 800374e:	edd3 7a00 	vldr	s15, [r3]
 8003752:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003756:	4b9c      	ldr	r3, [pc, #624]	; (80039c8 <fly+0x930>)
 8003758:	edd3 7a00 	vldr	s15, [r3]
 800375c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8003760:	ed9f 4b8d 	vldr	d4, [pc, #564]	; 8003998 <fly+0x900>
 8003764:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8003768:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800376c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003770:	d507      	bpl.n	8003782 <fly+0x6ea>
 8003772:	4b95      	ldr	r3, [pc, #596]	; (80039c8 <fly+0x930>)
 8003774:	ed93 7a00 	vldr	s14, [r3]
 8003778:	eddf 6a94 	vldr	s13, [pc, #592]	; 80039cc <fly+0x934>
 800377c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003780:	e01d      	b.n	80037be <fly+0x726>
 8003782:	4b90      	ldr	r3, [pc, #576]	; (80039c4 <fly+0x92c>)
 8003784:	edd3 7a00 	vldr	s15, [r3]
 8003788:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800378c:	4b8e      	ldr	r3, [pc, #568]	; (80039c8 <fly+0x930>)
 800378e:	edd3 7a00 	vldr	s15, [r3]
 8003792:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8003796:	ed9f 4b82 	vldr	d4, [pc, #520]	; 80039a0 <fly+0x908>
 800379a:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800379e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80037a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a6:	dd07      	ble.n	80037b8 <fly+0x720>
 80037a8:	4b87      	ldr	r3, [pc, #540]	; (80039c8 <fly+0x930>)
 80037aa:	ed93 7a00 	vldr	s14, [r3]
 80037ae:	eddf 6a88 	vldr	s13, [pc, #544]	; 80039d0 <fly+0x938>
 80037b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037b6:	e002      	b.n	80037be <fly+0x726>
 80037b8:	4b82      	ldr	r3, [pc, #520]	; (80039c4 <fly+0x92c>)
 80037ba:	edd3 7a00 	vldr	s15, [r3]
 80037be:	4b81      	ldr	r3, [pc, #516]	; (80039c4 <fly+0x92c>)
 80037c0:	edc3 7a00 	vstr	s15, [r3]
      g_I_roll = g_I_roll_accumulated*g_I_roll_gain;
 80037c4:	4b7f      	ldr	r3, [pc, #508]	; (80039c4 <fly+0x92c>)
 80037c6:	ed93 7a00 	vldr	s14, [r3]
 80037ca:	4b7f      	ldr	r3, [pc, #508]	; (80039c8 <fly+0x930>)
 80037cc:	edd3 7a00 	vldr	s15, [r3]
 80037d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037d4:	4b7f      	ldr	r3, [pc, #508]	; (80039d4 <fly+0x93c>)
 80037d6:	edc3 7a00 	vstr	s15, [r3]
      g_D_roll = LIMIT(gyro_y*g_D_roll_gain, MIN_ROLL_DERIVATION, MAX_ROLL_DERIVATION);
 80037da:	4b7f      	ldr	r3, [pc, #508]	; (80039d8 <fly+0x940>)
 80037dc:	ed93 7a00 	vldr	s14, [r3]
 80037e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80037e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037e8:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 80039dc <fly+0x944>
 80037ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037f4:	d502      	bpl.n	80037fc <fly+0x764>
 80037f6:	eddf 7a79 	vldr	s15, [pc, #484]	; 80039dc <fly+0x944>
 80037fa:	e017      	b.n	800382c <fly+0x794>
 80037fc:	4b76      	ldr	r3, [pc, #472]	; (80039d8 <fly+0x940>)
 80037fe:	ed93 7a00 	vldr	s14, [r3]
 8003802:	edd7 7a03 	vldr	s15, [r7, #12]
 8003806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800380a:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80039e0 <fly+0x948>
 800380e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003816:	dd02      	ble.n	800381e <fly+0x786>
 8003818:	eddf 7a71 	vldr	s15, [pc, #452]	; 80039e0 <fly+0x948>
 800381c:	e006      	b.n	800382c <fly+0x794>
 800381e:	4b6e      	ldr	r3, [pc, #440]	; (80039d8 <fly+0x940>)
 8003820:	ed93 7a00 	vldr	s14, [r3]
 8003824:	edd7 7a03 	vldr	s15, [r7, #12]
 8003828:	ee67 7a27 	vmul.f32	s15, s14, s15
 800382c:	4b6d      	ldr	r3, [pc, #436]	; (80039e4 <fly+0x94c>)
 800382e:	edc3 7a00 	vstr	s15, [r3]

      g_P_yaw = LIMIT(g_angle_error_z*g_P_yaw_gain, MIN_YAW_PROPORTION, MAX_YAW_PROPORTION);
 8003832:	4b6d      	ldr	r3, [pc, #436]	; (80039e8 <fly+0x950>)
 8003834:	ed93 7a00 	vldr	s14, [r3]
 8003838:	4b6c      	ldr	r3, [pc, #432]	; (80039ec <fly+0x954>)
 800383a:	edd3 7a00 	vldr	s15, [r3]
 800383e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003842:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80039dc <fly+0x944>
 8003846:	eef4 7ac7 	vcmpe.f32	s15, s14
 800384a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800384e:	d502      	bpl.n	8003856 <fly+0x7be>
 8003850:	eddf 7a62 	vldr	s15, [pc, #392]	; 80039dc <fly+0x944>
 8003854:	e019      	b.n	800388a <fly+0x7f2>
 8003856:	4b64      	ldr	r3, [pc, #400]	; (80039e8 <fly+0x950>)
 8003858:	ed93 7a00 	vldr	s14, [r3]
 800385c:	4b63      	ldr	r3, [pc, #396]	; (80039ec <fly+0x954>)
 800385e:	edd3 7a00 	vldr	s15, [r3]
 8003862:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003866:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80039e0 <fly+0x948>
 800386a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800386e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003872:	dd02      	ble.n	800387a <fly+0x7e2>
 8003874:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80039e0 <fly+0x948>
 8003878:	e007      	b.n	800388a <fly+0x7f2>
 800387a:	4b5b      	ldr	r3, [pc, #364]	; (80039e8 <fly+0x950>)
 800387c:	ed93 7a00 	vldr	s14, [r3]
 8003880:	4b5a      	ldr	r3, [pc, #360]	; (80039ec <fly+0x954>)
 8003882:	edd3 7a00 	vldr	s15, [r3]
 8003886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800388a:	4b59      	ldr	r3, [pc, #356]	; (80039f0 <fly+0x958>)
 800388c:	edc3 7a00 	vstr	s15, [r3]
      g_I_yaw_accumulated += g_angle_error_z*I_YAW_PERIOD;
 8003890:	4b58      	ldr	r3, [pc, #352]	; (80039f4 <fly+0x95c>)
 8003892:	edd3 7a00 	vldr	s15, [r3]
 8003896:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800389a:	4b53      	ldr	r3, [pc, #332]	; (80039e8 <fly+0x950>)
 800389c:	edd3 7a00 	vldr	s15, [r3]
 80038a0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80038a4:	ed9f 5b3a 	vldr	d5, [pc, #232]	; 8003990 <fly+0x8f8>
 80038a8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80038ac:	ee36 7b07 	vadd.f64	d7, d6, d7
 80038b0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80038b4:	4b4f      	ldr	r3, [pc, #316]	; (80039f4 <fly+0x95c>)
 80038b6:	edc3 7a00 	vstr	s15, [r3]
      g_I_yaw_accumulated = LIMIT(g_I_yaw_accumulated, MIN_YAW_INTEGRAL/g_I_yaw_gain, MAX_YAW_INTEGRAL/g_I_yaw_gain);
 80038ba:	4b4e      	ldr	r3, [pc, #312]	; (80039f4 <fly+0x95c>)
 80038bc:	edd3 7a00 	vldr	s15, [r3]
 80038c0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80038c4:	4b4c      	ldr	r3, [pc, #304]	; (80039f8 <fly+0x960>)
 80038c6:	edd3 7a00 	vldr	s15, [r3]
 80038ca:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80038ce:	ed9f 4b36 	vldr	d4, [pc, #216]	; 80039a8 <fly+0x910>
 80038d2:	ee84 7b05 	vdiv.f64	d7, d4, d5
 80038d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80038da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038de:	d507      	bpl.n	80038f0 <fly+0x858>
 80038e0:	4b45      	ldr	r3, [pc, #276]	; (80039f8 <fly+0x960>)
 80038e2:	ed93 7a00 	vldr	s14, [r3]
 80038e6:	eddf 6a45 	vldr	s13, [pc, #276]	; 80039fc <fly+0x964>
 80038ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038ee:	e01d      	b.n	800392c <fly+0x894>
 80038f0:	4b40      	ldr	r3, [pc, #256]	; (80039f4 <fly+0x95c>)
 80038f2:	edd3 7a00 	vldr	s15, [r3]
 80038f6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80038fa:	4b3f      	ldr	r3, [pc, #252]	; (80039f8 <fly+0x960>)
 80038fc:	edd3 7a00 	vldr	s15, [r3]
 8003900:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8003904:	ed9f 4b2a 	vldr	d4, [pc, #168]	; 80039b0 <fly+0x918>
 8003908:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800390c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003914:	dd07      	ble.n	8003926 <fly+0x88e>
 8003916:	4b38      	ldr	r3, [pc, #224]	; (80039f8 <fly+0x960>)
 8003918:	ed93 7a00 	vldr	s14, [r3]
 800391c:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003a00 <fly+0x968>
 8003920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003924:	e002      	b.n	800392c <fly+0x894>
 8003926:	4b33      	ldr	r3, [pc, #204]	; (80039f4 <fly+0x95c>)
 8003928:	edd3 7a00 	vldr	s15, [r3]
 800392c:	4b31      	ldr	r3, [pc, #196]	; (80039f4 <fly+0x95c>)
 800392e:	edc3 7a00 	vstr	s15, [r3]
      g_I_yaw = g_I_yaw_accumulated*g_I_yaw_gain;
 8003932:	4b30      	ldr	r3, [pc, #192]	; (80039f4 <fly+0x95c>)
 8003934:	ed93 7a00 	vldr	s14, [r3]
 8003938:	4b2f      	ldr	r3, [pc, #188]	; (80039f8 <fly+0x960>)
 800393a:	edd3 7a00 	vldr	s15, [r3]
 800393e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003942:	4b30      	ldr	r3, [pc, #192]	; (8003a04 <fly+0x96c>)
 8003944:	edc3 7a00 	vstr	s15, [r3]
      g_D_yaw = LIMIT(gyro_z*g_D_yaw_gain, MIN_YAW_DERIVATION, MAX_YAW_DERIVATION);
 8003948:	4b2f      	ldr	r3, [pc, #188]	; (8003a08 <fly+0x970>)
 800394a:	ed93 7a00 	vldr	s14, [r3]
 800394e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003956:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80039dc <fly+0x944>
 800395a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800395e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003962:	d502      	bpl.n	800396a <fly+0x8d2>
 8003964:	eddf 7a1d 	vldr	s15, [pc, #116]	; 80039dc <fly+0x944>
 8003968:	e057      	b.n	8003a1a <fly+0x982>
 800396a:	4b27      	ldr	r3, [pc, #156]	; (8003a08 <fly+0x970>)
 800396c:	ed93 7a00 	vldr	s14, [r3]
 8003970:	edd7 7a02 	vldr	s15, [r7, #8]
 8003974:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003978:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80039e0 <fly+0x948>
 800397c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003984:	dd42      	ble.n	8003a0c <fly+0x974>
 8003986:	eddf 7a16 	vldr	s15, [pc, #88]	; 80039e0 <fly+0x948>
 800398a:	e046      	b.n	8003a1a <fly+0x982>
 800398c:	f3af 8000 	nop.w
	...
 800399c:	c0604000 	.word	0xc0604000
 80039a0:	00000000 	.word	0x00000000
 80039a4:	40604000 	.word	0x40604000
 80039a8:	00000000 	.word	0x00000000
 80039ac:	c0704000 	.word	0xc0704000
 80039b0:	00000000 	.word	0x00000000
 80039b4:	40704000 	.word	0x40704000
 80039b8:	24000410 	.word	0x24000410
 80039bc:	24000008 	.word	0x24000008
 80039c0:	2400042c 	.word	0x2400042c
 80039c4:	24000434 	.word	0x24000434
 80039c8:	24000578 	.word	0x24000578
 80039cc:	c3020000 	.word	0xc3020000
 80039d0:	43020000 	.word	0x43020000
 80039d4:	24000430 	.word	0x24000430
 80039d8:	2400000c 	.word	0x2400000c
 80039dc:	c4430000 	.word	0xc4430000
 80039e0:	44430000 	.word	0x44430000
 80039e4:	24000438 	.word	0x24000438
 80039e8:	24000418 	.word	0x24000418
 80039ec:	24000010 	.word	0x24000010
 80039f0:	2400043c 	.word	0x2400043c
 80039f4:	24000444 	.word	0x24000444
 80039f8:	24000580 	.word	0x24000580
 80039fc:	c3820000 	.word	0xc3820000
 8003a00:	43820000 	.word	0x43820000
 8003a04:	24000440 	.word	0x24000440
 8003a08:	24000014 	.word	0x24000014
 8003a0c:	4bc0      	ldr	r3, [pc, #768]	; (8003d10 <fly+0xc78>)
 8003a0e:	ed93 7a00 	vldr	s14, [r3]
 8003a12:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a1a:	4bbe      	ldr	r3, [pc, #760]	; (8003d14 <fly+0xc7c>)
 8003a1c:	edc3 7a00 	vstr	s15, [r3]

      float background = MIN_SPEED + 5*(15.81f*sqrt(g_throttle));
 8003a20:	4bbd      	ldr	r3, [pc, #756]	; (8003d18 <fly+0xc80>)
 8003a22:	edd3 7a00 	vldr	s15, [r3]
 8003a26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003a2a:	eeb0 0b47 	vmov.f64	d0, d7
 8003a2e:	f00d fa27 	bl	8010e80 <sqrt>
 8003a32:	eeb0 7b40 	vmov.f64	d7, d0
 8003a36:	ed9f 6bb2 	vldr	d6, [pc, #712]	; 8003d00 <fly+0xc68>
 8003a3a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003a3e:	eeb1 6b04 	vmov.f64	d6, #20	; 0x40a00000  5.0
 8003a42:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003a46:	ed9f 6bb0 	vldr	d6, [pc, #704]	; 8003d08 <fly+0xc70>
 8003a4a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8003a4e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003a52:	edc7 7a00 	vstr	s15, [r7]

      g_sig1 = background + (g_P_pitch + g_I_pitch + g_D_pitch + g_drift_pitch) - (g_P_roll + g_I_roll + g_D_roll + g_drift_roll) + (g_P_yaw + g_I_yaw + g_D_yaw);
 8003a56:	4bb1      	ldr	r3, [pc, #708]	; (8003d1c <fly+0xc84>)
 8003a58:	ed93 7a00 	vldr	s14, [r3]
 8003a5c:	4bb0      	ldr	r3, [pc, #704]	; (8003d20 <fly+0xc88>)
 8003a5e:	edd3 7a00 	vldr	s15, [r3]
 8003a62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a66:	4baf      	ldr	r3, [pc, #700]	; (8003d24 <fly+0xc8c>)
 8003a68:	edd3 7a00 	vldr	s15, [r3]
 8003a6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a70:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a78:	edd7 7a00 	vldr	s15, [r7]
 8003a7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a80:	4ba9      	ldr	r3, [pc, #676]	; (8003d28 <fly+0xc90>)
 8003a82:	edd3 6a00 	vldr	s13, [r3]
 8003a86:	4ba9      	ldr	r3, [pc, #676]	; (8003d2c <fly+0xc94>)
 8003a88:	edd3 7a00 	vldr	s15, [r3]
 8003a8c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003a90:	4ba7      	ldr	r3, [pc, #668]	; (8003d30 <fly+0xc98>)
 8003a92:	edd3 7a00 	vldr	s15, [r3]
 8003a96:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003a9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003aa2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003aa6:	4ba3      	ldr	r3, [pc, #652]	; (8003d34 <fly+0xc9c>)
 8003aa8:	edd3 6a00 	vldr	s13, [r3]
 8003aac:	4ba2      	ldr	r3, [pc, #648]	; (8003d38 <fly+0xca0>)
 8003aae:	edd3 7a00 	vldr	s15, [r3]
 8003ab2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003ab6:	4b97      	ldr	r3, [pc, #604]	; (8003d14 <fly+0xc7c>)
 8003ab8:	edd3 7a00 	vldr	s15, [r3]
 8003abc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ac0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ac4:	4b9d      	ldr	r3, [pc, #628]	; (8003d3c <fly+0xca4>)
 8003ac6:	edc3 7a00 	vstr	s15, [r3]
      g_sig2 = background + (g_P_pitch + g_I_pitch + g_D_pitch + g_drift_pitch) + (g_P_roll + g_I_roll + g_D_roll + g_drift_roll) - (g_P_yaw + g_I_yaw + g_D_yaw);
 8003aca:	4b94      	ldr	r3, [pc, #592]	; (8003d1c <fly+0xc84>)
 8003acc:	ed93 7a00 	vldr	s14, [r3]
 8003ad0:	4b93      	ldr	r3, [pc, #588]	; (8003d20 <fly+0xc88>)
 8003ad2:	edd3 7a00 	vldr	s15, [r3]
 8003ad6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ada:	4b92      	ldr	r3, [pc, #584]	; (8003d24 <fly+0xc8c>)
 8003adc:	edd3 7a00 	vldr	s15, [r3]
 8003ae0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ae4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003ae8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003aec:	edd7 7a00 	vldr	s15, [r7]
 8003af0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003af4:	4b8c      	ldr	r3, [pc, #560]	; (8003d28 <fly+0xc90>)
 8003af6:	edd3 6a00 	vldr	s13, [r3]
 8003afa:	4b8c      	ldr	r3, [pc, #560]	; (8003d2c <fly+0xc94>)
 8003afc:	edd3 7a00 	vldr	s15, [r3]
 8003b00:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003b04:	4b8a      	ldr	r3, [pc, #552]	; (8003d30 <fly+0xc98>)
 8003b06:	edd3 7a00 	vldr	s15, [r3]
 8003b0a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003b0e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b1a:	4b86      	ldr	r3, [pc, #536]	; (8003d34 <fly+0xc9c>)
 8003b1c:	edd3 6a00 	vldr	s13, [r3]
 8003b20:	4b85      	ldr	r3, [pc, #532]	; (8003d38 <fly+0xca0>)
 8003b22:	edd3 7a00 	vldr	s15, [r3]
 8003b26:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003b2a:	4b7a      	ldr	r3, [pc, #488]	; (8003d14 <fly+0xc7c>)
 8003b2c:	edd3 7a00 	vldr	s15, [r3]
 8003b30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b38:	4b81      	ldr	r3, [pc, #516]	; (8003d40 <fly+0xca8>)
 8003b3a:	edc3 7a00 	vstr	s15, [r3]
      g_sig3 = background - (g_P_pitch + g_I_pitch + g_D_pitch + g_drift_pitch) + (g_P_roll + g_I_roll + g_D_roll + g_drift_roll) + (g_P_yaw + g_I_yaw + g_D_yaw);
 8003b3e:	4b77      	ldr	r3, [pc, #476]	; (8003d1c <fly+0xc84>)
 8003b40:	ed93 7a00 	vldr	s14, [r3]
 8003b44:	4b76      	ldr	r3, [pc, #472]	; (8003d20 <fly+0xc88>)
 8003b46:	edd3 7a00 	vldr	s15, [r3]
 8003b4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b4e:	4b75      	ldr	r3, [pc, #468]	; (8003d24 <fly+0xc8c>)
 8003b50:	edd3 7a00 	vldr	s15, [r3]
 8003b54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b58:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003b5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b60:	ed97 7a00 	vldr	s14, [r7]
 8003b64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003b68:	4b6f      	ldr	r3, [pc, #444]	; (8003d28 <fly+0xc90>)
 8003b6a:	edd3 6a00 	vldr	s13, [r3]
 8003b6e:	4b6f      	ldr	r3, [pc, #444]	; (8003d2c <fly+0xc94>)
 8003b70:	edd3 7a00 	vldr	s15, [r3]
 8003b74:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003b78:	4b6d      	ldr	r3, [pc, #436]	; (8003d30 <fly+0xc98>)
 8003b7a:	edd3 7a00 	vldr	s15, [r3]
 8003b7e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003b82:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b8e:	4b69      	ldr	r3, [pc, #420]	; (8003d34 <fly+0xc9c>)
 8003b90:	edd3 6a00 	vldr	s13, [r3]
 8003b94:	4b68      	ldr	r3, [pc, #416]	; (8003d38 <fly+0xca0>)
 8003b96:	edd3 7a00 	vldr	s15, [r3]
 8003b9a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003b9e:	4b5d      	ldr	r3, [pc, #372]	; (8003d14 <fly+0xc7c>)
 8003ba0:	edd3 7a00 	vldr	s15, [r3]
 8003ba4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ba8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bac:	4b65      	ldr	r3, [pc, #404]	; (8003d44 <fly+0xcac>)
 8003bae:	edc3 7a00 	vstr	s15, [r3]
      g_sig4 = background - (g_P_pitch + g_I_pitch + g_D_pitch + g_drift_pitch) - (g_P_roll + g_I_roll + g_D_roll + g_drift_roll) - (g_P_yaw + g_I_yaw + g_D_yaw);
 8003bb2:	4b5a      	ldr	r3, [pc, #360]	; (8003d1c <fly+0xc84>)
 8003bb4:	ed93 7a00 	vldr	s14, [r3]
 8003bb8:	4b59      	ldr	r3, [pc, #356]	; (8003d20 <fly+0xc88>)
 8003bba:	edd3 7a00 	vldr	s15, [r3]
 8003bbe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bc2:	4b58      	ldr	r3, [pc, #352]	; (8003d24 <fly+0xc8c>)
 8003bc4:	edd3 7a00 	vldr	s15, [r3]
 8003bc8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bcc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003bd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bd4:	ed97 7a00 	vldr	s14, [r7]
 8003bd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003bdc:	4b52      	ldr	r3, [pc, #328]	; (8003d28 <fly+0xc90>)
 8003bde:	edd3 6a00 	vldr	s13, [r3]
 8003be2:	4b52      	ldr	r3, [pc, #328]	; (8003d2c <fly+0xc94>)
 8003be4:	edd3 7a00 	vldr	s15, [r3]
 8003be8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003bec:	4b50      	ldr	r3, [pc, #320]	; (8003d30 <fly+0xc98>)
 8003bee:	edd3 7a00 	vldr	s15, [r3]
 8003bf2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003bf6:	edd7 7a08 	vldr	s15, [r7, #32]
 8003bfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bfe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c02:	4b4c      	ldr	r3, [pc, #304]	; (8003d34 <fly+0xc9c>)
 8003c04:	edd3 6a00 	vldr	s13, [r3]
 8003c08:	4b4b      	ldr	r3, [pc, #300]	; (8003d38 <fly+0xca0>)
 8003c0a:	edd3 7a00 	vldr	s15, [r3]
 8003c0e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003c12:	4b40      	ldr	r3, [pc, #256]	; (8003d14 <fly+0xc7c>)
 8003c14:	edd3 7a00 	vldr	s15, [r3]
 8003c18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c20:	4b49      	ldr	r3, [pc, #292]	; (8003d48 <fly+0xcb0>)
 8003c22:	edc3 7a00 	vstr	s15, [r3]

      g_sig1 = LIMIT(g_sig1, MIN_SPEED, MAX_SPEED);
 8003c26:	4b45      	ldr	r3, [pc, #276]	; (8003d3c <fly+0xca4>)
 8003c28:	edd3 7a00 	vldr	s15, [r3]
 8003c2c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003d4c <fly+0xcb4>
 8003c30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c38:	d501      	bpl.n	8003c3e <fly+0xba6>
 8003c3a:	4b45      	ldr	r3, [pc, #276]	; (8003d50 <fly+0xcb8>)
 8003c3c:	e00d      	b.n	8003c5a <fly+0xbc2>
 8003c3e:	4b3f      	ldr	r3, [pc, #252]	; (8003d3c <fly+0xca4>)
 8003c40:	edd3 7a00 	vldr	s15, [r3]
 8003c44:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8003d54 <fly+0xcbc>
 8003c48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c50:	dd01      	ble.n	8003c56 <fly+0xbbe>
 8003c52:	4b41      	ldr	r3, [pc, #260]	; (8003d58 <fly+0xcc0>)
 8003c54:	e001      	b.n	8003c5a <fly+0xbc2>
 8003c56:	4b39      	ldr	r3, [pc, #228]	; (8003d3c <fly+0xca4>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a38      	ldr	r2, [pc, #224]	; (8003d3c <fly+0xca4>)
 8003c5c:	6013      	str	r3, [r2, #0]
      g_sig2 = LIMIT(g_sig2, MIN_SPEED, MAX_SPEED);
 8003c5e:	4b38      	ldr	r3, [pc, #224]	; (8003d40 <fly+0xca8>)
 8003c60:	edd3 7a00 	vldr	s15, [r3]
 8003c64:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003d4c <fly+0xcb4>
 8003c68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c70:	d501      	bpl.n	8003c76 <fly+0xbde>
 8003c72:	4b37      	ldr	r3, [pc, #220]	; (8003d50 <fly+0xcb8>)
 8003c74:	e00d      	b.n	8003c92 <fly+0xbfa>
 8003c76:	4b32      	ldr	r3, [pc, #200]	; (8003d40 <fly+0xca8>)
 8003c78:	edd3 7a00 	vldr	s15, [r3]
 8003c7c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003d54 <fly+0xcbc>
 8003c80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c88:	dd01      	ble.n	8003c8e <fly+0xbf6>
 8003c8a:	4b33      	ldr	r3, [pc, #204]	; (8003d58 <fly+0xcc0>)
 8003c8c:	e001      	b.n	8003c92 <fly+0xbfa>
 8003c8e:	4b2c      	ldr	r3, [pc, #176]	; (8003d40 <fly+0xca8>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a2b      	ldr	r2, [pc, #172]	; (8003d40 <fly+0xca8>)
 8003c94:	6013      	str	r3, [r2, #0]
      g_sig3 = LIMIT(g_sig3, MIN_SPEED, MAX_SPEED);
 8003c96:	4b2b      	ldr	r3, [pc, #172]	; (8003d44 <fly+0xcac>)
 8003c98:	edd3 7a00 	vldr	s15, [r3]
 8003c9c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8003d4c <fly+0xcb4>
 8003ca0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ca8:	d501      	bpl.n	8003cae <fly+0xc16>
 8003caa:	4b29      	ldr	r3, [pc, #164]	; (8003d50 <fly+0xcb8>)
 8003cac:	e00d      	b.n	8003cca <fly+0xc32>
 8003cae:	4b25      	ldr	r3, [pc, #148]	; (8003d44 <fly+0xcac>)
 8003cb0:	edd3 7a00 	vldr	s15, [r3]
 8003cb4:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003d54 <fly+0xcbc>
 8003cb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc0:	dd01      	ble.n	8003cc6 <fly+0xc2e>
 8003cc2:	4b25      	ldr	r3, [pc, #148]	; (8003d58 <fly+0xcc0>)
 8003cc4:	e001      	b.n	8003cca <fly+0xc32>
 8003cc6:	4b1f      	ldr	r3, [pc, #124]	; (8003d44 <fly+0xcac>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a1e      	ldr	r2, [pc, #120]	; (8003d44 <fly+0xcac>)
 8003ccc:	6013      	str	r3, [r2, #0]
      g_sig4 = LIMIT(g_sig4, MIN_SPEED, MAX_SPEED);
 8003cce:	4b1e      	ldr	r3, [pc, #120]	; (8003d48 <fly+0xcb0>)
 8003cd0:	edd3 7a00 	vldr	s15, [r3]
 8003cd4:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003d4c <fly+0xcb4>
 8003cd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce0:	d501      	bpl.n	8003ce6 <fly+0xc4e>
 8003ce2:	4b1b      	ldr	r3, [pc, #108]	; (8003d50 <fly+0xcb8>)
 8003ce4:	e03c      	b.n	8003d60 <fly+0xcc8>
 8003ce6:	4b18      	ldr	r3, [pc, #96]	; (8003d48 <fly+0xcb0>)
 8003ce8:	edd3 7a00 	vldr	s15, [r3]
 8003cec:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003d54 <fly+0xcbc>
 8003cf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cf8:	dd30      	ble.n	8003d5c <fly+0xcc4>
 8003cfa:	4b17      	ldr	r3, [pc, #92]	; (8003d58 <fly+0xcc0>)
 8003cfc:	e030      	b.n	8003d60 <fly+0xcc8>
 8003cfe:	bf00      	nop
 8003d00:	60000000 	.word	0x60000000
 8003d04:	402f9eb8 	.word	0x402f9eb8
 8003d08:	00000000 	.word	0x00000000
 8003d0c:	40a45000 	.word	0x40a45000
 8003d10:	24000014 	.word	0x24000014
 8003d14:	24000448 	.word	0x24000448
 8003d18:	2400055c 	.word	0x2400055c
 8003d1c:	2400041c 	.word	0x2400041c
 8003d20:	24000420 	.word	0x24000420
 8003d24:	24000428 	.word	0x24000428
 8003d28:	2400042c 	.word	0x2400042c
 8003d2c:	24000430 	.word	0x24000430
 8003d30:	24000438 	.word	0x24000438
 8003d34:	2400043c 	.word	0x2400043c
 8003d38:	24000440 	.word	0x24000440
 8003d3c:	2400044c 	.word	0x2400044c
 8003d40:	24000450 	.word	0x24000450
 8003d44:	24000454 	.word	0x24000454
 8003d48:	24000458 	.word	0x24000458
 8003d4c:	45228000 	.word	0x45228000
 8003d50:	45228000 	.word	0x45228000
 8003d54:	45a28000 	.word	0x45a28000
 8003d58:	45a28000 	.word	0x45a28000
 8003d5c:	4baa      	ldr	r3, [pc, #680]	; (8004008 <fly+0xf70>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4aa9      	ldr	r2, [pc, #676]	; (8004008 <fly+0xf70>)
 8003d62:	6013      	str	r3, [r2, #0]

      set_speed(g_sig1, g_sig2, g_sig3, g_sig4);
 8003d64:	4ba9      	ldr	r3, [pc, #676]	; (800400c <fly+0xf74>)
 8003d66:	edd3 7a00 	vldr	s15, [r3]
 8003d6a:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8003d6e:	4ba8      	ldr	r3, [pc, #672]	; (8004010 <fly+0xf78>)
 8003d70:	edd3 7a00 	vldr	s15, [r3]
 8003d74:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8003d78:	4ba6      	ldr	r3, [pc, #664]	; (8004014 <fly+0xf7c>)
 8003d7a:	edd3 7a00 	vldr	s15, [r3]
 8003d7e:	eebc 6ae7 	vcvt.u32.f32	s12, s15
 8003d82:	4ba1      	ldr	r3, [pc, #644]	; (8004008 <fly+0xf70>)
 8003d84:	edd3 7a00 	vldr	s15, [r3]
 8003d88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d8c:	ee17 3a90 	vmov	r3, s15
 8003d90:	ee16 2a10 	vmov	r2, s12
 8003d94:	ee16 1a90 	vmov	r1, s13
 8003d98:	ee17 0a10 	vmov	r0, s14
 8003d9c:	f000 f96a 	bl	8004074 <set_speed>

      // Pull down the stick to stop
      if (g_throttle <= MIN_THROTTLE) {
 8003da0:	4b9d      	ldr	r3, [pc, #628]	; (8004018 <fly+0xf80>)
 8003da2:	edd3 7a00 	vldr	s15, [r3]
 8003da6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dae:	d80b      	bhi.n	8003dc8 <fly+0xd30>
        if (stop_counter >= 10) {
 8003db0:	4b9a      	ldr	r3, [pc, #616]	; (800401c <fly+0xf84>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2b09      	cmp	r3, #9
 8003db6:	dd02      	ble.n	8003dbe <fly+0xd26>
          fly_mode = init;
 8003db8:	4b99      	ldr	r3, [pc, #612]	; (8004020 <fly+0xf88>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
        }

        stop_counter += 1;
 8003dbe:	4b97      	ldr	r3, [pc, #604]	; (800401c <fly+0xf84>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	4a95      	ldr	r2, [pc, #596]	; (800401c <fly+0xf84>)
 8003dc6:	6013      	str	r3, [r2, #0]
      }

      // Stop if angle too large (crashed), can disable if test with the rig
      if (g_angle_error_x < -90 || g_angle_error_x > 90 || g_angle_error_y < -90 || g_angle_error_y > 90) {
 8003dc8:	4b96      	ldr	r3, [pc, #600]	; (8004024 <fly+0xf8c>)
 8003dca:	edd3 7a00 	vldr	s15, [r3]
 8003dce:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8004028 <fly+0xf90>
 8003dd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dda:	d41d      	bmi.n	8003e18 <fly+0xd80>
 8003ddc:	4b91      	ldr	r3, [pc, #580]	; (8004024 <fly+0xf8c>)
 8003dde:	edd3 7a00 	vldr	s15, [r3]
 8003de2:	ed9f 7a92 	vldr	s14, [pc, #584]	; 800402c <fly+0xf94>
 8003de6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dee:	dc13      	bgt.n	8003e18 <fly+0xd80>
 8003df0:	4b8f      	ldr	r3, [pc, #572]	; (8004030 <fly+0xf98>)
 8003df2:	edd3 7a00 	vldr	s15, [r3]
 8003df6:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8004028 <fly+0xf90>
 8003dfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e02:	d409      	bmi.n	8003e18 <fly+0xd80>
 8003e04:	4b8a      	ldr	r3, [pc, #552]	; (8004030 <fly+0xf98>)
 8003e06:	edd3 7a00 	vldr	s15, [r3]
 8003e0a:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800402c <fly+0xf94>
 8003e0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e16:	dd02      	ble.n	8003e1e <fly+0xd86>
        fly_mode = init;
 8003e18:	4b81      	ldr	r3, [pc, #516]	; (8004020 <fly+0xf88>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	701a      	strb	r2, [r3, #0]
      }

      blink();
 8003e1e:	f7fe fb11 	bl	8002444 <blink>
      break;
 8003e22:	e0ed      	b.n	8004000 <fly+0xf68>
    case landing:

      break;
    case testing:
      blink();
 8003e24:	f7fe fb0e 	bl	8002444 <blink>
      g_sig1 = MIN_SPEED + LIMIT(10*g_throttle, 0, MAX_SPEED);
 8003e28:	4b7b      	ldr	r3, [pc, #492]	; (8004018 <fly+0xf80>)
 8003e2a:	edd3 7a00 	vldr	s15, [r3]
 8003e2e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003e32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e3e:	d502      	bpl.n	8003e46 <fly+0xdae>
 8003e40:	eddf 7a7c 	vldr	s15, [pc, #496]	; 8004034 <fly+0xf9c>
 8003e44:	e017      	b.n	8003e76 <fly+0xdde>
 8003e46:	4b74      	ldr	r3, [pc, #464]	; (8004018 <fly+0xf80>)
 8003e48:	edd3 7a00 	vldr	s15, [r3]
 8003e4c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003e50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e54:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8004038 <fly+0xfa0>
 8003e58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e60:	dd02      	ble.n	8003e68 <fly+0xdd0>
 8003e62:	eddf 7a75 	vldr	s15, [pc, #468]	; 8004038 <fly+0xfa0>
 8003e66:	e006      	b.n	8003e76 <fly+0xdde>
 8003e68:	4b6b      	ldr	r3, [pc, #428]	; (8004018 <fly+0xf80>)
 8003e6a:	edd3 7a00 	vldr	s15, [r3]
 8003e6e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003e72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e76:	ed9f 7a71 	vldr	s14, [pc, #452]	; 800403c <fly+0xfa4>
 8003e7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e7e:	4b63      	ldr	r3, [pc, #396]	; (800400c <fly+0xf74>)
 8003e80:	edc3 7a00 	vstr	s15, [r3]
      g_sig2 = MIN_SPEED + LIMIT(20*g_yaw, 0, MAX_SPEED);
 8003e84:	4b6e      	ldr	r3, [pc, #440]	; (8004040 <fly+0xfa8>)
 8003e86:	edd3 7a00 	vldr	s15, [r3]
 8003e8a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003e8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e9a:	d502      	bpl.n	8003ea2 <fly+0xe0a>
 8003e9c:	eddf 7a65 	vldr	s15, [pc, #404]	; 8004034 <fly+0xf9c>
 8003ea0:	e017      	b.n	8003ed2 <fly+0xe3a>
 8003ea2:	4b67      	ldr	r3, [pc, #412]	; (8004040 <fly+0xfa8>)
 8003ea4:	edd3 7a00 	vldr	s15, [r3]
 8003ea8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003eac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eb0:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8004038 <fly+0xfa0>
 8003eb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ebc:	dd02      	ble.n	8003ec4 <fly+0xe2c>
 8003ebe:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8004038 <fly+0xfa0>
 8003ec2:	e006      	b.n	8003ed2 <fly+0xe3a>
 8003ec4:	4b5e      	ldr	r3, [pc, #376]	; (8004040 <fly+0xfa8>)
 8003ec6:	edd3 7a00 	vldr	s15, [r3]
 8003eca:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003ece:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ed2:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 800403c <fly+0xfa4>
 8003ed6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003eda:	4b4d      	ldr	r3, [pc, #308]	; (8004010 <fly+0xf78>)
 8003edc:	edc3 7a00 	vstr	s15, [r3]
      g_sig3 = MIN_SPEED + LIMIT(20*g_pitch, 0, MAX_SPEED);
 8003ee0:	4b58      	ldr	r3, [pc, #352]	; (8004044 <fly+0xfac>)
 8003ee2:	edd3 7a00 	vldr	s15, [r3]
 8003ee6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003eea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ef6:	d502      	bpl.n	8003efe <fly+0xe66>
 8003ef8:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8004034 <fly+0xf9c>
 8003efc:	e017      	b.n	8003f2e <fly+0xe96>
 8003efe:	4b51      	ldr	r3, [pc, #324]	; (8004044 <fly+0xfac>)
 8003f00:	edd3 7a00 	vldr	s15, [r3]
 8003f04:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003f08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f0c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8004038 <fly+0xfa0>
 8003f10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f18:	dd02      	ble.n	8003f20 <fly+0xe88>
 8003f1a:	eddf 7a47 	vldr	s15, [pc, #284]	; 8004038 <fly+0xfa0>
 8003f1e:	e006      	b.n	8003f2e <fly+0xe96>
 8003f20:	4b48      	ldr	r3, [pc, #288]	; (8004044 <fly+0xfac>)
 8003f22:	edd3 7a00 	vldr	s15, [r3]
 8003f26:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003f2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f2e:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800403c <fly+0xfa4>
 8003f32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f36:	4b37      	ldr	r3, [pc, #220]	; (8004014 <fly+0xf7c>)
 8003f38:	edc3 7a00 	vstr	s15, [r3]
      g_sig4 = MIN_SPEED + LIMIT(20*g_roll, 0, MAX_SPEED);
 8003f3c:	4b42      	ldr	r3, [pc, #264]	; (8004048 <fly+0xfb0>)
 8003f3e:	edd3 7a00 	vldr	s15, [r3]
 8003f42:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003f46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f52:	d502      	bpl.n	8003f5a <fly+0xec2>
 8003f54:	eddf 7a37 	vldr	s15, [pc, #220]	; 8004034 <fly+0xf9c>
 8003f58:	e017      	b.n	8003f8a <fly+0xef2>
 8003f5a:	4b3b      	ldr	r3, [pc, #236]	; (8004048 <fly+0xfb0>)
 8003f5c:	edd3 7a00 	vldr	s15, [r3]
 8003f60:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003f64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f68:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8004038 <fly+0xfa0>
 8003f6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f74:	dd02      	ble.n	8003f7c <fly+0xee4>
 8003f76:	eddf 7a30 	vldr	s15, [pc, #192]	; 8004038 <fly+0xfa0>
 8003f7a:	e006      	b.n	8003f8a <fly+0xef2>
 8003f7c:	4b32      	ldr	r3, [pc, #200]	; (8004048 <fly+0xfb0>)
 8003f7e:	edd3 7a00 	vldr	s15, [r3]
 8003f82:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003f86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f8a:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800403c <fly+0xfa4>
 8003f8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f92:	4b1d      	ldr	r3, [pc, #116]	; (8004008 <fly+0xf70>)
 8003f94:	edc3 7a00 	vstr	s15, [r3]

      // Pull down the stick to stop
      if (g_throttle <= MIN_THROTTLE) {
 8003f98:	4b1f      	ldr	r3, [pc, #124]	; (8004018 <fly+0xf80>)
 8003f9a:	edd3 7a00 	vldr	s15, [r3]
 8003f9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fa6:	d80b      	bhi.n	8003fc0 <fly+0xf28>
        if (stop_counter >= 10) {
 8003fa8:	4b1c      	ldr	r3, [pc, #112]	; (800401c <fly+0xf84>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b09      	cmp	r3, #9
 8003fae:	dd02      	ble.n	8003fb6 <fly+0xf1e>
          fly_mode = init;
 8003fb0:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <fly+0xf88>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	701a      	strb	r2, [r3, #0]
        }

        stop_counter += 1;
 8003fb6:	4b19      	ldr	r3, [pc, #100]	; (800401c <fly+0xf84>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	4a17      	ldr	r2, [pc, #92]	; (800401c <fly+0xf84>)
 8003fbe:	6013      	str	r3, [r2, #0]
      }

      set_speed(g_sig1, g_sig2, g_sig3, g_sig4);
 8003fc0:	4b12      	ldr	r3, [pc, #72]	; (800400c <fly+0xf74>)
 8003fc2:	edd3 7a00 	vldr	s15, [r3]
 8003fc6:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8003fca:	4b11      	ldr	r3, [pc, #68]	; (8004010 <fly+0xf78>)
 8003fcc:	edd3 7a00 	vldr	s15, [r3]
 8003fd0:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8003fd4:	4b0f      	ldr	r3, [pc, #60]	; (8004014 <fly+0xf7c>)
 8003fd6:	edd3 7a00 	vldr	s15, [r3]
 8003fda:	eebc 6ae7 	vcvt.u32.f32	s12, s15
 8003fde:	4b0a      	ldr	r3, [pc, #40]	; (8004008 <fly+0xf70>)
 8003fe0:	edd3 7a00 	vldr	s15, [r3]
 8003fe4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fe8:	ee17 3a90 	vmov	r3, s15
 8003fec:	ee16 2a10 	vmov	r2, s12
 8003ff0:	ee16 1a90 	vmov	r1, s13
 8003ff4:	ee17 0a10 	vmov	r0, s14
 8003ff8:	f000 f83c 	bl	8004074 <set_speed>
      break;
 8003ffc:	e000      	b.n	8004000 <fly+0xf68>
      break;
 8003ffe:	bf00      	nop
  }
}
 8004000:	bf00      	nop
 8004002:	3728      	adds	r7, #40	; 0x28
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	24000458 	.word	0x24000458
 800400c:	2400044c 	.word	0x2400044c
 8004010:	24000450 	.word	0x24000450
 8004014:	24000454 	.word	0x24000454
 8004018:	2400055c 	.word	0x2400055c
 800401c:	24001028 	.word	0x24001028
 8004020:	2400101c 	.word	0x2400101c
 8004024:	24000410 	.word	0x24000410
 8004028:	c2b40000 	.word	0xc2b40000
 800402c:	42b40000 	.word	0x42b40000
 8004030:	24000414 	.word	0x24000414
 8004034:	00000000 	.word	0x00000000
 8004038:	45a28000 	.word	0x45a28000
 800403c:	45228000 	.word	0x45228000
 8004040:	24000568 	.word	0x24000568
 8004044:	24000560 	.word	0x24000560
 8004048:	24000564 	.word	0x24000564

0800404c <console>:

void console(const char *str) {
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit_IT(&huart1, (uint8_t*)str, (uint16_t)strlen(str));
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7fc f943 	bl	80002e0 <strlen>
 800405a:	4603      	mov	r3, r0
 800405c:	b29b      	uxth	r3, r3
 800405e:	461a      	mov	r2, r3
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4803      	ldr	r0, [pc, #12]	; (8004070 <console+0x24>)
 8004064:	f00a f87e 	bl	800e164 <HAL_UART_Transmit_IT>
}
 8004068:	bf00      	nop
 800406a:	3708      	adds	r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	24000380 	.word	0x24000380

08004074 <set_speed>:

void set_speed(uint32_t m1, uint32_t m2, uint32_t m3, uint32_t m4) {
 8004074:	b480      	push	{r7}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	603b      	str	r3, [r7, #0]
  TIM2->CCR1 = m1;
 8004082:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6353      	str	r3, [r2, #52]	; 0x34
  TIM2->CCR2 = m2;
 800408a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	6393      	str	r3, [r2, #56]	; 0x38
  TIM2->CCR3 = m3;
 8004092:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	63d3      	str	r3, [r2, #60]	; 0x3c
  TIM2->CCR4 = m4;
 800409a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	6413      	str	r3, [r2, #64]	; 0x40
}
 80040a2:	bf00      	nop
 80040a4:	3714      	adds	r7, #20
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
	...

080040b0 <init_filters>:

void init_filters() {
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
  average_filter_init(&g_af[0], 5);
 80040b4:	2105      	movs	r1, #5
 80040b6:	482a      	ldr	r0, [pc, #168]	; (8004160 <init_filters+0xb0>)
 80040b8:	f7fc fb66 	bl	8000788 <average_filter_init>
  average_filter_init(&g_af[1], 5);
 80040bc:	2105      	movs	r1, #5
 80040be:	4829      	ldr	r0, [pc, #164]	; (8004164 <init_filters+0xb4>)
 80040c0:	f7fc fb62 	bl	8000788 <average_filter_init>
  average_filter_init(&g_af[2], 5);
 80040c4:	2105      	movs	r1, #5
 80040c6:	4828      	ldr	r0, [pc, #160]	; (8004168 <init_filters+0xb8>)
 80040c8:	f7fc fb5e 	bl	8000788 <average_filter_init>
  average_filter_init(&g_af[3], 5);
 80040cc:	2105      	movs	r1, #5
 80040ce:	4827      	ldr	r0, [pc, #156]	; (800416c <init_filters+0xbc>)
 80040d0:	f7fc fb5a 	bl	8000788 <average_filter_init>
  average_filter_init(&g_af[4], 5);
 80040d4:	2105      	movs	r1, #5
 80040d6:	4826      	ldr	r0, [pc, #152]	; (8004170 <init_filters+0xc0>)
 80040d8:	f7fc fb56 	bl	8000788 <average_filter_init>

  kalman_filter_init(&g_kf[0], 2, 2, 0.01);
 80040dc:	ed9f 1a25 	vldr	s2, [pc, #148]	; 8004174 <init_filters+0xc4>
 80040e0:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80040e4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80040e8:	4823      	ldr	r0, [pc, #140]	; (8004178 <init_filters+0xc8>)
 80040ea:	f7fc fad3 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&g_kf[1], 2, 2, 0.01);
 80040ee:	ed9f 1a21 	vldr	s2, [pc, #132]	; 8004174 <init_filters+0xc4>
 80040f2:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80040f6:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80040fa:	4820      	ldr	r0, [pc, #128]	; (800417c <init_filters+0xcc>)
 80040fc:	f7fc faca 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&g_kf[2], 2, 2, 0.01);
 8004100:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 8004174 <init_filters+0xc4>
 8004104:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8004108:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800410c:	481c      	ldr	r0, [pc, #112]	; (8004180 <init_filters+0xd0>)
 800410e:	f7fc fac1 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&g_kf[3], 2, 2, 0.01);
 8004112:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8004174 <init_filters+0xc4>
 8004116:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800411a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800411e:	4819      	ldr	r0, [pc, #100]	; (8004184 <init_filters+0xd4>)
 8004120:	f7fc fab8 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&g_kf[4], 2, 2, 0.01);
 8004124:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8004174 <init_filters+0xc4>
 8004128:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800412c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8004130:	4815      	ldr	r0, [pc, #84]	; (8004188 <init_filters+0xd8>)
 8004132:	f7fc faaf 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&g_kf[5], 2, 2, 0.01);
 8004136:	ed9f 1a0f 	vldr	s2, [pc, #60]	; 8004174 <init_filters+0xc4>
 800413a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800413e:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8004142:	4812      	ldr	r0, [pc, #72]	; (800418c <init_filters+0xdc>)
 8004144:	f7fc faa6 	bl	8000694 <kalman_filter_init>
  kalman_filter_init(&g_kf[6], 2, 2, 0.01);
 8004148:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 8004174 <init_filters+0xc4>
 800414c:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8004150:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8004154:	480e      	ldr	r0, [pc, #56]	; (8004190 <init_filters+0xe0>)
 8004156:	f7fc fa9d 	bl	8000694 <kalman_filter_init>
}
 800415a:	bf00      	nop
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	24000638 	.word	0x24000638
 8004164:	240007d4 	.word	0x240007d4
 8004168:	24000970 	.word	0x24000970
 800416c:	24000b0c 	.word	0x24000b0c
 8004170:	24000ca8 	.word	0x24000ca8
 8004174:	3c23d70a 	.word	0x3c23d70a
 8004178:	24000e44 	.word	0x24000e44
 800417c:	24000e5c 	.word	0x24000e5c
 8004180:	24000e74 	.word	0x24000e74
 8004184:	24000e8c 	.word	0x24000e8c
 8004188:	24000ea4 	.word	0x24000ea4
 800418c:	24000ebc 	.word	0x24000ebc
 8004190:	24000ed4 	.word	0x24000ed4

08004194 <init_sensors>:

void init_sensors() {
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af02      	add	r7, sp, #8
  // Init gy-86
  while (1) {
    int error = MPU6050_init(
 800419a:	2303      	movs	r3, #3
 800419c:	9300      	str	r3, [sp, #0]
 800419e:	2303      	movs	r3, #3
 80041a0:	2200      	movs	r2, #0
 80041a2:	490b      	ldr	r1, [pc, #44]	; (80041d0 <init_sensors+0x3c>)
 80041a4:	480b      	ldr	r0, [pc, #44]	; (80041d4 <init_sensors+0x40>)
 80041a6:	f7fd fa71 	bl	800168c <MPU6050_init>
 80041aa:	6078      	str	r0, [r7, #4]
        &g_mpu6050,
        &hi2c1,
        MPU6050_DataRate_8KHz,
        MPU6050_Accelerometer_16G,
        MPU6050_Gyroscope_2000s);
    if (error == 0) break;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d005      	beq.n	80041be <init_sensors+0x2a>
    flash(error);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fc fb50 	bl	800085c <flash>
  while (1) {
 80041bc:	e7ed      	b.n	800419a <init_sensors+0x6>
    if (error == 0) break;
 80041be:	bf00      	nop
  }

  MPU6050_calibrate(&g_mpu6050);
 80041c0:	4804      	ldr	r0, [pc, #16]	; (80041d4 <init_sensors+0x40>)
 80041c2:	f7fd fc9d 	bl	8001b00 <MPU6050_calibrate>
//        &g_ms5611,
//        &hi2c1);
//    if (error == 0) break;
//    flash(error);
//  }
}
 80041c6:	bf00      	nop
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	240000a8 	.word	0x240000a8
 80041d4:	24000eec 	.word	0x24000eec

080041d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041e0:	4a14      	ldr	r2, [pc, #80]	; (8004234 <_sbrk+0x5c>)
 80041e2:	4b15      	ldr	r3, [pc, #84]	; (8004238 <_sbrk+0x60>)
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80041ec:	4b13      	ldr	r3, [pc, #76]	; (800423c <_sbrk+0x64>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d102      	bne.n	80041fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80041f4:	4b11      	ldr	r3, [pc, #68]	; (800423c <_sbrk+0x64>)
 80041f6:	4a12      	ldr	r2, [pc, #72]	; (8004240 <_sbrk+0x68>)
 80041f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80041fa:	4b10      	ldr	r3, [pc, #64]	; (800423c <_sbrk+0x64>)
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4413      	add	r3, r2
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	429a      	cmp	r2, r3
 8004206:	d207      	bcs.n	8004218 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004208:	f00b fe9a 	bl	800ff40 <__errno>
 800420c:	4603      	mov	r3, r0
 800420e:	220c      	movs	r2, #12
 8004210:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004212:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004216:	e009      	b.n	800422c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004218:	4b08      	ldr	r3, [pc, #32]	; (800423c <_sbrk+0x64>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800421e:	4b07      	ldr	r3, [pc, #28]	; (800423c <_sbrk+0x64>)
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4413      	add	r3, r2
 8004226:	4a05      	ldr	r2, [pc, #20]	; (800423c <_sbrk+0x64>)
 8004228:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800422a:	68fb      	ldr	r3, [r7, #12]
}
 800422c:	4618      	mov	r0, r3
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	24080000 	.word	0x24080000
 8004238:	00000400 	.word	0x00000400
 800423c:	2400102c 	.word	0x2400102c
 8004240:	24001048 	.word	0x24001048

08004244 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004244:	b480      	push	{r7}
 8004246:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004248:	4b39      	ldr	r3, [pc, #228]	; (8004330 <SystemInit+0xec>)
 800424a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800424e:	4a38      	ldr	r2, [pc, #224]	; (8004330 <SystemInit+0xec>)
 8004250:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004254:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004258:	4b36      	ldr	r3, [pc, #216]	; (8004334 <SystemInit+0xf0>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 030f 	and.w	r3, r3, #15
 8004260:	2b06      	cmp	r3, #6
 8004262:	d807      	bhi.n	8004274 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004264:	4b33      	ldr	r3, [pc, #204]	; (8004334 <SystemInit+0xf0>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f023 030f 	bic.w	r3, r3, #15
 800426c:	4a31      	ldr	r2, [pc, #196]	; (8004334 <SystemInit+0xf0>)
 800426e:	f043 0307 	orr.w	r3, r3, #7
 8004272:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004274:	4b30      	ldr	r3, [pc, #192]	; (8004338 <SystemInit+0xf4>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a2f      	ldr	r2, [pc, #188]	; (8004338 <SystemInit+0xf4>)
 800427a:	f043 0301 	orr.w	r3, r3, #1
 800427e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004280:	4b2d      	ldr	r3, [pc, #180]	; (8004338 <SystemInit+0xf4>)
 8004282:	2200      	movs	r2, #0
 8004284:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004286:	4b2c      	ldr	r3, [pc, #176]	; (8004338 <SystemInit+0xf4>)
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	492b      	ldr	r1, [pc, #172]	; (8004338 <SystemInit+0xf4>)
 800428c:	4b2b      	ldr	r3, [pc, #172]	; (800433c <SystemInit+0xf8>)
 800428e:	4013      	ands	r3, r2
 8004290:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004292:	4b28      	ldr	r3, [pc, #160]	; (8004334 <SystemInit+0xf0>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	2b00      	cmp	r3, #0
 800429c:	d007      	beq.n	80042ae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800429e:	4b25      	ldr	r3, [pc, #148]	; (8004334 <SystemInit+0xf0>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f023 030f 	bic.w	r3, r3, #15
 80042a6:	4a23      	ldr	r2, [pc, #140]	; (8004334 <SystemInit+0xf0>)
 80042a8:	f043 0307 	orr.w	r3, r3, #7
 80042ac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80042ae:	4b22      	ldr	r3, [pc, #136]	; (8004338 <SystemInit+0xf4>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80042b4:	4b20      	ldr	r3, [pc, #128]	; (8004338 <SystemInit+0xf4>)
 80042b6:	2200      	movs	r2, #0
 80042b8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80042ba:	4b1f      	ldr	r3, [pc, #124]	; (8004338 <SystemInit+0xf4>)
 80042bc:	2200      	movs	r2, #0
 80042be:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80042c0:	4b1d      	ldr	r3, [pc, #116]	; (8004338 <SystemInit+0xf4>)
 80042c2:	4a1f      	ldr	r2, [pc, #124]	; (8004340 <SystemInit+0xfc>)
 80042c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80042c6:	4b1c      	ldr	r3, [pc, #112]	; (8004338 <SystemInit+0xf4>)
 80042c8:	4a1e      	ldr	r2, [pc, #120]	; (8004344 <SystemInit+0x100>)
 80042ca:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80042cc:	4b1a      	ldr	r3, [pc, #104]	; (8004338 <SystemInit+0xf4>)
 80042ce:	4a1e      	ldr	r2, [pc, #120]	; (8004348 <SystemInit+0x104>)
 80042d0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80042d2:	4b19      	ldr	r3, [pc, #100]	; (8004338 <SystemInit+0xf4>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80042d8:	4b17      	ldr	r3, [pc, #92]	; (8004338 <SystemInit+0xf4>)
 80042da:	4a1b      	ldr	r2, [pc, #108]	; (8004348 <SystemInit+0x104>)
 80042dc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80042de:	4b16      	ldr	r3, [pc, #88]	; (8004338 <SystemInit+0xf4>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80042e4:	4b14      	ldr	r3, [pc, #80]	; (8004338 <SystemInit+0xf4>)
 80042e6:	4a18      	ldr	r2, [pc, #96]	; (8004348 <SystemInit+0x104>)
 80042e8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80042ea:	4b13      	ldr	r3, [pc, #76]	; (8004338 <SystemInit+0xf4>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80042f0:	4b11      	ldr	r3, [pc, #68]	; (8004338 <SystemInit+0xf4>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a10      	ldr	r2, [pc, #64]	; (8004338 <SystemInit+0xf4>)
 80042f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80042fc:	4b0e      	ldr	r3, [pc, #56]	; (8004338 <SystemInit+0xf4>)
 80042fe:	2200      	movs	r2, #0
 8004300:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004302:	4b12      	ldr	r3, [pc, #72]	; (800434c <SystemInit+0x108>)
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	4b12      	ldr	r3, [pc, #72]	; (8004350 <SystemInit+0x10c>)
 8004308:	4013      	ands	r3, r2
 800430a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800430e:	d202      	bcs.n	8004316 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004310:	4b10      	ldr	r3, [pc, #64]	; (8004354 <SystemInit+0x110>)
 8004312:	2201      	movs	r2, #1
 8004314:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004316:	4b10      	ldr	r3, [pc, #64]	; (8004358 <SystemInit+0x114>)
 8004318:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800431c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800431e:	4b04      	ldr	r3, [pc, #16]	; (8004330 <SystemInit+0xec>)
 8004320:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004324:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8004326:	bf00      	nop
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr
 8004330:	e000ed00 	.word	0xe000ed00
 8004334:	52002000 	.word	0x52002000
 8004338:	58024400 	.word	0x58024400
 800433c:	eaf6ed7f 	.word	0xeaf6ed7f
 8004340:	02020200 	.word	0x02020200
 8004344:	01ff0000 	.word	0x01ff0000
 8004348:	01010280 	.word	0x01010280
 800434c:	5c001000 	.word	0x5c001000
 8004350:	ffff0000 	.word	0xffff0000
 8004354:	51008108 	.word	0x51008108
 8004358:	52004000 	.word	0x52004000

0800435c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800435c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004394 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004360:	f7ff ff70 	bl	8004244 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004364:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004366:	e003      	b.n	8004370 <LoopCopyDataInit>

08004368 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004368:	4b0b      	ldr	r3, [pc, #44]	; (8004398 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 800436a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800436c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800436e:	3104      	adds	r1, #4

08004370 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004370:	480a      	ldr	r0, [pc, #40]	; (800439c <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8004372:	4b0b      	ldr	r3, [pc, #44]	; (80043a0 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8004374:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004376:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004378:	d3f6      	bcc.n	8004368 <CopyDataInit>
  ldr  r2, =_sbss
 800437a:	4a0a      	ldr	r2, [pc, #40]	; (80043a4 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 800437c:	e002      	b.n	8004384 <LoopFillZerobss>

0800437e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800437e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004380:	f842 3b04 	str.w	r3, [r2], #4

08004384 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004384:	4b08      	ldr	r3, [pc, #32]	; (80043a8 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8004386:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004388:	d3f9      	bcc.n	800437e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800438a:	f00b fddf 	bl	800ff4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800438e:	f7fc fa8b 	bl	80008a8 <main>
  bx  lr    
 8004392:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004394:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8004398:	08013870 	.word	0x08013870
  ldr  r0, =_sdata
 800439c:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80043a0:	2400008c 	.word	0x2400008c
  ldr  r2, =_sbss
 80043a4:	2400008c 	.word	0x2400008c
  ldr  r3, = _ebss
 80043a8:	24001044 	.word	0x24001044

080043ac <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043ac:	e7fe      	b.n	80043ac <ADC3_IRQHandler>
	...

080043b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043b6:	2003      	movs	r0, #3
 80043b8:	f000 f98c 	bl	80046d4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80043bc:	f006 fb0c 	bl	800a9d8 <HAL_RCC_GetSysClockFreq>
 80043c0:	4602      	mov	r2, r0
 80043c2:	4b15      	ldr	r3, [pc, #84]	; (8004418 <HAL_Init+0x68>)
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	0a1b      	lsrs	r3, r3, #8
 80043c8:	f003 030f 	and.w	r3, r3, #15
 80043cc:	4913      	ldr	r1, [pc, #76]	; (800441c <HAL_Init+0x6c>)
 80043ce:	5ccb      	ldrb	r3, [r1, r3]
 80043d0:	f003 031f 	and.w	r3, r3, #31
 80043d4:	fa22 f303 	lsr.w	r3, r2, r3
 80043d8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80043da:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <HAL_Init+0x68>)
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	4a0e      	ldr	r2, [pc, #56]	; (800441c <HAL_Init+0x6c>)
 80043e4:	5cd3      	ldrb	r3, [r2, r3]
 80043e6:	f003 031f 	and.w	r3, r3, #31
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	fa22 f303 	lsr.w	r3, r2, r3
 80043f0:	4a0b      	ldr	r2, [pc, #44]	; (8004420 <HAL_Init+0x70>)
 80043f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80043f4:	4a0b      	ldr	r2, [pc, #44]	; (8004424 <HAL_Init+0x74>)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043fa:	2000      	movs	r0, #0
 80043fc:	f000 f814 	bl	8004428 <HAL_InitTick>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e002      	b.n	8004410 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800440a:	f7fd fd33 	bl	8001e74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3708      	adds	r7, #8
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	58024400 	.word	0x58024400
 800441c:	08011d5c 	.word	0x08011d5c
 8004420:	2400001c 	.word	0x2400001c
 8004424:	24000018 	.word	0x24000018

08004428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004430:	4b15      	ldr	r3, [pc, #84]	; (8004488 <HAL_InitTick+0x60>)
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e021      	b.n	8004480 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800443c:	4b13      	ldr	r3, [pc, #76]	; (800448c <HAL_InitTick+0x64>)
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	4b11      	ldr	r3, [pc, #68]	; (8004488 <HAL_InitTick+0x60>)
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	4619      	mov	r1, r3
 8004446:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800444a:	fbb3 f3f1 	udiv	r3, r3, r1
 800444e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004452:	4618      	mov	r0, r3
 8004454:	f000 f971 	bl	800473a <HAL_SYSTICK_Config>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e00e      	b.n	8004480 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b0f      	cmp	r3, #15
 8004466:	d80a      	bhi.n	800447e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004468:	2200      	movs	r2, #0
 800446a:	6879      	ldr	r1, [r7, #4]
 800446c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004470:	f000 f93b 	bl	80046ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004474:	4a06      	ldr	r2, [pc, #24]	; (8004490 <HAL_InitTick+0x68>)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800447a:	2300      	movs	r3, #0
 800447c:	e000      	b.n	8004480 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
}
 8004480:	4618      	mov	r0, r3
 8004482:	3708      	adds	r7, #8
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	24000024 	.word	0x24000024
 800448c:	24000018 	.word	0x24000018
 8004490:	24000020 	.word	0x24000020

08004494 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004498:	4b06      	ldr	r3, [pc, #24]	; (80044b4 <HAL_IncTick+0x20>)
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	461a      	mov	r2, r3
 800449e:	4b06      	ldr	r3, [pc, #24]	; (80044b8 <HAL_IncTick+0x24>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4413      	add	r3, r2
 80044a4:	4a04      	ldr	r2, [pc, #16]	; (80044b8 <HAL_IncTick+0x24>)
 80044a6:	6013      	str	r3, [r2, #0]
}
 80044a8:	bf00      	nop
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	24000024 	.word	0x24000024
 80044b8:	24001030 	.word	0x24001030

080044bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
  return uwTick;
 80044c0:	4b03      	ldr	r3, [pc, #12]	; (80044d0 <HAL_GetTick+0x14>)
 80044c2:	681b      	ldr	r3, [r3, #0]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	24001030 	.word	0x24001030

080044d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044dc:	f7ff ffee 	bl	80044bc <HAL_GetTick>
 80044e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044ec:	d005      	beq.n	80044fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044ee:	4b0a      	ldr	r3, [pc, #40]	; (8004518 <HAL_Delay+0x44>)
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4413      	add	r3, r2
 80044f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80044fa:	bf00      	nop
 80044fc:	f7ff ffde 	bl	80044bc <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	429a      	cmp	r2, r3
 800450a:	d8f7      	bhi.n	80044fc <HAL_Delay+0x28>
  {
  }
}
 800450c:	bf00      	nop
 800450e:	bf00      	nop
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	24000024 	.word	0x24000024

0800451c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004520:	4b03      	ldr	r3, [pc, #12]	; (8004530 <HAL_GetREVID+0x14>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	0c1b      	lsrs	r3, r3, #16
}
 8004526:	4618      	mov	r0, r3
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr
 8004530:	5c001000 	.word	0x5c001000

08004534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004544:	4b0b      	ldr	r3, [pc, #44]	; (8004574 <__NVIC_SetPriorityGrouping+0x40>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800454a:	68ba      	ldr	r2, [r7, #8]
 800454c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004550:	4013      	ands	r3, r2
 8004552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800455c:	4b06      	ldr	r3, [pc, #24]	; (8004578 <__NVIC_SetPriorityGrouping+0x44>)
 800455e:	4313      	orrs	r3, r2
 8004560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004562:	4a04      	ldr	r2, [pc, #16]	; (8004574 <__NVIC_SetPriorityGrouping+0x40>)
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	60d3      	str	r3, [r2, #12]
}
 8004568:	bf00      	nop
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr
 8004574:	e000ed00 	.word	0xe000ed00
 8004578:	05fa0000 	.word	0x05fa0000

0800457c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004580:	4b04      	ldr	r3, [pc, #16]	; (8004594 <__NVIC_GetPriorityGrouping+0x18>)
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	0a1b      	lsrs	r3, r3, #8
 8004586:	f003 0307 	and.w	r3, r3, #7
}
 800458a:	4618      	mov	r0, r3
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	e000ed00 	.word	0xe000ed00

08004598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	4603      	mov	r3, r0
 80045a0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80045a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	db0b      	blt.n	80045c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045aa:	88fb      	ldrh	r3, [r7, #6]
 80045ac:	f003 021f 	and.w	r2, r3, #31
 80045b0:	4907      	ldr	r1, [pc, #28]	; (80045d0 <__NVIC_EnableIRQ+0x38>)
 80045b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045b6:	095b      	lsrs	r3, r3, #5
 80045b8:	2001      	movs	r0, #1
 80045ba:	fa00 f202 	lsl.w	r2, r0, r2
 80045be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80045c2:	bf00      	nop
 80045c4:	370c      	adds	r7, #12
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	e000e100 	.word	0xe000e100

080045d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	4603      	mov	r3, r0
 80045dc:	6039      	str	r1, [r7, #0]
 80045de:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80045e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	db0a      	blt.n	80045fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	b2da      	uxtb	r2, r3
 80045ec:	490c      	ldr	r1, [pc, #48]	; (8004620 <__NVIC_SetPriority+0x4c>)
 80045ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045f2:	0112      	lsls	r2, r2, #4
 80045f4:	b2d2      	uxtb	r2, r2
 80045f6:	440b      	add	r3, r1
 80045f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045fc:	e00a      	b.n	8004614 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	b2da      	uxtb	r2, r3
 8004602:	4908      	ldr	r1, [pc, #32]	; (8004624 <__NVIC_SetPriority+0x50>)
 8004604:	88fb      	ldrh	r3, [r7, #6]
 8004606:	f003 030f 	and.w	r3, r3, #15
 800460a:	3b04      	subs	r3, #4
 800460c:	0112      	lsls	r2, r2, #4
 800460e:	b2d2      	uxtb	r2, r2
 8004610:	440b      	add	r3, r1
 8004612:	761a      	strb	r2, [r3, #24]
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr
 8004620:	e000e100 	.word	0xe000e100
 8004624:	e000ed00 	.word	0xe000ed00

08004628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004628:	b480      	push	{r7}
 800462a:	b089      	sub	sp, #36	; 0x24
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 0307 	and.w	r3, r3, #7
 800463a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	f1c3 0307 	rsb	r3, r3, #7
 8004642:	2b04      	cmp	r3, #4
 8004644:	bf28      	it	cs
 8004646:	2304      	movcs	r3, #4
 8004648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	3304      	adds	r3, #4
 800464e:	2b06      	cmp	r3, #6
 8004650:	d902      	bls.n	8004658 <NVIC_EncodePriority+0x30>
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	3b03      	subs	r3, #3
 8004656:	e000      	b.n	800465a <NVIC_EncodePriority+0x32>
 8004658:	2300      	movs	r3, #0
 800465a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800465c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	fa02 f303 	lsl.w	r3, r2, r3
 8004666:	43da      	mvns	r2, r3
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	401a      	ands	r2, r3
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004670:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	fa01 f303 	lsl.w	r3, r1, r3
 800467a:	43d9      	mvns	r1, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004680:	4313      	orrs	r3, r2
         );
}
 8004682:	4618      	mov	r0, r3
 8004684:	3724      	adds	r7, #36	; 0x24
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
	...

08004690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3b01      	subs	r3, #1
 800469c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046a0:	d301      	bcc.n	80046a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046a2:	2301      	movs	r3, #1
 80046a4:	e00f      	b.n	80046c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046a6:	4a0a      	ldr	r2, [pc, #40]	; (80046d0 <SysTick_Config+0x40>)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046ae:	210f      	movs	r1, #15
 80046b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046b4:	f7ff ff8e 	bl	80045d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046b8:	4b05      	ldr	r3, [pc, #20]	; (80046d0 <SysTick_Config+0x40>)
 80046ba:	2200      	movs	r2, #0
 80046bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046be:	4b04      	ldr	r3, [pc, #16]	; (80046d0 <SysTick_Config+0x40>)
 80046c0:	2207      	movs	r2, #7
 80046c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3708      	adds	r7, #8
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	e000e010 	.word	0xe000e010

080046d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f7ff ff29 	bl	8004534 <__NVIC_SetPriorityGrouping>
}
 80046e2:	bf00      	nop
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b086      	sub	sp, #24
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	4603      	mov	r3, r0
 80046f2:	60b9      	str	r1, [r7, #8]
 80046f4:	607a      	str	r2, [r7, #4]
 80046f6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80046f8:	f7ff ff40 	bl	800457c <__NVIC_GetPriorityGrouping>
 80046fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	68b9      	ldr	r1, [r7, #8]
 8004702:	6978      	ldr	r0, [r7, #20]
 8004704:	f7ff ff90 	bl	8004628 <NVIC_EncodePriority>
 8004708:	4602      	mov	r2, r0
 800470a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800470e:	4611      	mov	r1, r2
 8004710:	4618      	mov	r0, r3
 8004712:	f7ff ff5f 	bl	80045d4 <__NVIC_SetPriority>
}
 8004716:	bf00      	nop
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b082      	sub	sp, #8
 8004722:	af00      	add	r7, sp, #0
 8004724:	4603      	mov	r3, r0
 8004726:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004728:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800472c:	4618      	mov	r0, r3
 800472e:	f7ff ff33 	bl	8004598 <__NVIC_EnableIRQ>
}
 8004732:	bf00      	nop
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b082      	sub	sp, #8
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7ff ffa4 	bl	8004690 <SysTick_Config>
 8004748:	4603      	mov	r3, r0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3708      	adds	r7, #8
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
	...

08004754 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b086      	sub	sp, #24
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800475c:	f7ff feae 	bl	80044bc <HAL_GetTick>
 8004760:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e316      	b.n	8004d9a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a66      	ldr	r2, [pc, #408]	; (800490c <HAL_DMA_Init+0x1b8>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d04a      	beq.n	800480c <HAL_DMA_Init+0xb8>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a65      	ldr	r2, [pc, #404]	; (8004910 <HAL_DMA_Init+0x1bc>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d045      	beq.n	800480c <HAL_DMA_Init+0xb8>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a63      	ldr	r2, [pc, #396]	; (8004914 <HAL_DMA_Init+0x1c0>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d040      	beq.n	800480c <HAL_DMA_Init+0xb8>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a62      	ldr	r2, [pc, #392]	; (8004918 <HAL_DMA_Init+0x1c4>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d03b      	beq.n	800480c <HAL_DMA_Init+0xb8>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a60      	ldr	r2, [pc, #384]	; (800491c <HAL_DMA_Init+0x1c8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d036      	beq.n	800480c <HAL_DMA_Init+0xb8>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a5f      	ldr	r2, [pc, #380]	; (8004920 <HAL_DMA_Init+0x1cc>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d031      	beq.n	800480c <HAL_DMA_Init+0xb8>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a5d      	ldr	r2, [pc, #372]	; (8004924 <HAL_DMA_Init+0x1d0>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d02c      	beq.n	800480c <HAL_DMA_Init+0xb8>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a5c      	ldr	r2, [pc, #368]	; (8004928 <HAL_DMA_Init+0x1d4>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d027      	beq.n	800480c <HAL_DMA_Init+0xb8>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a5a      	ldr	r2, [pc, #360]	; (800492c <HAL_DMA_Init+0x1d8>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d022      	beq.n	800480c <HAL_DMA_Init+0xb8>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a59      	ldr	r2, [pc, #356]	; (8004930 <HAL_DMA_Init+0x1dc>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d01d      	beq.n	800480c <HAL_DMA_Init+0xb8>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a57      	ldr	r2, [pc, #348]	; (8004934 <HAL_DMA_Init+0x1e0>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d018      	beq.n	800480c <HAL_DMA_Init+0xb8>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a56      	ldr	r2, [pc, #344]	; (8004938 <HAL_DMA_Init+0x1e4>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d013      	beq.n	800480c <HAL_DMA_Init+0xb8>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a54      	ldr	r2, [pc, #336]	; (800493c <HAL_DMA_Init+0x1e8>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d00e      	beq.n	800480c <HAL_DMA_Init+0xb8>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a53      	ldr	r2, [pc, #332]	; (8004940 <HAL_DMA_Init+0x1ec>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d009      	beq.n	800480c <HAL_DMA_Init+0xb8>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a51      	ldr	r2, [pc, #324]	; (8004944 <HAL_DMA_Init+0x1f0>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d004      	beq.n	800480c <HAL_DMA_Init+0xb8>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a50      	ldr	r2, [pc, #320]	; (8004948 <HAL_DMA_Init+0x1f4>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d101      	bne.n	8004810 <HAL_DMA_Init+0xbc>
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_DMA_Init+0xbe>
 8004810:	2300      	movs	r3, #0
 8004812:	2b00      	cmp	r3, #0
 8004814:	f000 813b 	beq.w	8004a8e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a37      	ldr	r2, [pc, #220]	; (800490c <HAL_DMA_Init+0x1b8>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d04a      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a36      	ldr	r2, [pc, #216]	; (8004910 <HAL_DMA_Init+0x1bc>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d045      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a34      	ldr	r2, [pc, #208]	; (8004914 <HAL_DMA_Init+0x1c0>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d040      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a33      	ldr	r2, [pc, #204]	; (8004918 <HAL_DMA_Init+0x1c4>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d03b      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a31      	ldr	r2, [pc, #196]	; (800491c <HAL_DMA_Init+0x1c8>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d036      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a30      	ldr	r2, [pc, #192]	; (8004920 <HAL_DMA_Init+0x1cc>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d031      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a2e      	ldr	r2, [pc, #184]	; (8004924 <HAL_DMA_Init+0x1d0>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d02c      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a2d      	ldr	r2, [pc, #180]	; (8004928 <HAL_DMA_Init+0x1d4>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d027      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a2b      	ldr	r2, [pc, #172]	; (800492c <HAL_DMA_Init+0x1d8>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d022      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a2a      	ldr	r2, [pc, #168]	; (8004930 <HAL_DMA_Init+0x1dc>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d01d      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a28      	ldr	r2, [pc, #160]	; (8004934 <HAL_DMA_Init+0x1e0>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d018      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a27      	ldr	r2, [pc, #156]	; (8004938 <HAL_DMA_Init+0x1e4>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d013      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a25      	ldr	r2, [pc, #148]	; (800493c <HAL_DMA_Init+0x1e8>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d00e      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a24      	ldr	r2, [pc, #144]	; (8004940 <HAL_DMA_Init+0x1ec>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d009      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a22      	ldr	r2, [pc, #136]	; (8004944 <HAL_DMA_Init+0x1f0>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d004      	beq.n	80048c8 <HAL_DMA_Init+0x174>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a21      	ldr	r2, [pc, #132]	; (8004948 <HAL_DMA_Init+0x1f4>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d108      	bne.n	80048da <HAL_DMA_Init+0x186>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f022 0201 	bic.w	r2, r2, #1
 80048d6:	601a      	str	r2, [r3, #0]
 80048d8:	e007      	b.n	80048ea <HAL_DMA_Init+0x196>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 0201 	bic.w	r2, r2, #1
 80048e8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80048ea:	e02f      	b.n	800494c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048ec:	f7ff fde6 	bl	80044bc <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b05      	cmp	r3, #5
 80048f8:	d928      	bls.n	800494c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2220      	movs	r2, #32
 80048fe:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2203      	movs	r2, #3
 8004904:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e246      	b.n	8004d9a <HAL_DMA_Init+0x646>
 800490c:	40020010 	.word	0x40020010
 8004910:	40020028 	.word	0x40020028
 8004914:	40020040 	.word	0x40020040
 8004918:	40020058 	.word	0x40020058
 800491c:	40020070 	.word	0x40020070
 8004920:	40020088 	.word	0x40020088
 8004924:	400200a0 	.word	0x400200a0
 8004928:	400200b8 	.word	0x400200b8
 800492c:	40020410 	.word	0x40020410
 8004930:	40020428 	.word	0x40020428
 8004934:	40020440 	.word	0x40020440
 8004938:	40020458 	.word	0x40020458
 800493c:	40020470 	.word	0x40020470
 8004940:	40020488 	.word	0x40020488
 8004944:	400204a0 	.word	0x400204a0
 8004948:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1c8      	bne.n	80048ec <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	4b83      	ldr	r3, [pc, #524]	; (8004b74 <HAL_DMA_Init+0x420>)
 8004966:	4013      	ands	r3, r2
 8004968:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004972:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	691b      	ldr	r3, [r3, #16]
 8004978:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800497e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800498a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a1b      	ldr	r3, [r3, #32]
 8004990:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004992:	697a      	ldr	r2, [r7, #20]
 8004994:	4313      	orrs	r3, r2
 8004996:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	2b04      	cmp	r3, #4
 800499e:	d107      	bne.n	80049b0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a8:	4313      	orrs	r3, r2
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80049b0:	4b71      	ldr	r3, [pc, #452]	; (8004b78 <HAL_DMA_Init+0x424>)
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	4b71      	ldr	r3, [pc, #452]	; (8004b7c <HAL_DMA_Init+0x428>)
 80049b6:	4013      	ands	r3, r2
 80049b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049bc:	d328      	bcc.n	8004a10 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	2b28      	cmp	r3, #40	; 0x28
 80049c4:	d903      	bls.n	80049ce <HAL_DMA_Init+0x27a>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	2b2e      	cmp	r3, #46	; 0x2e
 80049cc:	d917      	bls.n	80049fe <HAL_DMA_Init+0x2aa>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2b3e      	cmp	r3, #62	; 0x3e
 80049d4:	d903      	bls.n	80049de <HAL_DMA_Init+0x28a>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b42      	cmp	r3, #66	; 0x42
 80049dc:	d90f      	bls.n	80049fe <HAL_DMA_Init+0x2aa>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	2b46      	cmp	r3, #70	; 0x46
 80049e4:	d903      	bls.n	80049ee <HAL_DMA_Init+0x29a>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	2b48      	cmp	r3, #72	; 0x48
 80049ec:	d907      	bls.n	80049fe <HAL_DMA_Init+0x2aa>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b4e      	cmp	r3, #78	; 0x4e
 80049f4:	d905      	bls.n	8004a02 <HAL_DMA_Init+0x2ae>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b52      	cmp	r3, #82	; 0x52
 80049fc:	d801      	bhi.n	8004a02 <HAL_DMA_Init+0x2ae>
 80049fe:	2301      	movs	r3, #1
 8004a00:	e000      	b.n	8004a04 <HAL_DMA_Init+0x2b0>
 8004a02:	2300      	movs	r3, #0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d003      	beq.n	8004a10 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a0e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	f023 0307 	bic.w	r3, r3, #7
 8004a26:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2c:	697a      	ldr	r2, [r7, #20]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a36:	2b04      	cmp	r3, #4
 8004a38:	d117      	bne.n	8004a6a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00e      	beq.n	8004a6a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f002 fb4d 	bl	80070ec <DMA_CheckFifoParam>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d008      	beq.n	8004a6a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2240      	movs	r2, #64	; 0x40
 8004a5c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e197      	b.n	8004d9a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f002 fa88 	bl	8006f88 <DMA_CalcBaseAndBitshift>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a80:	f003 031f 	and.w	r3, r3, #31
 8004a84:	223f      	movs	r2, #63	; 0x3f
 8004a86:	409a      	lsls	r2, r3
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	609a      	str	r2, [r3, #8]
 8004a8c:	e0cd      	b.n	8004c2a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a3b      	ldr	r2, [pc, #236]	; (8004b80 <HAL_DMA_Init+0x42c>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d022      	beq.n	8004ade <HAL_DMA_Init+0x38a>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a39      	ldr	r2, [pc, #228]	; (8004b84 <HAL_DMA_Init+0x430>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d01d      	beq.n	8004ade <HAL_DMA_Init+0x38a>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a38      	ldr	r2, [pc, #224]	; (8004b88 <HAL_DMA_Init+0x434>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d018      	beq.n	8004ade <HAL_DMA_Init+0x38a>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a36      	ldr	r2, [pc, #216]	; (8004b8c <HAL_DMA_Init+0x438>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d013      	beq.n	8004ade <HAL_DMA_Init+0x38a>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a35      	ldr	r2, [pc, #212]	; (8004b90 <HAL_DMA_Init+0x43c>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d00e      	beq.n	8004ade <HAL_DMA_Init+0x38a>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a33      	ldr	r2, [pc, #204]	; (8004b94 <HAL_DMA_Init+0x440>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d009      	beq.n	8004ade <HAL_DMA_Init+0x38a>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a32      	ldr	r2, [pc, #200]	; (8004b98 <HAL_DMA_Init+0x444>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d004      	beq.n	8004ade <HAL_DMA_Init+0x38a>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a30      	ldr	r2, [pc, #192]	; (8004b9c <HAL_DMA_Init+0x448>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d101      	bne.n	8004ae2 <HAL_DMA_Init+0x38e>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e000      	b.n	8004ae4 <HAL_DMA_Init+0x390>
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f000 8097 	beq.w	8004c18 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a24      	ldr	r2, [pc, #144]	; (8004b80 <HAL_DMA_Init+0x42c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d021      	beq.n	8004b38 <HAL_DMA_Init+0x3e4>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a22      	ldr	r2, [pc, #136]	; (8004b84 <HAL_DMA_Init+0x430>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d01c      	beq.n	8004b38 <HAL_DMA_Init+0x3e4>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a21      	ldr	r2, [pc, #132]	; (8004b88 <HAL_DMA_Init+0x434>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d017      	beq.n	8004b38 <HAL_DMA_Init+0x3e4>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a1f      	ldr	r2, [pc, #124]	; (8004b8c <HAL_DMA_Init+0x438>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d012      	beq.n	8004b38 <HAL_DMA_Init+0x3e4>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a1e      	ldr	r2, [pc, #120]	; (8004b90 <HAL_DMA_Init+0x43c>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d00d      	beq.n	8004b38 <HAL_DMA_Init+0x3e4>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a1c      	ldr	r2, [pc, #112]	; (8004b94 <HAL_DMA_Init+0x440>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d008      	beq.n	8004b38 <HAL_DMA_Init+0x3e4>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a1b      	ldr	r2, [pc, #108]	; (8004b98 <HAL_DMA_Init+0x444>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d003      	beq.n	8004b38 <HAL_DMA_Init+0x3e4>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a19      	ldr	r2, [pc, #100]	; (8004b9c <HAL_DMA_Init+0x448>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	4b12      	ldr	r3, [pc, #72]	; (8004ba0 <HAL_DMA_Init+0x44c>)
 8004b56:	4013      	ands	r3, r2
 8004b58:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	2b40      	cmp	r3, #64	; 0x40
 8004b60:	d020      	beq.n	8004ba4 <HAL_DMA_Init+0x450>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	2b80      	cmp	r3, #128	; 0x80
 8004b68:	d102      	bne.n	8004b70 <HAL_DMA_Init+0x41c>
 8004b6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b6e:	e01a      	b.n	8004ba6 <HAL_DMA_Init+0x452>
 8004b70:	2300      	movs	r3, #0
 8004b72:	e018      	b.n	8004ba6 <HAL_DMA_Init+0x452>
 8004b74:	fe10803f 	.word	0xfe10803f
 8004b78:	5c001000 	.word	0x5c001000
 8004b7c:	ffff0000 	.word	0xffff0000
 8004b80:	58025408 	.word	0x58025408
 8004b84:	5802541c 	.word	0x5802541c
 8004b88:	58025430 	.word	0x58025430
 8004b8c:	58025444 	.word	0x58025444
 8004b90:	58025458 	.word	0x58025458
 8004b94:	5802546c 	.word	0x5802546c
 8004b98:	58025480 	.word	0x58025480
 8004b9c:	58025494 	.word	0x58025494
 8004ba0:	fffe000f 	.word	0xfffe000f
 8004ba4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	68d2      	ldr	r2, [r2, #12]
 8004baa:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004bac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004bb4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004bbc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004bc4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004bcc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004bd4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	461a      	mov	r2, r3
 8004bea:	4b6e      	ldr	r3, [pc, #440]	; (8004da4 <HAL_DMA_Init+0x650>)
 8004bec:	4413      	add	r3, r2
 8004bee:	4a6e      	ldr	r2, [pc, #440]	; (8004da8 <HAL_DMA_Init+0x654>)
 8004bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf4:	091b      	lsrs	r3, r3, #4
 8004bf6:	009a      	lsls	r2, r3, #2
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f002 f9c3 	bl	8006f88 <DMA_CalcBaseAndBitshift>
 8004c02:	4603      	mov	r3, r0
 8004c04:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c0a:	f003 031f 	and.w	r3, r3, #31
 8004c0e:	2201      	movs	r2, #1
 8004c10:	409a      	lsls	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	605a      	str	r2, [r3, #4]
 8004c16:	e008      	b.n	8004c2a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2240      	movs	r2, #64	; 0x40
 8004c1c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2203      	movs	r2, #3
 8004c22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e0b7      	b.n	8004d9a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a5f      	ldr	r2, [pc, #380]	; (8004dac <HAL_DMA_Init+0x658>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d072      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a5d      	ldr	r2, [pc, #372]	; (8004db0 <HAL_DMA_Init+0x65c>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d06d      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a5c      	ldr	r2, [pc, #368]	; (8004db4 <HAL_DMA_Init+0x660>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d068      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a5a      	ldr	r2, [pc, #360]	; (8004db8 <HAL_DMA_Init+0x664>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d063      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a59      	ldr	r2, [pc, #356]	; (8004dbc <HAL_DMA_Init+0x668>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d05e      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a57      	ldr	r2, [pc, #348]	; (8004dc0 <HAL_DMA_Init+0x66c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d059      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a56      	ldr	r2, [pc, #344]	; (8004dc4 <HAL_DMA_Init+0x670>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d054      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a54      	ldr	r2, [pc, #336]	; (8004dc8 <HAL_DMA_Init+0x674>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d04f      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a53      	ldr	r2, [pc, #332]	; (8004dcc <HAL_DMA_Init+0x678>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d04a      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a51      	ldr	r2, [pc, #324]	; (8004dd0 <HAL_DMA_Init+0x67c>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d045      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a50      	ldr	r2, [pc, #320]	; (8004dd4 <HAL_DMA_Init+0x680>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d040      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a4e      	ldr	r2, [pc, #312]	; (8004dd8 <HAL_DMA_Init+0x684>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d03b      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a4d      	ldr	r2, [pc, #308]	; (8004ddc <HAL_DMA_Init+0x688>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d036      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a4b      	ldr	r2, [pc, #300]	; (8004de0 <HAL_DMA_Init+0x68c>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d031      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a4a      	ldr	r2, [pc, #296]	; (8004de4 <HAL_DMA_Init+0x690>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d02c      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a48      	ldr	r2, [pc, #288]	; (8004de8 <HAL_DMA_Init+0x694>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d027      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a47      	ldr	r2, [pc, #284]	; (8004dec <HAL_DMA_Init+0x698>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d022      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a45      	ldr	r2, [pc, #276]	; (8004df0 <HAL_DMA_Init+0x69c>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d01d      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a44      	ldr	r2, [pc, #272]	; (8004df4 <HAL_DMA_Init+0x6a0>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d018      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a42      	ldr	r2, [pc, #264]	; (8004df8 <HAL_DMA_Init+0x6a4>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d013      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a41      	ldr	r2, [pc, #260]	; (8004dfc <HAL_DMA_Init+0x6a8>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d00e      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a3f      	ldr	r2, [pc, #252]	; (8004e00 <HAL_DMA_Init+0x6ac>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d009      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a3e      	ldr	r2, [pc, #248]	; (8004e04 <HAL_DMA_Init+0x6b0>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d004      	beq.n	8004d1a <HAL_DMA_Init+0x5c6>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a3c      	ldr	r2, [pc, #240]	; (8004e08 <HAL_DMA_Init+0x6b4>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d101      	bne.n	8004d1e <HAL_DMA_Init+0x5ca>
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e000      	b.n	8004d20 <HAL_DMA_Init+0x5cc>
 8004d1e:	2300      	movs	r3, #0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d032      	beq.n	8004d8a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f002 fa5d 	bl	80071e4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	2b80      	cmp	r3, #128	; 0x80
 8004d30:	d102      	bne.n	8004d38 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d40:	b2d2      	uxtb	r2, r2
 8004d42:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004d4c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d010      	beq.n	8004d78 <HAL_DMA_Init+0x624>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	2b08      	cmp	r3, #8
 8004d5c:	d80c      	bhi.n	8004d78 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f002 fada 	bl	8007318 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d68:	2200      	movs	r2, #0
 8004d6a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004d74:	605a      	str	r2, [r3, #4]
 8004d76:	e008      	b.n	8004d8a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3718      	adds	r7, #24
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	a7fdabf8 	.word	0xa7fdabf8
 8004da8:	cccccccd 	.word	0xcccccccd
 8004dac:	40020010 	.word	0x40020010
 8004db0:	40020028 	.word	0x40020028
 8004db4:	40020040 	.word	0x40020040
 8004db8:	40020058 	.word	0x40020058
 8004dbc:	40020070 	.word	0x40020070
 8004dc0:	40020088 	.word	0x40020088
 8004dc4:	400200a0 	.word	0x400200a0
 8004dc8:	400200b8 	.word	0x400200b8
 8004dcc:	40020410 	.word	0x40020410
 8004dd0:	40020428 	.word	0x40020428
 8004dd4:	40020440 	.word	0x40020440
 8004dd8:	40020458 	.word	0x40020458
 8004ddc:	40020470 	.word	0x40020470
 8004de0:	40020488 	.word	0x40020488
 8004de4:	400204a0 	.word	0x400204a0
 8004de8:	400204b8 	.word	0x400204b8
 8004dec:	58025408 	.word	0x58025408
 8004df0:	5802541c 	.word	0x5802541c
 8004df4:	58025430 	.word	0x58025430
 8004df8:	58025444 	.word	0x58025444
 8004dfc:	58025458 	.word	0x58025458
 8004e00:	5802546c 	.word	0x5802546c
 8004e04:	58025480 	.word	0x58025480
 8004e08:	58025494 	.word	0x58025494

08004e0c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d101      	bne.n	8004e28 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e226      	b.n	8005276 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d101      	bne.n	8004e36 <HAL_DMA_Start_IT+0x2a>
 8004e32:	2302      	movs	r3, #2
 8004e34:	e21f      	b.n	8005276 <HAL_DMA_Start_IT+0x46a>
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	f040 820a 	bne.w	8005260 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a68      	ldr	r2, [pc, #416]	; (8005000 <HAL_DMA_Start_IT+0x1f4>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d04a      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a66      	ldr	r2, [pc, #408]	; (8005004 <HAL_DMA_Start_IT+0x1f8>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d045      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a65      	ldr	r2, [pc, #404]	; (8005008 <HAL_DMA_Start_IT+0x1fc>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d040      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a63      	ldr	r2, [pc, #396]	; (800500c <HAL_DMA_Start_IT+0x200>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d03b      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a62      	ldr	r2, [pc, #392]	; (8005010 <HAL_DMA_Start_IT+0x204>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d036      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a60      	ldr	r2, [pc, #384]	; (8005014 <HAL_DMA_Start_IT+0x208>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d031      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a5f      	ldr	r2, [pc, #380]	; (8005018 <HAL_DMA_Start_IT+0x20c>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d02c      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a5d      	ldr	r2, [pc, #372]	; (800501c <HAL_DMA_Start_IT+0x210>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d027      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a5c      	ldr	r2, [pc, #368]	; (8005020 <HAL_DMA_Start_IT+0x214>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d022      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a5a      	ldr	r2, [pc, #360]	; (8005024 <HAL_DMA_Start_IT+0x218>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d01d      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a59      	ldr	r2, [pc, #356]	; (8005028 <HAL_DMA_Start_IT+0x21c>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d018      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a57      	ldr	r2, [pc, #348]	; (800502c <HAL_DMA_Start_IT+0x220>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d013      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a56      	ldr	r2, [pc, #344]	; (8005030 <HAL_DMA_Start_IT+0x224>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d00e      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a54      	ldr	r2, [pc, #336]	; (8005034 <HAL_DMA_Start_IT+0x228>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d009      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a53      	ldr	r2, [pc, #332]	; (8005038 <HAL_DMA_Start_IT+0x22c>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d004      	beq.n	8004efa <HAL_DMA_Start_IT+0xee>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a51      	ldr	r2, [pc, #324]	; (800503c <HAL_DMA_Start_IT+0x230>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d108      	bne.n	8004f0c <HAL_DMA_Start_IT+0x100>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f022 0201 	bic.w	r2, r2, #1
 8004f08:	601a      	str	r2, [r3, #0]
 8004f0a:	e007      	b.n	8004f1c <HAL_DMA_Start_IT+0x110>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 0201 	bic.w	r2, r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	68b9      	ldr	r1, [r7, #8]
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f001 fe84 	bl	8006c30 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a34      	ldr	r2, [pc, #208]	; (8005000 <HAL_DMA_Start_IT+0x1f4>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d04a      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a33      	ldr	r2, [pc, #204]	; (8005004 <HAL_DMA_Start_IT+0x1f8>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d045      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a31      	ldr	r2, [pc, #196]	; (8005008 <HAL_DMA_Start_IT+0x1fc>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d040      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a30      	ldr	r2, [pc, #192]	; (800500c <HAL_DMA_Start_IT+0x200>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d03b      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a2e      	ldr	r2, [pc, #184]	; (8005010 <HAL_DMA_Start_IT+0x204>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d036      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a2d      	ldr	r2, [pc, #180]	; (8005014 <HAL_DMA_Start_IT+0x208>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d031      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a2b      	ldr	r2, [pc, #172]	; (8005018 <HAL_DMA_Start_IT+0x20c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d02c      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a2a      	ldr	r2, [pc, #168]	; (800501c <HAL_DMA_Start_IT+0x210>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d027      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a28      	ldr	r2, [pc, #160]	; (8005020 <HAL_DMA_Start_IT+0x214>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d022      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a27      	ldr	r2, [pc, #156]	; (8005024 <HAL_DMA_Start_IT+0x218>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d01d      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a25      	ldr	r2, [pc, #148]	; (8005028 <HAL_DMA_Start_IT+0x21c>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d018      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a24      	ldr	r2, [pc, #144]	; (800502c <HAL_DMA_Start_IT+0x220>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d013      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a22      	ldr	r2, [pc, #136]	; (8005030 <HAL_DMA_Start_IT+0x224>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d00e      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a21      	ldr	r2, [pc, #132]	; (8005034 <HAL_DMA_Start_IT+0x228>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d009      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a1f      	ldr	r2, [pc, #124]	; (8005038 <HAL_DMA_Start_IT+0x22c>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d004      	beq.n	8004fc8 <HAL_DMA_Start_IT+0x1bc>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a1e      	ldr	r2, [pc, #120]	; (800503c <HAL_DMA_Start_IT+0x230>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d101      	bne.n	8004fcc <HAL_DMA_Start_IT+0x1c0>
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e000      	b.n	8004fce <HAL_DMA_Start_IT+0x1c2>
 8004fcc:	2300      	movs	r3, #0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d036      	beq.n	8005040 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f023 021e 	bic.w	r2, r3, #30
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f042 0216 	orr.w	r2, r2, #22
 8004fe4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d03e      	beq.n	800506c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f042 0208 	orr.w	r2, r2, #8
 8004ffc:	601a      	str	r2, [r3, #0]
 8004ffe:	e035      	b.n	800506c <HAL_DMA_Start_IT+0x260>
 8005000:	40020010 	.word	0x40020010
 8005004:	40020028 	.word	0x40020028
 8005008:	40020040 	.word	0x40020040
 800500c:	40020058 	.word	0x40020058
 8005010:	40020070 	.word	0x40020070
 8005014:	40020088 	.word	0x40020088
 8005018:	400200a0 	.word	0x400200a0
 800501c:	400200b8 	.word	0x400200b8
 8005020:	40020410 	.word	0x40020410
 8005024:	40020428 	.word	0x40020428
 8005028:	40020440 	.word	0x40020440
 800502c:	40020458 	.word	0x40020458
 8005030:	40020470 	.word	0x40020470
 8005034:	40020488 	.word	0x40020488
 8005038:	400204a0 	.word	0x400204a0
 800503c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f023 020e 	bic.w	r2, r3, #14
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f042 020a 	orr.w	r2, r2, #10
 8005052:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005058:	2b00      	cmp	r3, #0
 800505a:	d007      	beq.n	800506c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0204 	orr.w	r2, r2, #4
 800506a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a83      	ldr	r2, [pc, #524]	; (8005280 <HAL_DMA_Start_IT+0x474>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d072      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a82      	ldr	r2, [pc, #520]	; (8005284 <HAL_DMA_Start_IT+0x478>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d06d      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a80      	ldr	r2, [pc, #512]	; (8005288 <HAL_DMA_Start_IT+0x47c>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d068      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a7f      	ldr	r2, [pc, #508]	; (800528c <HAL_DMA_Start_IT+0x480>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d063      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a7d      	ldr	r2, [pc, #500]	; (8005290 <HAL_DMA_Start_IT+0x484>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d05e      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a7c      	ldr	r2, [pc, #496]	; (8005294 <HAL_DMA_Start_IT+0x488>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d059      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a7a      	ldr	r2, [pc, #488]	; (8005298 <HAL_DMA_Start_IT+0x48c>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d054      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a79      	ldr	r2, [pc, #484]	; (800529c <HAL_DMA_Start_IT+0x490>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d04f      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a77      	ldr	r2, [pc, #476]	; (80052a0 <HAL_DMA_Start_IT+0x494>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d04a      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a76      	ldr	r2, [pc, #472]	; (80052a4 <HAL_DMA_Start_IT+0x498>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d045      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a74      	ldr	r2, [pc, #464]	; (80052a8 <HAL_DMA_Start_IT+0x49c>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d040      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a73      	ldr	r2, [pc, #460]	; (80052ac <HAL_DMA_Start_IT+0x4a0>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d03b      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a71      	ldr	r2, [pc, #452]	; (80052b0 <HAL_DMA_Start_IT+0x4a4>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d036      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a70      	ldr	r2, [pc, #448]	; (80052b4 <HAL_DMA_Start_IT+0x4a8>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d031      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a6e      	ldr	r2, [pc, #440]	; (80052b8 <HAL_DMA_Start_IT+0x4ac>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d02c      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a6d      	ldr	r2, [pc, #436]	; (80052bc <HAL_DMA_Start_IT+0x4b0>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d027      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a6b      	ldr	r2, [pc, #428]	; (80052c0 <HAL_DMA_Start_IT+0x4b4>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d022      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a6a      	ldr	r2, [pc, #424]	; (80052c4 <HAL_DMA_Start_IT+0x4b8>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d01d      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a68      	ldr	r2, [pc, #416]	; (80052c8 <HAL_DMA_Start_IT+0x4bc>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d018      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a67      	ldr	r2, [pc, #412]	; (80052cc <HAL_DMA_Start_IT+0x4c0>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d013      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a65      	ldr	r2, [pc, #404]	; (80052d0 <HAL_DMA_Start_IT+0x4c4>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00e      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a64      	ldr	r2, [pc, #400]	; (80052d4 <HAL_DMA_Start_IT+0x4c8>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d009      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a62      	ldr	r2, [pc, #392]	; (80052d8 <HAL_DMA_Start_IT+0x4cc>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d004      	beq.n	800515c <HAL_DMA_Start_IT+0x350>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a61      	ldr	r2, [pc, #388]	; (80052dc <HAL_DMA_Start_IT+0x4d0>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d101      	bne.n	8005160 <HAL_DMA_Start_IT+0x354>
 800515c:	2301      	movs	r3, #1
 800515e:	e000      	b.n	8005162 <HAL_DMA_Start_IT+0x356>
 8005160:	2300      	movs	r3, #0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d01a      	beq.n	800519c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d007      	beq.n	8005184 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800517e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005182:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005188:	2b00      	cmp	r3, #0
 800518a:	d007      	beq.n	800519c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005196:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800519a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a37      	ldr	r2, [pc, #220]	; (8005280 <HAL_DMA_Start_IT+0x474>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d04a      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a36      	ldr	r2, [pc, #216]	; (8005284 <HAL_DMA_Start_IT+0x478>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d045      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a34      	ldr	r2, [pc, #208]	; (8005288 <HAL_DMA_Start_IT+0x47c>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d040      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a33      	ldr	r2, [pc, #204]	; (800528c <HAL_DMA_Start_IT+0x480>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d03b      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a31      	ldr	r2, [pc, #196]	; (8005290 <HAL_DMA_Start_IT+0x484>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d036      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a30      	ldr	r2, [pc, #192]	; (8005294 <HAL_DMA_Start_IT+0x488>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d031      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a2e      	ldr	r2, [pc, #184]	; (8005298 <HAL_DMA_Start_IT+0x48c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d02c      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a2d      	ldr	r2, [pc, #180]	; (800529c <HAL_DMA_Start_IT+0x490>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d027      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a2b      	ldr	r2, [pc, #172]	; (80052a0 <HAL_DMA_Start_IT+0x494>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d022      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a2a      	ldr	r2, [pc, #168]	; (80052a4 <HAL_DMA_Start_IT+0x498>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d01d      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a28      	ldr	r2, [pc, #160]	; (80052a8 <HAL_DMA_Start_IT+0x49c>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d018      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a27      	ldr	r2, [pc, #156]	; (80052ac <HAL_DMA_Start_IT+0x4a0>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d013      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a25      	ldr	r2, [pc, #148]	; (80052b0 <HAL_DMA_Start_IT+0x4a4>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d00e      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a24      	ldr	r2, [pc, #144]	; (80052b4 <HAL_DMA_Start_IT+0x4a8>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d009      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a22      	ldr	r2, [pc, #136]	; (80052b8 <HAL_DMA_Start_IT+0x4ac>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d004      	beq.n	800523c <HAL_DMA_Start_IT+0x430>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a21      	ldr	r2, [pc, #132]	; (80052bc <HAL_DMA_Start_IT+0x4b0>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d108      	bne.n	800524e <HAL_DMA_Start_IT+0x442>
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f042 0201 	orr.w	r2, r2, #1
 800524a:	601a      	str	r2, [r3, #0]
 800524c:	e012      	b.n	8005274 <HAL_DMA_Start_IT+0x468>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f042 0201 	orr.w	r2, r2, #1
 800525c:	601a      	str	r2, [r3, #0]
 800525e:	e009      	b.n	8005274 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005266:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005274:	7dfb      	ldrb	r3, [r7, #23]
}
 8005276:	4618      	mov	r0, r3
 8005278:	3718      	adds	r7, #24
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	40020010 	.word	0x40020010
 8005284:	40020028 	.word	0x40020028
 8005288:	40020040 	.word	0x40020040
 800528c:	40020058 	.word	0x40020058
 8005290:	40020070 	.word	0x40020070
 8005294:	40020088 	.word	0x40020088
 8005298:	400200a0 	.word	0x400200a0
 800529c:	400200b8 	.word	0x400200b8
 80052a0:	40020410 	.word	0x40020410
 80052a4:	40020428 	.word	0x40020428
 80052a8:	40020440 	.word	0x40020440
 80052ac:	40020458 	.word	0x40020458
 80052b0:	40020470 	.word	0x40020470
 80052b4:	40020488 	.word	0x40020488
 80052b8:	400204a0 	.word	0x400204a0
 80052bc:	400204b8 	.word	0x400204b8
 80052c0:	58025408 	.word	0x58025408
 80052c4:	5802541c 	.word	0x5802541c
 80052c8:	58025430 	.word	0x58025430
 80052cc:	58025444 	.word	0x58025444
 80052d0:	58025458 	.word	0x58025458
 80052d4:	5802546c 	.word	0x5802546c
 80052d8:	58025480 	.word	0x58025480
 80052dc:	58025494 	.word	0x58025494

080052e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80052e8:	f7ff f8e8 	bl	80044bc <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d101      	bne.n	80052f8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e2dc      	b.n	80058b2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b02      	cmp	r3, #2
 8005302:	d008      	beq.n	8005316 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2280      	movs	r2, #128	; 0x80
 8005308:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e2cd      	b.n	80058b2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a76      	ldr	r2, [pc, #472]	; (80054f4 <HAL_DMA_Abort+0x214>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d04a      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a74      	ldr	r2, [pc, #464]	; (80054f8 <HAL_DMA_Abort+0x218>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d045      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a73      	ldr	r2, [pc, #460]	; (80054fc <HAL_DMA_Abort+0x21c>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d040      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a71      	ldr	r2, [pc, #452]	; (8005500 <HAL_DMA_Abort+0x220>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d03b      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a70      	ldr	r2, [pc, #448]	; (8005504 <HAL_DMA_Abort+0x224>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d036      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a6e      	ldr	r2, [pc, #440]	; (8005508 <HAL_DMA_Abort+0x228>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d031      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a6d      	ldr	r2, [pc, #436]	; (800550c <HAL_DMA_Abort+0x22c>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d02c      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a6b      	ldr	r2, [pc, #428]	; (8005510 <HAL_DMA_Abort+0x230>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d027      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a6a      	ldr	r2, [pc, #424]	; (8005514 <HAL_DMA_Abort+0x234>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d022      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a68      	ldr	r2, [pc, #416]	; (8005518 <HAL_DMA_Abort+0x238>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d01d      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a67      	ldr	r2, [pc, #412]	; (800551c <HAL_DMA_Abort+0x23c>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d018      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a65      	ldr	r2, [pc, #404]	; (8005520 <HAL_DMA_Abort+0x240>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d013      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a64      	ldr	r2, [pc, #400]	; (8005524 <HAL_DMA_Abort+0x244>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d00e      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a62      	ldr	r2, [pc, #392]	; (8005528 <HAL_DMA_Abort+0x248>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d009      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a61      	ldr	r2, [pc, #388]	; (800552c <HAL_DMA_Abort+0x24c>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d004      	beq.n	80053b6 <HAL_DMA_Abort+0xd6>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a5f      	ldr	r2, [pc, #380]	; (8005530 <HAL_DMA_Abort+0x250>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d101      	bne.n	80053ba <HAL_DMA_Abort+0xda>
 80053b6:	2301      	movs	r3, #1
 80053b8:	e000      	b.n	80053bc <HAL_DMA_Abort+0xdc>
 80053ba:	2300      	movs	r3, #0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d013      	beq.n	80053e8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f022 021e 	bic.w	r2, r2, #30
 80053ce:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695a      	ldr	r2, [r3, #20]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053de:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	617b      	str	r3, [r7, #20]
 80053e6:	e00a      	b.n	80053fe <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f022 020e 	bic.w	r2, r2, #14
 80053f6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a3c      	ldr	r2, [pc, #240]	; (80054f4 <HAL_DMA_Abort+0x214>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d072      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a3a      	ldr	r2, [pc, #232]	; (80054f8 <HAL_DMA_Abort+0x218>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d06d      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a39      	ldr	r2, [pc, #228]	; (80054fc <HAL_DMA_Abort+0x21c>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d068      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a37      	ldr	r2, [pc, #220]	; (8005500 <HAL_DMA_Abort+0x220>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d063      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a36      	ldr	r2, [pc, #216]	; (8005504 <HAL_DMA_Abort+0x224>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d05e      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a34      	ldr	r2, [pc, #208]	; (8005508 <HAL_DMA_Abort+0x228>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d059      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a33      	ldr	r2, [pc, #204]	; (800550c <HAL_DMA_Abort+0x22c>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d054      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a31      	ldr	r2, [pc, #196]	; (8005510 <HAL_DMA_Abort+0x230>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d04f      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a30      	ldr	r2, [pc, #192]	; (8005514 <HAL_DMA_Abort+0x234>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d04a      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a2e      	ldr	r2, [pc, #184]	; (8005518 <HAL_DMA_Abort+0x238>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d045      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a2d      	ldr	r2, [pc, #180]	; (800551c <HAL_DMA_Abort+0x23c>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d040      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a2b      	ldr	r2, [pc, #172]	; (8005520 <HAL_DMA_Abort+0x240>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d03b      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a2a      	ldr	r2, [pc, #168]	; (8005524 <HAL_DMA_Abort+0x244>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d036      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a28      	ldr	r2, [pc, #160]	; (8005528 <HAL_DMA_Abort+0x248>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d031      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a27      	ldr	r2, [pc, #156]	; (800552c <HAL_DMA_Abort+0x24c>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d02c      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a25      	ldr	r2, [pc, #148]	; (8005530 <HAL_DMA_Abort+0x250>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d027      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a24      	ldr	r2, [pc, #144]	; (8005534 <HAL_DMA_Abort+0x254>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d022      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a22      	ldr	r2, [pc, #136]	; (8005538 <HAL_DMA_Abort+0x258>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d01d      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a21      	ldr	r2, [pc, #132]	; (800553c <HAL_DMA_Abort+0x25c>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d018      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a1f      	ldr	r2, [pc, #124]	; (8005540 <HAL_DMA_Abort+0x260>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d013      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a1e      	ldr	r2, [pc, #120]	; (8005544 <HAL_DMA_Abort+0x264>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d00e      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a1c      	ldr	r2, [pc, #112]	; (8005548 <HAL_DMA_Abort+0x268>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d009      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a1b      	ldr	r2, [pc, #108]	; (800554c <HAL_DMA_Abort+0x26c>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d004      	beq.n	80054ee <HAL_DMA_Abort+0x20e>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a19      	ldr	r2, [pc, #100]	; (8005550 <HAL_DMA_Abort+0x270>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d132      	bne.n	8005554 <HAL_DMA_Abort+0x274>
 80054ee:	2301      	movs	r3, #1
 80054f0:	e031      	b.n	8005556 <HAL_DMA_Abort+0x276>
 80054f2:	bf00      	nop
 80054f4:	40020010 	.word	0x40020010
 80054f8:	40020028 	.word	0x40020028
 80054fc:	40020040 	.word	0x40020040
 8005500:	40020058 	.word	0x40020058
 8005504:	40020070 	.word	0x40020070
 8005508:	40020088 	.word	0x40020088
 800550c:	400200a0 	.word	0x400200a0
 8005510:	400200b8 	.word	0x400200b8
 8005514:	40020410 	.word	0x40020410
 8005518:	40020428 	.word	0x40020428
 800551c:	40020440 	.word	0x40020440
 8005520:	40020458 	.word	0x40020458
 8005524:	40020470 	.word	0x40020470
 8005528:	40020488 	.word	0x40020488
 800552c:	400204a0 	.word	0x400204a0
 8005530:	400204b8 	.word	0x400204b8
 8005534:	58025408 	.word	0x58025408
 8005538:	5802541c 	.word	0x5802541c
 800553c:	58025430 	.word	0x58025430
 8005540:	58025444 	.word	0x58025444
 8005544:	58025458 	.word	0x58025458
 8005548:	5802546c 	.word	0x5802546c
 800554c:	58025480 	.word	0x58025480
 8005550:	58025494 	.word	0x58025494
 8005554:	2300      	movs	r3, #0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d007      	beq.n	800556a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005564:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005568:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a6d      	ldr	r2, [pc, #436]	; (8005724 <HAL_DMA_Abort+0x444>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d04a      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a6b      	ldr	r2, [pc, #428]	; (8005728 <HAL_DMA_Abort+0x448>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d045      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a6a      	ldr	r2, [pc, #424]	; (800572c <HAL_DMA_Abort+0x44c>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d040      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a68      	ldr	r2, [pc, #416]	; (8005730 <HAL_DMA_Abort+0x450>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d03b      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a67      	ldr	r2, [pc, #412]	; (8005734 <HAL_DMA_Abort+0x454>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d036      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a65      	ldr	r2, [pc, #404]	; (8005738 <HAL_DMA_Abort+0x458>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d031      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a64      	ldr	r2, [pc, #400]	; (800573c <HAL_DMA_Abort+0x45c>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d02c      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a62      	ldr	r2, [pc, #392]	; (8005740 <HAL_DMA_Abort+0x460>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d027      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a61      	ldr	r2, [pc, #388]	; (8005744 <HAL_DMA_Abort+0x464>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d022      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a5f      	ldr	r2, [pc, #380]	; (8005748 <HAL_DMA_Abort+0x468>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d01d      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a5e      	ldr	r2, [pc, #376]	; (800574c <HAL_DMA_Abort+0x46c>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d018      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a5c      	ldr	r2, [pc, #368]	; (8005750 <HAL_DMA_Abort+0x470>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d013      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a5b      	ldr	r2, [pc, #364]	; (8005754 <HAL_DMA_Abort+0x474>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d00e      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a59      	ldr	r2, [pc, #356]	; (8005758 <HAL_DMA_Abort+0x478>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d009      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a58      	ldr	r2, [pc, #352]	; (800575c <HAL_DMA_Abort+0x47c>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d004      	beq.n	800560a <HAL_DMA_Abort+0x32a>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a56      	ldr	r2, [pc, #344]	; (8005760 <HAL_DMA_Abort+0x480>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d108      	bne.n	800561c <HAL_DMA_Abort+0x33c>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f022 0201 	bic.w	r2, r2, #1
 8005618:	601a      	str	r2, [r3, #0]
 800561a:	e007      	b.n	800562c <HAL_DMA_Abort+0x34c>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 0201 	bic.w	r2, r2, #1
 800562a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800562c:	e013      	b.n	8005656 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800562e:	f7fe ff45 	bl	80044bc <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	2b05      	cmp	r3, #5
 800563a:	d90c      	bls.n	8005656 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2220      	movs	r2, #32
 8005640:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2203      	movs	r2, #3
 8005646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e12d      	b.n	80058b2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1e5      	bne.n	800562e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a2f      	ldr	r2, [pc, #188]	; (8005724 <HAL_DMA_Abort+0x444>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d04a      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a2d      	ldr	r2, [pc, #180]	; (8005728 <HAL_DMA_Abort+0x448>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d045      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a2c      	ldr	r2, [pc, #176]	; (800572c <HAL_DMA_Abort+0x44c>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d040      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a2a      	ldr	r2, [pc, #168]	; (8005730 <HAL_DMA_Abort+0x450>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d03b      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a29      	ldr	r2, [pc, #164]	; (8005734 <HAL_DMA_Abort+0x454>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d036      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a27      	ldr	r2, [pc, #156]	; (8005738 <HAL_DMA_Abort+0x458>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d031      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a26      	ldr	r2, [pc, #152]	; (800573c <HAL_DMA_Abort+0x45c>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d02c      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a24      	ldr	r2, [pc, #144]	; (8005740 <HAL_DMA_Abort+0x460>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d027      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a23      	ldr	r2, [pc, #140]	; (8005744 <HAL_DMA_Abort+0x464>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d022      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a21      	ldr	r2, [pc, #132]	; (8005748 <HAL_DMA_Abort+0x468>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d01d      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a20      	ldr	r2, [pc, #128]	; (800574c <HAL_DMA_Abort+0x46c>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d018      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a1e      	ldr	r2, [pc, #120]	; (8005750 <HAL_DMA_Abort+0x470>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d013      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a1d      	ldr	r2, [pc, #116]	; (8005754 <HAL_DMA_Abort+0x474>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d00e      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a1b      	ldr	r2, [pc, #108]	; (8005758 <HAL_DMA_Abort+0x478>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d009      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a1a      	ldr	r2, [pc, #104]	; (800575c <HAL_DMA_Abort+0x47c>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d004      	beq.n	8005702 <HAL_DMA_Abort+0x422>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a18      	ldr	r2, [pc, #96]	; (8005760 <HAL_DMA_Abort+0x480>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d101      	bne.n	8005706 <HAL_DMA_Abort+0x426>
 8005702:	2301      	movs	r3, #1
 8005704:	e000      	b.n	8005708 <HAL_DMA_Abort+0x428>
 8005706:	2300      	movs	r3, #0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d02b      	beq.n	8005764 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005710:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005716:	f003 031f 	and.w	r3, r3, #31
 800571a:	223f      	movs	r2, #63	; 0x3f
 800571c:	409a      	lsls	r2, r3
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	609a      	str	r2, [r3, #8]
 8005722:	e02a      	b.n	800577a <HAL_DMA_Abort+0x49a>
 8005724:	40020010 	.word	0x40020010
 8005728:	40020028 	.word	0x40020028
 800572c:	40020040 	.word	0x40020040
 8005730:	40020058 	.word	0x40020058
 8005734:	40020070 	.word	0x40020070
 8005738:	40020088 	.word	0x40020088
 800573c:	400200a0 	.word	0x400200a0
 8005740:	400200b8 	.word	0x400200b8
 8005744:	40020410 	.word	0x40020410
 8005748:	40020428 	.word	0x40020428
 800574c:	40020440 	.word	0x40020440
 8005750:	40020458 	.word	0x40020458
 8005754:	40020470 	.word	0x40020470
 8005758:	40020488 	.word	0x40020488
 800575c:	400204a0 	.word	0x400204a0
 8005760:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005768:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800576e:	f003 031f 	and.w	r3, r3, #31
 8005772:	2201      	movs	r2, #1
 8005774:	409a      	lsls	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a4f      	ldr	r2, [pc, #316]	; (80058bc <HAL_DMA_Abort+0x5dc>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d072      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a4d      	ldr	r2, [pc, #308]	; (80058c0 <HAL_DMA_Abort+0x5e0>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d06d      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a4c      	ldr	r2, [pc, #304]	; (80058c4 <HAL_DMA_Abort+0x5e4>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d068      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a4a      	ldr	r2, [pc, #296]	; (80058c8 <HAL_DMA_Abort+0x5e8>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d063      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a49      	ldr	r2, [pc, #292]	; (80058cc <HAL_DMA_Abort+0x5ec>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d05e      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a47      	ldr	r2, [pc, #284]	; (80058d0 <HAL_DMA_Abort+0x5f0>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d059      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a46      	ldr	r2, [pc, #280]	; (80058d4 <HAL_DMA_Abort+0x5f4>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d054      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a44      	ldr	r2, [pc, #272]	; (80058d8 <HAL_DMA_Abort+0x5f8>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d04f      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a43      	ldr	r2, [pc, #268]	; (80058dc <HAL_DMA_Abort+0x5fc>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d04a      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a41      	ldr	r2, [pc, #260]	; (80058e0 <HAL_DMA_Abort+0x600>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d045      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a40      	ldr	r2, [pc, #256]	; (80058e4 <HAL_DMA_Abort+0x604>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d040      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a3e      	ldr	r2, [pc, #248]	; (80058e8 <HAL_DMA_Abort+0x608>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d03b      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a3d      	ldr	r2, [pc, #244]	; (80058ec <HAL_DMA_Abort+0x60c>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d036      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a3b      	ldr	r2, [pc, #236]	; (80058f0 <HAL_DMA_Abort+0x610>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d031      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a3a      	ldr	r2, [pc, #232]	; (80058f4 <HAL_DMA_Abort+0x614>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d02c      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a38      	ldr	r2, [pc, #224]	; (80058f8 <HAL_DMA_Abort+0x618>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d027      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a37      	ldr	r2, [pc, #220]	; (80058fc <HAL_DMA_Abort+0x61c>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d022      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a35      	ldr	r2, [pc, #212]	; (8005900 <HAL_DMA_Abort+0x620>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d01d      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a34      	ldr	r2, [pc, #208]	; (8005904 <HAL_DMA_Abort+0x624>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d018      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a32      	ldr	r2, [pc, #200]	; (8005908 <HAL_DMA_Abort+0x628>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d013      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a31      	ldr	r2, [pc, #196]	; (800590c <HAL_DMA_Abort+0x62c>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d00e      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a2f      	ldr	r2, [pc, #188]	; (8005910 <HAL_DMA_Abort+0x630>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d009      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a2e      	ldr	r2, [pc, #184]	; (8005914 <HAL_DMA_Abort+0x634>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d004      	beq.n	800586a <HAL_DMA_Abort+0x58a>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a2c      	ldr	r2, [pc, #176]	; (8005918 <HAL_DMA_Abort+0x638>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d101      	bne.n	800586e <HAL_DMA_Abort+0x58e>
 800586a:	2301      	movs	r3, #1
 800586c:	e000      	b.n	8005870 <HAL_DMA_Abort+0x590>
 800586e:	2300      	movs	r3, #0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d015      	beq.n	80058a0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800587c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00c      	beq.n	80058a0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005890:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005894:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800589e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3718      	adds	r7, #24
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	40020010 	.word	0x40020010
 80058c0:	40020028 	.word	0x40020028
 80058c4:	40020040 	.word	0x40020040
 80058c8:	40020058 	.word	0x40020058
 80058cc:	40020070 	.word	0x40020070
 80058d0:	40020088 	.word	0x40020088
 80058d4:	400200a0 	.word	0x400200a0
 80058d8:	400200b8 	.word	0x400200b8
 80058dc:	40020410 	.word	0x40020410
 80058e0:	40020428 	.word	0x40020428
 80058e4:	40020440 	.word	0x40020440
 80058e8:	40020458 	.word	0x40020458
 80058ec:	40020470 	.word	0x40020470
 80058f0:	40020488 	.word	0x40020488
 80058f4:	400204a0 	.word	0x400204a0
 80058f8:	400204b8 	.word	0x400204b8
 80058fc:	58025408 	.word	0x58025408
 8005900:	5802541c 	.word	0x5802541c
 8005904:	58025430 	.word	0x58025430
 8005908:	58025444 	.word	0x58025444
 800590c:	58025458 	.word	0x58025458
 8005910:	5802546c 	.word	0x5802546c
 8005914:	58025480 	.word	0x58025480
 8005918:	58025494 	.word	0x58025494

0800591c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e237      	b.n	8005d9e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b02      	cmp	r3, #2
 8005938:	d004      	beq.n	8005944 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2280      	movs	r2, #128	; 0x80
 800593e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e22c      	b.n	8005d9e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a5c      	ldr	r2, [pc, #368]	; (8005abc <HAL_DMA_Abort_IT+0x1a0>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d04a      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a5b      	ldr	r2, [pc, #364]	; (8005ac0 <HAL_DMA_Abort_IT+0x1a4>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d045      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a59      	ldr	r2, [pc, #356]	; (8005ac4 <HAL_DMA_Abort_IT+0x1a8>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d040      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a58      	ldr	r2, [pc, #352]	; (8005ac8 <HAL_DMA_Abort_IT+0x1ac>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d03b      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a56      	ldr	r2, [pc, #344]	; (8005acc <HAL_DMA_Abort_IT+0x1b0>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d036      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a55      	ldr	r2, [pc, #340]	; (8005ad0 <HAL_DMA_Abort_IT+0x1b4>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d031      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a53      	ldr	r2, [pc, #332]	; (8005ad4 <HAL_DMA_Abort_IT+0x1b8>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d02c      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a52      	ldr	r2, [pc, #328]	; (8005ad8 <HAL_DMA_Abort_IT+0x1bc>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d027      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a50      	ldr	r2, [pc, #320]	; (8005adc <HAL_DMA_Abort_IT+0x1c0>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d022      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a4f      	ldr	r2, [pc, #316]	; (8005ae0 <HAL_DMA_Abort_IT+0x1c4>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d01d      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a4d      	ldr	r2, [pc, #308]	; (8005ae4 <HAL_DMA_Abort_IT+0x1c8>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d018      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a4c      	ldr	r2, [pc, #304]	; (8005ae8 <HAL_DMA_Abort_IT+0x1cc>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d013      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a4a      	ldr	r2, [pc, #296]	; (8005aec <HAL_DMA_Abort_IT+0x1d0>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d00e      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a49      	ldr	r2, [pc, #292]	; (8005af0 <HAL_DMA_Abort_IT+0x1d4>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d009      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a47      	ldr	r2, [pc, #284]	; (8005af4 <HAL_DMA_Abort_IT+0x1d8>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d004      	beq.n	80059e4 <HAL_DMA_Abort_IT+0xc8>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a46      	ldr	r2, [pc, #280]	; (8005af8 <HAL_DMA_Abort_IT+0x1dc>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d101      	bne.n	80059e8 <HAL_DMA_Abort_IT+0xcc>
 80059e4:	2301      	movs	r3, #1
 80059e6:	e000      	b.n	80059ea <HAL_DMA_Abort_IT+0xce>
 80059e8:	2300      	movs	r3, #0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	f000 8086 	beq.w	8005afc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2204      	movs	r2, #4
 80059f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a2f      	ldr	r2, [pc, #188]	; (8005abc <HAL_DMA_Abort_IT+0x1a0>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d04a      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a2e      	ldr	r2, [pc, #184]	; (8005ac0 <HAL_DMA_Abort_IT+0x1a4>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d045      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a2c      	ldr	r2, [pc, #176]	; (8005ac4 <HAL_DMA_Abort_IT+0x1a8>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d040      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a2b      	ldr	r2, [pc, #172]	; (8005ac8 <HAL_DMA_Abort_IT+0x1ac>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d03b      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a29      	ldr	r2, [pc, #164]	; (8005acc <HAL_DMA_Abort_IT+0x1b0>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d036      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a28      	ldr	r2, [pc, #160]	; (8005ad0 <HAL_DMA_Abort_IT+0x1b4>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d031      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a26      	ldr	r2, [pc, #152]	; (8005ad4 <HAL_DMA_Abort_IT+0x1b8>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d02c      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a25      	ldr	r2, [pc, #148]	; (8005ad8 <HAL_DMA_Abort_IT+0x1bc>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d027      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a23      	ldr	r2, [pc, #140]	; (8005adc <HAL_DMA_Abort_IT+0x1c0>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d022      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a22      	ldr	r2, [pc, #136]	; (8005ae0 <HAL_DMA_Abort_IT+0x1c4>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d01d      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a20      	ldr	r2, [pc, #128]	; (8005ae4 <HAL_DMA_Abort_IT+0x1c8>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d018      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a1f      	ldr	r2, [pc, #124]	; (8005ae8 <HAL_DMA_Abort_IT+0x1cc>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d013      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a1d      	ldr	r2, [pc, #116]	; (8005aec <HAL_DMA_Abort_IT+0x1d0>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d00e      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a1c      	ldr	r2, [pc, #112]	; (8005af0 <HAL_DMA_Abort_IT+0x1d4>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d009      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a1a      	ldr	r2, [pc, #104]	; (8005af4 <HAL_DMA_Abort_IT+0x1d8>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d004      	beq.n	8005a98 <HAL_DMA_Abort_IT+0x17c>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a19      	ldr	r2, [pc, #100]	; (8005af8 <HAL_DMA_Abort_IT+0x1dc>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d108      	bne.n	8005aaa <HAL_DMA_Abort_IT+0x18e>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 0201 	bic.w	r2, r2, #1
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	e178      	b.n	8005d9c <HAL_DMA_Abort_IT+0x480>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 0201 	bic.w	r2, r2, #1
 8005ab8:	601a      	str	r2, [r3, #0]
 8005aba:	e16f      	b.n	8005d9c <HAL_DMA_Abort_IT+0x480>
 8005abc:	40020010 	.word	0x40020010
 8005ac0:	40020028 	.word	0x40020028
 8005ac4:	40020040 	.word	0x40020040
 8005ac8:	40020058 	.word	0x40020058
 8005acc:	40020070 	.word	0x40020070
 8005ad0:	40020088 	.word	0x40020088
 8005ad4:	400200a0 	.word	0x400200a0
 8005ad8:	400200b8 	.word	0x400200b8
 8005adc:	40020410 	.word	0x40020410
 8005ae0:	40020428 	.word	0x40020428
 8005ae4:	40020440 	.word	0x40020440
 8005ae8:	40020458 	.word	0x40020458
 8005aec:	40020470 	.word	0x40020470
 8005af0:	40020488 	.word	0x40020488
 8005af4:	400204a0 	.word	0x400204a0
 8005af8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f022 020e 	bic.w	r2, r2, #14
 8005b0a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a6c      	ldr	r2, [pc, #432]	; (8005cc4 <HAL_DMA_Abort_IT+0x3a8>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d04a      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a6b      	ldr	r2, [pc, #428]	; (8005cc8 <HAL_DMA_Abort_IT+0x3ac>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d045      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a69      	ldr	r2, [pc, #420]	; (8005ccc <HAL_DMA_Abort_IT+0x3b0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d040      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a68      	ldr	r2, [pc, #416]	; (8005cd0 <HAL_DMA_Abort_IT+0x3b4>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d03b      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a66      	ldr	r2, [pc, #408]	; (8005cd4 <HAL_DMA_Abort_IT+0x3b8>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d036      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a65      	ldr	r2, [pc, #404]	; (8005cd8 <HAL_DMA_Abort_IT+0x3bc>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d031      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a63      	ldr	r2, [pc, #396]	; (8005cdc <HAL_DMA_Abort_IT+0x3c0>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d02c      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a62      	ldr	r2, [pc, #392]	; (8005ce0 <HAL_DMA_Abort_IT+0x3c4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d027      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a60      	ldr	r2, [pc, #384]	; (8005ce4 <HAL_DMA_Abort_IT+0x3c8>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d022      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a5f      	ldr	r2, [pc, #380]	; (8005ce8 <HAL_DMA_Abort_IT+0x3cc>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d01d      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a5d      	ldr	r2, [pc, #372]	; (8005cec <HAL_DMA_Abort_IT+0x3d0>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d018      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a5c      	ldr	r2, [pc, #368]	; (8005cf0 <HAL_DMA_Abort_IT+0x3d4>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d013      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a5a      	ldr	r2, [pc, #360]	; (8005cf4 <HAL_DMA_Abort_IT+0x3d8>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d00e      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a59      	ldr	r2, [pc, #356]	; (8005cf8 <HAL_DMA_Abort_IT+0x3dc>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d009      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a57      	ldr	r2, [pc, #348]	; (8005cfc <HAL_DMA_Abort_IT+0x3e0>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d004      	beq.n	8005bac <HAL_DMA_Abort_IT+0x290>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a56      	ldr	r2, [pc, #344]	; (8005d00 <HAL_DMA_Abort_IT+0x3e4>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d108      	bne.n	8005bbe <HAL_DMA_Abort_IT+0x2a2>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f022 0201 	bic.w	r2, r2, #1
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	e007      	b.n	8005bce <HAL_DMA_Abort_IT+0x2b2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f022 0201 	bic.w	r2, r2, #1
 8005bcc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a3c      	ldr	r2, [pc, #240]	; (8005cc4 <HAL_DMA_Abort_IT+0x3a8>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d072      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a3a      	ldr	r2, [pc, #232]	; (8005cc8 <HAL_DMA_Abort_IT+0x3ac>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d06d      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a39      	ldr	r2, [pc, #228]	; (8005ccc <HAL_DMA_Abort_IT+0x3b0>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d068      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a37      	ldr	r2, [pc, #220]	; (8005cd0 <HAL_DMA_Abort_IT+0x3b4>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d063      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a36      	ldr	r2, [pc, #216]	; (8005cd4 <HAL_DMA_Abort_IT+0x3b8>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d05e      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a34      	ldr	r2, [pc, #208]	; (8005cd8 <HAL_DMA_Abort_IT+0x3bc>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d059      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a33      	ldr	r2, [pc, #204]	; (8005cdc <HAL_DMA_Abort_IT+0x3c0>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d054      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a31      	ldr	r2, [pc, #196]	; (8005ce0 <HAL_DMA_Abort_IT+0x3c4>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d04f      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a30      	ldr	r2, [pc, #192]	; (8005ce4 <HAL_DMA_Abort_IT+0x3c8>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d04a      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a2e      	ldr	r2, [pc, #184]	; (8005ce8 <HAL_DMA_Abort_IT+0x3cc>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d045      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a2d      	ldr	r2, [pc, #180]	; (8005cec <HAL_DMA_Abort_IT+0x3d0>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d040      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a2b      	ldr	r2, [pc, #172]	; (8005cf0 <HAL_DMA_Abort_IT+0x3d4>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d03b      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a2a      	ldr	r2, [pc, #168]	; (8005cf4 <HAL_DMA_Abort_IT+0x3d8>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d036      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a28      	ldr	r2, [pc, #160]	; (8005cf8 <HAL_DMA_Abort_IT+0x3dc>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d031      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a27      	ldr	r2, [pc, #156]	; (8005cfc <HAL_DMA_Abort_IT+0x3e0>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d02c      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a25      	ldr	r2, [pc, #148]	; (8005d00 <HAL_DMA_Abort_IT+0x3e4>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d027      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a24      	ldr	r2, [pc, #144]	; (8005d04 <HAL_DMA_Abort_IT+0x3e8>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d022      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a22      	ldr	r2, [pc, #136]	; (8005d08 <HAL_DMA_Abort_IT+0x3ec>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d01d      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a21      	ldr	r2, [pc, #132]	; (8005d0c <HAL_DMA_Abort_IT+0x3f0>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d018      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a1f      	ldr	r2, [pc, #124]	; (8005d10 <HAL_DMA_Abort_IT+0x3f4>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d013      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a1e      	ldr	r2, [pc, #120]	; (8005d14 <HAL_DMA_Abort_IT+0x3f8>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d00e      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a1c      	ldr	r2, [pc, #112]	; (8005d18 <HAL_DMA_Abort_IT+0x3fc>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d009      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a1b      	ldr	r2, [pc, #108]	; (8005d1c <HAL_DMA_Abort_IT+0x400>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d004      	beq.n	8005cbe <HAL_DMA_Abort_IT+0x3a2>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a19      	ldr	r2, [pc, #100]	; (8005d20 <HAL_DMA_Abort_IT+0x404>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d132      	bne.n	8005d24 <HAL_DMA_Abort_IT+0x408>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e031      	b.n	8005d26 <HAL_DMA_Abort_IT+0x40a>
 8005cc2:	bf00      	nop
 8005cc4:	40020010 	.word	0x40020010
 8005cc8:	40020028 	.word	0x40020028
 8005ccc:	40020040 	.word	0x40020040
 8005cd0:	40020058 	.word	0x40020058
 8005cd4:	40020070 	.word	0x40020070
 8005cd8:	40020088 	.word	0x40020088
 8005cdc:	400200a0 	.word	0x400200a0
 8005ce0:	400200b8 	.word	0x400200b8
 8005ce4:	40020410 	.word	0x40020410
 8005ce8:	40020428 	.word	0x40020428
 8005cec:	40020440 	.word	0x40020440
 8005cf0:	40020458 	.word	0x40020458
 8005cf4:	40020470 	.word	0x40020470
 8005cf8:	40020488 	.word	0x40020488
 8005cfc:	400204a0 	.word	0x400204a0
 8005d00:	400204b8 	.word	0x400204b8
 8005d04:	58025408 	.word	0x58025408
 8005d08:	5802541c 	.word	0x5802541c
 8005d0c:	58025430 	.word	0x58025430
 8005d10:	58025444 	.word	0x58025444
 8005d14:	58025458 	.word	0x58025458
 8005d18:	5802546c 	.word	0x5802546c
 8005d1c:	58025480 	.word	0x58025480
 8005d20:	58025494 	.word	0x58025494
 8005d24:	2300      	movs	r3, #0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d028      	beq.n	8005d7c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d38:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d3e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d44:	f003 031f 	and.w	r3, r3, #31
 8005d48:	2201      	movs	r2, #1
 8005d4a:	409a      	lsls	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005d58:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00c      	beq.n	8005d7c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d70:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005d7a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d003      	beq.n	8005d9c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop

08005da8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b08a      	sub	sp, #40	; 0x28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005db0:	2300      	movs	r3, #0
 8005db2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005db4:	4b67      	ldr	r3, [pc, #412]	; (8005f54 <HAL_DMA_IRQHandler+0x1ac>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a67      	ldr	r2, [pc, #412]	; (8005f58 <HAL_DMA_IRQHandler+0x1b0>)
 8005dba:	fba2 2303 	umull	r2, r3, r2, r3
 8005dbe:	0a9b      	lsrs	r3, r3, #10
 8005dc0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dc6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dcc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005dce:	6a3b      	ldr	r3, [r7, #32]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a5f      	ldr	r2, [pc, #380]	; (8005f5c <HAL_DMA_IRQHandler+0x1b4>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d04a      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a5d      	ldr	r2, [pc, #372]	; (8005f60 <HAL_DMA_IRQHandler+0x1b8>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d045      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a5c      	ldr	r2, [pc, #368]	; (8005f64 <HAL_DMA_IRQHandler+0x1bc>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d040      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a5a      	ldr	r2, [pc, #360]	; (8005f68 <HAL_DMA_IRQHandler+0x1c0>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d03b      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a59      	ldr	r2, [pc, #356]	; (8005f6c <HAL_DMA_IRQHandler+0x1c4>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d036      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a57      	ldr	r2, [pc, #348]	; (8005f70 <HAL_DMA_IRQHandler+0x1c8>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d031      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a56      	ldr	r2, [pc, #344]	; (8005f74 <HAL_DMA_IRQHandler+0x1cc>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d02c      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a54      	ldr	r2, [pc, #336]	; (8005f78 <HAL_DMA_IRQHandler+0x1d0>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d027      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a53      	ldr	r2, [pc, #332]	; (8005f7c <HAL_DMA_IRQHandler+0x1d4>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d022      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a51      	ldr	r2, [pc, #324]	; (8005f80 <HAL_DMA_IRQHandler+0x1d8>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d01d      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a50      	ldr	r2, [pc, #320]	; (8005f84 <HAL_DMA_IRQHandler+0x1dc>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d018      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a4e      	ldr	r2, [pc, #312]	; (8005f88 <HAL_DMA_IRQHandler+0x1e0>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d013      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a4d      	ldr	r2, [pc, #308]	; (8005f8c <HAL_DMA_IRQHandler+0x1e4>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d00e      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a4b      	ldr	r2, [pc, #300]	; (8005f90 <HAL_DMA_IRQHandler+0x1e8>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d009      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a4a      	ldr	r2, [pc, #296]	; (8005f94 <HAL_DMA_IRQHandler+0x1ec>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d004      	beq.n	8005e7a <HAL_DMA_IRQHandler+0xd2>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a48      	ldr	r2, [pc, #288]	; (8005f98 <HAL_DMA_IRQHandler+0x1f0>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d101      	bne.n	8005e7e <HAL_DMA_IRQHandler+0xd6>
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e000      	b.n	8005e80 <HAL_DMA_IRQHandler+0xd8>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f000 842b 	beq.w	80066dc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e8a:	f003 031f 	and.w	r3, r3, #31
 8005e8e:	2208      	movs	r2, #8
 8005e90:	409a      	lsls	r2, r3
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	4013      	ands	r3, r2
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	f000 80a2 	beq.w	8005fe0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a2e      	ldr	r2, [pc, #184]	; (8005f5c <HAL_DMA_IRQHandler+0x1b4>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d04a      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a2d      	ldr	r2, [pc, #180]	; (8005f60 <HAL_DMA_IRQHandler+0x1b8>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d045      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a2b      	ldr	r2, [pc, #172]	; (8005f64 <HAL_DMA_IRQHandler+0x1bc>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d040      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a2a      	ldr	r2, [pc, #168]	; (8005f68 <HAL_DMA_IRQHandler+0x1c0>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d03b      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a28      	ldr	r2, [pc, #160]	; (8005f6c <HAL_DMA_IRQHandler+0x1c4>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d036      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a27      	ldr	r2, [pc, #156]	; (8005f70 <HAL_DMA_IRQHandler+0x1c8>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d031      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a25      	ldr	r2, [pc, #148]	; (8005f74 <HAL_DMA_IRQHandler+0x1cc>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d02c      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a24      	ldr	r2, [pc, #144]	; (8005f78 <HAL_DMA_IRQHandler+0x1d0>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d027      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a22      	ldr	r2, [pc, #136]	; (8005f7c <HAL_DMA_IRQHandler+0x1d4>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d022      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a21      	ldr	r2, [pc, #132]	; (8005f80 <HAL_DMA_IRQHandler+0x1d8>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d01d      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a1f      	ldr	r2, [pc, #124]	; (8005f84 <HAL_DMA_IRQHandler+0x1dc>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d018      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a1e      	ldr	r2, [pc, #120]	; (8005f88 <HAL_DMA_IRQHandler+0x1e0>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d013      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a1c      	ldr	r2, [pc, #112]	; (8005f8c <HAL_DMA_IRQHandler+0x1e4>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d00e      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a1b      	ldr	r2, [pc, #108]	; (8005f90 <HAL_DMA_IRQHandler+0x1e8>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d009      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a19      	ldr	r2, [pc, #100]	; (8005f94 <HAL_DMA_IRQHandler+0x1ec>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d004      	beq.n	8005f3c <HAL_DMA_IRQHandler+0x194>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a18      	ldr	r2, [pc, #96]	; (8005f98 <HAL_DMA_IRQHandler+0x1f0>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d12f      	bne.n	8005f9c <HAL_DMA_IRQHandler+0x1f4>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0304 	and.w	r3, r3, #4
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	bf14      	ite	ne
 8005f4a:	2301      	movne	r3, #1
 8005f4c:	2300      	moveq	r3, #0
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	e02e      	b.n	8005fb0 <HAL_DMA_IRQHandler+0x208>
 8005f52:	bf00      	nop
 8005f54:	24000018 	.word	0x24000018
 8005f58:	1b4e81b5 	.word	0x1b4e81b5
 8005f5c:	40020010 	.word	0x40020010
 8005f60:	40020028 	.word	0x40020028
 8005f64:	40020040 	.word	0x40020040
 8005f68:	40020058 	.word	0x40020058
 8005f6c:	40020070 	.word	0x40020070
 8005f70:	40020088 	.word	0x40020088
 8005f74:	400200a0 	.word	0x400200a0
 8005f78:	400200b8 	.word	0x400200b8
 8005f7c:	40020410 	.word	0x40020410
 8005f80:	40020428 	.word	0x40020428
 8005f84:	40020440 	.word	0x40020440
 8005f88:	40020458 	.word	0x40020458
 8005f8c:	40020470 	.word	0x40020470
 8005f90:	40020488 	.word	0x40020488
 8005f94:	400204a0 	.word	0x400204a0
 8005f98:	400204b8 	.word	0x400204b8
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0308 	and.w	r3, r3, #8
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	bf14      	ite	ne
 8005faa:	2301      	movne	r3, #1
 8005fac:	2300      	moveq	r3, #0
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d015      	beq.n	8005fe0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 0204 	bic.w	r2, r2, #4
 8005fc2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fc8:	f003 031f 	and.w	r3, r3, #31
 8005fcc:	2208      	movs	r2, #8
 8005fce:	409a      	lsls	r2, r3
 8005fd0:	6a3b      	ldr	r3, [r7, #32]
 8005fd2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fd8:	f043 0201 	orr.w	r2, r3, #1
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fe4:	f003 031f 	and.w	r3, r3, #31
 8005fe8:	69ba      	ldr	r2, [r7, #24]
 8005fea:	fa22 f303 	lsr.w	r3, r2, r3
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d06e      	beq.n	80060d4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a69      	ldr	r2, [pc, #420]	; (80061a0 <HAL_DMA_IRQHandler+0x3f8>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d04a      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a67      	ldr	r2, [pc, #412]	; (80061a4 <HAL_DMA_IRQHandler+0x3fc>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d045      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a66      	ldr	r2, [pc, #408]	; (80061a8 <HAL_DMA_IRQHandler+0x400>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d040      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a64      	ldr	r2, [pc, #400]	; (80061ac <HAL_DMA_IRQHandler+0x404>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d03b      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a63      	ldr	r2, [pc, #396]	; (80061b0 <HAL_DMA_IRQHandler+0x408>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d036      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a61      	ldr	r2, [pc, #388]	; (80061b4 <HAL_DMA_IRQHandler+0x40c>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d031      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a60      	ldr	r2, [pc, #384]	; (80061b8 <HAL_DMA_IRQHandler+0x410>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d02c      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a5e      	ldr	r2, [pc, #376]	; (80061bc <HAL_DMA_IRQHandler+0x414>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d027      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a5d      	ldr	r2, [pc, #372]	; (80061c0 <HAL_DMA_IRQHandler+0x418>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d022      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a5b      	ldr	r2, [pc, #364]	; (80061c4 <HAL_DMA_IRQHandler+0x41c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d01d      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a5a      	ldr	r2, [pc, #360]	; (80061c8 <HAL_DMA_IRQHandler+0x420>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d018      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a58      	ldr	r2, [pc, #352]	; (80061cc <HAL_DMA_IRQHandler+0x424>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d013      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a57      	ldr	r2, [pc, #348]	; (80061d0 <HAL_DMA_IRQHandler+0x428>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d00e      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a55      	ldr	r2, [pc, #340]	; (80061d4 <HAL_DMA_IRQHandler+0x42c>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d009      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a54      	ldr	r2, [pc, #336]	; (80061d8 <HAL_DMA_IRQHandler+0x430>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d004      	beq.n	8006096 <HAL_DMA_IRQHandler+0x2ee>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a52      	ldr	r2, [pc, #328]	; (80061dc <HAL_DMA_IRQHandler+0x434>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d10a      	bne.n	80060ac <HAL_DMA_IRQHandler+0x304>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	695b      	ldr	r3, [r3, #20]
 800609c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	bf14      	ite	ne
 80060a4:	2301      	movne	r3, #1
 80060a6:	2300      	moveq	r3, #0
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	e003      	b.n	80060b4 <HAL_DMA_IRQHandler+0x30c>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2300      	movs	r3, #0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d00d      	beq.n	80060d4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060bc:	f003 031f 	and.w	r3, r3, #31
 80060c0:	2201      	movs	r2, #1
 80060c2:	409a      	lsls	r2, r3
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060cc:	f043 0202 	orr.w	r2, r3, #2
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060d8:	f003 031f 	and.w	r3, r3, #31
 80060dc:	2204      	movs	r2, #4
 80060de:	409a      	lsls	r2, r3
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	4013      	ands	r3, r2
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f000 808f 	beq.w	8006208 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a2c      	ldr	r2, [pc, #176]	; (80061a0 <HAL_DMA_IRQHandler+0x3f8>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d04a      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a2a      	ldr	r2, [pc, #168]	; (80061a4 <HAL_DMA_IRQHandler+0x3fc>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d045      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a29      	ldr	r2, [pc, #164]	; (80061a8 <HAL_DMA_IRQHandler+0x400>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d040      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a27      	ldr	r2, [pc, #156]	; (80061ac <HAL_DMA_IRQHandler+0x404>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d03b      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a26      	ldr	r2, [pc, #152]	; (80061b0 <HAL_DMA_IRQHandler+0x408>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d036      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a24      	ldr	r2, [pc, #144]	; (80061b4 <HAL_DMA_IRQHandler+0x40c>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d031      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a23      	ldr	r2, [pc, #140]	; (80061b8 <HAL_DMA_IRQHandler+0x410>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d02c      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a21      	ldr	r2, [pc, #132]	; (80061bc <HAL_DMA_IRQHandler+0x414>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d027      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a20      	ldr	r2, [pc, #128]	; (80061c0 <HAL_DMA_IRQHandler+0x418>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d022      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a1e      	ldr	r2, [pc, #120]	; (80061c4 <HAL_DMA_IRQHandler+0x41c>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d01d      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a1d      	ldr	r2, [pc, #116]	; (80061c8 <HAL_DMA_IRQHandler+0x420>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d018      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a1b      	ldr	r2, [pc, #108]	; (80061cc <HAL_DMA_IRQHandler+0x424>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d013      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a1a      	ldr	r2, [pc, #104]	; (80061d0 <HAL_DMA_IRQHandler+0x428>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d00e      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a18      	ldr	r2, [pc, #96]	; (80061d4 <HAL_DMA_IRQHandler+0x42c>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d009      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a17      	ldr	r2, [pc, #92]	; (80061d8 <HAL_DMA_IRQHandler+0x430>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d004      	beq.n	800618a <HAL_DMA_IRQHandler+0x3e2>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a15      	ldr	r2, [pc, #84]	; (80061dc <HAL_DMA_IRQHandler+0x434>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d12a      	bne.n	80061e0 <HAL_DMA_IRQHandler+0x438>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0302 	and.w	r3, r3, #2
 8006194:	2b00      	cmp	r3, #0
 8006196:	bf14      	ite	ne
 8006198:	2301      	movne	r3, #1
 800619a:	2300      	moveq	r3, #0
 800619c:	b2db      	uxtb	r3, r3
 800619e:	e023      	b.n	80061e8 <HAL_DMA_IRQHandler+0x440>
 80061a0:	40020010 	.word	0x40020010
 80061a4:	40020028 	.word	0x40020028
 80061a8:	40020040 	.word	0x40020040
 80061ac:	40020058 	.word	0x40020058
 80061b0:	40020070 	.word	0x40020070
 80061b4:	40020088 	.word	0x40020088
 80061b8:	400200a0 	.word	0x400200a0
 80061bc:	400200b8 	.word	0x400200b8
 80061c0:	40020410 	.word	0x40020410
 80061c4:	40020428 	.word	0x40020428
 80061c8:	40020440 	.word	0x40020440
 80061cc:	40020458 	.word	0x40020458
 80061d0:	40020470 	.word	0x40020470
 80061d4:	40020488 	.word	0x40020488
 80061d8:	400204a0 	.word	0x400204a0
 80061dc:	400204b8 	.word	0x400204b8
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2300      	movs	r3, #0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d00d      	beq.n	8006208 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061f0:	f003 031f 	and.w	r3, r3, #31
 80061f4:	2204      	movs	r2, #4
 80061f6:	409a      	lsls	r2, r3
 80061f8:	6a3b      	ldr	r3, [r7, #32]
 80061fa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006200:	f043 0204 	orr.w	r2, r3, #4
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800620c:	f003 031f 	and.w	r3, r3, #31
 8006210:	2210      	movs	r2, #16
 8006212:	409a      	lsls	r2, r3
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	4013      	ands	r3, r2
 8006218:	2b00      	cmp	r3, #0
 800621a:	f000 80a6 	beq.w	800636a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a85      	ldr	r2, [pc, #532]	; (8006438 <HAL_DMA_IRQHandler+0x690>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d04a      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a83      	ldr	r2, [pc, #524]	; (800643c <HAL_DMA_IRQHandler+0x694>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d045      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a82      	ldr	r2, [pc, #520]	; (8006440 <HAL_DMA_IRQHandler+0x698>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d040      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a80      	ldr	r2, [pc, #512]	; (8006444 <HAL_DMA_IRQHandler+0x69c>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d03b      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a7f      	ldr	r2, [pc, #508]	; (8006448 <HAL_DMA_IRQHandler+0x6a0>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d036      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a7d      	ldr	r2, [pc, #500]	; (800644c <HAL_DMA_IRQHandler+0x6a4>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d031      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a7c      	ldr	r2, [pc, #496]	; (8006450 <HAL_DMA_IRQHandler+0x6a8>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d02c      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a7a      	ldr	r2, [pc, #488]	; (8006454 <HAL_DMA_IRQHandler+0x6ac>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d027      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a79      	ldr	r2, [pc, #484]	; (8006458 <HAL_DMA_IRQHandler+0x6b0>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d022      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a77      	ldr	r2, [pc, #476]	; (800645c <HAL_DMA_IRQHandler+0x6b4>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d01d      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a76      	ldr	r2, [pc, #472]	; (8006460 <HAL_DMA_IRQHandler+0x6b8>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d018      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a74      	ldr	r2, [pc, #464]	; (8006464 <HAL_DMA_IRQHandler+0x6bc>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d013      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a73      	ldr	r2, [pc, #460]	; (8006468 <HAL_DMA_IRQHandler+0x6c0>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d00e      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a71      	ldr	r2, [pc, #452]	; (800646c <HAL_DMA_IRQHandler+0x6c4>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d009      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a70      	ldr	r2, [pc, #448]	; (8006470 <HAL_DMA_IRQHandler+0x6c8>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d004      	beq.n	80062be <HAL_DMA_IRQHandler+0x516>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a6e      	ldr	r2, [pc, #440]	; (8006474 <HAL_DMA_IRQHandler+0x6cc>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d10a      	bne.n	80062d4 <HAL_DMA_IRQHandler+0x52c>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0308 	and.w	r3, r3, #8
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	bf14      	ite	ne
 80062cc:	2301      	movne	r3, #1
 80062ce:	2300      	moveq	r3, #0
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	e009      	b.n	80062e8 <HAL_DMA_IRQHandler+0x540>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 0304 	and.w	r3, r3, #4
 80062de:	2b00      	cmp	r3, #0
 80062e0:	bf14      	ite	ne
 80062e2:	2301      	movne	r3, #1
 80062e4:	2300      	moveq	r3, #0
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d03e      	beq.n	800636a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062f0:	f003 031f 	and.w	r3, r3, #31
 80062f4:	2210      	movs	r2, #16
 80062f6:	409a      	lsls	r2, r3
 80062f8:	6a3b      	ldr	r3, [r7, #32]
 80062fa:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d018      	beq.n	800633c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006314:	2b00      	cmp	r3, #0
 8006316:	d108      	bne.n	800632a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631c:	2b00      	cmp	r3, #0
 800631e:	d024      	beq.n	800636a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	4798      	blx	r3
 8006328:	e01f      	b.n	800636a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800632e:	2b00      	cmp	r3, #0
 8006330:	d01b      	beq.n	800636a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	4798      	blx	r3
 800633a:	e016      	b.n	800636a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006346:	2b00      	cmp	r3, #0
 8006348:	d107      	bne.n	800635a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f022 0208 	bic.w	r2, r2, #8
 8006358:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800635e:	2b00      	cmp	r3, #0
 8006360:	d003      	beq.n	800636a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800636e:	f003 031f 	and.w	r3, r3, #31
 8006372:	2220      	movs	r2, #32
 8006374:	409a      	lsls	r2, r3
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	4013      	ands	r3, r2
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 8110 	beq.w	80065a0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a2c      	ldr	r2, [pc, #176]	; (8006438 <HAL_DMA_IRQHandler+0x690>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d04a      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a2b      	ldr	r2, [pc, #172]	; (800643c <HAL_DMA_IRQHandler+0x694>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d045      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a29      	ldr	r2, [pc, #164]	; (8006440 <HAL_DMA_IRQHandler+0x698>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d040      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a28      	ldr	r2, [pc, #160]	; (8006444 <HAL_DMA_IRQHandler+0x69c>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d03b      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a26      	ldr	r2, [pc, #152]	; (8006448 <HAL_DMA_IRQHandler+0x6a0>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d036      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a25      	ldr	r2, [pc, #148]	; (800644c <HAL_DMA_IRQHandler+0x6a4>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d031      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a23      	ldr	r2, [pc, #140]	; (8006450 <HAL_DMA_IRQHandler+0x6a8>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d02c      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a22      	ldr	r2, [pc, #136]	; (8006454 <HAL_DMA_IRQHandler+0x6ac>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d027      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a20      	ldr	r2, [pc, #128]	; (8006458 <HAL_DMA_IRQHandler+0x6b0>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d022      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a1f      	ldr	r2, [pc, #124]	; (800645c <HAL_DMA_IRQHandler+0x6b4>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d01d      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a1d      	ldr	r2, [pc, #116]	; (8006460 <HAL_DMA_IRQHandler+0x6b8>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d018      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a1c      	ldr	r2, [pc, #112]	; (8006464 <HAL_DMA_IRQHandler+0x6bc>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d013      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a1a      	ldr	r2, [pc, #104]	; (8006468 <HAL_DMA_IRQHandler+0x6c0>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d00e      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a19      	ldr	r2, [pc, #100]	; (800646c <HAL_DMA_IRQHandler+0x6c4>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d009      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a17      	ldr	r2, [pc, #92]	; (8006470 <HAL_DMA_IRQHandler+0x6c8>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d004      	beq.n	8006420 <HAL_DMA_IRQHandler+0x678>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a16      	ldr	r2, [pc, #88]	; (8006474 <HAL_DMA_IRQHandler+0x6cc>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d12b      	bne.n	8006478 <HAL_DMA_IRQHandler+0x6d0>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0310 	and.w	r3, r3, #16
 800642a:	2b00      	cmp	r3, #0
 800642c:	bf14      	ite	ne
 800642e:	2301      	movne	r3, #1
 8006430:	2300      	moveq	r3, #0
 8006432:	b2db      	uxtb	r3, r3
 8006434:	e02a      	b.n	800648c <HAL_DMA_IRQHandler+0x6e4>
 8006436:	bf00      	nop
 8006438:	40020010 	.word	0x40020010
 800643c:	40020028 	.word	0x40020028
 8006440:	40020040 	.word	0x40020040
 8006444:	40020058 	.word	0x40020058
 8006448:	40020070 	.word	0x40020070
 800644c:	40020088 	.word	0x40020088
 8006450:	400200a0 	.word	0x400200a0
 8006454:	400200b8 	.word	0x400200b8
 8006458:	40020410 	.word	0x40020410
 800645c:	40020428 	.word	0x40020428
 8006460:	40020440 	.word	0x40020440
 8006464:	40020458 	.word	0x40020458
 8006468:	40020470 	.word	0x40020470
 800646c:	40020488 	.word	0x40020488
 8006470:	400204a0 	.word	0x400204a0
 8006474:	400204b8 	.word	0x400204b8
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0302 	and.w	r3, r3, #2
 8006482:	2b00      	cmp	r3, #0
 8006484:	bf14      	ite	ne
 8006486:	2301      	movne	r3, #1
 8006488:	2300      	moveq	r3, #0
 800648a:	b2db      	uxtb	r3, r3
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 8087 	beq.w	80065a0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006496:	f003 031f 	and.w	r3, r3, #31
 800649a:	2220      	movs	r2, #32
 800649c:	409a      	lsls	r2, r3
 800649e:	6a3b      	ldr	r3, [r7, #32]
 80064a0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d139      	bne.n	8006522 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f022 0216 	bic.w	r2, r2, #22
 80064bc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	695a      	ldr	r2, [r3, #20]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064cc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d103      	bne.n	80064de <HAL_DMA_IRQHandler+0x736>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d007      	beq.n	80064ee <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f022 0208 	bic.w	r2, r2, #8
 80064ec:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064f2:	f003 031f 	and.w	r3, r3, #31
 80064f6:	223f      	movs	r2, #63	; 0x3f
 80064f8:	409a      	lsls	r2, r3
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006512:	2b00      	cmp	r3, #0
 8006514:	f000 834a 	beq.w	8006bac <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	4798      	blx	r3
          }
          return;
 8006520:	e344      	b.n	8006bac <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d018      	beq.n	8006562 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800653a:	2b00      	cmp	r3, #0
 800653c:	d108      	bne.n	8006550 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006542:	2b00      	cmp	r3, #0
 8006544:	d02c      	beq.n	80065a0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	4798      	blx	r3
 800654e:	e027      	b.n	80065a0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006554:	2b00      	cmp	r3, #0
 8006556:	d023      	beq.n	80065a0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	4798      	blx	r3
 8006560:	e01e      	b.n	80065a0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800656c:	2b00      	cmp	r3, #0
 800656e:	d10f      	bne.n	8006590 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f022 0210 	bic.w	r2, r2, #16
 800657e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006594:	2b00      	cmp	r3, #0
 8006596:	d003      	beq.n	80065a0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 8306 	beq.w	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ae:	f003 0301 	and.w	r3, r3, #1
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f000 8088 	beq.w	80066c8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2204      	movs	r2, #4
 80065bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a7a      	ldr	r2, [pc, #488]	; (80067b0 <HAL_DMA_IRQHandler+0xa08>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d04a      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a79      	ldr	r2, [pc, #484]	; (80067b4 <HAL_DMA_IRQHandler+0xa0c>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d045      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a77      	ldr	r2, [pc, #476]	; (80067b8 <HAL_DMA_IRQHandler+0xa10>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d040      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a76      	ldr	r2, [pc, #472]	; (80067bc <HAL_DMA_IRQHandler+0xa14>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d03b      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a74      	ldr	r2, [pc, #464]	; (80067c0 <HAL_DMA_IRQHandler+0xa18>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d036      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a73      	ldr	r2, [pc, #460]	; (80067c4 <HAL_DMA_IRQHandler+0xa1c>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d031      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a71      	ldr	r2, [pc, #452]	; (80067c8 <HAL_DMA_IRQHandler+0xa20>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d02c      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a70      	ldr	r2, [pc, #448]	; (80067cc <HAL_DMA_IRQHandler+0xa24>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d027      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a6e      	ldr	r2, [pc, #440]	; (80067d0 <HAL_DMA_IRQHandler+0xa28>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d022      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a6d      	ldr	r2, [pc, #436]	; (80067d4 <HAL_DMA_IRQHandler+0xa2c>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d01d      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a6b      	ldr	r2, [pc, #428]	; (80067d8 <HAL_DMA_IRQHandler+0xa30>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d018      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a6a      	ldr	r2, [pc, #424]	; (80067dc <HAL_DMA_IRQHandler+0xa34>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d013      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a68      	ldr	r2, [pc, #416]	; (80067e0 <HAL_DMA_IRQHandler+0xa38>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d00e      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a67      	ldr	r2, [pc, #412]	; (80067e4 <HAL_DMA_IRQHandler+0xa3c>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d009      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a65      	ldr	r2, [pc, #404]	; (80067e8 <HAL_DMA_IRQHandler+0xa40>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d004      	beq.n	8006660 <HAL_DMA_IRQHandler+0x8b8>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a64      	ldr	r2, [pc, #400]	; (80067ec <HAL_DMA_IRQHandler+0xa44>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d108      	bne.n	8006672 <HAL_DMA_IRQHandler+0x8ca>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f022 0201 	bic.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	e007      	b.n	8006682 <HAL_DMA_IRQHandler+0x8da>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f022 0201 	bic.w	r2, r2, #1
 8006680:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	3301      	adds	r3, #1
 8006686:	60fb      	str	r3, [r7, #12]
 8006688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800668a:	429a      	cmp	r2, r3
 800668c:	d307      	bcc.n	800669e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	2b00      	cmp	r3, #0
 800669a:	d1f2      	bne.n	8006682 <HAL_DMA_IRQHandler+0x8da>
 800669c:	e000      	b.n	80066a0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800669e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 0301 	and.w	r3, r3, #1
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d004      	beq.n	80066b8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2203      	movs	r2, #3
 80066b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80066b6:	e003      	b.n	80066c0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	f000 8272 	beq.w	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	4798      	blx	r3
 80066da:	e26c      	b.n	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a43      	ldr	r2, [pc, #268]	; (80067f0 <HAL_DMA_IRQHandler+0xa48>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d022      	beq.n	800672c <HAL_DMA_IRQHandler+0x984>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a42      	ldr	r2, [pc, #264]	; (80067f4 <HAL_DMA_IRQHandler+0xa4c>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d01d      	beq.n	800672c <HAL_DMA_IRQHandler+0x984>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a40      	ldr	r2, [pc, #256]	; (80067f8 <HAL_DMA_IRQHandler+0xa50>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d018      	beq.n	800672c <HAL_DMA_IRQHandler+0x984>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a3f      	ldr	r2, [pc, #252]	; (80067fc <HAL_DMA_IRQHandler+0xa54>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d013      	beq.n	800672c <HAL_DMA_IRQHandler+0x984>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a3d      	ldr	r2, [pc, #244]	; (8006800 <HAL_DMA_IRQHandler+0xa58>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d00e      	beq.n	800672c <HAL_DMA_IRQHandler+0x984>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a3c      	ldr	r2, [pc, #240]	; (8006804 <HAL_DMA_IRQHandler+0xa5c>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d009      	beq.n	800672c <HAL_DMA_IRQHandler+0x984>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a3a      	ldr	r2, [pc, #232]	; (8006808 <HAL_DMA_IRQHandler+0xa60>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d004      	beq.n	800672c <HAL_DMA_IRQHandler+0x984>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a39      	ldr	r2, [pc, #228]	; (800680c <HAL_DMA_IRQHandler+0xa64>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d101      	bne.n	8006730 <HAL_DMA_IRQHandler+0x988>
 800672c:	2301      	movs	r3, #1
 800672e:	e000      	b.n	8006732 <HAL_DMA_IRQHandler+0x98a>
 8006730:	2300      	movs	r3, #0
 8006732:	2b00      	cmp	r3, #0
 8006734:	f000 823f 	beq.w	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006744:	f003 031f 	and.w	r3, r3, #31
 8006748:	2204      	movs	r2, #4
 800674a:	409a      	lsls	r2, r3
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	4013      	ands	r3, r2
 8006750:	2b00      	cmp	r3, #0
 8006752:	f000 80cd 	beq.w	80068f0 <HAL_DMA_IRQHandler+0xb48>
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	f003 0304 	and.w	r3, r3, #4
 800675c:	2b00      	cmp	r3, #0
 800675e:	f000 80c7 	beq.w	80068f0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006766:	f003 031f 	and.w	r3, r3, #31
 800676a:	2204      	movs	r2, #4
 800676c:	409a      	lsls	r2, r3
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d049      	beq.n	8006810 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d109      	bne.n	800679a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 8210 	beq.w	8006bb0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006798:	e20a      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800679e:	2b00      	cmp	r3, #0
 80067a0:	f000 8206 	beq.w	8006bb0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80067ac:	e200      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xe08>
 80067ae:	bf00      	nop
 80067b0:	40020010 	.word	0x40020010
 80067b4:	40020028 	.word	0x40020028
 80067b8:	40020040 	.word	0x40020040
 80067bc:	40020058 	.word	0x40020058
 80067c0:	40020070 	.word	0x40020070
 80067c4:	40020088 	.word	0x40020088
 80067c8:	400200a0 	.word	0x400200a0
 80067cc:	400200b8 	.word	0x400200b8
 80067d0:	40020410 	.word	0x40020410
 80067d4:	40020428 	.word	0x40020428
 80067d8:	40020440 	.word	0x40020440
 80067dc:	40020458 	.word	0x40020458
 80067e0:	40020470 	.word	0x40020470
 80067e4:	40020488 	.word	0x40020488
 80067e8:	400204a0 	.word	0x400204a0
 80067ec:	400204b8 	.word	0x400204b8
 80067f0:	58025408 	.word	0x58025408
 80067f4:	5802541c 	.word	0x5802541c
 80067f8:	58025430 	.word	0x58025430
 80067fc:	58025444 	.word	0x58025444
 8006800:	58025458 	.word	0x58025458
 8006804:	5802546c 	.word	0x5802546c
 8006808:	58025480 	.word	0x58025480
 800680c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	f003 0320 	and.w	r3, r3, #32
 8006816:	2b00      	cmp	r3, #0
 8006818:	d160      	bne.n	80068dc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a7f      	ldr	r2, [pc, #508]	; (8006a1c <HAL_DMA_IRQHandler+0xc74>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d04a      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a7d      	ldr	r2, [pc, #500]	; (8006a20 <HAL_DMA_IRQHandler+0xc78>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d045      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a7c      	ldr	r2, [pc, #496]	; (8006a24 <HAL_DMA_IRQHandler+0xc7c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d040      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a7a      	ldr	r2, [pc, #488]	; (8006a28 <HAL_DMA_IRQHandler+0xc80>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d03b      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a79      	ldr	r2, [pc, #484]	; (8006a2c <HAL_DMA_IRQHandler+0xc84>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d036      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a77      	ldr	r2, [pc, #476]	; (8006a30 <HAL_DMA_IRQHandler+0xc88>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d031      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a76      	ldr	r2, [pc, #472]	; (8006a34 <HAL_DMA_IRQHandler+0xc8c>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d02c      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a74      	ldr	r2, [pc, #464]	; (8006a38 <HAL_DMA_IRQHandler+0xc90>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d027      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a73      	ldr	r2, [pc, #460]	; (8006a3c <HAL_DMA_IRQHandler+0xc94>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d022      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a71      	ldr	r2, [pc, #452]	; (8006a40 <HAL_DMA_IRQHandler+0xc98>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d01d      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a70      	ldr	r2, [pc, #448]	; (8006a44 <HAL_DMA_IRQHandler+0xc9c>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d018      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a6e      	ldr	r2, [pc, #440]	; (8006a48 <HAL_DMA_IRQHandler+0xca0>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d013      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a6d      	ldr	r2, [pc, #436]	; (8006a4c <HAL_DMA_IRQHandler+0xca4>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d00e      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a6b      	ldr	r2, [pc, #428]	; (8006a50 <HAL_DMA_IRQHandler+0xca8>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d009      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a6a      	ldr	r2, [pc, #424]	; (8006a54 <HAL_DMA_IRQHandler+0xcac>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d004      	beq.n	80068ba <HAL_DMA_IRQHandler+0xb12>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a68      	ldr	r2, [pc, #416]	; (8006a58 <HAL_DMA_IRQHandler+0xcb0>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d108      	bne.n	80068cc <HAL_DMA_IRQHandler+0xb24>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f022 0208 	bic.w	r2, r2, #8
 80068c8:	601a      	str	r2, [r3, #0]
 80068ca:	e007      	b.n	80068dc <HAL_DMA_IRQHandler+0xb34>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f022 0204 	bic.w	r2, r2, #4
 80068da:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	f000 8165 	beq.w	8006bb0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80068ee:	e15f      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068f4:	f003 031f 	and.w	r3, r3, #31
 80068f8:	2202      	movs	r2, #2
 80068fa:	409a      	lsls	r2, r3
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	4013      	ands	r3, r2
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 80c5 	beq.w	8006a90 <HAL_DMA_IRQHandler+0xce8>
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f003 0302 	and.w	r3, r3, #2
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 80bf 	beq.w	8006a90 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006916:	f003 031f 	and.w	r3, r3, #31
 800691a:	2202      	movs	r2, #2
 800691c:	409a      	lsls	r2, r3
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006928:	2b00      	cmp	r3, #0
 800692a:	d018      	beq.n	800695e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d109      	bne.n	800694a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800693a:	2b00      	cmp	r3, #0
 800693c:	f000 813a 	beq.w	8006bb4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006948:	e134      	b.n	8006bb4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 8130 	beq.w	8006bb4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800695c:	e12a      	b.n	8006bb4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	f003 0320 	and.w	r3, r3, #32
 8006964:	2b00      	cmp	r3, #0
 8006966:	f040 8089 	bne.w	8006a7c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a2b      	ldr	r2, [pc, #172]	; (8006a1c <HAL_DMA_IRQHandler+0xc74>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d04a      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a29      	ldr	r2, [pc, #164]	; (8006a20 <HAL_DMA_IRQHandler+0xc78>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d045      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a28      	ldr	r2, [pc, #160]	; (8006a24 <HAL_DMA_IRQHandler+0xc7c>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d040      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a26      	ldr	r2, [pc, #152]	; (8006a28 <HAL_DMA_IRQHandler+0xc80>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d03b      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a25      	ldr	r2, [pc, #148]	; (8006a2c <HAL_DMA_IRQHandler+0xc84>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d036      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a23      	ldr	r2, [pc, #140]	; (8006a30 <HAL_DMA_IRQHandler+0xc88>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d031      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a22      	ldr	r2, [pc, #136]	; (8006a34 <HAL_DMA_IRQHandler+0xc8c>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d02c      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a20      	ldr	r2, [pc, #128]	; (8006a38 <HAL_DMA_IRQHandler+0xc90>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d027      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a1f      	ldr	r2, [pc, #124]	; (8006a3c <HAL_DMA_IRQHandler+0xc94>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d022      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a1d      	ldr	r2, [pc, #116]	; (8006a40 <HAL_DMA_IRQHandler+0xc98>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d01d      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a1c      	ldr	r2, [pc, #112]	; (8006a44 <HAL_DMA_IRQHandler+0xc9c>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d018      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a1a      	ldr	r2, [pc, #104]	; (8006a48 <HAL_DMA_IRQHandler+0xca0>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d013      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a19      	ldr	r2, [pc, #100]	; (8006a4c <HAL_DMA_IRQHandler+0xca4>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d00e      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a17      	ldr	r2, [pc, #92]	; (8006a50 <HAL_DMA_IRQHandler+0xca8>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d009      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a16      	ldr	r2, [pc, #88]	; (8006a54 <HAL_DMA_IRQHandler+0xcac>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d004      	beq.n	8006a0a <HAL_DMA_IRQHandler+0xc62>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a14      	ldr	r2, [pc, #80]	; (8006a58 <HAL_DMA_IRQHandler+0xcb0>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d128      	bne.n	8006a5c <HAL_DMA_IRQHandler+0xcb4>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f022 0214 	bic.w	r2, r2, #20
 8006a18:	601a      	str	r2, [r3, #0]
 8006a1a:	e027      	b.n	8006a6c <HAL_DMA_IRQHandler+0xcc4>
 8006a1c:	40020010 	.word	0x40020010
 8006a20:	40020028 	.word	0x40020028
 8006a24:	40020040 	.word	0x40020040
 8006a28:	40020058 	.word	0x40020058
 8006a2c:	40020070 	.word	0x40020070
 8006a30:	40020088 	.word	0x40020088
 8006a34:	400200a0 	.word	0x400200a0
 8006a38:	400200b8 	.word	0x400200b8
 8006a3c:	40020410 	.word	0x40020410
 8006a40:	40020428 	.word	0x40020428
 8006a44:	40020440 	.word	0x40020440
 8006a48:	40020458 	.word	0x40020458
 8006a4c:	40020470 	.word	0x40020470
 8006a50:	40020488 	.word	0x40020488
 8006a54:	400204a0 	.word	0x400204a0
 8006a58:	400204b8 	.word	0x400204b8
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f022 020a 	bic.w	r2, r2, #10
 8006a6a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f000 8097 	beq.w	8006bb4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a8e:	e091      	b.n	8006bb4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a94:	f003 031f 	and.w	r3, r3, #31
 8006a98:	2208      	movs	r2, #8
 8006a9a:	409a      	lsls	r2, r3
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	f000 8088 	beq.w	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	f003 0308 	and.w	r3, r3, #8
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f000 8082 	beq.w	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a41      	ldr	r2, [pc, #260]	; (8006bbc <HAL_DMA_IRQHandler+0xe14>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d04a      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a3f      	ldr	r2, [pc, #252]	; (8006bc0 <HAL_DMA_IRQHandler+0xe18>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d045      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a3e      	ldr	r2, [pc, #248]	; (8006bc4 <HAL_DMA_IRQHandler+0xe1c>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d040      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a3c      	ldr	r2, [pc, #240]	; (8006bc8 <HAL_DMA_IRQHandler+0xe20>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d03b      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a3b      	ldr	r2, [pc, #236]	; (8006bcc <HAL_DMA_IRQHandler+0xe24>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d036      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a39      	ldr	r2, [pc, #228]	; (8006bd0 <HAL_DMA_IRQHandler+0xe28>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d031      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a38      	ldr	r2, [pc, #224]	; (8006bd4 <HAL_DMA_IRQHandler+0xe2c>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d02c      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a36      	ldr	r2, [pc, #216]	; (8006bd8 <HAL_DMA_IRQHandler+0xe30>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d027      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a35      	ldr	r2, [pc, #212]	; (8006bdc <HAL_DMA_IRQHandler+0xe34>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d022      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a33      	ldr	r2, [pc, #204]	; (8006be0 <HAL_DMA_IRQHandler+0xe38>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d01d      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a32      	ldr	r2, [pc, #200]	; (8006be4 <HAL_DMA_IRQHandler+0xe3c>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d018      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a30      	ldr	r2, [pc, #192]	; (8006be8 <HAL_DMA_IRQHandler+0xe40>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d013      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a2f      	ldr	r2, [pc, #188]	; (8006bec <HAL_DMA_IRQHandler+0xe44>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d00e      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a2d      	ldr	r2, [pc, #180]	; (8006bf0 <HAL_DMA_IRQHandler+0xe48>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d009      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a2c      	ldr	r2, [pc, #176]	; (8006bf4 <HAL_DMA_IRQHandler+0xe4c>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d004      	beq.n	8006b52 <HAL_DMA_IRQHandler+0xdaa>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a2a      	ldr	r2, [pc, #168]	; (8006bf8 <HAL_DMA_IRQHandler+0xe50>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d108      	bne.n	8006b64 <HAL_DMA_IRQHandler+0xdbc>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f022 021c 	bic.w	r2, r2, #28
 8006b60:	601a      	str	r2, [r3, #0]
 8006b62:	e007      	b.n	8006b74 <HAL_DMA_IRQHandler+0xdcc>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f022 020e 	bic.w	r2, r2, #14
 8006b72:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b78:	f003 031f 	and.w	r3, r3, #31
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	409a      	lsls	r2, r3
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d009      	beq.n	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	4798      	blx	r3
 8006baa:	e004      	b.n	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006bac:	bf00      	nop
 8006bae:	e002      	b.n	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006bb0:	bf00      	nop
 8006bb2:	e000      	b.n	8006bb6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006bb4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006bb6:	3728      	adds	r7, #40	; 0x28
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	40020010 	.word	0x40020010
 8006bc0:	40020028 	.word	0x40020028
 8006bc4:	40020040 	.word	0x40020040
 8006bc8:	40020058 	.word	0x40020058
 8006bcc:	40020070 	.word	0x40020070
 8006bd0:	40020088 	.word	0x40020088
 8006bd4:	400200a0 	.word	0x400200a0
 8006bd8:	400200b8 	.word	0x400200b8
 8006bdc:	40020410 	.word	0x40020410
 8006be0:	40020428 	.word	0x40020428
 8006be4:	40020440 	.word	0x40020440
 8006be8:	40020458 	.word	0x40020458
 8006bec:	40020470 	.word	0x40020470
 8006bf0:	40020488 	.word	0x40020488
 8006bf4:	400204a0 	.word	0x400204a0
 8006bf8:	400204b8 	.word	0x400204b8

08006bfc <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c0a:	b2db      	uxtb	r3, r3
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	370c      	adds	r7, #12
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	370c      	adds	r7, #12
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr

08006c30 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b087      	sub	sp, #28
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	607a      	str	r2, [r7, #4]
 8006c3c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c42:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c48:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a7f      	ldr	r2, [pc, #508]	; (8006e4c <DMA_SetConfig+0x21c>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d072      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a7d      	ldr	r2, [pc, #500]	; (8006e50 <DMA_SetConfig+0x220>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d06d      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a7c      	ldr	r2, [pc, #496]	; (8006e54 <DMA_SetConfig+0x224>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d068      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a7a      	ldr	r2, [pc, #488]	; (8006e58 <DMA_SetConfig+0x228>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d063      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a79      	ldr	r2, [pc, #484]	; (8006e5c <DMA_SetConfig+0x22c>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d05e      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a77      	ldr	r2, [pc, #476]	; (8006e60 <DMA_SetConfig+0x230>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d059      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a76      	ldr	r2, [pc, #472]	; (8006e64 <DMA_SetConfig+0x234>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d054      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a74      	ldr	r2, [pc, #464]	; (8006e68 <DMA_SetConfig+0x238>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d04f      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a73      	ldr	r2, [pc, #460]	; (8006e6c <DMA_SetConfig+0x23c>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d04a      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a71      	ldr	r2, [pc, #452]	; (8006e70 <DMA_SetConfig+0x240>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d045      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a70      	ldr	r2, [pc, #448]	; (8006e74 <DMA_SetConfig+0x244>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d040      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a6e      	ldr	r2, [pc, #440]	; (8006e78 <DMA_SetConfig+0x248>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d03b      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a6d      	ldr	r2, [pc, #436]	; (8006e7c <DMA_SetConfig+0x24c>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d036      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a6b      	ldr	r2, [pc, #428]	; (8006e80 <DMA_SetConfig+0x250>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d031      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a6a      	ldr	r2, [pc, #424]	; (8006e84 <DMA_SetConfig+0x254>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d02c      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a68      	ldr	r2, [pc, #416]	; (8006e88 <DMA_SetConfig+0x258>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d027      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a67      	ldr	r2, [pc, #412]	; (8006e8c <DMA_SetConfig+0x25c>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d022      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a65      	ldr	r2, [pc, #404]	; (8006e90 <DMA_SetConfig+0x260>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d01d      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a64      	ldr	r2, [pc, #400]	; (8006e94 <DMA_SetConfig+0x264>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d018      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a62      	ldr	r2, [pc, #392]	; (8006e98 <DMA_SetConfig+0x268>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d013      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a61      	ldr	r2, [pc, #388]	; (8006e9c <DMA_SetConfig+0x26c>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d00e      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a5f      	ldr	r2, [pc, #380]	; (8006ea0 <DMA_SetConfig+0x270>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d009      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a5e      	ldr	r2, [pc, #376]	; (8006ea4 <DMA_SetConfig+0x274>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d004      	beq.n	8006d3a <DMA_SetConfig+0x10a>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a5c      	ldr	r2, [pc, #368]	; (8006ea8 <DMA_SetConfig+0x278>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d101      	bne.n	8006d3e <DMA_SetConfig+0x10e>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e000      	b.n	8006d40 <DMA_SetConfig+0x110>
 8006d3e:	2300      	movs	r3, #0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d00d      	beq.n	8006d60 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006d4c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d004      	beq.n	8006d60 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006d5e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a39      	ldr	r2, [pc, #228]	; (8006e4c <DMA_SetConfig+0x21c>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d04a      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a38      	ldr	r2, [pc, #224]	; (8006e50 <DMA_SetConfig+0x220>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d045      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a36      	ldr	r2, [pc, #216]	; (8006e54 <DMA_SetConfig+0x224>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d040      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a35      	ldr	r2, [pc, #212]	; (8006e58 <DMA_SetConfig+0x228>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d03b      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a33      	ldr	r2, [pc, #204]	; (8006e5c <DMA_SetConfig+0x22c>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d036      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a32      	ldr	r2, [pc, #200]	; (8006e60 <DMA_SetConfig+0x230>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d031      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a30      	ldr	r2, [pc, #192]	; (8006e64 <DMA_SetConfig+0x234>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d02c      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a2f      	ldr	r2, [pc, #188]	; (8006e68 <DMA_SetConfig+0x238>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d027      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a2d      	ldr	r2, [pc, #180]	; (8006e6c <DMA_SetConfig+0x23c>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d022      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a2c      	ldr	r2, [pc, #176]	; (8006e70 <DMA_SetConfig+0x240>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d01d      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a2a      	ldr	r2, [pc, #168]	; (8006e74 <DMA_SetConfig+0x244>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d018      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a29      	ldr	r2, [pc, #164]	; (8006e78 <DMA_SetConfig+0x248>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d013      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a27      	ldr	r2, [pc, #156]	; (8006e7c <DMA_SetConfig+0x24c>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d00e      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a26      	ldr	r2, [pc, #152]	; (8006e80 <DMA_SetConfig+0x250>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d009      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a24      	ldr	r2, [pc, #144]	; (8006e84 <DMA_SetConfig+0x254>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d004      	beq.n	8006e00 <DMA_SetConfig+0x1d0>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a23      	ldr	r2, [pc, #140]	; (8006e88 <DMA_SetConfig+0x258>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d101      	bne.n	8006e04 <DMA_SetConfig+0x1d4>
 8006e00:	2301      	movs	r3, #1
 8006e02:	e000      	b.n	8006e06 <DMA_SetConfig+0x1d6>
 8006e04:	2300      	movs	r3, #0
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d059      	beq.n	8006ebe <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e0e:	f003 031f 	and.w	r3, r3, #31
 8006e12:	223f      	movs	r2, #63	; 0x3f
 8006e14:	409a      	lsls	r2, r3
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006e28:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	683a      	ldr	r2, [r7, #0]
 8006e30:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	2b40      	cmp	r3, #64	; 0x40
 8006e38:	d138      	bne.n	8006eac <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	68ba      	ldr	r2, [r7, #8]
 8006e48:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006e4a:	e086      	b.n	8006f5a <DMA_SetConfig+0x32a>
 8006e4c:	40020010 	.word	0x40020010
 8006e50:	40020028 	.word	0x40020028
 8006e54:	40020040 	.word	0x40020040
 8006e58:	40020058 	.word	0x40020058
 8006e5c:	40020070 	.word	0x40020070
 8006e60:	40020088 	.word	0x40020088
 8006e64:	400200a0 	.word	0x400200a0
 8006e68:	400200b8 	.word	0x400200b8
 8006e6c:	40020410 	.word	0x40020410
 8006e70:	40020428 	.word	0x40020428
 8006e74:	40020440 	.word	0x40020440
 8006e78:	40020458 	.word	0x40020458
 8006e7c:	40020470 	.word	0x40020470
 8006e80:	40020488 	.word	0x40020488
 8006e84:	400204a0 	.word	0x400204a0
 8006e88:	400204b8 	.word	0x400204b8
 8006e8c:	58025408 	.word	0x58025408
 8006e90:	5802541c 	.word	0x5802541c
 8006e94:	58025430 	.word	0x58025430
 8006e98:	58025444 	.word	0x58025444
 8006e9c:	58025458 	.word	0x58025458
 8006ea0:	5802546c 	.word	0x5802546c
 8006ea4:	58025480 	.word	0x58025480
 8006ea8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	68ba      	ldr	r2, [r7, #8]
 8006eb2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	60da      	str	r2, [r3, #12]
}
 8006ebc:	e04d      	b.n	8006f5a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a29      	ldr	r2, [pc, #164]	; (8006f68 <DMA_SetConfig+0x338>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d022      	beq.n	8006f0e <DMA_SetConfig+0x2de>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a27      	ldr	r2, [pc, #156]	; (8006f6c <DMA_SetConfig+0x33c>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d01d      	beq.n	8006f0e <DMA_SetConfig+0x2de>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a26      	ldr	r2, [pc, #152]	; (8006f70 <DMA_SetConfig+0x340>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d018      	beq.n	8006f0e <DMA_SetConfig+0x2de>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a24      	ldr	r2, [pc, #144]	; (8006f74 <DMA_SetConfig+0x344>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d013      	beq.n	8006f0e <DMA_SetConfig+0x2de>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a23      	ldr	r2, [pc, #140]	; (8006f78 <DMA_SetConfig+0x348>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d00e      	beq.n	8006f0e <DMA_SetConfig+0x2de>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a21      	ldr	r2, [pc, #132]	; (8006f7c <DMA_SetConfig+0x34c>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d009      	beq.n	8006f0e <DMA_SetConfig+0x2de>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a20      	ldr	r2, [pc, #128]	; (8006f80 <DMA_SetConfig+0x350>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d004      	beq.n	8006f0e <DMA_SetConfig+0x2de>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a1e      	ldr	r2, [pc, #120]	; (8006f84 <DMA_SetConfig+0x354>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d101      	bne.n	8006f12 <DMA_SetConfig+0x2e2>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e000      	b.n	8006f14 <DMA_SetConfig+0x2e4>
 8006f12:	2300      	movs	r3, #0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d020      	beq.n	8006f5a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f1c:	f003 031f 	and.w	r3, r3, #31
 8006f20:	2201      	movs	r2, #1
 8006f22:	409a      	lsls	r2, r3
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	683a      	ldr	r2, [r7, #0]
 8006f2e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	2b40      	cmp	r3, #64	; 0x40
 8006f36:	d108      	bne.n	8006f4a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	60da      	str	r2, [r3, #12]
}
 8006f48:	e007      	b.n	8006f5a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68ba      	ldr	r2, [r7, #8]
 8006f50:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	60da      	str	r2, [r3, #12]
}
 8006f5a:	bf00      	nop
 8006f5c:	371c      	adds	r7, #28
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr
 8006f66:	bf00      	nop
 8006f68:	58025408 	.word	0x58025408
 8006f6c:	5802541c 	.word	0x5802541c
 8006f70:	58025430 	.word	0x58025430
 8006f74:	58025444 	.word	0x58025444
 8006f78:	58025458 	.word	0x58025458
 8006f7c:	5802546c 	.word	0x5802546c
 8006f80:	58025480 	.word	0x58025480
 8006f84:	58025494 	.word	0x58025494

08006f88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b085      	sub	sp, #20
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a42      	ldr	r2, [pc, #264]	; (80070a0 <DMA_CalcBaseAndBitshift+0x118>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d04a      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a41      	ldr	r2, [pc, #260]	; (80070a4 <DMA_CalcBaseAndBitshift+0x11c>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d045      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a3f      	ldr	r2, [pc, #252]	; (80070a8 <DMA_CalcBaseAndBitshift+0x120>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d040      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a3e      	ldr	r2, [pc, #248]	; (80070ac <DMA_CalcBaseAndBitshift+0x124>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d03b      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a3c      	ldr	r2, [pc, #240]	; (80070b0 <DMA_CalcBaseAndBitshift+0x128>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d036      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a3b      	ldr	r2, [pc, #236]	; (80070b4 <DMA_CalcBaseAndBitshift+0x12c>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d031      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a39      	ldr	r2, [pc, #228]	; (80070b8 <DMA_CalcBaseAndBitshift+0x130>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d02c      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a38      	ldr	r2, [pc, #224]	; (80070bc <DMA_CalcBaseAndBitshift+0x134>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d027      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a36      	ldr	r2, [pc, #216]	; (80070c0 <DMA_CalcBaseAndBitshift+0x138>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d022      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a35      	ldr	r2, [pc, #212]	; (80070c4 <DMA_CalcBaseAndBitshift+0x13c>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d01d      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a33      	ldr	r2, [pc, #204]	; (80070c8 <DMA_CalcBaseAndBitshift+0x140>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d018      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a32      	ldr	r2, [pc, #200]	; (80070cc <DMA_CalcBaseAndBitshift+0x144>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d013      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a30      	ldr	r2, [pc, #192]	; (80070d0 <DMA_CalcBaseAndBitshift+0x148>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d00e      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a2f      	ldr	r2, [pc, #188]	; (80070d4 <DMA_CalcBaseAndBitshift+0x14c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d009      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a2d      	ldr	r2, [pc, #180]	; (80070d8 <DMA_CalcBaseAndBitshift+0x150>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d004      	beq.n	8007030 <DMA_CalcBaseAndBitshift+0xa8>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a2c      	ldr	r2, [pc, #176]	; (80070dc <DMA_CalcBaseAndBitshift+0x154>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d101      	bne.n	8007034 <DMA_CalcBaseAndBitshift+0xac>
 8007030:	2301      	movs	r3, #1
 8007032:	e000      	b.n	8007036 <DMA_CalcBaseAndBitshift+0xae>
 8007034:	2300      	movs	r3, #0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d024      	beq.n	8007084 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	b2db      	uxtb	r3, r3
 8007040:	3b10      	subs	r3, #16
 8007042:	4a27      	ldr	r2, [pc, #156]	; (80070e0 <DMA_CalcBaseAndBitshift+0x158>)
 8007044:	fba2 2303 	umull	r2, r3, r2, r3
 8007048:	091b      	lsrs	r3, r3, #4
 800704a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f003 0307 	and.w	r3, r3, #7
 8007052:	4a24      	ldr	r2, [pc, #144]	; (80070e4 <DMA_CalcBaseAndBitshift+0x15c>)
 8007054:	5cd3      	ldrb	r3, [r2, r3]
 8007056:	461a      	mov	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2b03      	cmp	r3, #3
 8007060:	d908      	bls.n	8007074 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	461a      	mov	r2, r3
 8007068:	4b1f      	ldr	r3, [pc, #124]	; (80070e8 <DMA_CalcBaseAndBitshift+0x160>)
 800706a:	4013      	ands	r3, r2
 800706c:	1d1a      	adds	r2, r3, #4
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	659a      	str	r2, [r3, #88]	; 0x58
 8007072:	e00d      	b.n	8007090 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	461a      	mov	r2, r3
 800707a:	4b1b      	ldr	r3, [pc, #108]	; (80070e8 <DMA_CalcBaseAndBitshift+0x160>)
 800707c:	4013      	ands	r3, r2
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	6593      	str	r3, [r2, #88]	; 0x58
 8007082:	e005      	b.n	8007090 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007094:	4618      	mov	r0, r3
 8007096:	3714      	adds	r7, #20
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	40020010 	.word	0x40020010
 80070a4:	40020028 	.word	0x40020028
 80070a8:	40020040 	.word	0x40020040
 80070ac:	40020058 	.word	0x40020058
 80070b0:	40020070 	.word	0x40020070
 80070b4:	40020088 	.word	0x40020088
 80070b8:	400200a0 	.word	0x400200a0
 80070bc:	400200b8 	.word	0x400200b8
 80070c0:	40020410 	.word	0x40020410
 80070c4:	40020428 	.word	0x40020428
 80070c8:	40020440 	.word	0x40020440
 80070cc:	40020458 	.word	0x40020458
 80070d0:	40020470 	.word	0x40020470
 80070d4:	40020488 	.word	0x40020488
 80070d8:	400204a0 	.word	0x400204a0
 80070dc:	400204b8 	.word	0x400204b8
 80070e0:	aaaaaaab 	.word	0xaaaaaaab
 80070e4:	08011d6c 	.word	0x08011d6c
 80070e8:	fffffc00 	.word	0xfffffc00

080070ec <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b085      	sub	sp, #20
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070f4:	2300      	movs	r3, #0
 80070f6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d120      	bne.n	8007142 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007104:	2b03      	cmp	r3, #3
 8007106:	d858      	bhi.n	80071ba <DMA_CheckFifoParam+0xce>
 8007108:	a201      	add	r2, pc, #4	; (adr r2, 8007110 <DMA_CheckFifoParam+0x24>)
 800710a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800710e:	bf00      	nop
 8007110:	08007121 	.word	0x08007121
 8007114:	08007133 	.word	0x08007133
 8007118:	08007121 	.word	0x08007121
 800711c:	080071bb 	.word	0x080071bb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007124:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d048      	beq.n	80071be <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007130:	e045      	b.n	80071be <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007136:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800713a:	d142      	bne.n	80071c2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800713c:	2301      	movs	r3, #1
 800713e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007140:	e03f      	b.n	80071c2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	699b      	ldr	r3, [r3, #24]
 8007146:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800714a:	d123      	bne.n	8007194 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007150:	2b03      	cmp	r3, #3
 8007152:	d838      	bhi.n	80071c6 <DMA_CheckFifoParam+0xda>
 8007154:	a201      	add	r2, pc, #4	; (adr r2, 800715c <DMA_CheckFifoParam+0x70>)
 8007156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800715a:	bf00      	nop
 800715c:	0800716d 	.word	0x0800716d
 8007160:	08007173 	.word	0x08007173
 8007164:	0800716d 	.word	0x0800716d
 8007168:	08007185 	.word	0x08007185
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	73fb      	strb	r3, [r7, #15]
        break;
 8007170:	e030      	b.n	80071d4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007176:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800717a:	2b00      	cmp	r3, #0
 800717c:	d025      	beq.n	80071ca <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007182:	e022      	b.n	80071ca <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007188:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800718c:	d11f      	bne.n	80071ce <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007192:	e01c      	b.n	80071ce <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007198:	2b02      	cmp	r3, #2
 800719a:	d902      	bls.n	80071a2 <DMA_CheckFifoParam+0xb6>
 800719c:	2b03      	cmp	r3, #3
 800719e:	d003      	beq.n	80071a8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80071a0:	e018      	b.n	80071d4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	73fb      	strb	r3, [r7, #15]
        break;
 80071a6:	e015      	b.n	80071d4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00e      	beq.n	80071d2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	73fb      	strb	r3, [r7, #15]
    break;
 80071b8:	e00b      	b.n	80071d2 <DMA_CheckFifoParam+0xe6>
        break;
 80071ba:	bf00      	nop
 80071bc:	e00a      	b.n	80071d4 <DMA_CheckFifoParam+0xe8>
        break;
 80071be:	bf00      	nop
 80071c0:	e008      	b.n	80071d4 <DMA_CheckFifoParam+0xe8>
        break;
 80071c2:	bf00      	nop
 80071c4:	e006      	b.n	80071d4 <DMA_CheckFifoParam+0xe8>
        break;
 80071c6:	bf00      	nop
 80071c8:	e004      	b.n	80071d4 <DMA_CheckFifoParam+0xe8>
        break;
 80071ca:	bf00      	nop
 80071cc:	e002      	b.n	80071d4 <DMA_CheckFifoParam+0xe8>
        break;
 80071ce:	bf00      	nop
 80071d0:	e000      	b.n	80071d4 <DMA_CheckFifoParam+0xe8>
    break;
 80071d2:	bf00      	nop
    }
  }

  return status;
 80071d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3714      	adds	r7, #20
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr
 80071e2:	bf00      	nop

080071e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a38      	ldr	r2, [pc, #224]	; (80072d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d022      	beq.n	8007242 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a36      	ldr	r2, [pc, #216]	; (80072dc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d01d      	beq.n	8007242 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a35      	ldr	r2, [pc, #212]	; (80072e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d018      	beq.n	8007242 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a33      	ldr	r2, [pc, #204]	; (80072e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d013      	beq.n	8007242 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a32      	ldr	r2, [pc, #200]	; (80072e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d00e      	beq.n	8007242 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a30      	ldr	r2, [pc, #192]	; (80072ec <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d009      	beq.n	8007242 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a2f      	ldr	r2, [pc, #188]	; (80072f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d004      	beq.n	8007242 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a2d      	ldr	r2, [pc, #180]	; (80072f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d101      	bne.n	8007246 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007242:	2301      	movs	r3, #1
 8007244:	e000      	b.n	8007248 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007246:	2300      	movs	r3, #0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d01a      	beq.n	8007282 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	b2db      	uxtb	r3, r3
 8007252:	3b08      	subs	r3, #8
 8007254:	4a28      	ldr	r2, [pc, #160]	; (80072f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007256:	fba2 2303 	umull	r2, r3, r2, r3
 800725a:	091b      	lsrs	r3, r3, #4
 800725c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800725e:	68fa      	ldr	r2, [r7, #12]
 8007260:	4b26      	ldr	r3, [pc, #152]	; (80072fc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007262:	4413      	add	r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	461a      	mov	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a24      	ldr	r2, [pc, #144]	; (8007300 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007270:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f003 031f 	and.w	r3, r3, #31
 8007278:	2201      	movs	r2, #1
 800727a:	409a      	lsls	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007280:	e024      	b.n	80072cc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	b2db      	uxtb	r3, r3
 8007288:	3b10      	subs	r3, #16
 800728a:	4a1e      	ldr	r2, [pc, #120]	; (8007304 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800728c:	fba2 2303 	umull	r2, r3, r2, r3
 8007290:	091b      	lsrs	r3, r3, #4
 8007292:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	4a1c      	ldr	r2, [pc, #112]	; (8007308 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d806      	bhi.n	80072aa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	4a1b      	ldr	r2, [pc, #108]	; (800730c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d902      	bls.n	80072aa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	3308      	adds	r3, #8
 80072a8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	4b18      	ldr	r3, [pc, #96]	; (8007310 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80072ae:	4413      	add	r3, r2
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	461a      	mov	r2, r3
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a16      	ldr	r2, [pc, #88]	; (8007314 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80072bc:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f003 031f 	and.w	r3, r3, #31
 80072c4:	2201      	movs	r2, #1
 80072c6:	409a      	lsls	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	669a      	str	r2, [r3, #104]	; 0x68
}
 80072cc:	bf00      	nop
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr
 80072d8:	58025408 	.word	0x58025408
 80072dc:	5802541c 	.word	0x5802541c
 80072e0:	58025430 	.word	0x58025430
 80072e4:	58025444 	.word	0x58025444
 80072e8:	58025458 	.word	0x58025458
 80072ec:	5802546c 	.word	0x5802546c
 80072f0:	58025480 	.word	0x58025480
 80072f4:	58025494 	.word	0x58025494
 80072f8:	cccccccd 	.word	0xcccccccd
 80072fc:	16009600 	.word	0x16009600
 8007300:	58025880 	.word	0x58025880
 8007304:	aaaaaaab 	.word	0xaaaaaaab
 8007308:	400204b8 	.word	0x400204b8
 800730c:	4002040f 	.word	0x4002040f
 8007310:	10008200 	.word	0x10008200
 8007314:	40020880 	.word	0x40020880

08007318 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	b2db      	uxtb	r3, r3
 8007326:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d04a      	beq.n	80073c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2b08      	cmp	r3, #8
 8007332:	d847      	bhi.n	80073c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a25      	ldr	r2, [pc, #148]	; (80073d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d022      	beq.n	8007384 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a24      	ldr	r2, [pc, #144]	; (80073d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d01d      	beq.n	8007384 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a22      	ldr	r2, [pc, #136]	; (80073d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d018      	beq.n	8007384 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a21      	ldr	r2, [pc, #132]	; (80073dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d013      	beq.n	8007384 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a1f      	ldr	r2, [pc, #124]	; (80073e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d00e      	beq.n	8007384 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a1e      	ldr	r2, [pc, #120]	; (80073e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d009      	beq.n	8007384 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a1c      	ldr	r2, [pc, #112]	; (80073e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d004      	beq.n	8007384 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a1b      	ldr	r2, [pc, #108]	; (80073ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d101      	bne.n	8007388 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007384:	2301      	movs	r3, #1
 8007386:	e000      	b.n	800738a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007388:	2300      	movs	r3, #0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800738e:	68fa      	ldr	r2, [r7, #12]
 8007390:	4b17      	ldr	r3, [pc, #92]	; (80073f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007392:	4413      	add	r3, r2
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	461a      	mov	r2, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	4a15      	ldr	r2, [pc, #84]	; (80073f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80073a0:	671a      	str	r2, [r3, #112]	; 0x70
 80073a2:	e009      	b.n	80073b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80073a4:	68fa      	ldr	r2, [r7, #12]
 80073a6:	4b14      	ldr	r3, [pc, #80]	; (80073f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80073a8:	4413      	add	r3, r2
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	461a      	mov	r2, r3
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a11      	ldr	r2, [pc, #68]	; (80073fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80073b6:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	3b01      	subs	r3, #1
 80073bc:	2201      	movs	r2, #1
 80073be:	409a      	lsls	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80073c4:	bf00      	nop
 80073c6:	3714      	adds	r7, #20
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr
 80073d0:	58025408 	.word	0x58025408
 80073d4:	5802541c 	.word	0x5802541c
 80073d8:	58025430 	.word	0x58025430
 80073dc:	58025444 	.word	0x58025444
 80073e0:	58025458 	.word	0x58025458
 80073e4:	5802546c 	.word	0x5802546c
 80073e8:	58025480 	.word	0x58025480
 80073ec:	58025494 	.word	0x58025494
 80073f0:	1600963f 	.word	0x1600963f
 80073f4:	58025940 	.word	0x58025940
 80073f8:	1000823f 	.word	0x1000823f
 80073fc:	40020940 	.word	0x40020940

08007400 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007400:	b480      	push	{r7}
 8007402:	b089      	sub	sp, #36	; 0x24
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800740a:	2300      	movs	r3, #0
 800740c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800740e:	4b89      	ldr	r3, [pc, #548]	; (8007634 <HAL_GPIO_Init+0x234>)
 8007410:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007412:	e194      	b.n	800773e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	2101      	movs	r1, #1
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	fa01 f303 	lsl.w	r3, r1, r3
 8007420:	4013      	ands	r3, r2
 8007422:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	2b00      	cmp	r3, #0
 8007428:	f000 8186 	beq.w	8007738 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	f003 0303 	and.w	r3, r3, #3
 8007434:	2b01      	cmp	r3, #1
 8007436:	d005      	beq.n	8007444 <HAL_GPIO_Init+0x44>
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	f003 0303 	and.w	r3, r3, #3
 8007440:	2b02      	cmp	r3, #2
 8007442:	d130      	bne.n	80074a6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	005b      	lsls	r3, r3, #1
 800744e:	2203      	movs	r2, #3
 8007450:	fa02 f303 	lsl.w	r3, r2, r3
 8007454:	43db      	mvns	r3, r3
 8007456:	69ba      	ldr	r2, [r7, #24]
 8007458:	4013      	ands	r3, r2
 800745a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	68da      	ldr	r2, [r3, #12]
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	005b      	lsls	r3, r3, #1
 8007464:	fa02 f303 	lsl.w	r3, r2, r3
 8007468:	69ba      	ldr	r2, [r7, #24]
 800746a:	4313      	orrs	r3, r2
 800746c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	69ba      	ldr	r2, [r7, #24]
 8007472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800747a:	2201      	movs	r2, #1
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	fa02 f303 	lsl.w	r3, r2, r3
 8007482:	43db      	mvns	r3, r3
 8007484:	69ba      	ldr	r2, [r7, #24]
 8007486:	4013      	ands	r3, r2
 8007488:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	091b      	lsrs	r3, r3, #4
 8007490:	f003 0201 	and.w	r2, r3, #1
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	fa02 f303 	lsl.w	r3, r2, r3
 800749a:	69ba      	ldr	r2, [r7, #24]
 800749c:	4313      	orrs	r3, r2
 800749e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	69ba      	ldr	r2, [r7, #24]
 80074a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	f003 0303 	and.w	r3, r3, #3
 80074ae:	2b03      	cmp	r3, #3
 80074b0:	d017      	beq.n	80074e2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	005b      	lsls	r3, r3, #1
 80074bc:	2203      	movs	r2, #3
 80074be:	fa02 f303 	lsl.w	r3, r2, r3
 80074c2:	43db      	mvns	r3, r3
 80074c4:	69ba      	ldr	r2, [r7, #24]
 80074c6:	4013      	ands	r3, r2
 80074c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	689a      	ldr	r2, [r3, #8]
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	005b      	lsls	r3, r3, #1
 80074d2:	fa02 f303 	lsl.w	r3, r2, r3
 80074d6:	69ba      	ldr	r2, [r7, #24]
 80074d8:	4313      	orrs	r3, r2
 80074da:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	69ba      	ldr	r2, [r7, #24]
 80074e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	f003 0303 	and.w	r3, r3, #3
 80074ea:	2b02      	cmp	r3, #2
 80074ec:	d123      	bne.n	8007536 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	08da      	lsrs	r2, r3, #3
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	3208      	adds	r2, #8
 80074f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	f003 0307 	and.w	r3, r3, #7
 8007502:	009b      	lsls	r3, r3, #2
 8007504:	220f      	movs	r2, #15
 8007506:	fa02 f303 	lsl.w	r3, r2, r3
 800750a:	43db      	mvns	r3, r3
 800750c:	69ba      	ldr	r2, [r7, #24]
 800750e:	4013      	ands	r3, r2
 8007510:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	691a      	ldr	r2, [r3, #16]
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	f003 0307 	and.w	r3, r3, #7
 800751c:	009b      	lsls	r3, r3, #2
 800751e:	fa02 f303 	lsl.w	r3, r2, r3
 8007522:	69ba      	ldr	r2, [r7, #24]
 8007524:	4313      	orrs	r3, r2
 8007526:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	08da      	lsrs	r2, r3, #3
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	3208      	adds	r2, #8
 8007530:	69b9      	ldr	r1, [r7, #24]
 8007532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800753c:	69fb      	ldr	r3, [r7, #28]
 800753e:	005b      	lsls	r3, r3, #1
 8007540:	2203      	movs	r2, #3
 8007542:	fa02 f303 	lsl.w	r3, r2, r3
 8007546:	43db      	mvns	r3, r3
 8007548:	69ba      	ldr	r2, [r7, #24]
 800754a:	4013      	ands	r3, r2
 800754c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	f003 0203 	and.w	r2, r3, #3
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	005b      	lsls	r3, r3, #1
 800755a:	fa02 f303 	lsl.w	r3, r2, r3
 800755e:	69ba      	ldr	r2, [r7, #24]
 8007560:	4313      	orrs	r3, r2
 8007562:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	69ba      	ldr	r2, [r7, #24]
 8007568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 80e0 	beq.w	8007738 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007578:	4b2f      	ldr	r3, [pc, #188]	; (8007638 <HAL_GPIO_Init+0x238>)
 800757a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800757e:	4a2e      	ldr	r2, [pc, #184]	; (8007638 <HAL_GPIO_Init+0x238>)
 8007580:	f043 0302 	orr.w	r3, r3, #2
 8007584:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007588:	4b2b      	ldr	r3, [pc, #172]	; (8007638 <HAL_GPIO_Init+0x238>)
 800758a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	60fb      	str	r3, [r7, #12]
 8007594:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007596:	4a29      	ldr	r2, [pc, #164]	; (800763c <HAL_GPIO_Init+0x23c>)
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	089b      	lsrs	r3, r3, #2
 800759c:	3302      	adds	r3, #2
 800759e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80075a4:	69fb      	ldr	r3, [r7, #28]
 80075a6:	f003 0303 	and.w	r3, r3, #3
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	220f      	movs	r2, #15
 80075ae:	fa02 f303 	lsl.w	r3, r2, r3
 80075b2:	43db      	mvns	r3, r3
 80075b4:	69ba      	ldr	r2, [r7, #24]
 80075b6:	4013      	ands	r3, r2
 80075b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a20      	ldr	r2, [pc, #128]	; (8007640 <HAL_GPIO_Init+0x240>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d052      	beq.n	8007668 <HAL_GPIO_Init+0x268>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a1f      	ldr	r2, [pc, #124]	; (8007644 <HAL_GPIO_Init+0x244>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d031      	beq.n	800762e <HAL_GPIO_Init+0x22e>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a1e      	ldr	r2, [pc, #120]	; (8007648 <HAL_GPIO_Init+0x248>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d02b      	beq.n	800762a <HAL_GPIO_Init+0x22a>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4a1d      	ldr	r2, [pc, #116]	; (800764c <HAL_GPIO_Init+0x24c>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d025      	beq.n	8007626 <HAL_GPIO_Init+0x226>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a1c      	ldr	r2, [pc, #112]	; (8007650 <HAL_GPIO_Init+0x250>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d01f      	beq.n	8007622 <HAL_GPIO_Init+0x222>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	4a1b      	ldr	r2, [pc, #108]	; (8007654 <HAL_GPIO_Init+0x254>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d019      	beq.n	800761e <HAL_GPIO_Init+0x21e>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4a1a      	ldr	r2, [pc, #104]	; (8007658 <HAL_GPIO_Init+0x258>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d013      	beq.n	800761a <HAL_GPIO_Init+0x21a>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a19      	ldr	r2, [pc, #100]	; (800765c <HAL_GPIO_Init+0x25c>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d00d      	beq.n	8007616 <HAL_GPIO_Init+0x216>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a18      	ldr	r2, [pc, #96]	; (8007660 <HAL_GPIO_Init+0x260>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d007      	beq.n	8007612 <HAL_GPIO_Init+0x212>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a17      	ldr	r2, [pc, #92]	; (8007664 <HAL_GPIO_Init+0x264>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d101      	bne.n	800760e <HAL_GPIO_Init+0x20e>
 800760a:	2309      	movs	r3, #9
 800760c:	e02d      	b.n	800766a <HAL_GPIO_Init+0x26a>
 800760e:	230a      	movs	r3, #10
 8007610:	e02b      	b.n	800766a <HAL_GPIO_Init+0x26a>
 8007612:	2308      	movs	r3, #8
 8007614:	e029      	b.n	800766a <HAL_GPIO_Init+0x26a>
 8007616:	2307      	movs	r3, #7
 8007618:	e027      	b.n	800766a <HAL_GPIO_Init+0x26a>
 800761a:	2306      	movs	r3, #6
 800761c:	e025      	b.n	800766a <HAL_GPIO_Init+0x26a>
 800761e:	2305      	movs	r3, #5
 8007620:	e023      	b.n	800766a <HAL_GPIO_Init+0x26a>
 8007622:	2304      	movs	r3, #4
 8007624:	e021      	b.n	800766a <HAL_GPIO_Init+0x26a>
 8007626:	2303      	movs	r3, #3
 8007628:	e01f      	b.n	800766a <HAL_GPIO_Init+0x26a>
 800762a:	2302      	movs	r3, #2
 800762c:	e01d      	b.n	800766a <HAL_GPIO_Init+0x26a>
 800762e:	2301      	movs	r3, #1
 8007630:	e01b      	b.n	800766a <HAL_GPIO_Init+0x26a>
 8007632:	bf00      	nop
 8007634:	58000080 	.word	0x58000080
 8007638:	58024400 	.word	0x58024400
 800763c:	58000400 	.word	0x58000400
 8007640:	58020000 	.word	0x58020000
 8007644:	58020400 	.word	0x58020400
 8007648:	58020800 	.word	0x58020800
 800764c:	58020c00 	.word	0x58020c00
 8007650:	58021000 	.word	0x58021000
 8007654:	58021400 	.word	0x58021400
 8007658:	58021800 	.word	0x58021800
 800765c:	58021c00 	.word	0x58021c00
 8007660:	58022000 	.word	0x58022000
 8007664:	58022400 	.word	0x58022400
 8007668:	2300      	movs	r3, #0
 800766a:	69fa      	ldr	r2, [r7, #28]
 800766c:	f002 0203 	and.w	r2, r2, #3
 8007670:	0092      	lsls	r2, r2, #2
 8007672:	4093      	lsls	r3, r2
 8007674:	69ba      	ldr	r2, [r7, #24]
 8007676:	4313      	orrs	r3, r2
 8007678:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800767a:	4938      	ldr	r1, [pc, #224]	; (800775c <HAL_GPIO_Init+0x35c>)
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	089b      	lsrs	r3, r3, #2
 8007680:	3302      	adds	r3, #2
 8007682:	69ba      	ldr	r2, [r7, #24]
 8007684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007688:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007690:	693b      	ldr	r3, [r7, #16]
 8007692:	43db      	mvns	r3, r3
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	4013      	ands	r3, r2
 8007698:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d003      	beq.n	80076ae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80076a6:	69ba      	ldr	r2, [r7, #24]
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80076ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80076b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	43db      	mvns	r3, r3
 80076c2:	69ba      	ldr	r2, [r7, #24]
 80076c4:	4013      	ands	r3, r2
 80076c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d003      	beq.n	80076dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80076d4:	69ba      	ldr	r2, [r7, #24]
 80076d6:	693b      	ldr	r3, [r7, #16]
 80076d8:	4313      	orrs	r3, r2
 80076da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80076dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	43db      	mvns	r3, r3
 80076ee:	69ba      	ldr	r2, [r7, #24]
 80076f0:	4013      	ands	r3, r2
 80076f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d003      	beq.n	8007708 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007700:	69ba      	ldr	r2, [r7, #24]
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	4313      	orrs	r3, r2
 8007706:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	69ba      	ldr	r2, [r7, #24]
 800770c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	43db      	mvns	r3, r3
 8007718:	69ba      	ldr	r2, [r7, #24]
 800771a:	4013      	ands	r3, r2
 800771c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007726:	2b00      	cmp	r3, #0
 8007728:	d003      	beq.n	8007732 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800772a:	69ba      	ldr	r2, [r7, #24]
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	4313      	orrs	r3, r2
 8007730:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	69ba      	ldr	r2, [r7, #24]
 8007736:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	3301      	adds	r3, #1
 800773c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	fa22 f303 	lsr.w	r3, r2, r3
 8007748:	2b00      	cmp	r3, #0
 800774a:	f47f ae63 	bne.w	8007414 <HAL_GPIO_Init+0x14>
  }
}
 800774e:	bf00      	nop
 8007750:	bf00      	nop
 8007752:	3724      	adds	r7, #36	; 0x24
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr
 800775c:	58000400 	.word	0x58000400

08007760 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007760:	b480      	push	{r7}
 8007762:	b085      	sub	sp, #20
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	460b      	mov	r3, r1
 800776a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	691a      	ldr	r2, [r3, #16]
 8007770:	887b      	ldrh	r3, [r7, #2]
 8007772:	4013      	ands	r3, r2
 8007774:	2b00      	cmp	r3, #0
 8007776:	d002      	beq.n	800777e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007778:	2301      	movs	r3, #1
 800777a:	73fb      	strb	r3, [r7, #15]
 800777c:	e001      	b.n	8007782 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800777e:	2300      	movs	r3, #0
 8007780:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007782:	7bfb      	ldrb	r3, [r7, #15]
}
 8007784:	4618      	mov	r0, r3
 8007786:	3714      	adds	r7, #20
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	460b      	mov	r3, r1
 800779a:	807b      	strh	r3, [r7, #2]
 800779c:	4613      	mov	r3, r2
 800779e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80077a0:	787b      	ldrb	r3, [r7, #1]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d003      	beq.n	80077ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80077a6:	887a      	ldrh	r2, [r7, #2]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80077ac:	e003      	b.n	80077b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80077ae:	887b      	ldrh	r3, [r7, #2]
 80077b0:	041a      	lsls	r2, r3, #16
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	619a      	str	r2, [r3, #24]
}
 80077b6:	bf00      	nop
 80077b8:	370c      	adds	r7, #12
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr

080077c2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80077c2:	b480      	push	{r7}
 80077c4:	b085      	sub	sp, #20
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	460b      	mov	r3, r1
 80077cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80077d4:	887a      	ldrh	r2, [r7, #2]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	4013      	ands	r3, r2
 80077da:	041a      	lsls	r2, r3, #16
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	43d9      	mvns	r1, r3
 80077e0:	887b      	ldrh	r3, [r7, #2]
 80077e2:	400b      	ands	r3, r1
 80077e4:	431a      	orrs	r2, r3
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	619a      	str	r2, [r3, #24]
}
 80077ea:	bf00      	nop
 80077ec:	3714      	adds	r7, #20
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr
	...

080077f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d101      	bne.n	800780a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e07f      	b.n	800790a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b00      	cmp	r3, #0
 8007814:	d106      	bne.n	8007824 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7fa fb42 	bl	8001ea8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2224      	movs	r2, #36	; 0x24
 8007828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0201 	bic.w	r2, r2, #1
 800783a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	685a      	ldr	r2, [r3, #4]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007848:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689a      	ldr	r2, [r3, #8]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007858:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	68db      	ldr	r3, [r3, #12]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d107      	bne.n	8007872 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	689a      	ldr	r2, [r3, #8]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800786e:	609a      	str	r2, [r3, #8]
 8007870:	e006      	b.n	8007880 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	689a      	ldr	r2, [r3, #8]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800787e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	2b02      	cmp	r3, #2
 8007886:	d104      	bne.n	8007892 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007890:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	6859      	ldr	r1, [r3, #4]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	4b1d      	ldr	r3, [pc, #116]	; (8007914 <HAL_I2C_Init+0x11c>)
 800789e:	430b      	orrs	r3, r1
 80078a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68da      	ldr	r2, [r3, #12]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80078b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	691a      	ldr	r2, [r3, #16]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	699b      	ldr	r3, [r3, #24]
 80078c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	430a      	orrs	r2, r1
 80078ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	69d9      	ldr	r1, [r3, #28]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a1a      	ldr	r2, [r3, #32]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	430a      	orrs	r2, r1
 80078da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f042 0201 	orr.w	r2, r2, #1
 80078ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2220      	movs	r2, #32
 80078f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	3708      	adds	r7, #8
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	02008000 	.word	0x02008000

08007918 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b088      	sub	sp, #32
 800791c:	af02      	add	r7, sp, #8
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	607a      	str	r2, [r7, #4]
 8007922:	461a      	mov	r2, r3
 8007924:	460b      	mov	r3, r1
 8007926:	817b      	strh	r3, [r7, #10]
 8007928:	4613      	mov	r3, r2
 800792a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007932:	b2db      	uxtb	r3, r3
 8007934:	2b20      	cmp	r3, #32
 8007936:	f040 80da 	bne.w	8007aee <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007940:	2b01      	cmp	r3, #1
 8007942:	d101      	bne.n	8007948 <HAL_I2C_Master_Transmit+0x30>
 8007944:	2302      	movs	r3, #2
 8007946:	e0d3      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007950:	f7fc fdb4 	bl	80044bc <HAL_GetTick>
 8007954:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	9300      	str	r3, [sp, #0]
 800795a:	2319      	movs	r3, #25
 800795c:	2201      	movs	r2, #1
 800795e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007962:	68f8      	ldr	r0, [r7, #12]
 8007964:	f001 fe6c 	bl	8009640 <I2C_WaitOnFlagUntilTimeout>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d001      	beq.n	8007972 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e0be      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2221      	movs	r2, #33	; 0x21
 8007976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2210      	movs	r2, #16
 800797e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	893a      	ldrh	r2, [r7, #8]
 8007992:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800799e:	b29b      	uxth	r3, r3
 80079a0:	2bff      	cmp	r3, #255	; 0xff
 80079a2:	d90e      	bls.n	80079c2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	22ff      	movs	r2, #255	; 0xff
 80079a8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079ae:	b2da      	uxtb	r2, r3
 80079b0:	8979      	ldrh	r1, [r7, #10]
 80079b2:	4b51      	ldr	r3, [pc, #324]	; (8007af8 <HAL_I2C_Master_Transmit+0x1e0>)
 80079b4:	9300      	str	r3, [sp, #0]
 80079b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80079ba:	68f8      	ldr	r0, [r7, #12]
 80079bc:	f002 f862 	bl	8009a84 <I2C_TransferConfig>
 80079c0:	e06c      	b.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079d0:	b2da      	uxtb	r2, r3
 80079d2:	8979      	ldrh	r1, [r7, #10]
 80079d4:	4b48      	ldr	r3, [pc, #288]	; (8007af8 <HAL_I2C_Master_Transmit+0x1e0>)
 80079d6:	9300      	str	r3, [sp, #0]
 80079d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f002 f851 	bl	8009a84 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80079e2:	e05b      	b.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079e4:	697a      	ldr	r2, [r7, #20]
 80079e6:	6a39      	ldr	r1, [r7, #32]
 80079e8:	68f8      	ldr	r0, [r7, #12]
 80079ea:	f001 fe69 	bl	80096c0 <I2C_WaitOnTXISFlagUntilTimeout>
 80079ee:	4603      	mov	r3, r0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d001      	beq.n	80079f8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e07b      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fc:	781a      	ldrb	r2, [r3, #0]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a08:	1c5a      	adds	r2, r3, #1
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	3b01      	subs	r3, #1
 8007a16:	b29a      	uxth	r2, r3
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a20:	3b01      	subs	r3, #1
 8007a22:	b29a      	uxth	r2, r3
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d034      	beq.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d130      	bne.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	9300      	str	r3, [sp, #0]
 8007a3e:	6a3b      	ldr	r3, [r7, #32]
 8007a40:	2200      	movs	r2, #0
 8007a42:	2180      	movs	r1, #128	; 0x80
 8007a44:	68f8      	ldr	r0, [r7, #12]
 8007a46:	f001 fdfb 	bl	8009640 <I2C_WaitOnFlagUntilTimeout>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d001      	beq.n	8007a54 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	e04d      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	2bff      	cmp	r3, #255	; 0xff
 8007a5c:	d90e      	bls.n	8007a7c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	22ff      	movs	r2, #255	; 0xff
 8007a62:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a68:	b2da      	uxtb	r2, r3
 8007a6a:	8979      	ldrh	r1, [r7, #10]
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	9300      	str	r3, [sp, #0]
 8007a70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f002 f805 	bl	8009a84 <I2C_TransferConfig>
 8007a7a:	e00f      	b.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a80:	b29a      	uxth	r2, r3
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a8a:	b2da      	uxtb	r2, r3
 8007a8c:	8979      	ldrh	r1, [r7, #10]
 8007a8e:	2300      	movs	r3, #0
 8007a90:	9300      	str	r3, [sp, #0]
 8007a92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007a96:	68f8      	ldr	r0, [r7, #12]
 8007a98:	f001 fff4 	bl	8009a84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d19e      	bne.n	80079e4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007aa6:	697a      	ldr	r2, [r7, #20]
 8007aa8:	6a39      	ldr	r1, [r7, #32]
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f001 fe48 	bl	8009740 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d001      	beq.n	8007aba <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e01a      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	6859      	ldr	r1, [r3, #4]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	4b0b      	ldr	r3, [pc, #44]	; (8007afc <HAL_I2C_Master_Transmit+0x1e4>)
 8007ace:	400b      	ands	r3, r1
 8007ad0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2220      	movs	r2, #32
 8007ad6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2200      	movs	r2, #0
 8007ade:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007aea:	2300      	movs	r3, #0
 8007aec:	e000      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8007aee:	2302      	movs	r3, #2
  }
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3718      	adds	r7, #24
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}
 8007af8:	80002000 	.word	0x80002000
 8007afc:	fe00e800 	.word	0xfe00e800

08007b00 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b088      	sub	sp, #32
 8007b04:	af02      	add	r7, sp, #8
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	607a      	str	r2, [r7, #4]
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	817b      	strh	r3, [r7, #10]
 8007b10:	4613      	mov	r3, r2
 8007b12:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	2b20      	cmp	r3, #32
 8007b1e:	f040 80db 	bne.w	8007cd8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	d101      	bne.n	8007b30 <HAL_I2C_Master_Receive+0x30>
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	e0d4      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007b38:	f7fc fcc0 	bl	80044bc <HAL_GetTick>
 8007b3c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	2319      	movs	r3, #25
 8007b44:	2201      	movs	r2, #1
 8007b46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f001 fd78 	bl	8009640 <I2C_WaitOnFlagUntilTimeout>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e0bf      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2222      	movs	r2, #34	; 0x22
 8007b5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2210      	movs	r2, #16
 8007b66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	893a      	ldrh	r2, [r7, #8]
 8007b7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	2bff      	cmp	r3, #255	; 0xff
 8007b8a:	d90e      	bls.n	8007baa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	22ff      	movs	r2, #255	; 0xff
 8007b90:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	8979      	ldrh	r1, [r7, #10]
 8007b9a:	4b52      	ldr	r3, [pc, #328]	; (8007ce4 <HAL_I2C_Master_Receive+0x1e4>)
 8007b9c:	9300      	str	r3, [sp, #0]
 8007b9e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f001 ff6e 	bl	8009a84 <I2C_TransferConfig>
 8007ba8:	e06d      	b.n	8007c86 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bae:	b29a      	uxth	r2, r3
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bb8:	b2da      	uxtb	r2, r3
 8007bba:	8979      	ldrh	r1, [r7, #10]
 8007bbc:	4b49      	ldr	r3, [pc, #292]	; (8007ce4 <HAL_I2C_Master_Receive+0x1e4>)
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007bc4:	68f8      	ldr	r0, [r7, #12]
 8007bc6:	f001 ff5d 	bl	8009a84 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007bca:	e05c      	b.n	8007c86 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	6a39      	ldr	r1, [r7, #32]
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f001 fdf1 	bl	80097b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d001      	beq.n	8007be0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e07c      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bea:	b2d2      	uxtb	r2, r2
 8007bec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf2:	1c5a      	adds	r2, r3, #1
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	3b01      	subs	r3, #1
 8007c0c:	b29a      	uxth	r2, r3
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d034      	beq.n	8007c86 <HAL_I2C_Master_Receive+0x186>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d130      	bne.n	8007c86 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	6a3b      	ldr	r3, [r7, #32]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	2180      	movs	r1, #128	; 0x80
 8007c2e:	68f8      	ldr	r0, [r7, #12]
 8007c30:	f001 fd06 	bl	8009640 <I2C_WaitOnFlagUntilTimeout>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d001      	beq.n	8007c3e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e04d      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	2bff      	cmp	r3, #255	; 0xff
 8007c46:	d90e      	bls.n	8007c66 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	22ff      	movs	r2, #255	; 0xff
 8007c4c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c52:	b2da      	uxtb	r2, r3
 8007c54:	8979      	ldrh	r1, [r7, #10]
 8007c56:	2300      	movs	r3, #0
 8007c58:	9300      	str	r3, [sp, #0]
 8007c5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f001 ff10 	bl	8009a84 <I2C_TransferConfig>
 8007c64:	e00f      	b.n	8007c86 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c6a:	b29a      	uxth	r2, r3
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	8979      	ldrh	r1, [r7, #10]
 8007c78:	2300      	movs	r3, #0
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c80:	68f8      	ldr	r0, [r7, #12]
 8007c82:	f001 feff 	bl	8009a84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d19d      	bne.n	8007bcc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c90:	697a      	ldr	r2, [r7, #20]
 8007c92:	6a39      	ldr	r1, [r7, #32]
 8007c94:	68f8      	ldr	r0, [r7, #12]
 8007c96:	f001 fd53 	bl	8009740 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d001      	beq.n	8007ca4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	e01a      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2220      	movs	r2, #32
 8007caa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	6859      	ldr	r1, [r3, #4]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	4b0c      	ldr	r3, [pc, #48]	; (8007ce8 <HAL_I2C_Master_Receive+0x1e8>)
 8007cb8:	400b      	ands	r3, r1
 8007cba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2220      	movs	r2, #32
 8007cc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	e000      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007cd8:	2302      	movs	r3, #2
  }
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3718      	adds	r7, #24
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	80002400 	.word	0x80002400
 8007ce8:	fe00e800 	.word	0xfe00e800

08007cec <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b08a      	sub	sp, #40	; 0x28
 8007cf0:	af02      	add	r7, sp, #8
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	4608      	mov	r0, r1
 8007cf6:	4611      	mov	r1, r2
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	817b      	strh	r3, [r7, #10]
 8007cfe:	460b      	mov	r3, r1
 8007d00:	813b      	strh	r3, [r7, #8]
 8007d02:	4613      	mov	r3, r2
 8007d04:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	2b20      	cmp	r3, #32
 8007d10:	f040 80d5 	bne.w	8007ebe <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d002      	beq.n	8007d20 <HAL_I2C_Mem_Read_DMA+0x34>
 8007d1a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d105      	bne.n	8007d2c <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d26:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e0c9      	b.n	8007ec0 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d3a:	d101      	bne.n	8007d40 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8007d3c:	2302      	movs	r3, #2
 8007d3e:	e0bf      	b.n	8007ec0 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d101      	bne.n	8007d4e <HAL_I2C_Mem_Read_DMA+0x62>
 8007d4a:	2302      	movs	r3, #2
 8007d4c:	e0b8      	b.n	8007ec0 <HAL_I2C_Mem_Read_DMA+0x1d4>
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2201      	movs	r2, #1
 8007d52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007d56:	f7fc fbb1 	bl	80044bc <HAL_GetTick>
 8007d5a:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2222      	movs	r2, #34	; 0x22
 8007d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2240      	movs	r2, #64	; 0x40
 8007d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8007d7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	4a51      	ldr	r2, [pc, #324]	; (8007ec8 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 8007d82:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	4a51      	ldr	r2, [pc, #324]	; (8007ecc <HAL_I2C_Mem_Read_DMA+0x1e0>)
 8007d88:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	2bff      	cmp	r3, #255	; 0xff
 8007d92:	d906      	bls.n	8007da2 <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	22ff      	movs	r2, #255	; 0xff
 8007d98:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007d9a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007d9e:	61fb      	str	r3, [r7, #28]
 8007da0:	e007      	b.n	8007db2 <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007dac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007db0:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8007db2:	88f8      	ldrh	r0, [r7, #6]
 8007db4:	893a      	ldrh	r2, [r7, #8]
 8007db6:	8979      	ldrh	r1, [r7, #10]
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	9301      	str	r3, [sp, #4]
 8007dbc:	2319      	movs	r3, #25
 8007dbe:	9300      	str	r3, [sp, #0]
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f000 fcf2 	bl	80087ac <I2C_RequestMemoryRead>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d005      	beq.n	8007dda <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e072      	b.n	8007ec0 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d020      	beq.n	8007e24 <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007de6:	4a3a      	ldr	r2, [pc, #232]	; (8007ed0 <HAL_I2C_Mem_Read_DMA+0x1e4>)
 8007de8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dee:	4a39      	ldr	r2, [pc, #228]	; (8007ed4 <HAL_I2C_Mem_Read_DMA+0x1e8>)
 8007df0:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007df6:	2200      	movs	r2, #0
 8007df8:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dfe:	2200      	movs	r2, #0
 8007e00:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	3324      	adds	r3, #36	; 0x24
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
                                       hi2c->XferSize);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8007e14:	f7fc fffa 	bl	8004e0c <HAL_DMA_Start_IT>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8007e1c:	7dfb      	ldrb	r3, [r7, #23]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d139      	bne.n	8007e96 <HAL_I2C_Mem_Read_DMA+0x1aa>
 8007e22:	e013      	b.n	8007e4c <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2220      	movs	r2, #32
 8007e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e38:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	e039      	b.n	8007ec0 <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e50:	b2da      	uxtb	r2, r3
 8007e52:	8979      	ldrh	r1, [r7, #10]
 8007e54:	4b20      	ldr	r3, [pc, #128]	; (8007ed8 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	68f8      	ldr	r0, [r7, #12]
 8007e5c:	f001 fe12 	bl	8009a84 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e64:	b29a      	uxth	r2, r3
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e6a:	1ad3      	subs	r3, r2, r3
 8007e6c:	b29a      	uxth	r2, r3
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007e7a:	2110      	movs	r1, #16
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f001 fe33 	bl	8009ae8 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e90:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8007e92:	2300      	movs	r3, #0
 8007e94:	e014      	b.n	8007ec0 <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2220      	movs	r2, #32
 8007e9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eaa:	f043 0210 	orr.w	r2, r3, #16
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e000      	b.n	8007ec0 <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 8007ebe:	2302      	movs	r3, #2
  }
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3720      	adds	r7, #32
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	ffff0000 	.word	0xffff0000
 8007ecc:	08008203 	.word	0x08008203
 8007ed0:	080092fb 	.word	0x080092fb
 8007ed4:	08009391 	.word	0x08009391
 8007ed8:	80002400 	.word	0x80002400

08007edc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d005      	beq.n	8007f08 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f00:	68ba      	ldr	r2, [r7, #8]
 8007f02:	68f9      	ldr	r1, [r7, #12]
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	4798      	blx	r3
  }
}
 8007f08:	bf00      	nop
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007f18:	bf00      	nop
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007f2c:	bf00      	nop
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007f40:	bf00      	nop
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007f54:	bf00      	nop
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	460b      	mov	r3, r1
 8007f6a:	70fb      	strb	r3, [r7, #3]
 8007f6c:	4613      	mov	r3, r2
 8007f6e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8007fac:	bf00      	nop
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr

08007fb8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007fc0:	bf00      	nop
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007fd4:	bf00      	nop
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fee:	b2db      	uxtb	r3, r3
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b086      	sub	sp, #24
 8008000:	af00      	add	r7, sp, #0
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800800c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008018:	2b01      	cmp	r3, #1
 800801a:	d101      	bne.n	8008020 <I2C_Slave_ISR_IT+0x24>
 800801c:	2302      	movs	r3, #2
 800801e:	e0ec      	b.n	80081fa <I2C_Slave_ISR_IT+0x1fe>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	095b      	lsrs	r3, r3, #5
 800802c:	f003 0301 	and.w	r3, r3, #1
 8008030:	2b00      	cmp	r3, #0
 8008032:	d009      	beq.n	8008048 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	095b      	lsrs	r3, r3, #5
 8008038:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800803c:	2b00      	cmp	r3, #0
 800803e:	d003      	beq.n	8008048 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008040:	6939      	ldr	r1, [r7, #16]
 8008042:	68f8      	ldr	r0, [r7, #12]
 8008044:	f000 fdf0 	bl	8008c28 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	091b      	lsrs	r3, r3, #4
 800804c:	f003 0301 	and.w	r3, r3, #1
 8008050:	2b00      	cmp	r3, #0
 8008052:	d04d      	beq.n	80080f0 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	091b      	lsrs	r3, r3, #4
 8008058:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800805c:	2b00      	cmp	r3, #0
 800805e:	d047      	beq.n	80080f0 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008064:	b29b      	uxth	r3, r3
 8008066:	2b00      	cmp	r3, #0
 8008068:	d128      	bne.n	80080bc <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008070:	b2db      	uxtb	r3, r3
 8008072:	2b28      	cmp	r3, #40	; 0x28
 8008074:	d108      	bne.n	8008088 <I2C_Slave_ISR_IT+0x8c>
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800807c:	d104      	bne.n	8008088 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800807e:	6939      	ldr	r1, [r7, #16]
 8008080:	68f8      	ldr	r0, [r7, #12]
 8008082:	f000 ffc9 	bl	8009018 <I2C_ITListenCplt>
 8008086:	e032      	b.n	80080ee <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2b29      	cmp	r3, #41	; 0x29
 8008092:	d10e      	bne.n	80080b2 <I2C_Slave_ISR_IT+0xb6>
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800809a:	d00a      	beq.n	80080b2 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2210      	movs	r2, #16
 80080a2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f001 f904 	bl	80092b2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80080aa:	68f8      	ldr	r0, [r7, #12]
 80080ac:	f000 fc93 	bl	80089d6 <I2C_ITSlaveSeqCplt>
 80080b0:	e01d      	b.n	80080ee <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2210      	movs	r2, #16
 80080b8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80080ba:	e096      	b.n	80081ea <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	2210      	movs	r2, #16
 80080c2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080c8:	f043 0204 	orr.w	r2, r3, #4
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d004      	beq.n	80080e0 <I2C_Slave_ISR_IT+0xe4>
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80080dc:	f040 8085 	bne.w	80081ea <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080e4:	4619      	mov	r1, r3
 80080e6:	68f8      	ldr	r0, [r7, #12]
 80080e8:	f000 ffec 	bl	80090c4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80080ec:	e07d      	b.n	80081ea <I2C_Slave_ISR_IT+0x1ee>
 80080ee:	e07c      	b.n	80081ea <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	089b      	lsrs	r3, r3, #2
 80080f4:	f003 0301 	and.w	r3, r3, #1
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d030      	beq.n	800815e <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	089b      	lsrs	r3, r3, #2
 8008100:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008104:	2b00      	cmp	r3, #0
 8008106:	d02a      	beq.n	800815e <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800810c:	b29b      	uxth	r3, r3
 800810e:	2b00      	cmp	r3, #0
 8008110:	d018      	beq.n	8008144 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800811c:	b2d2      	uxtb	r2, r2
 800811e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008124:	1c5a      	adds	r2, r3, #1
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800812e:	3b01      	subs	r3, #1
 8008130:	b29a      	uxth	r2, r3
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800813a:	b29b      	uxth	r3, r3
 800813c:	3b01      	subs	r3, #1
 800813e:	b29a      	uxth	r2, r3
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008148:	b29b      	uxth	r3, r3
 800814a:	2b00      	cmp	r3, #0
 800814c:	d14f      	bne.n	80081ee <I2C_Slave_ISR_IT+0x1f2>
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008154:	d04b      	beq.n	80081ee <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008156:	68f8      	ldr	r0, [r7, #12]
 8008158:	f000 fc3d 	bl	80089d6 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800815c:	e047      	b.n	80081ee <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	08db      	lsrs	r3, r3, #3
 8008162:	f003 0301 	and.w	r3, r3, #1
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00a      	beq.n	8008180 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	08db      	lsrs	r3, r3, #3
 800816e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008172:	2b00      	cmp	r3, #0
 8008174:	d004      	beq.n	8008180 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008176:	6939      	ldr	r1, [r7, #16]
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f000 fb6b 	bl	8008854 <I2C_ITAddrCplt>
 800817e:	e037      	b.n	80081f0 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	085b      	lsrs	r3, r3, #1
 8008184:	f003 0301 	and.w	r3, r3, #1
 8008188:	2b00      	cmp	r3, #0
 800818a:	d031      	beq.n	80081f0 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	085b      	lsrs	r3, r3, #1
 8008190:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008194:	2b00      	cmp	r3, #0
 8008196:	d02b      	beq.n	80081f0 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800819c:	b29b      	uxth	r3, r3
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d018      	beq.n	80081d4 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a6:	781a      	ldrb	r2, [r3, #0]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b2:	1c5a      	adds	r2, r3, #1
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081bc:	b29b      	uxth	r3, r3
 80081be:	3b01      	subs	r3, #1
 80081c0:	b29a      	uxth	r2, r3
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081ca:	3b01      	subs	r3, #1
 80081cc:	b29a      	uxth	r2, r3
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	851a      	strh	r2, [r3, #40]	; 0x28
 80081d2:	e00d      	b.n	80081f0 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80081da:	d002      	beq.n	80081e2 <I2C_Slave_ISR_IT+0x1e6>
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d106      	bne.n	80081f0 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f000 fbf7 	bl	80089d6 <I2C_ITSlaveSeqCplt>
 80081e8:	e002      	b.n	80081f0 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80081ea:	bf00      	nop
 80081ec:	e000      	b.n	80081f0 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80081ee:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2200      	movs	r2, #0
 80081f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80081f8:	2300      	movs	r3, #0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3718      	adds	r7, #24
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}

08008202 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8008202:	b580      	push	{r7, lr}
 8008204:	b088      	sub	sp, #32
 8008206:	af02      	add	r7, sp, #8
 8008208:	60f8      	str	r0, [r7, #12]
 800820a:	60b9      	str	r1, [r7, #8]
 800820c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008214:	2b01      	cmp	r3, #1
 8008216:	d101      	bne.n	800821c <I2C_Master_ISR_DMA+0x1a>
 8008218:	2302      	movs	r3, #2
 800821a:	e0e1      	b.n	80083e0 <I2C_Master_ISR_DMA+0x1de>
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	091b      	lsrs	r3, r3, #4
 8008228:	f003 0301 	and.w	r3, r3, #1
 800822c:	2b00      	cmp	r3, #0
 800822e:	d017      	beq.n	8008260 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	091b      	lsrs	r3, r3, #4
 8008234:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008238:	2b00      	cmp	r3, #0
 800823a:	d011      	beq.n	8008260 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2210      	movs	r2, #16
 8008242:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008248:	f043 0204 	orr.w	r2, r3, #4
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008250:	2120      	movs	r1, #32
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f001 fc48 	bl	8009ae8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	f001 f82a 	bl	80092b2 <I2C_Flush_TXDR>
 800825e:	e0ba      	b.n	80083d6 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	09db      	lsrs	r3, r3, #7
 8008264:	f003 0301 	and.w	r3, r3, #1
 8008268:	2b00      	cmp	r3, #0
 800826a:	d072      	beq.n	8008352 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	099b      	lsrs	r3, r3, #6
 8008270:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8008274:	2b00      	cmp	r3, #0
 8008276:	d06c      	beq.n	8008352 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008286:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800828c:	b29b      	uxth	r3, r3
 800828e:	2b00      	cmp	r3, #0
 8008290:	d04e      	beq.n	8008330 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	b29b      	uxth	r3, r3
 800829a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800829e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	2bff      	cmp	r3, #255	; 0xff
 80082a8:	d906      	bls.n	80082b8 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	22ff      	movs	r2, #255	; 0xff
 80082ae:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80082b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80082b4:	617b      	str	r3, [r7, #20]
 80082b6:	e010      	b.n	80082da <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082bc:	b29a      	uxth	r2, r3
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80082ca:	d003      	beq.n	80082d4 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d0:	617b      	str	r3, [r7, #20]
 80082d2:	e002      	b.n	80082da <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80082d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80082d8:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082de:	b2da      	uxtb	r2, r3
 80082e0:	8a79      	ldrh	r1, [r7, #18]
 80082e2:	2300      	movs	r3, #0
 80082e4:	9300      	str	r3, [sp, #0]
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	68f8      	ldr	r0, [r7, #12]
 80082ea:	f001 fbcb 	bl	8009a84 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082f2:	b29a      	uxth	r2, r3
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	b29a      	uxth	r2, r3
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008306:	b2db      	uxtb	r3, r3
 8008308:	2b22      	cmp	r3, #34	; 0x22
 800830a:	d108      	bne.n	800831e <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800831a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800831c:	e05b      	b.n	80083d6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800832c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800832e:	e052      	b.n	80083d6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800833a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800833e:	d003      	beq.n	8008348 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008340:	68f8      	ldr	r0, [r7, #12]
 8008342:	f000 fb0b 	bl	800895c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8008346:	e046      	b.n	80083d6 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008348:	2140      	movs	r1, #64	; 0x40
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f000 feba 	bl	80090c4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008350:	e041      	b.n	80083d6 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	099b      	lsrs	r3, r3, #6
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b00      	cmp	r3, #0
 800835c:	d029      	beq.n	80083b2 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	099b      	lsrs	r3, r3, #6
 8008362:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8008366:	2b00      	cmp	r3, #0
 8008368:	d023      	beq.n	80083b2 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800836e:	b29b      	uxth	r3, r3
 8008370:	2b00      	cmp	r3, #0
 8008372:	d119      	bne.n	80083a8 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800837e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008382:	d027      	beq.n	80083d4 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008388:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800838c:	d108      	bne.n	80083a0 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	685a      	ldr	r2, [r3, #4]
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800839c:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800839e:	e019      	b.n	80083d4 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f000 fadb 	bl	800895c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80083a6:	e015      	b.n	80083d4 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80083a8:	2140      	movs	r1, #64	; 0x40
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	f000 fe8a 	bl	80090c4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80083b0:	e010      	b.n	80083d4 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	095b      	lsrs	r3, r3, #5
 80083b6:	f003 0301 	and.w	r3, r3, #1
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d00b      	beq.n	80083d6 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	095b      	lsrs	r3, r3, #5
 80083c2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d005      	beq.n	80083d6 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80083ca:	68b9      	ldr	r1, [r7, #8]
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	f000 fb61 	bl	8008a94 <I2C_ITMasterCplt>
 80083d2:	e000      	b.n	80083d6 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80083d4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2200      	movs	r2, #0
 80083da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80083de:	2300      	movs	r3, #0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3718      	adds	r7, #24
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b088      	sub	sp, #32
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083f8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80083fa:	2300      	movs	r3, #0
 80083fc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008404:	2b01      	cmp	r3, #1
 8008406:	d101      	bne.n	800840c <I2C_Slave_ISR_DMA+0x24>
 8008408:	2302      	movs	r3, #2
 800840a:	e1ca      	b.n	80087a2 <I2C_Slave_ISR_DMA+0x3ba>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	095b      	lsrs	r3, r3, #5
 8008418:	f003 0301 	and.w	r3, r3, #1
 800841c:	2b00      	cmp	r3, #0
 800841e:	d009      	beq.n	8008434 <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	095b      	lsrs	r3, r3, #5
 8008424:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008428:	2b00      	cmp	r3, #0
 800842a:	d003      	beq.n	8008434 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800842c:	68b9      	ldr	r1, [r7, #8]
 800842e:	68f8      	ldr	r0, [r7, #12]
 8008430:	f000 fbfa 	bl	8008c28 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	091b      	lsrs	r3, r3, #4
 8008438:	f003 0301 	and.w	r3, r3, #1
 800843c:	2b00      	cmp	r3, #0
 800843e:	f000 819b 	beq.w	8008778 <I2C_Slave_ISR_DMA+0x390>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	091b      	lsrs	r3, r3, #4
 8008446:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800844a:	2b00      	cmp	r3, #0
 800844c:	f000 8194 	beq.w	8008778 <I2C_Slave_ISR_DMA+0x390>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	0b9b      	lsrs	r3, r3, #14
 8008454:	f003 0301 	and.w	r3, r3, #1
 8008458:	2b00      	cmp	r3, #0
 800845a:	d106      	bne.n	800846a <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	0bdb      	lsrs	r3, r3, #15
 8008460:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008464:	2b00      	cmp	r3, #0
 8008466:	f000 8180 	beq.w	800876a <I2C_Slave_ISR_DMA+0x382>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800846e:	2b00      	cmp	r3, #0
 8008470:	d07c      	beq.n	800856c <I2C_Slave_ISR_DMA+0x184>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	0bdb      	lsrs	r3, r3, #15
 8008476:	f003 0301 	and.w	r3, r3, #1
 800847a:	2b00      	cmp	r3, #0
 800847c:	d076      	beq.n	800856c <I2C_Slave_ISR_DMA+0x184>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a74      	ldr	r2, [pc, #464]	; (8008658 <I2C_Slave_ISR_DMA+0x270>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d059      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a72      	ldr	r2, [pc, #456]	; (800865c <I2C_Slave_ISR_DMA+0x274>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d053      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a70      	ldr	r2, [pc, #448]	; (8008660 <I2C_Slave_ISR_DMA+0x278>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d04d      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a6e      	ldr	r2, [pc, #440]	; (8008664 <I2C_Slave_ISR_DMA+0x27c>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d047      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a6c      	ldr	r2, [pc, #432]	; (8008668 <I2C_Slave_ISR_DMA+0x280>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d041      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a6a      	ldr	r2, [pc, #424]	; (800866c <I2C_Slave_ISR_DMA+0x284>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d03b      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a68      	ldr	r2, [pc, #416]	; (8008670 <I2C_Slave_ISR_DMA+0x288>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d035      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a66      	ldr	r2, [pc, #408]	; (8008674 <I2C_Slave_ISR_DMA+0x28c>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d02f      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a64      	ldr	r2, [pc, #400]	; (8008678 <I2C_Slave_ISR_DMA+0x290>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d029      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a62      	ldr	r2, [pc, #392]	; (800867c <I2C_Slave_ISR_DMA+0x294>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d023      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a60      	ldr	r2, [pc, #384]	; (8008680 <I2C_Slave_ISR_DMA+0x298>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d01d      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a5e      	ldr	r2, [pc, #376]	; (8008684 <I2C_Slave_ISR_DMA+0x29c>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d017      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a5c      	ldr	r2, [pc, #368]	; (8008688 <I2C_Slave_ISR_DMA+0x2a0>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d011      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a5a      	ldr	r2, [pc, #360]	; (800868c <I2C_Slave_ISR_DMA+0x2a4>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d00b      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a58      	ldr	r2, [pc, #352]	; (8008690 <I2C_Slave_ISR_DMA+0x2a8>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d005      	beq.n	800853e <I2C_Slave_ISR_DMA+0x156>
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a56      	ldr	r2, [pc, #344]	; (8008694 <I2C_Slave_ISR_DMA+0x2ac>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d109      	bne.n	8008552 <I2C_Slave_ISR_DMA+0x16a>
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	2b00      	cmp	r3, #0
 8008548:	bf0c      	ite	eq
 800854a:	2301      	moveq	r3, #1
 800854c:	2300      	movne	r3, #0
 800854e:	b2db      	uxtb	r3, r3
 8008550:	e008      	b.n	8008564 <I2C_Slave_ISR_DMA+0x17c>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	2b00      	cmp	r3, #0
 800855c:	bf0c      	ite	eq
 800855e:	2301      	moveq	r3, #1
 8008560:	2300      	movne	r3, #0
 8008562:	b2db      	uxtb	r3, r3
 8008564:	2b00      	cmp	r3, #0
 8008566:	d001      	beq.n	800856c <I2C_Slave_ISR_DMA+0x184>
          {
            treatdmanack = 1U;
 8008568:	2301      	movs	r3, #1
 800856a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008570:	2b00      	cmp	r3, #0
 8008572:	f000 809e 	beq.w	80086b2 <I2C_Slave_ISR_DMA+0x2ca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	0b9b      	lsrs	r3, r3, #14
 800857a:	f003 0301 	and.w	r3, r3, #1
 800857e:	2b00      	cmp	r3, #0
 8008580:	f000 8097 	beq.w	80086b2 <I2C_Slave_ISR_DMA+0x2ca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a33      	ldr	r2, [pc, #204]	; (8008658 <I2C_Slave_ISR_DMA+0x270>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d059      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a31      	ldr	r2, [pc, #196]	; (800865c <I2C_Slave_ISR_DMA+0x274>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d053      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a2f      	ldr	r2, [pc, #188]	; (8008660 <I2C_Slave_ISR_DMA+0x278>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d04d      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a2d      	ldr	r2, [pc, #180]	; (8008664 <I2C_Slave_ISR_DMA+0x27c>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d047      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a2b      	ldr	r2, [pc, #172]	; (8008668 <I2C_Slave_ISR_DMA+0x280>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d041      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a29      	ldr	r2, [pc, #164]	; (800866c <I2C_Slave_ISR_DMA+0x284>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d03b      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a27      	ldr	r2, [pc, #156]	; (8008670 <I2C_Slave_ISR_DMA+0x288>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d035      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a25      	ldr	r2, [pc, #148]	; (8008674 <I2C_Slave_ISR_DMA+0x28c>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d02f      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a23      	ldr	r2, [pc, #140]	; (8008678 <I2C_Slave_ISR_DMA+0x290>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d029      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a21      	ldr	r2, [pc, #132]	; (800867c <I2C_Slave_ISR_DMA+0x294>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d023      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a1f      	ldr	r2, [pc, #124]	; (8008680 <I2C_Slave_ISR_DMA+0x298>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d01d      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a1d      	ldr	r2, [pc, #116]	; (8008684 <I2C_Slave_ISR_DMA+0x29c>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d017      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a1b      	ldr	r2, [pc, #108]	; (8008688 <I2C_Slave_ISR_DMA+0x2a0>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d011      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a19      	ldr	r2, [pc, #100]	; (800868c <I2C_Slave_ISR_DMA+0x2a4>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d00b      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a17      	ldr	r2, [pc, #92]	; (8008690 <I2C_Slave_ISR_DMA+0x2a8>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d005      	beq.n	8008644 <I2C_Slave_ISR_DMA+0x25c>
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a15      	ldr	r2, [pc, #84]	; (8008694 <I2C_Slave_ISR_DMA+0x2ac>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d129      	bne.n	8008698 <I2C_Slave_ISR_DMA+0x2b0>
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	bf0c      	ite	eq
 8008650:	2301      	moveq	r3, #1
 8008652:	2300      	movne	r3, #0
 8008654:	b2db      	uxtb	r3, r3
 8008656:	e028      	b.n	80086aa <I2C_Slave_ISR_DMA+0x2c2>
 8008658:	40020010 	.word	0x40020010
 800865c:	40020028 	.word	0x40020028
 8008660:	40020040 	.word	0x40020040
 8008664:	40020058 	.word	0x40020058
 8008668:	40020070 	.word	0x40020070
 800866c:	40020088 	.word	0x40020088
 8008670:	400200a0 	.word	0x400200a0
 8008674:	400200b8 	.word	0x400200b8
 8008678:	40020410 	.word	0x40020410
 800867c:	40020428 	.word	0x40020428
 8008680:	40020440 	.word	0x40020440
 8008684:	40020458 	.word	0x40020458
 8008688:	40020470 	.word	0x40020470
 800868c:	40020488 	.word	0x40020488
 8008690:	400204a0 	.word	0x400204a0
 8008694:	400204b8 	.word	0x400204b8
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	bf0c      	ite	eq
 80086a4:	2301      	moveq	r3, #1
 80086a6:	2300      	movne	r3, #0
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d001      	beq.n	80086b2 <I2C_Slave_ISR_DMA+0x2ca>
          {
            treatdmanack = 1U;
 80086ae:	2301      	movs	r3, #1
 80086b0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d128      	bne.n	800870a <I2C_Slave_ISR_DMA+0x322>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	2b28      	cmp	r3, #40	; 0x28
 80086c2:	d108      	bne.n	80086d6 <I2C_Slave_ISR_DMA+0x2ee>
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80086ca:	d104      	bne.n	80086d6 <I2C_Slave_ISR_DMA+0x2ee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80086cc:	68b9      	ldr	r1, [r7, #8]
 80086ce:	68f8      	ldr	r0, [r7, #12]
 80086d0:	f000 fca2 	bl	8009018 <I2C_ITListenCplt>
 80086d4:	e048      	b.n	8008768 <I2C_Slave_ISR_DMA+0x380>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80086dc:	b2db      	uxtb	r3, r3
 80086de:	2b29      	cmp	r3, #41	; 0x29
 80086e0:	d10e      	bne.n	8008700 <I2C_Slave_ISR_DMA+0x318>
 80086e2:	69bb      	ldr	r3, [r7, #24]
 80086e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80086e8:	d00a      	beq.n	8008700 <I2C_Slave_ISR_DMA+0x318>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	2210      	movs	r2, #16
 80086f0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f000 fddd 	bl	80092b2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80086f8:	68f8      	ldr	r0, [r7, #12]
 80086fa:	f000 f96c 	bl	80089d6 <I2C_ITSlaveSeqCplt>
 80086fe:	e033      	b.n	8008768 <I2C_Slave_ISR_DMA+0x380>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	2210      	movs	r2, #16
 8008706:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8008708:	e034      	b.n	8008774 <I2C_Slave_ISR_DMA+0x38c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2210      	movs	r2, #16
 8008710:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008716:	f043 0204 	orr.w	r2, r3, #4
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008724:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008726:	69bb      	ldr	r3, [r7, #24]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d003      	beq.n	8008734 <I2C_Slave_ISR_DMA+0x34c>
 800872c:	69bb      	ldr	r3, [r7, #24]
 800872e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008732:	d11f      	bne.n	8008774 <I2C_Slave_ISR_DMA+0x38c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008734:	7dfb      	ldrb	r3, [r7, #23]
 8008736:	2b21      	cmp	r3, #33	; 0x21
 8008738:	d002      	beq.n	8008740 <I2C_Slave_ISR_DMA+0x358>
 800873a:	7dfb      	ldrb	r3, [r7, #23]
 800873c:	2b29      	cmp	r3, #41	; 0x29
 800873e:	d103      	bne.n	8008748 <I2C_Slave_ISR_DMA+0x360>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2221      	movs	r2, #33	; 0x21
 8008744:	631a      	str	r2, [r3, #48]	; 0x30
 8008746:	e008      	b.n	800875a <I2C_Slave_ISR_DMA+0x372>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008748:	7dfb      	ldrb	r3, [r7, #23]
 800874a:	2b22      	cmp	r3, #34	; 0x22
 800874c:	d002      	beq.n	8008754 <I2C_Slave_ISR_DMA+0x36c>
 800874e:	7dfb      	ldrb	r3, [r7, #23]
 8008750:	2b2a      	cmp	r3, #42	; 0x2a
 8008752:	d102      	bne.n	800875a <I2C_Slave_ISR_DMA+0x372>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2222      	movs	r2, #34	; 0x22
 8008758:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800875e:	4619      	mov	r1, r3
 8008760:	68f8      	ldr	r0, [r7, #12]
 8008762:	f000 fcaf 	bl	80090c4 <I2C_ITError>
      if (treatdmanack == 1U)
 8008766:	e005      	b.n	8008774 <I2C_Slave_ISR_DMA+0x38c>
 8008768:	e004      	b.n	8008774 <I2C_Slave_ISR_DMA+0x38c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	2210      	movs	r2, #16
 8008770:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008772:	e011      	b.n	8008798 <I2C_Slave_ISR_DMA+0x3b0>
      if (treatdmanack == 1U)
 8008774:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008776:	e00f      	b.n	8008798 <I2C_Slave_ISR_DMA+0x3b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	08db      	lsrs	r3, r3, #3
 800877c:	f003 0301 	and.w	r3, r3, #1
 8008780:	2b00      	cmp	r3, #0
 8008782:	d009      	beq.n	8008798 <I2C_Slave_ISR_DMA+0x3b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	08db      	lsrs	r3, r3, #3
 8008788:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800878c:	2b00      	cmp	r3, #0
 800878e:	d003      	beq.n	8008798 <I2C_Slave_ISR_DMA+0x3b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8008790:	68b9      	ldr	r1, [r7, #8]
 8008792:	68f8      	ldr	r0, [r7, #12]
 8008794:	f000 f85e 	bl	8008854 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80087a0:	2300      	movs	r3, #0
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3720      	adds	r7, #32
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
 80087aa:	bf00      	nop

080087ac <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b086      	sub	sp, #24
 80087b0:	af02      	add	r7, sp, #8
 80087b2:	60f8      	str	r0, [r7, #12]
 80087b4:	4608      	mov	r0, r1
 80087b6:	4611      	mov	r1, r2
 80087b8:	461a      	mov	r2, r3
 80087ba:	4603      	mov	r3, r0
 80087bc:	817b      	strh	r3, [r7, #10]
 80087be:	460b      	mov	r3, r1
 80087c0:	813b      	strh	r3, [r7, #8]
 80087c2:	4613      	mov	r3, r2
 80087c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80087c6:	88fb      	ldrh	r3, [r7, #6]
 80087c8:	b2da      	uxtb	r2, r3
 80087ca:	8979      	ldrh	r1, [r7, #10]
 80087cc:	4b20      	ldr	r3, [pc, #128]	; (8008850 <I2C_RequestMemoryRead+0xa4>)
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	2300      	movs	r3, #0
 80087d2:	68f8      	ldr	r0, [r7, #12]
 80087d4:	f001 f956 	bl	8009a84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80087d8:	69fa      	ldr	r2, [r7, #28]
 80087da:	69b9      	ldr	r1, [r7, #24]
 80087dc:	68f8      	ldr	r0, [r7, #12]
 80087de:	f000 ff6f 	bl	80096c0 <I2C_WaitOnTXISFlagUntilTimeout>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d001      	beq.n	80087ec <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	e02c      	b.n	8008846 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80087ec:	88fb      	ldrh	r3, [r7, #6]
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d105      	bne.n	80087fe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80087f2:	893b      	ldrh	r3, [r7, #8]
 80087f4:	b2da      	uxtb	r2, r3
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	629a      	str	r2, [r3, #40]	; 0x28
 80087fc:	e015      	b.n	800882a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80087fe:	893b      	ldrh	r3, [r7, #8]
 8008800:	0a1b      	lsrs	r3, r3, #8
 8008802:	b29b      	uxth	r3, r3
 8008804:	b2da      	uxtb	r2, r3
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800880c:	69fa      	ldr	r2, [r7, #28]
 800880e:	69b9      	ldr	r1, [r7, #24]
 8008810:	68f8      	ldr	r0, [r7, #12]
 8008812:	f000 ff55 	bl	80096c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d001      	beq.n	8008820 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800881c:	2301      	movs	r3, #1
 800881e:	e012      	b.n	8008846 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008820:	893b      	ldrh	r3, [r7, #8]
 8008822:	b2da      	uxtb	r2, r3
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800882a:	69fb      	ldr	r3, [r7, #28]
 800882c:	9300      	str	r3, [sp, #0]
 800882e:	69bb      	ldr	r3, [r7, #24]
 8008830:	2200      	movs	r2, #0
 8008832:	2140      	movs	r1, #64	; 0x40
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f000 ff03 	bl	8009640 <I2C_WaitOnFlagUntilTimeout>
 800883a:	4603      	mov	r3, r0
 800883c:	2b00      	cmp	r3, #0
 800883e:	d001      	beq.n	8008844 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008840:	2301      	movs	r3, #1
 8008842:	e000      	b.n	8008846 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008844:	2300      	movs	r3, #0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3710      	adds	r7, #16
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	80002000 	.word	0x80002000

08008854 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008864:	b2db      	uxtb	r3, r3
 8008866:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800886a:	2b28      	cmp	r3, #40	; 0x28
 800886c:	d16a      	bne.n	8008944 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	699b      	ldr	r3, [r3, #24]
 8008874:	0c1b      	lsrs	r3, r3, #16
 8008876:	b2db      	uxtb	r3, r3
 8008878:	f003 0301 	and.w	r3, r3, #1
 800887c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	699b      	ldr	r3, [r3, #24]
 8008884:	0c1b      	lsrs	r3, r3, #16
 8008886:	b29b      	uxth	r3, r3
 8008888:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800888c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	689b      	ldr	r3, [r3, #8]
 8008894:	b29b      	uxth	r3, r3
 8008896:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800889a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	b29b      	uxth	r3, r3
 80088a4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80088a8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	68db      	ldr	r3, [r3, #12]
 80088ae:	2b02      	cmp	r3, #2
 80088b0:	d138      	bne.n	8008924 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80088b2:	897b      	ldrh	r3, [r7, #10]
 80088b4:	09db      	lsrs	r3, r3, #7
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	89bb      	ldrh	r3, [r7, #12]
 80088ba:	4053      	eors	r3, r2
 80088bc:	b29b      	uxth	r3, r3
 80088be:	f003 0306 	and.w	r3, r3, #6
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d11c      	bne.n	8008900 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80088c6:	897b      	ldrh	r3, [r7, #10]
 80088c8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088ce:	1c5a      	adds	r2, r3, #1
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088d8:	2b02      	cmp	r3, #2
 80088da:	d13b      	bne.n	8008954 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2208      	movs	r2, #8
 80088e8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80088f2:	89ba      	ldrh	r2, [r7, #12]
 80088f4:	7bfb      	ldrb	r3, [r7, #15]
 80088f6:	4619      	mov	r1, r3
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f7ff fb31 	bl	8007f60 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80088fe:	e029      	b.n	8008954 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8008900:	893b      	ldrh	r3, [r7, #8]
 8008902:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008904:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f001 f951 	bl	8009bb0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008916:	89ba      	ldrh	r2, [r7, #12]
 8008918:	7bfb      	ldrb	r3, [r7, #15]
 800891a:	4619      	mov	r1, r3
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f7ff fb1f 	bl	8007f60 <HAL_I2C_AddrCallback>
}
 8008922:	e017      	b.n	8008954 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008924:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f001 f941 	bl	8009bb0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008936:	89ba      	ldrh	r2, [r7, #12]
 8008938:	7bfb      	ldrb	r3, [r7, #15]
 800893a:	4619      	mov	r1, r3
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f7ff fb0f 	bl	8007f60 <HAL_I2C_AddrCallback>
}
 8008942:	e007      	b.n	8008954 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2208      	movs	r2, #8
 800894a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2200      	movs	r2, #0
 8008950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8008954:	bf00      	nop
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b082      	sub	sp, #8
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008972:	b2db      	uxtb	r3, r3
 8008974:	2b21      	cmp	r3, #33	; 0x21
 8008976:	d115      	bne.n	80089a4 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2220      	movs	r2, #32
 800897c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2211      	movs	r2, #17
 8008984:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800898c:	2101      	movs	r1, #1
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f001 f90e 	bl	8009bb0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f7ff fab7 	bl	8007f10 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80089a2:	e014      	b.n	80089ce <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2220      	movs	r2, #32
 80089a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2212      	movs	r2, #18
 80089b0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80089b8:	2102      	movs	r1, #2
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f001 f8f8 	bl	8009bb0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f7ff faab 	bl	8007f24 <HAL_I2C_MasterRxCpltCallback>
}
 80089ce:	bf00      	nop
 80089d0:	3708      	adds	r7, #8
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b084      	sub	sp, #16
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	0b9b      	lsrs	r3, r3, #14
 80089f2:	f003 0301 	and.w	r3, r3, #1
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d008      	beq.n	8008a0c <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008a08:	601a      	str	r2, [r3, #0]
 8008a0a:	e00d      	b.n	8008a28 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	0bdb      	lsrs	r3, r3, #15
 8008a10:	f003 0301 	and.w	r3, r3, #1
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d007      	beq.n	8008a28 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008a26:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a2e:	b2db      	uxtb	r3, r3
 8008a30:	2b29      	cmp	r3, #41	; 0x29
 8008a32:	d112      	bne.n	8008a5a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2228      	movs	r2, #40	; 0x28
 8008a38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2221      	movs	r2, #33	; 0x21
 8008a40:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008a42:	2101      	movs	r1, #1
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f001 f8b3 	bl	8009bb0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f7ff fa70 	bl	8007f38 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008a58:	e017      	b.n	8008a8a <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	2b2a      	cmp	r3, #42	; 0x2a
 8008a64:	d111      	bne.n	8008a8a <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2228      	movs	r2, #40	; 0x28
 8008a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2222      	movs	r2, #34	; 0x22
 8008a72:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008a74:	2102      	movs	r1, #2
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f001 f89a 	bl	8009bb0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f7ff fa61 	bl	8007f4c <HAL_I2C_SlaveRxCpltCallback>
}
 8008a8a:	bf00      	nop
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
	...

08008a94 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b086      	sub	sp, #24
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	2220      	movs	r2, #32
 8008aa8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	2b21      	cmp	r3, #33	; 0x21
 8008ab4:	d107      	bne.n	8008ac6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008ab6:	2101      	movs	r1, #1
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f001 f879 	bl	8009bb0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2211      	movs	r2, #17
 8008ac2:	631a      	str	r2, [r3, #48]	; 0x30
 8008ac4:	e00c      	b.n	8008ae0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	2b22      	cmp	r3, #34	; 0x22
 8008ad0:	d106      	bne.n	8008ae0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008ad2:	2102      	movs	r1, #2
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f001 f86b 	bl	8009bb0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2212      	movs	r2, #18
 8008ade:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	6859      	ldr	r1, [r3, #4]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	4b4d      	ldr	r3, [pc, #308]	; (8008c20 <I2C_ITMasterCplt+0x18c>)
 8008aec:	400b      	ands	r3, r1
 8008aee:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	4a4a      	ldr	r2, [pc, #296]	; (8008c24 <I2C_ITMasterCplt+0x190>)
 8008afa:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	091b      	lsrs	r3, r3, #4
 8008b00:	f003 0301 	and.w	r3, r3, #1
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d009      	beq.n	8008b1c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	2210      	movs	r2, #16
 8008b0e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b14:	f043 0204 	orr.w	r2, r3, #4
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	2b60      	cmp	r3, #96	; 0x60
 8008b26:	d10b      	bne.n	8008b40 <I2C_ITMasterCplt+0xac>
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	089b      	lsrs	r3, r3, #2
 8008b2c:	f003 0301 	and.w	r3, r3, #1
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d005      	beq.n	8008b40 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fbb6 	bl	80092b2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b4a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	2b60      	cmp	r3, #96	; 0x60
 8008b56:	d002      	beq.n	8008b5e <I2C_ITMasterCplt+0xca>
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d006      	beq.n	8008b6c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 faad 	bl	80090c4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008b6a:	e054      	b.n	8008c16 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	2b21      	cmp	r3, #33	; 0x21
 8008b76:	d124      	bne.n	8008bc2 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2220      	movs	r2, #32
 8008b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	2b40      	cmp	r3, #64	; 0x40
 8008b90:	d10b      	bne.n	8008baa <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f7ff f9f4 	bl	8007f90 <HAL_I2C_MemTxCpltCallback>
}
 8008ba8:	e035      	b.n	8008c16 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2200      	movs	r2, #0
 8008bae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f7ff f9a8 	bl	8007f10 <HAL_I2C_MasterTxCpltCallback>
}
 8008bc0:	e029      	b.n	8008c16 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	2b22      	cmp	r3, #34	; 0x22
 8008bcc:	d123      	bne.n	8008c16 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2220      	movs	r2, #32
 8008bd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	2b40      	cmp	r3, #64	; 0x40
 8008be6:	d10b      	bne.n	8008c00 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f7ff f9d3 	bl	8007fa4 <HAL_I2C_MemRxCpltCallback>
}
 8008bfe:	e00a      	b.n	8008c16 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f7ff f987 	bl	8007f24 <HAL_I2C_MasterRxCpltCallback>
}
 8008c16:	bf00      	nop
 8008c18:	3718      	adds	r7, #24
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}
 8008c1e:	bf00      	nop
 8008c20:	fe00e800 	.word	0xfe00e800
 8008c24:	ffff0000 	.word	0xffff0000

08008c28 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b086      	sub	sp, #24
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c44:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2220      	movs	r2, #32
 8008c4c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008c4e:	7bfb      	ldrb	r3, [r7, #15]
 8008c50:	2b21      	cmp	r3, #33	; 0x21
 8008c52:	d002      	beq.n	8008c5a <I2C_ITSlaveCplt+0x32>
 8008c54:	7bfb      	ldrb	r3, [r7, #15]
 8008c56:	2b29      	cmp	r3, #41	; 0x29
 8008c58:	d108      	bne.n	8008c6c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8008c5a:	f248 0101 	movw	r1, #32769	; 0x8001
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f000 ffa6 	bl	8009bb0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2221      	movs	r2, #33	; 0x21
 8008c68:	631a      	str	r2, [r3, #48]	; 0x30
 8008c6a:	e00d      	b.n	8008c88 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008c6c:	7bfb      	ldrb	r3, [r7, #15]
 8008c6e:	2b22      	cmp	r3, #34	; 0x22
 8008c70:	d002      	beq.n	8008c78 <I2C_ITSlaveCplt+0x50>
 8008c72:	7bfb      	ldrb	r3, [r7, #15]
 8008c74:	2b2a      	cmp	r3, #42	; 0x2a
 8008c76:	d107      	bne.n	8008c88 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008c78:	f248 0102 	movw	r1, #32770	; 0x8002
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 ff97 	bl	8009bb0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2222      	movs	r2, #34	; 0x22
 8008c86:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	685a      	ldr	r2, [r3, #4]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c96:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	6859      	ldr	r1, [r3, #4]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	4b80      	ldr	r3, [pc, #512]	; (8008ea4 <I2C_ITSlaveCplt+0x27c>)
 8008ca4:	400b      	ands	r3, r1
 8008ca6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fb02 	bl	80092b2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	0b9b      	lsrs	r3, r3, #14
 8008cb2:	f003 0301 	and.w	r3, r3, #1
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d07a      	beq.n	8008db0 <I2C_ITSlaveCplt+0x188>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008cc8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f000 8111 	beq.w	8008ef6 <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a73      	ldr	r2, [pc, #460]	; (8008ea8 <I2C_ITSlaveCplt+0x280>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d059      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a71      	ldr	r2, [pc, #452]	; (8008eac <I2C_ITSlaveCplt+0x284>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d053      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a6f      	ldr	r2, [pc, #444]	; (8008eb0 <I2C_ITSlaveCplt+0x288>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d04d      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a6d      	ldr	r2, [pc, #436]	; (8008eb4 <I2C_ITSlaveCplt+0x28c>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d047      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a6b      	ldr	r2, [pc, #428]	; (8008eb8 <I2C_ITSlaveCplt+0x290>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d041      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4a69      	ldr	r2, [pc, #420]	; (8008ebc <I2C_ITSlaveCplt+0x294>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d03b      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a67      	ldr	r2, [pc, #412]	; (8008ec0 <I2C_ITSlaveCplt+0x298>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d035      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a65      	ldr	r2, [pc, #404]	; (8008ec4 <I2C_ITSlaveCplt+0x29c>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d02f      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a63      	ldr	r2, [pc, #396]	; (8008ec8 <I2C_ITSlaveCplt+0x2a0>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d029      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a61      	ldr	r2, [pc, #388]	; (8008ecc <I2C_ITSlaveCplt+0x2a4>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d023      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a5f      	ldr	r2, [pc, #380]	; (8008ed0 <I2C_ITSlaveCplt+0x2a8>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d01d      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a5d      	ldr	r2, [pc, #372]	; (8008ed4 <I2C_ITSlaveCplt+0x2ac>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d017      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a5b      	ldr	r2, [pc, #364]	; (8008ed8 <I2C_ITSlaveCplt+0x2b0>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d011      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a59      	ldr	r2, [pc, #356]	; (8008edc <I2C_ITSlaveCplt+0x2b4>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d00b      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4a57      	ldr	r2, [pc, #348]	; (8008ee0 <I2C_ITSlaveCplt+0x2b8>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d005      	beq.n	8008d94 <I2C_ITSlaveCplt+0x16c>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a55      	ldr	r2, [pc, #340]	; (8008ee4 <I2C_ITSlaveCplt+0x2bc>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d105      	bne.n	8008da0 <I2C_ITSlaveCplt+0x178>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	e004      	b.n	8008daa <I2C_ITSlaveCplt+0x182>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	687a      	ldr	r2, [r7, #4]
 8008dac:	8553      	strh	r3, [r2, #42]	; 0x2a
 8008dae:	e0a2      	b.n	8008ef6 <I2C_ITSlaveCplt+0x2ce>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	0bdb      	lsrs	r3, r3, #15
 8008db4:	f003 0301 	and.w	r3, r3, #1
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	f000 809c 	beq.w	8008ef6 <I2C_ITSlaveCplt+0x2ce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008dcc:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f000 808f 	beq.w	8008ef6 <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a32      	ldr	r2, [pc, #200]	; (8008ea8 <I2C_ITSlaveCplt+0x280>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d059      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a30      	ldr	r2, [pc, #192]	; (8008eac <I2C_ITSlaveCplt+0x284>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d053      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a2e      	ldr	r2, [pc, #184]	; (8008eb0 <I2C_ITSlaveCplt+0x288>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d04d      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	4a2c      	ldr	r2, [pc, #176]	; (8008eb4 <I2C_ITSlaveCplt+0x28c>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d047      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a2a      	ldr	r2, [pc, #168]	; (8008eb8 <I2C_ITSlaveCplt+0x290>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d041      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a28      	ldr	r2, [pc, #160]	; (8008ebc <I2C_ITSlaveCplt+0x294>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d03b      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a26      	ldr	r2, [pc, #152]	; (8008ec0 <I2C_ITSlaveCplt+0x298>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d035      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4a24      	ldr	r2, [pc, #144]	; (8008ec4 <I2C_ITSlaveCplt+0x29c>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d02f      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a22      	ldr	r2, [pc, #136]	; (8008ec8 <I2C_ITSlaveCplt+0x2a0>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d029      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a20      	ldr	r2, [pc, #128]	; (8008ecc <I2C_ITSlaveCplt+0x2a4>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d023      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a1e      	ldr	r2, [pc, #120]	; (8008ed0 <I2C_ITSlaveCplt+0x2a8>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d01d      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a1c      	ldr	r2, [pc, #112]	; (8008ed4 <I2C_ITSlaveCplt+0x2ac>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d017      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a1a      	ldr	r2, [pc, #104]	; (8008ed8 <I2C_ITSlaveCplt+0x2b0>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d011      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a18      	ldr	r2, [pc, #96]	; (8008edc <I2C_ITSlaveCplt+0x2b4>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d00b      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a16      	ldr	r2, [pc, #88]	; (8008ee0 <I2C_ITSlaveCplt+0x2b8>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d005      	beq.n	8008e98 <I2C_ITSlaveCplt+0x270>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a14      	ldr	r2, [pc, #80]	; (8008ee4 <I2C_ITSlaveCplt+0x2bc>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d127      	bne.n	8008ee8 <I2C_ITSlaveCplt+0x2c0>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	e026      	b.n	8008ef2 <I2C_ITSlaveCplt+0x2ca>
 8008ea4:	fe00e800 	.word	0xfe00e800
 8008ea8:	40020010 	.word	0x40020010
 8008eac:	40020028 	.word	0x40020028
 8008eb0:	40020040 	.word	0x40020040
 8008eb4:	40020058 	.word	0x40020058
 8008eb8:	40020070 	.word	0x40020070
 8008ebc:	40020088 	.word	0x40020088
 8008ec0:	400200a0 	.word	0x400200a0
 8008ec4:	400200b8 	.word	0x400200b8
 8008ec8:	40020410 	.word	0x40020410
 8008ecc:	40020428 	.word	0x40020428
 8008ed0:	40020440 	.word	0x40020440
 8008ed4:	40020458 	.word	0x40020458
 8008ed8:	40020470 	.word	0x40020470
 8008edc:	40020488 	.word	0x40020488
 8008ee0:	400204a0 	.word	0x400204a0
 8008ee4:	400204b8 	.word	0x400204b8
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	8553      	strh	r3, [r2, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	089b      	lsrs	r3, r3, #2
 8008efa:	f003 0301 	and.w	r3, r3, #1
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d020      	beq.n	8008f44 <I2C_ITSlaveCplt+0x31c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	f023 0304 	bic.w	r3, r3, #4
 8008f08:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f14:	b2d2      	uxtb	r2, r2
 8008f16:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f1c:	1c5a      	adds	r2, r3, #1
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d00c      	beq.n	8008f44 <I2C_ITSlaveCplt+0x31c>
    {
      hi2c->XferSize--;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	b29a      	uxth	r2, r3
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f3a:	b29b      	uxth	r3, r3
 8008f3c:	3b01      	subs	r3, #1
 8008f3e:	b29a      	uxth	r2, r3
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d005      	beq.n	8008f5a <I2C_ITSlaveCplt+0x332>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f52:	f043 0204 	orr.w	r2, r3, #4
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d010      	beq.n	8008f92 <I2C_ITSlaveCplt+0x36a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f74:	4619      	mov	r1, r3
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 f8a4 	bl	80090c4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	2b28      	cmp	r3, #40	; 0x28
 8008f86:	d141      	bne.n	800900c <I2C_ITSlaveCplt+0x3e4>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008f88:	6979      	ldr	r1, [r7, #20]
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 f844 	bl	8009018 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008f90:	e03c      	b.n	800900c <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f96:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008f9a:	d014      	beq.n	8008fc6 <I2C_ITSlaveCplt+0x39e>
    I2C_ITSlaveSeqCplt(hi2c);
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f7ff fd1a 	bl	80089d6 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	4a1b      	ldr	r2, [pc, #108]	; (8009014 <I2C_ITSlaveCplt+0x3ec>)
 8008fa6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2220      	movs	r2, #32
 8008fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f7fe ffdc 	bl	8007f7c <HAL_I2C_ListenCpltCallback>
}
 8008fc4:	e022      	b.n	800900c <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008fcc:	b2db      	uxtb	r3, r3
 8008fce:	2b22      	cmp	r3, #34	; 0x22
 8008fd0:	d10e      	bne.n	8008ff0 <I2C_ITSlaveCplt+0x3c8>
    hi2c->State = HAL_I2C_STATE_READY;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2220      	movs	r2, #32
 8008fd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f7fe ffaf 	bl	8007f4c <HAL_I2C_SlaveRxCpltCallback>
}
 8008fee:	e00d      	b.n	800900c <I2C_ITSlaveCplt+0x3e4>
    hi2c->State = HAL_I2C_STATE_READY;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2220      	movs	r2, #32
 8008ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f7fe ff96 	bl	8007f38 <HAL_I2C_SlaveTxCpltCallback>
}
 800900c:	bf00      	nop
 800900e:	3718      	adds	r7, #24
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}
 8009014:	ffff0000 	.word	0xffff0000

08009018 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	4a26      	ldr	r2, [pc, #152]	; (80090c0 <I2C_ITListenCplt+0xa8>)
 8009026:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2220      	movs	r2, #32
 8009032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2200      	movs	r2, #0
 800903a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	089b      	lsrs	r3, r3, #2
 8009048:	f003 0301 	and.w	r3, r3, #1
 800904c:	2b00      	cmp	r3, #0
 800904e:	d022      	beq.n	8009096 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800905a:	b2d2      	uxtb	r2, r2
 800905c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009062:	1c5a      	adds	r2, r3, #1
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800906c:	2b00      	cmp	r3, #0
 800906e:	d012      	beq.n	8009096 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009074:	3b01      	subs	r3, #1
 8009076:	b29a      	uxth	r2, r3
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009080:	b29b      	uxth	r3, r3
 8009082:	3b01      	subs	r3, #1
 8009084:	b29a      	uxth	r2, r3
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800908e:	f043 0204 	orr.w	r2, r3, #4
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009096:	f248 0103 	movw	r1, #32771	; 0x8003
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f000 fd88 	bl	8009bb0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	2210      	movs	r2, #16
 80090a6:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f7fe ff63 	bl	8007f7c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80090b6:	bf00      	nop
 80090b8:	3708      	adds	r7, #8
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	ffff0000 	.word	0xffff0000

080090c4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b084      	sub	sp, #16
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2200      	movs	r2, #0
 80090da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4a5d      	ldr	r2, [pc, #372]	; (8009258 <I2C_ITError+0x194>)
 80090e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	431a      	orrs	r2, r3
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80090f6:	7bfb      	ldrb	r3, [r7, #15]
 80090f8:	2b28      	cmp	r3, #40	; 0x28
 80090fa:	d005      	beq.n	8009108 <I2C_ITError+0x44>
 80090fc:	7bfb      	ldrb	r3, [r7, #15]
 80090fe:	2b29      	cmp	r3, #41	; 0x29
 8009100:	d002      	beq.n	8009108 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009102:	7bfb      	ldrb	r3, [r7, #15]
 8009104:	2b2a      	cmp	r3, #42	; 0x2a
 8009106:	d10b      	bne.n	8009120 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009108:	2103      	movs	r1, #3
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 fd50 	bl	8009bb0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2228      	movs	r2, #40	; 0x28
 8009114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a50      	ldr	r2, [pc, #320]	; (800925c <I2C_ITError+0x198>)
 800911c:	635a      	str	r2, [r3, #52]	; 0x34
 800911e:	e011      	b.n	8009144 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009120:	f248 0103 	movw	r1, #32771	; 0x8003
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 fd43 	bl	8009bb0 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009130:	b2db      	uxtb	r3, r3
 8009132:	2b60      	cmp	r3, #96	; 0x60
 8009134:	d003      	beq.n	800913e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2220      	movs	r2, #32
 800913a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2200      	movs	r2, #0
 8009142:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009148:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800914e:	2b00      	cmp	r3, #0
 8009150:	d039      	beq.n	80091c6 <I2C_ITError+0x102>
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	2b11      	cmp	r3, #17
 8009156:	d002      	beq.n	800915e <I2C_ITError+0x9a>
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	2b21      	cmp	r3, #33	; 0x21
 800915c:	d133      	bne.n	80091c6 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009168:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800916c:	d107      	bne.n	800917e <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800917c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009182:	4618      	mov	r0, r3
 8009184:	f7fd fd3a 	bl	8006bfc <HAL_DMA_GetState>
 8009188:	4603      	mov	r3, r0
 800918a:	2b01      	cmp	r3, #1
 800918c:	d017      	beq.n	80091be <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009192:	4a33      	ldr	r2, [pc, #204]	; (8009260 <I2C_ITError+0x19c>)
 8009194:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2200      	movs	r2, #0
 800919a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091a2:	4618      	mov	r0, r3
 80091a4:	f7fc fbba 	bl	800591c <HAL_DMA_Abort_IT>
 80091a8:	4603      	mov	r3, r0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d04d      	beq.n	800924a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80091b8:	4610      	mov	r0, r2
 80091ba:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80091bc:	e045      	b.n	800924a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f000 f850 	bl	8009264 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80091c4:	e041      	b.n	800924a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d039      	beq.n	8009242 <I2C_ITError+0x17e>
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	2b12      	cmp	r3, #18
 80091d2:	d002      	beq.n	80091da <I2C_ITError+0x116>
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	2b22      	cmp	r3, #34	; 0x22
 80091d8:	d133      	bne.n	8009242 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80091e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091e8:	d107      	bne.n	80091fa <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	681a      	ldr	r2, [r3, #0]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80091f8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091fe:	4618      	mov	r0, r3
 8009200:	f7fd fcfc 	bl	8006bfc <HAL_DMA_GetState>
 8009204:	4603      	mov	r3, r0
 8009206:	2b01      	cmp	r3, #1
 8009208:	d017      	beq.n	800923a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800920e:	4a14      	ldr	r2, [pc, #80]	; (8009260 <I2C_ITError+0x19c>)
 8009210:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2200      	movs	r2, #0
 8009216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800921e:	4618      	mov	r0, r3
 8009220:	f7fc fb7c 	bl	800591c <HAL_DMA_Abort_IT>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d011      	beq.n	800924e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800922e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009230:	687a      	ldr	r2, [r7, #4]
 8009232:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009234:	4610      	mov	r0, r2
 8009236:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009238:	e009      	b.n	800924e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f000 f812 	bl	8009264 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009240:	e005      	b.n	800924e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f000 f80e 	bl	8009264 <I2C_TreatErrorCallback>
  }
}
 8009248:	e002      	b.n	8009250 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800924a:	bf00      	nop
 800924c:	e000      	b.n	8009250 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800924e:	bf00      	nop
}
 8009250:	bf00      	nop
 8009252:	3710      	adds	r7, #16
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}
 8009258:	ffff0000 	.word	0xffff0000
 800925c:	08007ffd 	.word	0x08007ffd
 8009260:	08009605 	.word	0x08009605

08009264 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b082      	sub	sp, #8
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009272:	b2db      	uxtb	r3, r3
 8009274:	2b60      	cmp	r3, #96	; 0x60
 8009276:	d10e      	bne.n	8009296 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2220      	movs	r2, #32
 800927c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2200      	movs	r2, #0
 8009284:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f7fe fe9c 	bl	8007fcc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009294:	e009      	b.n	80092aa <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2200      	movs	r2, #0
 80092a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f7fe fe87 	bl	8007fb8 <HAL_I2C_ErrorCallback>
}
 80092aa:	bf00      	nop
 80092ac:	3708      	adds	r7, #8
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}

080092b2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80092b2:	b480      	push	{r7}
 80092b4:	b083      	sub	sp, #12
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	699b      	ldr	r3, [r3, #24]
 80092c0:	f003 0302 	and.w	r3, r3, #2
 80092c4:	2b02      	cmp	r3, #2
 80092c6:	d103      	bne.n	80092d0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	2200      	movs	r2, #0
 80092ce:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	699b      	ldr	r3, [r3, #24]
 80092d6:	f003 0301 	and.w	r3, r3, #1
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d007      	beq.n	80092ee <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	699a      	ldr	r2, [r3, #24]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f042 0201 	orr.w	r2, r2, #1
 80092ec:	619a      	str	r2, [r3, #24]
  }
}
 80092ee:	bf00      	nop
 80092f0:	370c      	adds	r7, #12
 80092f2:	46bd      	mov	sp, r7
 80092f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f8:	4770      	bx	lr

080092fa <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80092fa:	b580      	push	{r7, lr}
 80092fc:	b084      	sub	sp, #16
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009306:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	681a      	ldr	r2, [r3, #0]
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009316:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800931c:	b29b      	uxth	r3, r3
 800931e:	2b00      	cmp	r3, #0
 8009320:	d104      	bne.n	800932c <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009322:	2120      	movs	r1, #32
 8009324:	68f8      	ldr	r0, [r7, #12]
 8009326:	f000 fbdf 	bl	8009ae8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800932a:	e02d      	b.n	8009388 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009330:	68fa      	ldr	r2, [r7, #12]
 8009332:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8009334:	441a      	add	r2, r3
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800933e:	b29b      	uxth	r3, r3
 8009340:	2bff      	cmp	r3, #255	; 0xff
 8009342:	d903      	bls.n	800934c <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	22ff      	movs	r2, #255	; 0xff
 8009348:	851a      	strh	r2, [r3, #40]	; 0x28
 800934a:	e004      	b.n	8009356 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009350:	b29a      	uxth	r2, r3
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	3324      	adds	r3, #36	; 0x24
 8009360:	4619      	mov	r1, r3
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009366:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800936c:	f7fb fd4e 	bl	8004e0c <HAL_DMA_Start_IT>
 8009370:	4603      	mov	r3, r0
 8009372:	2b00      	cmp	r3, #0
 8009374:	d004      	beq.n	8009380 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009376:	2110      	movs	r1, #16
 8009378:	68f8      	ldr	r0, [r7, #12]
 800937a:	f7ff fea3 	bl	80090c4 <I2C_ITError>
}
 800937e:	e003      	b.n	8009388 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009380:	2140      	movs	r1, #64	; 0x40
 8009382:	68f8      	ldr	r0, [r7, #12]
 8009384:	f000 fbb0 	bl	8009ae8 <I2C_Enable_IRQ>
}
 8009388:	bf00      	nop
 800938a:	3710      	adds	r7, #16
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8009398:	2300      	movs	r3, #0
 800939a:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093a0:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d076      	beq.n	8009498 <I2C_DMAError+0x108>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	4a71      	ldr	r2, [pc, #452]	; (8009578 <I2C_DMAError+0x1e8>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d059      	beq.n	800946a <I2C_DMAError+0xda>
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a6f      	ldr	r2, [pc, #444]	; (800957c <I2C_DMAError+0x1ec>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d053      	beq.n	800946a <I2C_DMAError+0xda>
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a6d      	ldr	r2, [pc, #436]	; (8009580 <I2C_DMAError+0x1f0>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d04d      	beq.n	800946a <I2C_DMAError+0xda>
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a6b      	ldr	r2, [pc, #428]	; (8009584 <I2C_DMAError+0x1f4>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d047      	beq.n	800946a <I2C_DMAError+0xda>
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a69      	ldr	r2, [pc, #420]	; (8009588 <I2C_DMAError+0x1f8>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d041      	beq.n	800946a <I2C_DMAError+0xda>
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a67      	ldr	r2, [pc, #412]	; (800958c <I2C_DMAError+0x1fc>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d03b      	beq.n	800946a <I2C_DMAError+0xda>
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a65      	ldr	r2, [pc, #404]	; (8009590 <I2C_DMAError+0x200>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d035      	beq.n	800946a <I2C_DMAError+0xda>
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a63      	ldr	r2, [pc, #396]	; (8009594 <I2C_DMAError+0x204>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d02f      	beq.n	800946a <I2C_DMAError+0xda>
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a61      	ldr	r2, [pc, #388]	; (8009598 <I2C_DMAError+0x208>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d029      	beq.n	800946a <I2C_DMAError+0xda>
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	4a5f      	ldr	r2, [pc, #380]	; (800959c <I2C_DMAError+0x20c>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d023      	beq.n	800946a <I2C_DMAError+0xda>
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4a5d      	ldr	r2, [pc, #372]	; (80095a0 <I2C_DMAError+0x210>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d01d      	beq.n	800946a <I2C_DMAError+0xda>
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a5b      	ldr	r2, [pc, #364]	; (80095a4 <I2C_DMAError+0x214>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d017      	beq.n	800946a <I2C_DMAError+0xda>
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a59      	ldr	r2, [pc, #356]	; (80095a8 <I2C_DMAError+0x218>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d011      	beq.n	800946a <I2C_DMAError+0xda>
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a57      	ldr	r2, [pc, #348]	; (80095ac <I2C_DMAError+0x21c>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d00b      	beq.n	800946a <I2C_DMAError+0xda>
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a55      	ldr	r2, [pc, #340]	; (80095b0 <I2C_DMAError+0x220>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d005      	beq.n	800946a <I2C_DMAError+0xda>
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	4a53      	ldr	r2, [pc, #332]	; (80095b4 <I2C_DMAError+0x224>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d109      	bne.n	800947e <I2C_DMAError+0xee>
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	2b00      	cmp	r3, #0
 8009474:	bf0c      	ite	eq
 8009476:	2301      	moveq	r3, #1
 8009478:	2300      	movne	r3, #0
 800947a:	b2db      	uxtb	r3, r3
 800947c:	e008      	b.n	8009490 <I2C_DMAError+0x100>
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	685b      	ldr	r3, [r3, #4]
 8009486:	2b00      	cmp	r3, #0
 8009488:	bf0c      	ite	eq
 800948a:	2301      	moveq	r3, #1
 800948c:	2300      	movne	r3, #0
 800948e:	b2db      	uxtb	r3, r3
 8009490:	2b00      	cmp	r3, #0
 8009492:	d001      	beq.n	8009498 <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 8009494:	2301      	movs	r3, #1
 8009496:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800949c:	2b00      	cmp	r3, #0
 800949e:	f000 8098 	beq.w	80095d2 <I2C_DMAError+0x242>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4a33      	ldr	r2, [pc, #204]	; (8009578 <I2C_DMAError+0x1e8>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d059      	beq.n	8009562 <I2C_DMAError+0x1d2>
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	4a31      	ldr	r2, [pc, #196]	; (800957c <I2C_DMAError+0x1ec>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d053      	beq.n	8009562 <I2C_DMAError+0x1d2>
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a2f      	ldr	r2, [pc, #188]	; (8009580 <I2C_DMAError+0x1f0>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d04d      	beq.n	8009562 <I2C_DMAError+0x1d2>
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a2d      	ldr	r2, [pc, #180]	; (8009584 <I2C_DMAError+0x1f4>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d047      	beq.n	8009562 <I2C_DMAError+0x1d2>
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a2b      	ldr	r2, [pc, #172]	; (8009588 <I2C_DMAError+0x1f8>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d041      	beq.n	8009562 <I2C_DMAError+0x1d2>
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a29      	ldr	r2, [pc, #164]	; (800958c <I2C_DMAError+0x1fc>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d03b      	beq.n	8009562 <I2C_DMAError+0x1d2>
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a27      	ldr	r2, [pc, #156]	; (8009590 <I2C_DMAError+0x200>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d035      	beq.n	8009562 <I2C_DMAError+0x1d2>
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	4a25      	ldr	r2, [pc, #148]	; (8009594 <I2C_DMAError+0x204>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d02f      	beq.n	8009562 <I2C_DMAError+0x1d2>
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	4a23      	ldr	r2, [pc, #140]	; (8009598 <I2C_DMAError+0x208>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d029      	beq.n	8009562 <I2C_DMAError+0x1d2>
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4a21      	ldr	r2, [pc, #132]	; (800959c <I2C_DMAError+0x20c>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d023      	beq.n	8009562 <I2C_DMAError+0x1d2>
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a1f      	ldr	r2, [pc, #124]	; (80095a0 <I2C_DMAError+0x210>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d01d      	beq.n	8009562 <I2C_DMAError+0x1d2>
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a1d      	ldr	r2, [pc, #116]	; (80095a4 <I2C_DMAError+0x214>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d017      	beq.n	8009562 <I2C_DMAError+0x1d2>
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a1b      	ldr	r2, [pc, #108]	; (80095a8 <I2C_DMAError+0x218>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d011      	beq.n	8009562 <I2C_DMAError+0x1d2>
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a19      	ldr	r2, [pc, #100]	; (80095ac <I2C_DMAError+0x21c>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d00b      	beq.n	8009562 <I2C_DMAError+0x1d2>
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a17      	ldr	r2, [pc, #92]	; (80095b0 <I2C_DMAError+0x220>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d005      	beq.n	8009562 <I2C_DMAError+0x1d2>
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a15      	ldr	r2, [pc, #84]	; (80095b4 <I2C_DMAError+0x224>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d12a      	bne.n	80095b8 <I2C_DMAError+0x228>
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	2b00      	cmp	r3, #0
 800956c:	bf0c      	ite	eq
 800956e:	2301      	moveq	r3, #1
 8009570:	2300      	movne	r3, #0
 8009572:	b2db      	uxtb	r3, r3
 8009574:	e029      	b.n	80095ca <I2C_DMAError+0x23a>
 8009576:	bf00      	nop
 8009578:	40020010 	.word	0x40020010
 800957c:	40020028 	.word	0x40020028
 8009580:	40020040 	.word	0x40020040
 8009584:	40020058 	.word	0x40020058
 8009588:	40020070 	.word	0x40020070
 800958c:	40020088 	.word	0x40020088
 8009590:	400200a0 	.word	0x400200a0
 8009594:	400200b8 	.word	0x400200b8
 8009598:	40020410 	.word	0x40020410
 800959c:	40020428 	.word	0x40020428
 80095a0:	40020440 	.word	0x40020440
 80095a4:	40020458 	.word	0x40020458
 80095a8:	40020470 	.word	0x40020470
 80095ac:	40020488 	.word	0x40020488
 80095b0:	400204a0 	.word	0x400204a0
 80095b4:	400204b8 	.word	0x400204b8
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	bf0c      	ite	eq
 80095c4:	2301      	moveq	r3, #1
 80095c6:	2300      	movne	r3, #0
 80095c8:	b2db      	uxtb	r3, r3
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d001      	beq.n	80095d2 <I2C_DMAError+0x242>
    {
      treatdmaerror = 1U;
 80095ce:	2301      	movs	r3, #1
 80095d0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f7fd fb20 	bl	8006c18 <HAL_DMA_GetError>
 80095d8:	4603      	mov	r3, r0
 80095da:	2b02      	cmp	r3, #2
 80095dc:	d00e      	beq.n	80095fc <I2C_DMAError+0x26c>
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d00b      	beq.n	80095fc <I2C_DMAError+0x26c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	685a      	ldr	r2, [r3, #4]
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80095f2:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80095f4:	2110      	movs	r1, #16
 80095f6:	68b8      	ldr	r0, [r7, #8]
 80095f8:	f7ff fd64 	bl	80090c4 <I2C_ITError>
  }
}
 80095fc:	bf00      	nop
 80095fe:	3710      	adds	r7, #16
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}

08009604 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009610:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009616:	2b00      	cmp	r3, #0
 8009618:	d003      	beq.n	8009622 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800961e:	2200      	movs	r2, #0
 8009620:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009626:	2b00      	cmp	r3, #0
 8009628:	d003      	beq.n	8009632 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800962e:	2200      	movs	r2, #0
 8009630:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8009632:	68f8      	ldr	r0, [r7, #12]
 8009634:	f7ff fe16 	bl	8009264 <I2C_TreatErrorCallback>
}
 8009638:	bf00      	nop
 800963a:	3710      	adds	r7, #16
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	603b      	str	r3, [r7, #0]
 800964c:	4613      	mov	r3, r2
 800964e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009650:	e022      	b.n	8009698 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009658:	d01e      	beq.n	8009698 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800965a:	f7fa ff2f 	bl	80044bc <HAL_GetTick>
 800965e:	4602      	mov	r2, r0
 8009660:	69bb      	ldr	r3, [r7, #24]
 8009662:	1ad3      	subs	r3, r2, r3
 8009664:	683a      	ldr	r2, [r7, #0]
 8009666:	429a      	cmp	r2, r3
 8009668:	d302      	bcc.n	8009670 <I2C_WaitOnFlagUntilTimeout+0x30>
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d113      	bne.n	8009698 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009674:	f043 0220 	orr.w	r2, r3, #32
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2220      	movs	r2, #32
 8009680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2200      	movs	r2, #0
 8009688:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2200      	movs	r2, #0
 8009690:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8009694:	2301      	movs	r3, #1
 8009696:	e00f      	b.n	80096b8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	699a      	ldr	r2, [r3, #24]
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	4013      	ands	r3, r2
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	429a      	cmp	r2, r3
 80096a6:	bf0c      	ite	eq
 80096a8:	2301      	moveq	r3, #1
 80096aa:	2300      	movne	r3, #0
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	461a      	mov	r2, r3
 80096b0:	79fb      	ldrb	r3, [r7, #7]
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d0cd      	beq.n	8009652 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80096b6:	2300      	movs	r3, #0
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3710      	adds	r7, #16
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	60b9      	str	r1, [r7, #8]
 80096ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80096cc:	e02c      	b.n	8009728 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80096ce:	687a      	ldr	r2, [r7, #4]
 80096d0:	68b9      	ldr	r1, [r7, #8]
 80096d2:	68f8      	ldr	r0, [r7, #12]
 80096d4:	f000 f8ea 	bl	80098ac <I2C_IsErrorOccurred>
 80096d8:	4603      	mov	r3, r0
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d001      	beq.n	80096e2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80096de:	2301      	movs	r3, #1
 80096e0:	e02a      	b.n	8009738 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80096e8:	d01e      	beq.n	8009728 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096ea:	f7fa fee7 	bl	80044bc <HAL_GetTick>
 80096ee:	4602      	mov	r2, r0
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	1ad3      	subs	r3, r2, r3
 80096f4:	68ba      	ldr	r2, [r7, #8]
 80096f6:	429a      	cmp	r2, r3
 80096f8:	d302      	bcc.n	8009700 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d113      	bne.n	8009728 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009704:	f043 0220 	orr.w	r2, r3, #32
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2220      	movs	r2, #32
 8009710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2200      	movs	r2, #0
 8009718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2200      	movs	r2, #0
 8009720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009724:	2301      	movs	r3, #1
 8009726:	e007      	b.n	8009738 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	699b      	ldr	r3, [r3, #24]
 800972e:	f003 0302 	and.w	r3, r3, #2
 8009732:	2b02      	cmp	r3, #2
 8009734:	d1cb      	bne.n	80096ce <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009736:	2300      	movs	r3, #0
}
 8009738:	4618      	mov	r0, r3
 800973a:	3710      	adds	r7, #16
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	60f8      	str	r0, [r7, #12]
 8009748:	60b9      	str	r1, [r7, #8]
 800974a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800974c:	e028      	b.n	80097a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	68b9      	ldr	r1, [r7, #8]
 8009752:	68f8      	ldr	r0, [r7, #12]
 8009754:	f000 f8aa 	bl	80098ac <I2C_IsErrorOccurred>
 8009758:	4603      	mov	r3, r0
 800975a:	2b00      	cmp	r3, #0
 800975c:	d001      	beq.n	8009762 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800975e:	2301      	movs	r3, #1
 8009760:	e026      	b.n	80097b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009762:	f7fa feab 	bl	80044bc <HAL_GetTick>
 8009766:	4602      	mov	r2, r0
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	1ad3      	subs	r3, r2, r3
 800976c:	68ba      	ldr	r2, [r7, #8]
 800976e:	429a      	cmp	r2, r3
 8009770:	d302      	bcc.n	8009778 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d113      	bne.n	80097a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800977c:	f043 0220 	orr.w	r2, r3, #32
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2220      	movs	r2, #32
 8009788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2200      	movs	r2, #0
 8009790:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2200      	movs	r2, #0
 8009798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800979c:	2301      	movs	r3, #1
 800979e:	e007      	b.n	80097b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	699b      	ldr	r3, [r3, #24]
 80097a6:	f003 0320 	and.w	r3, r3, #32
 80097aa:	2b20      	cmp	r3, #32
 80097ac:	d1cf      	bne.n	800974e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80097ae:	2300      	movs	r3, #0
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3710      	adds	r7, #16
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b084      	sub	sp, #16
 80097bc:	af00      	add	r7, sp, #0
 80097be:	60f8      	str	r0, [r7, #12]
 80097c0:	60b9      	str	r1, [r7, #8]
 80097c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80097c4:	e064      	b.n	8009890 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80097c6:	687a      	ldr	r2, [r7, #4]
 80097c8:	68b9      	ldr	r1, [r7, #8]
 80097ca:	68f8      	ldr	r0, [r7, #12]
 80097cc:	f000 f86e 	bl	80098ac <I2C_IsErrorOccurred>
 80097d0:	4603      	mov	r3, r0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d001      	beq.n	80097da <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80097d6:	2301      	movs	r3, #1
 80097d8:	e062      	b.n	80098a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	699b      	ldr	r3, [r3, #24]
 80097e0:	f003 0320 	and.w	r3, r3, #32
 80097e4:	2b20      	cmp	r3, #32
 80097e6:	d138      	bne.n	800985a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	699b      	ldr	r3, [r3, #24]
 80097ee:	f003 0304 	and.w	r3, r3, #4
 80097f2:	2b04      	cmp	r3, #4
 80097f4:	d105      	bne.n	8009802 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d001      	beq.n	8009802 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80097fe:	2300      	movs	r3, #0
 8009800:	e04e      	b.n	80098a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	699b      	ldr	r3, [r3, #24]
 8009808:	f003 0310 	and.w	r3, r3, #16
 800980c:	2b10      	cmp	r3, #16
 800980e:	d107      	bne.n	8009820 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	2210      	movs	r2, #16
 8009816:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2204      	movs	r2, #4
 800981c:	645a      	str	r2, [r3, #68]	; 0x44
 800981e:	e002      	b.n	8009826 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2200      	movs	r2, #0
 8009824:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2220      	movs	r2, #32
 800982c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	6859      	ldr	r1, [r3, #4]
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	4b1b      	ldr	r3, [pc, #108]	; (80098a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 800983a:	400b      	ands	r3, r1
 800983c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2220      	movs	r2, #32
 8009842:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2200      	movs	r2, #0
 800984a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009856:	2301      	movs	r3, #1
 8009858:	e022      	b.n	80098a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800985a:	f7fa fe2f 	bl	80044bc <HAL_GetTick>
 800985e:	4602      	mov	r2, r0
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	1ad3      	subs	r3, r2, r3
 8009864:	68ba      	ldr	r2, [r7, #8]
 8009866:	429a      	cmp	r2, r3
 8009868:	d302      	bcc.n	8009870 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d10f      	bne.n	8009890 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009874:	f043 0220 	orr.w	r2, r3, #32
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2220      	movs	r2, #32
 8009880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2200      	movs	r2, #0
 8009888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	e007      	b.n	80098a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	699b      	ldr	r3, [r3, #24]
 8009896:	f003 0304 	and.w	r3, r3, #4
 800989a:	2b04      	cmp	r3, #4
 800989c:	d193      	bne.n	80097c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800989e:	2300      	movs	r3, #0
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3710      	adds	r7, #16
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}
 80098a8:	fe00e800 	.word	0xfe00e800

080098ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b08a      	sub	sp, #40	; 0x28
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	60b9      	str	r1, [r7, #8]
 80098b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80098b8:	2300      	movs	r3, #0
 80098ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	699b      	ldr	r3, [r3, #24]
 80098c4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80098c6:	2300      	movs	r3, #0
 80098c8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80098ce:	69bb      	ldr	r3, [r7, #24]
 80098d0:	f003 0310 	and.w	r3, r3, #16
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d075      	beq.n	80099c4 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	2210      	movs	r2, #16
 80098de:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80098e0:	e056      	b.n	8009990 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80098e8:	d052      	beq.n	8009990 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80098ea:	f7fa fde7 	bl	80044bc <HAL_GetTick>
 80098ee:	4602      	mov	r2, r0
 80098f0:	69fb      	ldr	r3, [r7, #28]
 80098f2:	1ad3      	subs	r3, r2, r3
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d302      	bcc.n	8009900 <I2C_IsErrorOccurred+0x54>
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d147      	bne.n	8009990 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800990a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009912:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	699b      	ldr	r3, [r3, #24]
 800991a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800991e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009922:	d12e      	bne.n	8009982 <I2C_IsErrorOccurred+0xd6>
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800992a:	d02a      	beq.n	8009982 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800992c:	7cfb      	ldrb	r3, [r7, #19]
 800992e:	2b20      	cmp	r3, #32
 8009930:	d027      	beq.n	8009982 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	685a      	ldr	r2, [r3, #4]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009940:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009942:	f7fa fdbb 	bl	80044bc <HAL_GetTick>
 8009946:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009948:	e01b      	b.n	8009982 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800994a:	f7fa fdb7 	bl	80044bc <HAL_GetTick>
 800994e:	4602      	mov	r2, r0
 8009950:	69fb      	ldr	r3, [r7, #28]
 8009952:	1ad3      	subs	r3, r2, r3
 8009954:	2b19      	cmp	r3, #25
 8009956:	d914      	bls.n	8009982 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800995c:	f043 0220 	orr.w	r2, r3, #32
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2220      	movs	r2, #32
 8009968:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2200      	movs	r2, #0
 8009970:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2200      	movs	r2, #0
 8009978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 800997c:	2301      	movs	r3, #1
 800997e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	699b      	ldr	r3, [r3, #24]
 8009988:	f003 0320 	and.w	r3, r3, #32
 800998c:	2b20      	cmp	r3, #32
 800998e:	d1dc      	bne.n	800994a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	699b      	ldr	r3, [r3, #24]
 8009996:	f003 0320 	and.w	r3, r3, #32
 800999a:	2b20      	cmp	r3, #32
 800999c:	d003      	beq.n	80099a6 <I2C_IsErrorOccurred+0xfa>
 800999e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d09d      	beq.n	80098e2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80099a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d103      	bne.n	80099b6 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	2220      	movs	r2, #32
 80099b4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80099b6:	6a3b      	ldr	r3, [r7, #32]
 80099b8:	f043 0304 	orr.w	r3, r3, #4
 80099bc:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	699b      	ldr	r3, [r3, #24]
 80099ca:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80099cc:	69bb      	ldr	r3, [r7, #24]
 80099ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00b      	beq.n	80099ee <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80099d6:	6a3b      	ldr	r3, [r7, #32]
 80099d8:	f043 0301 	orr.w	r3, r3, #1
 80099dc:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80099e6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80099e8:	2301      	movs	r3, #1
 80099ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80099ee:	69bb      	ldr	r3, [r7, #24]
 80099f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d00b      	beq.n	8009a10 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80099f8:	6a3b      	ldr	r3, [r7, #32]
 80099fa:	f043 0308 	orr.w	r3, r3, #8
 80099fe:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009a08:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d00b      	beq.n	8009a32 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	f043 0302 	orr.w	r3, r3, #2
 8009a20:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a2a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009a32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d01c      	beq.n	8009a74 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009a3a:	68f8      	ldr	r0, [r7, #12]
 8009a3c:	f7ff fc39 	bl	80092b2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	6859      	ldr	r1, [r3, #4]
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681a      	ldr	r2, [r3, #0]
 8009a4a:	4b0d      	ldr	r3, [pc, #52]	; (8009a80 <I2C_IsErrorOccurred+0x1d4>)
 8009a4c:	400b      	ands	r3, r1
 8009a4e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009a54:	6a3b      	ldr	r3, [r7, #32]
 8009a56:	431a      	orrs	r2, r3
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2220      	movs	r2, #32
 8009a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2200      	movs	r2, #0
 8009a68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8009a74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3728      	adds	r7, #40	; 0x28
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}
 8009a80:	fe00e800 	.word	0xfe00e800

08009a84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b087      	sub	sp, #28
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	60f8      	str	r0, [r7, #12]
 8009a8c:	607b      	str	r3, [r7, #4]
 8009a8e:	460b      	mov	r3, r1
 8009a90:	817b      	strh	r3, [r7, #10]
 8009a92:	4613      	mov	r3, r2
 8009a94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009a96:	897b      	ldrh	r3, [r7, #10]
 8009a98:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009a9c:	7a7b      	ldrb	r3, [r7, #9]
 8009a9e:	041b      	lsls	r3, r3, #16
 8009aa0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009aa4:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009aaa:	6a3b      	ldr	r3, [r7, #32]
 8009aac:	4313      	orrs	r3, r2
 8009aae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009ab2:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	685a      	ldr	r2, [r3, #4]
 8009aba:	6a3b      	ldr	r3, [r7, #32]
 8009abc:	0d5b      	lsrs	r3, r3, #21
 8009abe:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009ac2:	4b08      	ldr	r3, [pc, #32]	; (8009ae4 <I2C_TransferConfig+0x60>)
 8009ac4:	430b      	orrs	r3, r1
 8009ac6:	43db      	mvns	r3, r3
 8009ac8:	ea02 0103 	and.w	r1, r2, r3
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	697a      	ldr	r2, [r7, #20]
 8009ad2:	430a      	orrs	r2, r1
 8009ad4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009ad6:	bf00      	nop
 8009ad8:	371c      	adds	r7, #28
 8009ada:	46bd      	mov	sp, r7
 8009adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae0:	4770      	bx	lr
 8009ae2:	bf00      	nop
 8009ae4:	03ff63ff 	.word	0x03ff63ff

08009ae8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b085      	sub	sp, #20
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	460b      	mov	r3, r1
 8009af2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009af4:	2300      	movs	r3, #0
 8009af6:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009afc:	4a2a      	ldr	r2, [pc, #168]	; (8009ba8 <I2C_Enable_IRQ+0xc0>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d004      	beq.n	8009b0c <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8009b06:	4a29      	ldr	r2, [pc, #164]	; (8009bac <I2C_Enable_IRQ+0xc4>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d11d      	bne.n	8009b48 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009b0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	da03      	bge.n	8009b1c <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009b1a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009b1c:	887b      	ldrh	r3, [r7, #2]
 8009b1e:	2b10      	cmp	r3, #16
 8009b20:	d103      	bne.n	8009b2a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009b28:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009b2a:	887b      	ldrh	r3, [r7, #2]
 8009b2c:	2b20      	cmp	r3, #32
 8009b2e:	d103      	bne.n	8009b38 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009b36:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009b38:	887b      	ldrh	r3, [r7, #2]
 8009b3a:	2b40      	cmp	r3, #64	; 0x40
 8009b3c:	d125      	bne.n	8009b8a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b44:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009b46:	e020      	b.n	8009b8a <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009b48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	da03      	bge.n	8009b58 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009b56:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009b58:	887b      	ldrh	r3, [r7, #2]
 8009b5a:	f003 0301 	and.w	r3, r3, #1
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d003      	beq.n	8009b6a <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8009b68:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009b6a:	887b      	ldrh	r3, [r7, #2]
 8009b6c:	f003 0302 	and.w	r3, r3, #2
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d003      	beq.n	8009b7c <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8009b7a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009b7c:	887b      	ldrh	r3, [r7, #2]
 8009b7e:	2b20      	cmp	r3, #32
 8009b80:	d103      	bne.n	8009b8a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f043 0320 	orr.w	r3, r3, #32
 8009b88:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	6819      	ldr	r1, [r3, #0]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	68fa      	ldr	r2, [r7, #12]
 8009b96:	430a      	orrs	r2, r1
 8009b98:	601a      	str	r2, [r3, #0]
}
 8009b9a:	bf00      	nop
 8009b9c:	3714      	adds	r7, #20
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr
 8009ba6:	bf00      	nop
 8009ba8:	08008203 	.word	0x08008203
 8009bac:	080083e9 	.word	0x080083e9

08009bb0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b085      	sub	sp, #20
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	460b      	mov	r3, r1
 8009bba:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009bc0:	887b      	ldrh	r3, [r7, #2]
 8009bc2:	f003 0301 	and.w	r3, r3, #1
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d00f      	beq.n	8009bea <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8009bd0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009bd8:	b2db      	uxtb	r3, r3
 8009bda:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009bde:	2b28      	cmp	r3, #40	; 0x28
 8009be0:	d003      	beq.n	8009bea <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009be8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009bea:	887b      	ldrh	r3, [r7, #2]
 8009bec:	f003 0302 	and.w	r3, r3, #2
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d00f      	beq.n	8009c14 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8009bfa:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009c08:	2b28      	cmp	r3, #40	; 0x28
 8009c0a:	d003      	beq.n	8009c14 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009c12:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009c14:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	da03      	bge.n	8009c24 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009c22:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009c24:	887b      	ldrh	r3, [r7, #2]
 8009c26:	2b10      	cmp	r3, #16
 8009c28:	d103      	bne.n	8009c32 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009c30:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009c32:	887b      	ldrh	r3, [r7, #2]
 8009c34:	2b20      	cmp	r3, #32
 8009c36:	d103      	bne.n	8009c40 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f043 0320 	orr.w	r3, r3, #32
 8009c3e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009c40:	887b      	ldrh	r3, [r7, #2]
 8009c42:	2b40      	cmp	r3, #64	; 0x40
 8009c44:	d103      	bne.n	8009c4e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c4c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	6819      	ldr	r1, [r3, #0]
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	43da      	mvns	r2, r3
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	400a      	ands	r2, r1
 8009c5e:	601a      	str	r2, [r3, #0]
}
 8009c60:	bf00      	nop
 8009c62:	3714      	adds	r7, #20
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr

08009c6c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b083      	sub	sp, #12
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	2b20      	cmp	r3, #32
 8009c80:	d138      	bne.n	8009cf4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c88:	2b01      	cmp	r3, #1
 8009c8a:	d101      	bne.n	8009c90 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009c8c:	2302      	movs	r3, #2
 8009c8e:	e032      	b.n	8009cf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2201      	movs	r2, #1
 8009c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2224      	movs	r2, #36	; 0x24
 8009c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	681a      	ldr	r2, [r3, #0]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f022 0201 	bic.w	r2, r2, #1
 8009cae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009cbe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	6819      	ldr	r1, [r3, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	683a      	ldr	r2, [r7, #0]
 8009ccc:	430a      	orrs	r2, r1
 8009cce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	681a      	ldr	r2, [r3, #0]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f042 0201 	orr.w	r2, r2, #1
 8009cde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2220      	movs	r2, #32
 8009ce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	e000      	b.n	8009cf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009cf4:	2302      	movs	r3, #2
  }
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	370c      	adds	r7, #12
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d00:	4770      	bx	lr

08009d02 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009d02:	b480      	push	{r7}
 8009d04:	b085      	sub	sp, #20
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
 8009d0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d12:	b2db      	uxtb	r3, r3
 8009d14:	2b20      	cmp	r3, #32
 8009d16:	d139      	bne.n	8009d8c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009d1e:	2b01      	cmp	r3, #1
 8009d20:	d101      	bne.n	8009d26 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009d22:	2302      	movs	r3, #2
 8009d24:	e033      	b.n	8009d8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2201      	movs	r2, #1
 8009d2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2224      	movs	r2, #36	; 0x24
 8009d32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f022 0201 	bic.w	r2, r2, #1
 8009d44:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009d54:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	021b      	lsls	r3, r3, #8
 8009d5a:	68fa      	ldr	r2, [r7, #12]
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	68fa      	ldr	r2, [r7, #12]
 8009d66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f042 0201 	orr.w	r2, r2, #1
 8009d76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2220      	movs	r2, #32
 8009d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	e000      	b.n	8009d8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009d8c:	2302      	movs	r3, #2
  }
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3714      	adds	r7, #20
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr
	...

08009d9c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009da4:	4b19      	ldr	r3, [pc, #100]	; (8009e0c <HAL_PWREx_ConfigSupply+0x70>)
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	f003 0304 	and.w	r3, r3, #4
 8009dac:	2b04      	cmp	r3, #4
 8009dae:	d00a      	beq.n	8009dc6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009db0:	4b16      	ldr	r3, [pc, #88]	; (8009e0c <HAL_PWREx_ConfigSupply+0x70>)
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	f003 0307 	and.w	r3, r3, #7
 8009db8:	687a      	ldr	r2, [r7, #4]
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d001      	beq.n	8009dc2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	e01f      	b.n	8009e02 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	e01d      	b.n	8009e02 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009dc6:	4b11      	ldr	r3, [pc, #68]	; (8009e0c <HAL_PWREx_ConfigSupply+0x70>)
 8009dc8:	68db      	ldr	r3, [r3, #12]
 8009dca:	f023 0207 	bic.w	r2, r3, #7
 8009dce:	490f      	ldr	r1, [pc, #60]	; (8009e0c <HAL_PWREx_ConfigSupply+0x70>)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009dd6:	f7fa fb71 	bl	80044bc <HAL_GetTick>
 8009dda:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009ddc:	e009      	b.n	8009df2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009dde:	f7fa fb6d 	bl	80044bc <HAL_GetTick>
 8009de2:	4602      	mov	r2, r0
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	1ad3      	subs	r3, r2, r3
 8009de8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009dec:	d901      	bls.n	8009df2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009dee:	2301      	movs	r3, #1
 8009df0:	e007      	b.n	8009e02 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009df2:	4b06      	ldr	r3, [pc, #24]	; (8009e0c <HAL_PWREx_ConfigSupply+0x70>)
 8009df4:	685b      	ldr	r3, [r3, #4]
 8009df6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009dfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009dfe:	d1ee      	bne.n	8009dde <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009e00:	2300      	movs	r3, #0
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3710      	adds	r7, #16
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}
 8009e0a:	bf00      	nop
 8009e0c:	58024800 	.word	0x58024800

08009e10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b08c      	sub	sp, #48	; 0x30
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d102      	bne.n	8009e24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	f000 bc1d 	b.w	800a65e <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f003 0301 	and.w	r3, r3, #1
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f000 8087 	beq.w	8009f40 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009e32:	4b99      	ldr	r3, [pc, #612]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009e34:	691b      	ldr	r3, [r3, #16]
 8009e36:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009e3c:	4b96      	ldr	r3, [pc, #600]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e40:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e44:	2b10      	cmp	r3, #16
 8009e46:	d007      	beq.n	8009e58 <HAL_RCC_OscConfig+0x48>
 8009e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e4a:	2b18      	cmp	r3, #24
 8009e4c:	d110      	bne.n	8009e70 <HAL_RCC_OscConfig+0x60>
 8009e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e50:	f003 0303 	and.w	r3, r3, #3
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	d10b      	bne.n	8009e70 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e58:	4b8f      	ldr	r3, [pc, #572]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d06c      	beq.n	8009f3e <HAL_RCC_OscConfig+0x12e>
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	685b      	ldr	r3, [r3, #4]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d168      	bne.n	8009f3e <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	e3f6      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e78:	d106      	bne.n	8009e88 <HAL_RCC_OscConfig+0x78>
 8009e7a:	4b87      	ldr	r3, [pc, #540]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	4a86      	ldr	r2, [pc, #536]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e84:	6013      	str	r3, [r2, #0]
 8009e86:	e02e      	b.n	8009ee6 <HAL_RCC_OscConfig+0xd6>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	685b      	ldr	r3, [r3, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d10c      	bne.n	8009eaa <HAL_RCC_OscConfig+0x9a>
 8009e90:	4b81      	ldr	r3, [pc, #516]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a80      	ldr	r2, [pc, #512]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009e96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e9a:	6013      	str	r3, [r2, #0]
 8009e9c:	4b7e      	ldr	r3, [pc, #504]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4a7d      	ldr	r2, [pc, #500]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009ea2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009ea6:	6013      	str	r3, [r2, #0]
 8009ea8:	e01d      	b.n	8009ee6 <HAL_RCC_OscConfig+0xd6>
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009eb2:	d10c      	bne.n	8009ece <HAL_RCC_OscConfig+0xbe>
 8009eb4:	4b78      	ldr	r3, [pc, #480]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a77      	ldr	r2, [pc, #476]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009eba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009ebe:	6013      	str	r3, [r2, #0]
 8009ec0:	4b75      	ldr	r3, [pc, #468]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4a74      	ldr	r2, [pc, #464]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009ec6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009eca:	6013      	str	r3, [r2, #0]
 8009ecc:	e00b      	b.n	8009ee6 <HAL_RCC_OscConfig+0xd6>
 8009ece:	4b72      	ldr	r3, [pc, #456]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4a71      	ldr	r2, [pc, #452]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009ed4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ed8:	6013      	str	r3, [r2, #0]
 8009eda:	4b6f      	ldr	r3, [pc, #444]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	4a6e      	ldr	r2, [pc, #440]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009ee0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009ee4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d013      	beq.n	8009f16 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eee:	f7fa fae5 	bl	80044bc <HAL_GetTick>
 8009ef2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009ef4:	e008      	b.n	8009f08 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009ef6:	f7fa fae1 	bl	80044bc <HAL_GetTick>
 8009efa:	4602      	mov	r2, r0
 8009efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009efe:	1ad3      	subs	r3, r2, r3
 8009f00:	2b64      	cmp	r3, #100	; 0x64
 8009f02:	d901      	bls.n	8009f08 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8009f04:	2303      	movs	r3, #3
 8009f06:	e3aa      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009f08:	4b63      	ldr	r3, [pc, #396]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d0f0      	beq.n	8009ef6 <HAL_RCC_OscConfig+0xe6>
 8009f14:	e014      	b.n	8009f40 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f16:	f7fa fad1 	bl	80044bc <HAL_GetTick>
 8009f1a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009f1c:	e008      	b.n	8009f30 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009f1e:	f7fa facd 	bl	80044bc <HAL_GetTick>
 8009f22:	4602      	mov	r2, r0
 8009f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f26:	1ad3      	subs	r3, r2, r3
 8009f28:	2b64      	cmp	r3, #100	; 0x64
 8009f2a:	d901      	bls.n	8009f30 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8009f2c:	2303      	movs	r3, #3
 8009f2e:	e396      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009f30:	4b59      	ldr	r3, [pc, #356]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d1f0      	bne.n	8009f1e <HAL_RCC_OscConfig+0x10e>
 8009f3c:	e000      	b.n	8009f40 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f3e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f003 0302 	and.w	r3, r3, #2
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	f000 80cb 	beq.w	800a0e4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009f4e:	4b52      	ldr	r3, [pc, #328]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009f50:	691b      	ldr	r3, [r3, #16]
 8009f52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009f56:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009f58:	4b4f      	ldr	r3, [pc, #316]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f5c:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009f5e:	6a3b      	ldr	r3, [r7, #32]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d007      	beq.n	8009f74 <HAL_RCC_OscConfig+0x164>
 8009f64:	6a3b      	ldr	r3, [r7, #32]
 8009f66:	2b18      	cmp	r3, #24
 8009f68:	d156      	bne.n	800a018 <HAL_RCC_OscConfig+0x208>
 8009f6a:	69fb      	ldr	r3, [r7, #28]
 8009f6c:	f003 0303 	and.w	r3, r3, #3
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d151      	bne.n	800a018 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009f74:	4b48      	ldr	r3, [pc, #288]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f003 0304 	and.w	r3, r3, #4
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d005      	beq.n	8009f8c <HAL_RCC_OscConfig+0x17c>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d101      	bne.n	8009f8c <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e368      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009f8c:	4b42      	ldr	r3, [pc, #264]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f023 0219 	bic.w	r2, r3, #25
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	68db      	ldr	r3, [r3, #12]
 8009f98:	493f      	ldr	r1, [pc, #252]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009f9e:	f7fa fa8d 	bl	80044bc <HAL_GetTick>
 8009fa2:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009fa4:	e008      	b.n	8009fb8 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009fa6:	f7fa fa89 	bl	80044bc <HAL_GetTick>
 8009faa:	4602      	mov	r2, r0
 8009fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fae:	1ad3      	subs	r3, r2, r3
 8009fb0:	2b02      	cmp	r3, #2
 8009fb2:	d901      	bls.n	8009fb8 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8009fb4:	2303      	movs	r3, #3
 8009fb6:	e352      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009fb8:	4b37      	ldr	r3, [pc, #220]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f003 0304 	and.w	r3, r3, #4
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d0f0      	beq.n	8009fa6 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009fc4:	f7fa faaa 	bl	800451c <HAL_GetREVID>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	f241 0203 	movw	r2, #4099	; 0x1003
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d817      	bhi.n	800a002 <HAL_RCC_OscConfig+0x1f2>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	691b      	ldr	r3, [r3, #16]
 8009fd6:	2b40      	cmp	r3, #64	; 0x40
 8009fd8:	d108      	bne.n	8009fec <HAL_RCC_OscConfig+0x1dc>
 8009fda:	4b2f      	ldr	r3, [pc, #188]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009fdc:	685b      	ldr	r3, [r3, #4]
 8009fde:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009fe2:	4a2d      	ldr	r2, [pc, #180]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009fe4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009fe8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009fea:	e07b      	b.n	800a0e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009fec:	4b2a      	ldr	r3, [pc, #168]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	691b      	ldr	r3, [r3, #16]
 8009ff8:	031b      	lsls	r3, r3, #12
 8009ffa:	4927      	ldr	r1, [pc, #156]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a000:	e070      	b.n	800a0e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a002:	4b25      	ldr	r3, [pc, #148]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 800a004:	685b      	ldr	r3, [r3, #4]
 800a006:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	691b      	ldr	r3, [r3, #16]
 800a00e:	061b      	lsls	r3, r3, #24
 800a010:	4921      	ldr	r1, [pc, #132]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 800a012:	4313      	orrs	r3, r2
 800a014:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a016:	e065      	b.n	800a0e4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	68db      	ldr	r3, [r3, #12]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d048      	beq.n	800a0b2 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a020:	4b1d      	ldr	r3, [pc, #116]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f023 0219 	bic.w	r2, r3, #25
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	68db      	ldr	r3, [r3, #12]
 800a02c:	491a      	ldr	r1, [pc, #104]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 800a02e:	4313      	orrs	r3, r2
 800a030:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a032:	f7fa fa43 	bl	80044bc <HAL_GetTick>
 800a036:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a038:	e008      	b.n	800a04c <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a03a:	f7fa fa3f 	bl	80044bc <HAL_GetTick>
 800a03e:	4602      	mov	r2, r0
 800a040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a042:	1ad3      	subs	r3, r2, r3
 800a044:	2b02      	cmp	r3, #2
 800a046:	d901      	bls.n	800a04c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 800a048:	2303      	movs	r3, #3
 800a04a:	e308      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a04c:	4b12      	ldr	r3, [pc, #72]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f003 0304 	and.w	r3, r3, #4
 800a054:	2b00      	cmp	r3, #0
 800a056:	d0f0      	beq.n	800a03a <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a058:	f7fa fa60 	bl	800451c <HAL_GetREVID>
 800a05c:	4603      	mov	r3, r0
 800a05e:	f241 0203 	movw	r2, #4099	; 0x1003
 800a062:	4293      	cmp	r3, r2
 800a064:	d81a      	bhi.n	800a09c <HAL_RCC_OscConfig+0x28c>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	691b      	ldr	r3, [r3, #16]
 800a06a:	2b40      	cmp	r3, #64	; 0x40
 800a06c:	d108      	bne.n	800a080 <HAL_RCC_OscConfig+0x270>
 800a06e:	4b0a      	ldr	r3, [pc, #40]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a076:	4a08      	ldr	r2, [pc, #32]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 800a078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a07c:	6053      	str	r3, [r2, #4]
 800a07e:	e031      	b.n	800a0e4 <HAL_RCC_OscConfig+0x2d4>
 800a080:	4b05      	ldr	r3, [pc, #20]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	691b      	ldr	r3, [r3, #16]
 800a08c:	031b      	lsls	r3, r3, #12
 800a08e:	4902      	ldr	r1, [pc, #8]	; (800a098 <HAL_RCC_OscConfig+0x288>)
 800a090:	4313      	orrs	r3, r2
 800a092:	604b      	str	r3, [r1, #4]
 800a094:	e026      	b.n	800a0e4 <HAL_RCC_OscConfig+0x2d4>
 800a096:	bf00      	nop
 800a098:	58024400 	.word	0x58024400
 800a09c:	4b9a      	ldr	r3, [pc, #616]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a09e:	685b      	ldr	r3, [r3, #4]
 800a0a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	691b      	ldr	r3, [r3, #16]
 800a0a8:	061b      	lsls	r3, r3, #24
 800a0aa:	4997      	ldr	r1, [pc, #604]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	604b      	str	r3, [r1, #4]
 800a0b0:	e018      	b.n	800a0e4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a0b2:	4b95      	ldr	r3, [pc, #596]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	4a94      	ldr	r2, [pc, #592]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a0b8:	f023 0301 	bic.w	r3, r3, #1
 800a0bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0be:	f7fa f9fd 	bl	80044bc <HAL_GetTick>
 800a0c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a0c4:	e008      	b.n	800a0d8 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a0c6:	f7fa f9f9 	bl	80044bc <HAL_GetTick>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ce:	1ad3      	subs	r3, r2, r3
 800a0d0:	2b02      	cmp	r3, #2
 800a0d2:	d901      	bls.n	800a0d8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a0d4:	2303      	movs	r3, #3
 800a0d6:	e2c2      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a0d8:	4b8b      	ldr	r3, [pc, #556]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f003 0304 	and.w	r3, r3, #4
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d1f0      	bne.n	800a0c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f003 0310 	and.w	r3, r3, #16
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	f000 80a9 	beq.w	800a244 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a0f2:	4b85      	ldr	r3, [pc, #532]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a0f4:	691b      	ldr	r3, [r3, #16]
 800a0f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a0fa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a0fc:	4b82      	ldr	r3, [pc, #520]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a0fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a100:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a102:	69bb      	ldr	r3, [r7, #24]
 800a104:	2b08      	cmp	r3, #8
 800a106:	d007      	beq.n	800a118 <HAL_RCC_OscConfig+0x308>
 800a108:	69bb      	ldr	r3, [r7, #24]
 800a10a:	2b18      	cmp	r3, #24
 800a10c:	d13a      	bne.n	800a184 <HAL_RCC_OscConfig+0x374>
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	f003 0303 	and.w	r3, r3, #3
 800a114:	2b01      	cmp	r3, #1
 800a116:	d135      	bne.n	800a184 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a118:	4b7b      	ldr	r3, [pc, #492]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a120:	2b00      	cmp	r3, #0
 800a122:	d005      	beq.n	800a130 <HAL_RCC_OscConfig+0x320>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	69db      	ldr	r3, [r3, #28]
 800a128:	2b80      	cmp	r3, #128	; 0x80
 800a12a:	d001      	beq.n	800a130 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a12c:	2301      	movs	r3, #1
 800a12e:	e296      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a130:	f7fa f9f4 	bl	800451c <HAL_GetREVID>
 800a134:	4603      	mov	r3, r0
 800a136:	f241 0203 	movw	r2, #4099	; 0x1003
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d817      	bhi.n	800a16e <HAL_RCC_OscConfig+0x35e>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6a1b      	ldr	r3, [r3, #32]
 800a142:	2b20      	cmp	r3, #32
 800a144:	d108      	bne.n	800a158 <HAL_RCC_OscConfig+0x348>
 800a146:	4b70      	ldr	r3, [pc, #448]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a14e:	4a6e      	ldr	r2, [pc, #440]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a150:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a154:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a156:	e075      	b.n	800a244 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a158:	4b6b      	ldr	r3, [pc, #428]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6a1b      	ldr	r3, [r3, #32]
 800a164:	069b      	lsls	r3, r3, #26
 800a166:	4968      	ldr	r1, [pc, #416]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a168:	4313      	orrs	r3, r2
 800a16a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a16c:	e06a      	b.n	800a244 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a16e:	4b66      	ldr	r3, [pc, #408]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a170:	68db      	ldr	r3, [r3, #12]
 800a172:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6a1b      	ldr	r3, [r3, #32]
 800a17a:	061b      	lsls	r3, r3, #24
 800a17c:	4962      	ldr	r1, [pc, #392]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a17e:	4313      	orrs	r3, r2
 800a180:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a182:	e05f      	b.n	800a244 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	69db      	ldr	r3, [r3, #28]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d042      	beq.n	800a212 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a18c:	4b5e      	ldr	r3, [pc, #376]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a5d      	ldr	r2, [pc, #372]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a196:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a198:	f7fa f990 	bl	80044bc <HAL_GetTick>
 800a19c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a19e:	e008      	b.n	800a1b2 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800a1a0:	f7fa f98c 	bl	80044bc <HAL_GetTick>
 800a1a4:	4602      	mov	r2, r0
 800a1a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a8:	1ad3      	subs	r3, r2, r3
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d901      	bls.n	800a1b2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a1ae:	2303      	movs	r3, #3
 800a1b0:	e255      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a1b2:	4b55      	ldr	r3, [pc, #340]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d0f0      	beq.n	800a1a0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a1be:	f7fa f9ad 	bl	800451c <HAL_GetREVID>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	f241 0203 	movw	r2, #4099	; 0x1003
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d817      	bhi.n	800a1fc <HAL_RCC_OscConfig+0x3ec>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6a1b      	ldr	r3, [r3, #32]
 800a1d0:	2b20      	cmp	r3, #32
 800a1d2:	d108      	bne.n	800a1e6 <HAL_RCC_OscConfig+0x3d6>
 800a1d4:	4b4c      	ldr	r3, [pc, #304]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a1dc:	4a4a      	ldr	r2, [pc, #296]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a1de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a1e2:	6053      	str	r3, [r2, #4]
 800a1e4:	e02e      	b.n	800a244 <HAL_RCC_OscConfig+0x434>
 800a1e6:	4b48      	ldr	r3, [pc, #288]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a1e8:	685b      	ldr	r3, [r3, #4]
 800a1ea:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a1b      	ldr	r3, [r3, #32]
 800a1f2:	069b      	lsls	r3, r3, #26
 800a1f4:	4944      	ldr	r1, [pc, #272]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a1f6:	4313      	orrs	r3, r2
 800a1f8:	604b      	str	r3, [r1, #4]
 800a1fa:	e023      	b.n	800a244 <HAL_RCC_OscConfig+0x434>
 800a1fc:	4b42      	ldr	r3, [pc, #264]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6a1b      	ldr	r3, [r3, #32]
 800a208:	061b      	lsls	r3, r3, #24
 800a20a:	493f      	ldr	r1, [pc, #252]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a20c:	4313      	orrs	r3, r2
 800a20e:	60cb      	str	r3, [r1, #12]
 800a210:	e018      	b.n	800a244 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a212:	4b3d      	ldr	r3, [pc, #244]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4a3c      	ldr	r2, [pc, #240]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a218:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a21c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a21e:	f7fa f94d 	bl	80044bc <HAL_GetTick>
 800a222:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a224:	e008      	b.n	800a238 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800a226:	f7fa f949 	bl	80044bc <HAL_GetTick>
 800a22a:	4602      	mov	r2, r0
 800a22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a22e:	1ad3      	subs	r3, r2, r3
 800a230:	2b02      	cmp	r3, #2
 800a232:	d901      	bls.n	800a238 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a234:	2303      	movs	r3, #3
 800a236:	e212      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a238:	4b33      	ldr	r3, [pc, #204]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a240:	2b00      	cmp	r3, #0
 800a242:	d1f0      	bne.n	800a226 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f003 0308 	and.w	r3, r3, #8
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d036      	beq.n	800a2be <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	695b      	ldr	r3, [r3, #20]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d019      	beq.n	800a28c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a258:	4b2b      	ldr	r3, [pc, #172]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a25a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a25c:	4a2a      	ldr	r2, [pc, #168]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a25e:	f043 0301 	orr.w	r3, r3, #1
 800a262:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a264:	f7fa f92a 	bl	80044bc <HAL_GetTick>
 800a268:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a26a:	e008      	b.n	800a27e <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a26c:	f7fa f926 	bl	80044bc <HAL_GetTick>
 800a270:	4602      	mov	r2, r0
 800a272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a274:	1ad3      	subs	r3, r2, r3
 800a276:	2b02      	cmp	r3, #2
 800a278:	d901      	bls.n	800a27e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a27a:	2303      	movs	r3, #3
 800a27c:	e1ef      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a27e:	4b22      	ldr	r3, [pc, #136]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a280:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a282:	f003 0302 	and.w	r3, r3, #2
 800a286:	2b00      	cmp	r3, #0
 800a288:	d0f0      	beq.n	800a26c <HAL_RCC_OscConfig+0x45c>
 800a28a:	e018      	b.n	800a2be <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a28c:	4b1e      	ldr	r3, [pc, #120]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a28e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a290:	4a1d      	ldr	r2, [pc, #116]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a292:	f023 0301 	bic.w	r3, r3, #1
 800a296:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a298:	f7fa f910 	bl	80044bc <HAL_GetTick>
 800a29c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a29e:	e008      	b.n	800a2b2 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a2a0:	f7fa f90c 	bl	80044bc <HAL_GetTick>
 800a2a4:	4602      	mov	r2, r0
 800a2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a8:	1ad3      	subs	r3, r2, r3
 800a2aa:	2b02      	cmp	r3, #2
 800a2ac:	d901      	bls.n	800a2b2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a2ae:	2303      	movs	r3, #3
 800a2b0:	e1d5      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a2b2:	4b15      	ldr	r3, [pc, #84]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a2b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a2b6:	f003 0302 	and.w	r3, r3, #2
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1f0      	bne.n	800a2a0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f003 0320 	and.w	r3, r3, #32
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d039      	beq.n	800a33e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	699b      	ldr	r3, [r3, #24]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d01c      	beq.n	800a30c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a2d2:	4b0d      	ldr	r3, [pc, #52]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4a0c      	ldr	r2, [pc, #48]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a2d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a2dc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a2de:	f7fa f8ed 	bl	80044bc <HAL_GetTick>
 800a2e2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a2e4:	e008      	b.n	800a2f8 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800a2e6:	f7fa f8e9 	bl	80044bc <HAL_GetTick>
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ee:	1ad3      	subs	r3, r2, r3
 800a2f0:	2b02      	cmp	r3, #2
 800a2f2:	d901      	bls.n	800a2f8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a2f4:	2303      	movs	r3, #3
 800a2f6:	e1b2      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a2f8:	4b03      	ldr	r3, [pc, #12]	; (800a308 <HAL_RCC_OscConfig+0x4f8>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a300:	2b00      	cmp	r3, #0
 800a302:	d0f0      	beq.n	800a2e6 <HAL_RCC_OscConfig+0x4d6>
 800a304:	e01b      	b.n	800a33e <HAL_RCC_OscConfig+0x52e>
 800a306:	bf00      	nop
 800a308:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a30c:	4b9b      	ldr	r3, [pc, #620]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4a9a      	ldr	r2, [pc, #616]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a312:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a316:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a318:	f7fa f8d0 	bl	80044bc <HAL_GetTick>
 800a31c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a31e:	e008      	b.n	800a332 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800a320:	f7fa f8cc 	bl	80044bc <HAL_GetTick>
 800a324:	4602      	mov	r2, r0
 800a326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a328:	1ad3      	subs	r3, r2, r3
 800a32a:	2b02      	cmp	r3, #2
 800a32c:	d901      	bls.n	800a332 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a32e:	2303      	movs	r3, #3
 800a330:	e195      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a332:	4b92      	ldr	r3, [pc, #584]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d1f0      	bne.n	800a320 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f003 0304 	and.w	r3, r3, #4
 800a346:	2b00      	cmp	r3, #0
 800a348:	f000 8081 	beq.w	800a44e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a34c:	4b8c      	ldr	r3, [pc, #560]	; (800a580 <HAL_RCC_OscConfig+0x770>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a8b      	ldr	r2, [pc, #556]	; (800a580 <HAL_RCC_OscConfig+0x770>)
 800a352:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a356:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a358:	f7fa f8b0 	bl	80044bc <HAL_GetTick>
 800a35c:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a35e:	e008      	b.n	800a372 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a360:	f7fa f8ac 	bl	80044bc <HAL_GetTick>
 800a364:	4602      	mov	r2, r0
 800a366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a368:	1ad3      	subs	r3, r2, r3
 800a36a:	2b64      	cmp	r3, #100	; 0x64
 800a36c:	d901      	bls.n	800a372 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a36e:	2303      	movs	r3, #3
 800a370:	e175      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a372:	4b83      	ldr	r3, [pc, #524]	; (800a580 <HAL_RCC_OscConfig+0x770>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d0f0      	beq.n	800a360 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	689b      	ldr	r3, [r3, #8]
 800a382:	2b01      	cmp	r3, #1
 800a384:	d106      	bne.n	800a394 <HAL_RCC_OscConfig+0x584>
 800a386:	4b7d      	ldr	r3, [pc, #500]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a38a:	4a7c      	ldr	r2, [pc, #496]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a38c:	f043 0301 	orr.w	r3, r3, #1
 800a390:	6713      	str	r3, [r2, #112]	; 0x70
 800a392:	e02d      	b.n	800a3f0 <HAL_RCC_OscConfig+0x5e0>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	689b      	ldr	r3, [r3, #8]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d10c      	bne.n	800a3b6 <HAL_RCC_OscConfig+0x5a6>
 800a39c:	4b77      	ldr	r3, [pc, #476]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a39e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3a0:	4a76      	ldr	r2, [pc, #472]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3a2:	f023 0301 	bic.w	r3, r3, #1
 800a3a6:	6713      	str	r3, [r2, #112]	; 0x70
 800a3a8:	4b74      	ldr	r3, [pc, #464]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3ac:	4a73      	ldr	r2, [pc, #460]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3ae:	f023 0304 	bic.w	r3, r3, #4
 800a3b2:	6713      	str	r3, [r2, #112]	; 0x70
 800a3b4:	e01c      	b.n	800a3f0 <HAL_RCC_OscConfig+0x5e0>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	689b      	ldr	r3, [r3, #8]
 800a3ba:	2b05      	cmp	r3, #5
 800a3bc:	d10c      	bne.n	800a3d8 <HAL_RCC_OscConfig+0x5c8>
 800a3be:	4b6f      	ldr	r3, [pc, #444]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3c2:	4a6e      	ldr	r2, [pc, #440]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3c4:	f043 0304 	orr.w	r3, r3, #4
 800a3c8:	6713      	str	r3, [r2, #112]	; 0x70
 800a3ca:	4b6c      	ldr	r3, [pc, #432]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3ce:	4a6b      	ldr	r2, [pc, #428]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3d0:	f043 0301 	orr.w	r3, r3, #1
 800a3d4:	6713      	str	r3, [r2, #112]	; 0x70
 800a3d6:	e00b      	b.n	800a3f0 <HAL_RCC_OscConfig+0x5e0>
 800a3d8:	4b68      	ldr	r3, [pc, #416]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3dc:	4a67      	ldr	r2, [pc, #412]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3de:	f023 0301 	bic.w	r3, r3, #1
 800a3e2:	6713      	str	r3, [r2, #112]	; 0x70
 800a3e4:	4b65      	ldr	r3, [pc, #404]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3e8:	4a64      	ldr	r2, [pc, #400]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a3ea:	f023 0304 	bic.w	r3, r3, #4
 800a3ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d015      	beq.n	800a424 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a3f8:	f7fa f860 	bl	80044bc <HAL_GetTick>
 800a3fc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a3fe:	e00a      	b.n	800a416 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a400:	f7fa f85c 	bl	80044bc <HAL_GetTick>
 800a404:	4602      	mov	r2, r0
 800a406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a408:	1ad3      	subs	r3, r2, r3
 800a40a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a40e:	4293      	cmp	r3, r2
 800a410:	d901      	bls.n	800a416 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a412:	2303      	movs	r3, #3
 800a414:	e123      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a416:	4b59      	ldr	r3, [pc, #356]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a41a:	f003 0302 	and.w	r3, r3, #2
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d0ee      	beq.n	800a400 <HAL_RCC_OscConfig+0x5f0>
 800a422:	e014      	b.n	800a44e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a424:	f7fa f84a 	bl	80044bc <HAL_GetTick>
 800a428:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a42a:	e00a      	b.n	800a442 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a42c:	f7fa f846 	bl	80044bc <HAL_GetTick>
 800a430:	4602      	mov	r2, r0
 800a432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a434:	1ad3      	subs	r3, r2, r3
 800a436:	f241 3288 	movw	r2, #5000	; 0x1388
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d901      	bls.n	800a442 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a43e:	2303      	movs	r3, #3
 800a440:	e10d      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a442:	4b4e      	ldr	r3, [pc, #312]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a446:	f003 0302 	and.w	r3, r3, #2
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d1ee      	bne.n	800a42c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a452:	2b00      	cmp	r3, #0
 800a454:	f000 8102 	beq.w	800a65c <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a458:	4b48      	ldr	r3, [pc, #288]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a45a:	691b      	ldr	r3, [r3, #16]
 800a45c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a460:	2b18      	cmp	r3, #24
 800a462:	f000 80bd 	beq.w	800a5e0 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a46a:	2b02      	cmp	r3, #2
 800a46c:	f040 809e 	bne.w	800a5ac <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a470:	4b42      	ldr	r3, [pc, #264]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a41      	ldr	r2, [pc, #260]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a476:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a47a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a47c:	f7fa f81e 	bl	80044bc <HAL_GetTick>
 800a480:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a482:	e008      	b.n	800a496 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a484:	f7fa f81a 	bl	80044bc <HAL_GetTick>
 800a488:	4602      	mov	r2, r0
 800a48a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a48c:	1ad3      	subs	r3, r2, r3
 800a48e:	2b02      	cmp	r3, #2
 800a490:	d901      	bls.n	800a496 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a492:	2303      	movs	r3, #3
 800a494:	e0e3      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a496:	4b39      	ldr	r3, [pc, #228]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d1f0      	bne.n	800a484 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a4a2:	4b36      	ldr	r3, [pc, #216]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a4a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a4a6:	4b37      	ldr	r3, [pc, #220]	; (800a584 <HAL_RCC_OscConfig+0x774>)
 800a4a8:	4013      	ands	r3, r2
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800a4ae:	687a      	ldr	r2, [r7, #4]
 800a4b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a4b2:	0112      	lsls	r2, r2, #4
 800a4b4:	430a      	orrs	r2, r1
 800a4b6:	4931      	ldr	r1, [pc, #196]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	628b      	str	r3, [r1, #40]	; 0x28
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4c0:	3b01      	subs	r3, #1
 800a4c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4ca:	3b01      	subs	r3, #1
 800a4cc:	025b      	lsls	r3, r3, #9
 800a4ce:	b29b      	uxth	r3, r3
 800a4d0:	431a      	orrs	r2, r3
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4d6:	3b01      	subs	r3, #1
 800a4d8:	041b      	lsls	r3, r3, #16
 800a4da:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a4de:	431a      	orrs	r2, r3
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4e4:	3b01      	subs	r3, #1
 800a4e6:	061b      	lsls	r3, r3, #24
 800a4e8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a4ec:	4923      	ldr	r1, [pc, #140]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800a4f2:	4b22      	ldr	r3, [pc, #136]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a4f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4f6:	4a21      	ldr	r2, [pc, #132]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a4f8:	f023 0301 	bic.w	r3, r3, #1
 800a4fc:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a4fe:	4b1f      	ldr	r3, [pc, #124]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a500:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a502:	4b21      	ldr	r3, [pc, #132]	; (800a588 <HAL_RCC_OscConfig+0x778>)
 800a504:	4013      	ands	r3, r2
 800a506:	687a      	ldr	r2, [r7, #4]
 800a508:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a50a:	00d2      	lsls	r2, r2, #3
 800a50c:	491b      	ldr	r1, [pc, #108]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a50e:	4313      	orrs	r3, r2
 800a510:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a512:	4b1a      	ldr	r3, [pc, #104]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a516:	f023 020c 	bic.w	r2, r3, #12
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a51e:	4917      	ldr	r1, [pc, #92]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a520:	4313      	orrs	r3, r2
 800a522:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a524:	4b15      	ldr	r3, [pc, #84]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a528:	f023 0202 	bic.w	r2, r3, #2
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a530:	4912      	ldr	r1, [pc, #72]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a532:	4313      	orrs	r3, r2
 800a534:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a536:	4b11      	ldr	r3, [pc, #68]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a53a:	4a10      	ldr	r2, [pc, #64]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a53c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a540:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a542:	4b0e      	ldr	r3, [pc, #56]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a546:	4a0d      	ldr	r2, [pc, #52]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a548:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a54c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a54e:	4b0b      	ldr	r3, [pc, #44]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a552:	4a0a      	ldr	r2, [pc, #40]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a558:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800a55a:	4b08      	ldr	r3, [pc, #32]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a55c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a55e:	4a07      	ldr	r2, [pc, #28]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a560:	f043 0301 	orr.w	r3, r3, #1
 800a564:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a566:	4b05      	ldr	r3, [pc, #20]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a04      	ldr	r2, [pc, #16]	; (800a57c <HAL_RCC_OscConfig+0x76c>)
 800a56c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a570:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a572:	f7f9 ffa3 	bl	80044bc <HAL_GetTick>
 800a576:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a578:	e011      	b.n	800a59e <HAL_RCC_OscConfig+0x78e>
 800a57a:	bf00      	nop
 800a57c:	58024400 	.word	0x58024400
 800a580:	58024800 	.word	0x58024800
 800a584:	fffffc0c 	.word	0xfffffc0c
 800a588:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a58c:	f7f9 ff96 	bl	80044bc <HAL_GetTick>
 800a590:	4602      	mov	r2, r0
 800a592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a594:	1ad3      	subs	r3, r2, r3
 800a596:	2b02      	cmp	r3, #2
 800a598:	d901      	bls.n	800a59e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a59a:	2303      	movs	r3, #3
 800a59c:	e05f      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a59e:	4b32      	ldr	r3, [pc, #200]	; (800a668 <HAL_RCC_OscConfig+0x858>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d0f0      	beq.n	800a58c <HAL_RCC_OscConfig+0x77c>
 800a5aa:	e057      	b.n	800a65c <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a5ac:	4b2e      	ldr	r3, [pc, #184]	; (800a668 <HAL_RCC_OscConfig+0x858>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4a2d      	ldr	r2, [pc, #180]	; (800a668 <HAL_RCC_OscConfig+0x858>)
 800a5b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a5b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5b8:	f7f9 ff80 	bl	80044bc <HAL_GetTick>
 800a5bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5be:	e008      	b.n	800a5d2 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a5c0:	f7f9 ff7c 	bl	80044bc <HAL_GetTick>
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c8:	1ad3      	subs	r3, r2, r3
 800a5ca:	2b02      	cmp	r3, #2
 800a5cc:	d901      	bls.n	800a5d2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a5ce:	2303      	movs	r3, #3
 800a5d0:	e045      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5d2:	4b25      	ldr	r3, [pc, #148]	; (800a668 <HAL_RCC_OscConfig+0x858>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d1f0      	bne.n	800a5c0 <HAL_RCC_OscConfig+0x7b0>
 800a5de:	e03d      	b.n	800a65c <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a5e0:	4b21      	ldr	r3, [pc, #132]	; (800a668 <HAL_RCC_OscConfig+0x858>)
 800a5e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5e4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a5e6:	4b20      	ldr	r3, [pc, #128]	; (800a668 <HAL_RCC_OscConfig+0x858>)
 800a5e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5ea:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5f0:	2b01      	cmp	r3, #1
 800a5f2:	d031      	beq.n	800a658 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	f003 0203 	and.w	r2, r3, #3
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d12a      	bne.n	800a658 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	091b      	lsrs	r3, r3, #4
 800a606:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a60e:	429a      	cmp	r2, r3
 800a610:	d122      	bne.n	800a658 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a61c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a61e:	429a      	cmp	r2, r3
 800a620:	d11a      	bne.n	800a658 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	0a5b      	lsrs	r3, r3, #9
 800a626:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a62e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a630:	429a      	cmp	r2, r3
 800a632:	d111      	bne.n	800a658 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	0c1b      	lsrs	r3, r3, #16
 800a638:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a640:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a642:	429a      	cmp	r2, r3
 800a644:	d108      	bne.n	800a658 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	0e1b      	lsrs	r3, r3, #24
 800a64a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a652:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a654:	429a      	cmp	r2, r3
 800a656:	d001      	beq.n	800a65c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a658:	2301      	movs	r3, #1
 800a65a:	e000      	b.n	800a65e <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3730      	adds	r7, #48	; 0x30
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
 800a666:	bf00      	nop
 800a668:	58024400 	.word	0x58024400

0800a66c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b086      	sub	sp, #24
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d101      	bne.n	800a680 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a67c:	2301      	movs	r3, #1
 800a67e:	e19c      	b.n	800a9ba <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a680:	4b8a      	ldr	r3, [pc, #552]	; (800a8ac <HAL_RCC_ClockConfig+0x240>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f003 030f 	and.w	r3, r3, #15
 800a688:	683a      	ldr	r2, [r7, #0]
 800a68a:	429a      	cmp	r2, r3
 800a68c:	d910      	bls.n	800a6b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a68e:	4b87      	ldr	r3, [pc, #540]	; (800a8ac <HAL_RCC_ClockConfig+0x240>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f023 020f 	bic.w	r2, r3, #15
 800a696:	4985      	ldr	r1, [pc, #532]	; (800a8ac <HAL_RCC_ClockConfig+0x240>)
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	4313      	orrs	r3, r2
 800a69c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a69e:	4b83      	ldr	r3, [pc, #524]	; (800a8ac <HAL_RCC_ClockConfig+0x240>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f003 030f 	and.w	r3, r3, #15
 800a6a6:	683a      	ldr	r2, [r7, #0]
 800a6a8:	429a      	cmp	r2, r3
 800a6aa:	d001      	beq.n	800a6b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	e184      	b.n	800a9ba <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f003 0304 	and.w	r3, r3, #4
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d010      	beq.n	800a6de <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	691a      	ldr	r2, [r3, #16]
 800a6c0:	4b7b      	ldr	r3, [pc, #492]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a6c2:	699b      	ldr	r3, [r3, #24]
 800a6c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d908      	bls.n	800a6de <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a6cc:	4b78      	ldr	r3, [pc, #480]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a6ce:	699b      	ldr	r3, [r3, #24]
 800a6d0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	691b      	ldr	r3, [r3, #16]
 800a6d8:	4975      	ldr	r1, [pc, #468]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f003 0308 	and.w	r3, r3, #8
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d010      	beq.n	800a70c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	695a      	ldr	r2, [r3, #20]
 800a6ee:	4b70      	ldr	r3, [pc, #448]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a6f0:	69db      	ldr	r3, [r3, #28]
 800a6f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d908      	bls.n	800a70c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a6fa:	4b6d      	ldr	r3, [pc, #436]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a6fc:	69db      	ldr	r3, [r3, #28]
 800a6fe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	695b      	ldr	r3, [r3, #20]
 800a706:	496a      	ldr	r1, [pc, #424]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a708:	4313      	orrs	r3, r2
 800a70a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f003 0310 	and.w	r3, r3, #16
 800a714:	2b00      	cmp	r3, #0
 800a716:	d010      	beq.n	800a73a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	699a      	ldr	r2, [r3, #24]
 800a71c:	4b64      	ldr	r3, [pc, #400]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a71e:	69db      	ldr	r3, [r3, #28]
 800a720:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a724:	429a      	cmp	r2, r3
 800a726:	d908      	bls.n	800a73a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a728:	4b61      	ldr	r3, [pc, #388]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a72a:	69db      	ldr	r3, [r3, #28]
 800a72c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	699b      	ldr	r3, [r3, #24]
 800a734:	495e      	ldr	r1, [pc, #376]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a736:	4313      	orrs	r3, r2
 800a738:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f003 0320 	and.w	r3, r3, #32
 800a742:	2b00      	cmp	r3, #0
 800a744:	d010      	beq.n	800a768 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	69da      	ldr	r2, [r3, #28]
 800a74a:	4b59      	ldr	r3, [pc, #356]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a74c:	6a1b      	ldr	r3, [r3, #32]
 800a74e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a752:	429a      	cmp	r2, r3
 800a754:	d908      	bls.n	800a768 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800a756:	4b56      	ldr	r3, [pc, #344]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a758:	6a1b      	ldr	r3, [r3, #32]
 800a75a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	69db      	ldr	r3, [r3, #28]
 800a762:	4953      	ldr	r1, [pc, #332]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a764:	4313      	orrs	r3, r2
 800a766:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f003 0302 	and.w	r3, r3, #2
 800a770:	2b00      	cmp	r3, #0
 800a772:	d010      	beq.n	800a796 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	68da      	ldr	r2, [r3, #12]
 800a778:	4b4d      	ldr	r3, [pc, #308]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a77a:	699b      	ldr	r3, [r3, #24]
 800a77c:	f003 030f 	and.w	r3, r3, #15
 800a780:	429a      	cmp	r2, r3
 800a782:	d908      	bls.n	800a796 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a784:	4b4a      	ldr	r3, [pc, #296]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a786:	699b      	ldr	r3, [r3, #24]
 800a788:	f023 020f 	bic.w	r2, r3, #15
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	68db      	ldr	r3, [r3, #12]
 800a790:	4947      	ldr	r1, [pc, #284]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a792:	4313      	orrs	r3, r2
 800a794:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f003 0301 	and.w	r3, r3, #1
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d055      	beq.n	800a84e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a7a2:	4b43      	ldr	r3, [pc, #268]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a7a4:	699b      	ldr	r3, [r3, #24]
 800a7a6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	689b      	ldr	r3, [r3, #8]
 800a7ae:	4940      	ldr	r1, [pc, #256]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	685b      	ldr	r3, [r3, #4]
 800a7b8:	2b02      	cmp	r3, #2
 800a7ba:	d107      	bne.n	800a7cc <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a7bc:	4b3c      	ldr	r3, [pc, #240]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d121      	bne.n	800a80c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	e0f6      	b.n	800a9ba <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	685b      	ldr	r3, [r3, #4]
 800a7d0:	2b03      	cmp	r3, #3
 800a7d2:	d107      	bne.n	800a7e4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a7d4:	4b36      	ldr	r3, [pc, #216]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d115      	bne.n	800a80c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	e0ea      	b.n	800a9ba <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	685b      	ldr	r3, [r3, #4]
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	d107      	bne.n	800a7fc <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a7ec:	4b30      	ldr	r3, [pc, #192]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d109      	bne.n	800a80c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e0de      	b.n	800a9ba <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a7fc:	4b2c      	ldr	r3, [pc, #176]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f003 0304 	and.w	r3, r3, #4
 800a804:	2b00      	cmp	r3, #0
 800a806:	d101      	bne.n	800a80c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800a808:	2301      	movs	r3, #1
 800a80a:	e0d6      	b.n	800a9ba <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a80c:	4b28      	ldr	r3, [pc, #160]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a80e:	691b      	ldr	r3, [r3, #16]
 800a810:	f023 0207 	bic.w	r2, r3, #7
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	685b      	ldr	r3, [r3, #4]
 800a818:	4925      	ldr	r1, [pc, #148]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a81a:	4313      	orrs	r3, r2
 800a81c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a81e:	f7f9 fe4d 	bl	80044bc <HAL_GetTick>
 800a822:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a824:	e00a      	b.n	800a83c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a826:	f7f9 fe49 	bl	80044bc <HAL_GetTick>
 800a82a:	4602      	mov	r2, r0
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	1ad3      	subs	r3, r2, r3
 800a830:	f241 3288 	movw	r2, #5000	; 0x1388
 800a834:	4293      	cmp	r3, r2
 800a836:	d901      	bls.n	800a83c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800a838:	2303      	movs	r3, #3
 800a83a:	e0be      	b.n	800a9ba <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a83c:	4b1c      	ldr	r3, [pc, #112]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a83e:	691b      	ldr	r3, [r3, #16]
 800a840:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	00db      	lsls	r3, r3, #3
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d1eb      	bne.n	800a826 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f003 0302 	and.w	r3, r3, #2
 800a856:	2b00      	cmp	r3, #0
 800a858:	d010      	beq.n	800a87c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	68da      	ldr	r2, [r3, #12]
 800a85e:	4b14      	ldr	r3, [pc, #80]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a860:	699b      	ldr	r3, [r3, #24]
 800a862:	f003 030f 	and.w	r3, r3, #15
 800a866:	429a      	cmp	r2, r3
 800a868:	d208      	bcs.n	800a87c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a86a:	4b11      	ldr	r3, [pc, #68]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a86c:	699b      	ldr	r3, [r3, #24]
 800a86e:	f023 020f 	bic.w	r2, r3, #15
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	68db      	ldr	r3, [r3, #12]
 800a876:	490e      	ldr	r1, [pc, #56]	; (800a8b0 <HAL_RCC_ClockConfig+0x244>)
 800a878:	4313      	orrs	r3, r2
 800a87a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a87c:	4b0b      	ldr	r3, [pc, #44]	; (800a8ac <HAL_RCC_ClockConfig+0x240>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f003 030f 	and.w	r3, r3, #15
 800a884:	683a      	ldr	r2, [r7, #0]
 800a886:	429a      	cmp	r2, r3
 800a888:	d214      	bcs.n	800a8b4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a88a:	4b08      	ldr	r3, [pc, #32]	; (800a8ac <HAL_RCC_ClockConfig+0x240>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f023 020f 	bic.w	r2, r3, #15
 800a892:	4906      	ldr	r1, [pc, #24]	; (800a8ac <HAL_RCC_ClockConfig+0x240>)
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	4313      	orrs	r3, r2
 800a898:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a89a:	4b04      	ldr	r3, [pc, #16]	; (800a8ac <HAL_RCC_ClockConfig+0x240>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f003 030f 	and.w	r3, r3, #15
 800a8a2:	683a      	ldr	r2, [r7, #0]
 800a8a4:	429a      	cmp	r2, r3
 800a8a6:	d005      	beq.n	800a8b4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e086      	b.n	800a9ba <HAL_RCC_ClockConfig+0x34e>
 800a8ac:	52002000 	.word	0x52002000
 800a8b0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f003 0304 	and.w	r3, r3, #4
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d010      	beq.n	800a8e2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	691a      	ldr	r2, [r3, #16]
 800a8c4:	4b3f      	ldr	r3, [pc, #252]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a8c6:	699b      	ldr	r3, [r3, #24]
 800a8c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a8cc:	429a      	cmp	r2, r3
 800a8ce:	d208      	bcs.n	800a8e2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a8d0:	4b3c      	ldr	r3, [pc, #240]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a8d2:	699b      	ldr	r3, [r3, #24]
 800a8d4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	691b      	ldr	r3, [r3, #16]
 800a8dc:	4939      	ldr	r1, [pc, #228]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a8de:	4313      	orrs	r3, r2
 800a8e0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f003 0308 	and.w	r3, r3, #8
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d010      	beq.n	800a910 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	695a      	ldr	r2, [r3, #20]
 800a8f2:	4b34      	ldr	r3, [pc, #208]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a8f4:	69db      	ldr	r3, [r3, #28]
 800a8f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d208      	bcs.n	800a910 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a8fe:	4b31      	ldr	r3, [pc, #196]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a900:	69db      	ldr	r3, [r3, #28]
 800a902:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	695b      	ldr	r3, [r3, #20]
 800a90a:	492e      	ldr	r1, [pc, #184]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a90c:	4313      	orrs	r3, r2
 800a90e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f003 0310 	and.w	r3, r3, #16
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d010      	beq.n	800a93e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	699a      	ldr	r2, [r3, #24]
 800a920:	4b28      	ldr	r3, [pc, #160]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a922:	69db      	ldr	r3, [r3, #28]
 800a924:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a928:	429a      	cmp	r2, r3
 800a92a:	d208      	bcs.n	800a93e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a92c:	4b25      	ldr	r3, [pc, #148]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a92e:	69db      	ldr	r3, [r3, #28]
 800a930:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	699b      	ldr	r3, [r3, #24]
 800a938:	4922      	ldr	r1, [pc, #136]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a93a:	4313      	orrs	r3, r2
 800a93c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f003 0320 	and.w	r3, r3, #32
 800a946:	2b00      	cmp	r3, #0
 800a948:	d010      	beq.n	800a96c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	69da      	ldr	r2, [r3, #28]
 800a94e:	4b1d      	ldr	r3, [pc, #116]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a950:	6a1b      	ldr	r3, [r3, #32]
 800a952:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a956:	429a      	cmp	r2, r3
 800a958:	d208      	bcs.n	800a96c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800a95a:	4b1a      	ldr	r3, [pc, #104]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a95c:	6a1b      	ldr	r3, [r3, #32]
 800a95e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	69db      	ldr	r3, [r3, #28]
 800a966:	4917      	ldr	r1, [pc, #92]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a968:	4313      	orrs	r3, r2
 800a96a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a96c:	f000 f834 	bl	800a9d8 <HAL_RCC_GetSysClockFreq>
 800a970:	4602      	mov	r2, r0
 800a972:	4b14      	ldr	r3, [pc, #80]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a974:	699b      	ldr	r3, [r3, #24]
 800a976:	0a1b      	lsrs	r3, r3, #8
 800a978:	f003 030f 	and.w	r3, r3, #15
 800a97c:	4912      	ldr	r1, [pc, #72]	; (800a9c8 <HAL_RCC_ClockConfig+0x35c>)
 800a97e:	5ccb      	ldrb	r3, [r1, r3]
 800a980:	f003 031f 	and.w	r3, r3, #31
 800a984:	fa22 f303 	lsr.w	r3, r2, r3
 800a988:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a98a:	4b0e      	ldr	r3, [pc, #56]	; (800a9c4 <HAL_RCC_ClockConfig+0x358>)
 800a98c:	699b      	ldr	r3, [r3, #24]
 800a98e:	f003 030f 	and.w	r3, r3, #15
 800a992:	4a0d      	ldr	r2, [pc, #52]	; (800a9c8 <HAL_RCC_ClockConfig+0x35c>)
 800a994:	5cd3      	ldrb	r3, [r2, r3]
 800a996:	f003 031f 	and.w	r3, r3, #31
 800a99a:	693a      	ldr	r2, [r7, #16]
 800a99c:	fa22 f303 	lsr.w	r3, r2, r3
 800a9a0:	4a0a      	ldr	r2, [pc, #40]	; (800a9cc <HAL_RCC_ClockConfig+0x360>)
 800a9a2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a9a4:	4a0a      	ldr	r2, [pc, #40]	; (800a9d0 <HAL_RCC_ClockConfig+0x364>)
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800a9aa:	4b0a      	ldr	r3, [pc, #40]	; (800a9d4 <HAL_RCC_ClockConfig+0x368>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7f9 fd3a 	bl	8004428 <HAL_InitTick>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a9b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3718      	adds	r7, #24
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	58024400 	.word	0x58024400
 800a9c8:	08011d5c 	.word	0x08011d5c
 800a9cc:	2400001c 	.word	0x2400001c
 800a9d0:	24000018 	.word	0x24000018
 800a9d4:	24000020 	.word	0x24000020

0800a9d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b089      	sub	sp, #36	; 0x24
 800a9dc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a9de:	4bb3      	ldr	r3, [pc, #716]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9e0:	691b      	ldr	r3, [r3, #16]
 800a9e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a9e6:	2b18      	cmp	r3, #24
 800a9e8:	f200 8155 	bhi.w	800ac96 <HAL_RCC_GetSysClockFreq+0x2be>
 800a9ec:	a201      	add	r2, pc, #4	; (adr r2, 800a9f4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a9ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f2:	bf00      	nop
 800a9f4:	0800aa59 	.word	0x0800aa59
 800a9f8:	0800ac97 	.word	0x0800ac97
 800a9fc:	0800ac97 	.word	0x0800ac97
 800aa00:	0800ac97 	.word	0x0800ac97
 800aa04:	0800ac97 	.word	0x0800ac97
 800aa08:	0800ac97 	.word	0x0800ac97
 800aa0c:	0800ac97 	.word	0x0800ac97
 800aa10:	0800ac97 	.word	0x0800ac97
 800aa14:	0800aa7f 	.word	0x0800aa7f
 800aa18:	0800ac97 	.word	0x0800ac97
 800aa1c:	0800ac97 	.word	0x0800ac97
 800aa20:	0800ac97 	.word	0x0800ac97
 800aa24:	0800ac97 	.word	0x0800ac97
 800aa28:	0800ac97 	.word	0x0800ac97
 800aa2c:	0800ac97 	.word	0x0800ac97
 800aa30:	0800ac97 	.word	0x0800ac97
 800aa34:	0800aa85 	.word	0x0800aa85
 800aa38:	0800ac97 	.word	0x0800ac97
 800aa3c:	0800ac97 	.word	0x0800ac97
 800aa40:	0800ac97 	.word	0x0800ac97
 800aa44:	0800ac97 	.word	0x0800ac97
 800aa48:	0800ac97 	.word	0x0800ac97
 800aa4c:	0800ac97 	.word	0x0800ac97
 800aa50:	0800ac97 	.word	0x0800ac97
 800aa54:	0800aa8b 	.word	0x0800aa8b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa58:	4b94      	ldr	r3, [pc, #592]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f003 0320 	and.w	r3, r3, #32
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d009      	beq.n	800aa78 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aa64:	4b91      	ldr	r3, [pc, #580]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	08db      	lsrs	r3, r3, #3
 800aa6a:	f003 0303 	and.w	r3, r3, #3
 800aa6e:	4a90      	ldr	r2, [pc, #576]	; (800acb0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aa70:	fa22 f303 	lsr.w	r3, r2, r3
 800aa74:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800aa76:	e111      	b.n	800ac9c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800aa78:	4b8d      	ldr	r3, [pc, #564]	; (800acb0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aa7a:	61bb      	str	r3, [r7, #24]
    break;
 800aa7c:	e10e      	b.n	800ac9c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800aa7e:	4b8d      	ldr	r3, [pc, #564]	; (800acb4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800aa80:	61bb      	str	r3, [r7, #24]
    break;
 800aa82:	e10b      	b.n	800ac9c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800aa84:	4b8c      	ldr	r3, [pc, #560]	; (800acb8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800aa86:	61bb      	str	r3, [r7, #24]
    break;
 800aa88:	e108      	b.n	800ac9c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aa8a:	4b88      	ldr	r3, [pc, #544]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa8e:	f003 0303 	and.w	r3, r3, #3
 800aa92:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800aa94:	4b85      	ldr	r3, [pc, #532]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa98:	091b      	lsrs	r3, r3, #4
 800aa9a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa9e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800aaa0:	4b82      	ldr	r3, [pc, #520]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aaa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaa4:	f003 0301 	and.w	r3, r3, #1
 800aaa8:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800aaaa:	4b80      	ldr	r3, [pc, #512]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aaac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aaae:	08db      	lsrs	r3, r3, #3
 800aab0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aab4:	68fa      	ldr	r2, [r7, #12]
 800aab6:	fb02 f303 	mul.w	r3, r2, r3
 800aaba:	ee07 3a90 	vmov	s15, r3
 800aabe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aac2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800aac6:	693b      	ldr	r3, [r7, #16]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	f000 80e1 	beq.w	800ac90 <HAL_RCC_GetSysClockFreq+0x2b8>
 800aace:	697b      	ldr	r3, [r7, #20]
 800aad0:	2b02      	cmp	r3, #2
 800aad2:	f000 8083 	beq.w	800abdc <HAL_RCC_GetSysClockFreq+0x204>
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	2b02      	cmp	r3, #2
 800aada:	f200 80a1 	bhi.w	800ac20 <HAL_RCC_GetSysClockFreq+0x248>
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d003      	beq.n	800aaec <HAL_RCC_GetSysClockFreq+0x114>
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d056      	beq.n	800ab98 <HAL_RCC_GetSysClockFreq+0x1c0>
 800aaea:	e099      	b.n	800ac20 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aaec:	4b6f      	ldr	r3, [pc, #444]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f003 0320 	and.w	r3, r3, #32
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d02d      	beq.n	800ab54 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aaf8:	4b6c      	ldr	r3, [pc, #432]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	08db      	lsrs	r3, r3, #3
 800aafe:	f003 0303 	and.w	r3, r3, #3
 800ab02:	4a6b      	ldr	r2, [pc, #428]	; (800acb0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ab04:	fa22 f303 	lsr.w	r3, r2, r3
 800ab08:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	ee07 3a90 	vmov	s15, r3
 800ab10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	ee07 3a90 	vmov	s15, r3
 800ab1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab22:	4b62      	ldr	r3, [pc, #392]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab2a:	ee07 3a90 	vmov	s15, r3
 800ab2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab32:	ed97 6a02 	vldr	s12, [r7, #8]
 800ab36:	eddf 5a61 	vldr	s11, [pc, #388]	; 800acbc <HAL_RCC_GetSysClockFreq+0x2e4>
 800ab3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab4e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800ab52:	e087      	b.n	800ac64 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800ab54:	693b      	ldr	r3, [r7, #16]
 800ab56:	ee07 3a90 	vmov	s15, r3
 800ab5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab5e:	eddf 6a58 	vldr	s13, [pc, #352]	; 800acc0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ab62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ab66:	4b51      	ldr	r3, [pc, #324]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab6e:	ee07 3a90 	vmov	s15, r3
 800ab72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ab76:	ed97 6a02 	vldr	s12, [r7, #8]
 800ab7a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800acbc <HAL_RCC_GetSysClockFreq+0x2e4>
 800ab7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ab82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ab86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ab8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ab96:	e065      	b.n	800ac64 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800ab98:	693b      	ldr	r3, [r7, #16]
 800ab9a:	ee07 3a90 	vmov	s15, r3
 800ab9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aba2:	eddf 6a48 	vldr	s13, [pc, #288]	; 800acc4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800aba6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800abaa:	4b40      	ldr	r3, [pc, #256]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800abac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abb2:	ee07 3a90 	vmov	s15, r3
 800abb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abba:	ed97 6a02 	vldr	s12, [r7, #8]
 800abbe:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800acbc <HAL_RCC_GetSysClockFreq+0x2e4>
 800abc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800abc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800abca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800abce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800abd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800abda:	e043      	b.n	800ac64 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800abdc:	693b      	ldr	r3, [r7, #16]
 800abde:	ee07 3a90 	vmov	s15, r3
 800abe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abe6:	eddf 6a38 	vldr	s13, [pc, #224]	; 800acc8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800abea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800abee:	4b2f      	ldr	r3, [pc, #188]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800abf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abf6:	ee07 3a90 	vmov	s15, r3
 800abfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abfe:	ed97 6a02 	vldr	s12, [r7, #8]
 800ac02:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800acbc <HAL_RCC_GetSysClockFreq+0x2e4>
 800ac06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac1e:	e021      	b.n	800ac64 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	ee07 3a90 	vmov	s15, r3
 800ac26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac2a:	eddf 6a26 	vldr	s13, [pc, #152]	; 800acc4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ac2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac32:	4b1e      	ldr	r3, [pc, #120]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac3a:	ee07 3a90 	vmov	s15, r3
 800ac3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac42:	ed97 6a02 	vldr	s12, [r7, #8]
 800ac46:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800acbc <HAL_RCC_GetSysClockFreq+0x2e4>
 800ac4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac62:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800ac64:	4b11      	ldr	r3, [pc, #68]	; (800acac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac68:	0a5b      	lsrs	r3, r3, #9
 800ac6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac6e:	3301      	adds	r3, #1
 800ac70:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	ee07 3a90 	vmov	s15, r3
 800ac78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ac7c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ac80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac88:	ee17 3a90 	vmov	r3, s15
 800ac8c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800ac8e:	e005      	b.n	800ac9c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800ac90:	2300      	movs	r3, #0
 800ac92:	61bb      	str	r3, [r7, #24]
    break;
 800ac94:	e002      	b.n	800ac9c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800ac96:	4b07      	ldr	r3, [pc, #28]	; (800acb4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ac98:	61bb      	str	r3, [r7, #24]
    break;
 800ac9a:	bf00      	nop
  }

  return sysclockfreq;
 800ac9c:	69bb      	ldr	r3, [r7, #24]
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	3724      	adds	r7, #36	; 0x24
 800aca2:	46bd      	mov	sp, r7
 800aca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca8:	4770      	bx	lr
 800acaa:	bf00      	nop
 800acac:	58024400 	.word	0x58024400
 800acb0:	03d09000 	.word	0x03d09000
 800acb4:	003d0900 	.word	0x003d0900
 800acb8:	02625a00 	.word	0x02625a00
 800acbc:	46000000 	.word	0x46000000
 800acc0:	4c742400 	.word	0x4c742400
 800acc4:	4a742400 	.word	0x4a742400
 800acc8:	4c189680 	.word	0x4c189680

0800accc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b082      	sub	sp, #8
 800acd0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800acd2:	f7ff fe81 	bl	800a9d8 <HAL_RCC_GetSysClockFreq>
 800acd6:	4602      	mov	r2, r0
 800acd8:	4b10      	ldr	r3, [pc, #64]	; (800ad1c <HAL_RCC_GetHCLKFreq+0x50>)
 800acda:	699b      	ldr	r3, [r3, #24]
 800acdc:	0a1b      	lsrs	r3, r3, #8
 800acde:	f003 030f 	and.w	r3, r3, #15
 800ace2:	490f      	ldr	r1, [pc, #60]	; (800ad20 <HAL_RCC_GetHCLKFreq+0x54>)
 800ace4:	5ccb      	ldrb	r3, [r1, r3]
 800ace6:	f003 031f 	and.w	r3, r3, #31
 800acea:	fa22 f303 	lsr.w	r3, r2, r3
 800acee:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800acf0:	4b0a      	ldr	r3, [pc, #40]	; (800ad1c <HAL_RCC_GetHCLKFreq+0x50>)
 800acf2:	699b      	ldr	r3, [r3, #24]
 800acf4:	f003 030f 	and.w	r3, r3, #15
 800acf8:	4a09      	ldr	r2, [pc, #36]	; (800ad20 <HAL_RCC_GetHCLKFreq+0x54>)
 800acfa:	5cd3      	ldrb	r3, [r2, r3]
 800acfc:	f003 031f 	and.w	r3, r3, #31
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	fa22 f303 	lsr.w	r3, r2, r3
 800ad06:	4a07      	ldr	r2, [pc, #28]	; (800ad24 <HAL_RCC_GetHCLKFreq+0x58>)
 800ad08:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ad0a:	4a07      	ldr	r2, [pc, #28]	; (800ad28 <HAL_RCC_GetHCLKFreq+0x5c>)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800ad10:	4b04      	ldr	r3, [pc, #16]	; (800ad24 <HAL_RCC_GetHCLKFreq+0x58>)
 800ad12:	681b      	ldr	r3, [r3, #0]
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	3708      	adds	r7, #8
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}
 800ad1c:	58024400 	.word	0x58024400
 800ad20:	08011d5c 	.word	0x08011d5c
 800ad24:	2400001c 	.word	0x2400001c
 800ad28:	24000018 	.word	0x24000018

0800ad2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800ad30:	f7ff ffcc 	bl	800accc <HAL_RCC_GetHCLKFreq>
 800ad34:	4602      	mov	r2, r0
 800ad36:	4b06      	ldr	r3, [pc, #24]	; (800ad50 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ad38:	69db      	ldr	r3, [r3, #28]
 800ad3a:	091b      	lsrs	r3, r3, #4
 800ad3c:	f003 0307 	and.w	r3, r3, #7
 800ad40:	4904      	ldr	r1, [pc, #16]	; (800ad54 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ad42:	5ccb      	ldrb	r3, [r1, r3]
 800ad44:	f003 031f 	and.w	r3, r3, #31
 800ad48:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	bd80      	pop	{r7, pc}
 800ad50:	58024400 	.word	0x58024400
 800ad54:	08011d5c 	.word	0x08011d5c

0800ad58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800ad5c:	f7ff ffb6 	bl	800accc <HAL_RCC_GetHCLKFreq>
 800ad60:	4602      	mov	r2, r0
 800ad62:	4b06      	ldr	r3, [pc, #24]	; (800ad7c <HAL_RCC_GetPCLK2Freq+0x24>)
 800ad64:	69db      	ldr	r3, [r3, #28]
 800ad66:	0a1b      	lsrs	r3, r3, #8
 800ad68:	f003 0307 	and.w	r3, r3, #7
 800ad6c:	4904      	ldr	r1, [pc, #16]	; (800ad80 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ad6e:	5ccb      	ldrb	r3, [r1, r3]
 800ad70:	f003 031f 	and.w	r3, r3, #31
 800ad74:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	bd80      	pop	{r7, pc}
 800ad7c:	58024400 	.word	0x58024400
 800ad80:	08011d5c 	.word	0x08011d5c

0800ad84 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b086      	sub	sp, #24
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ad90:	2300      	movs	r3, #0
 800ad92:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d03f      	beq.n	800ae20 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ada4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ada8:	d02a      	beq.n	800ae00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800adaa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800adae:	d824      	bhi.n	800adfa <HAL_RCCEx_PeriphCLKConfig+0x76>
 800adb0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800adb4:	d018      	beq.n	800ade8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800adb6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800adba:	d81e      	bhi.n	800adfa <HAL_RCCEx_PeriphCLKConfig+0x76>
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d003      	beq.n	800adc8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800adc0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800adc4:	d007      	beq.n	800add6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800adc6:	e018      	b.n	800adfa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800adc8:	4ba3      	ldr	r3, [pc, #652]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800adca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adcc:	4aa2      	ldr	r2, [pc, #648]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800adce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800add2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800add4:	e015      	b.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	3304      	adds	r3, #4
 800adda:	2102      	movs	r1, #2
 800addc:	4618      	mov	r0, r3
 800adde:	f001 f9d5 	bl	800c18c <RCCEx_PLL2_Config>
 800ade2:	4603      	mov	r3, r0
 800ade4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800ade6:	e00c      	b.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	3324      	adds	r3, #36	; 0x24
 800adec:	2102      	movs	r1, #2
 800adee:	4618      	mov	r0, r3
 800adf0:	f001 fa7e 	bl	800c2f0 <RCCEx_PLL3_Config>
 800adf4:	4603      	mov	r3, r0
 800adf6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800adf8:	e003      	b.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800adfa:	2301      	movs	r3, #1
 800adfc:	75fb      	strb	r3, [r7, #23]
      break;
 800adfe:	e000      	b.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800ae00:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ae02:	7dfb      	ldrb	r3, [r7, #23]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d109      	bne.n	800ae1c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800ae08:	4b93      	ldr	r3, [pc, #588]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae0c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae14:	4990      	ldr	r1, [pc, #576]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae16:	4313      	orrs	r3, r2
 800ae18:	650b      	str	r3, [r1, #80]	; 0x50
 800ae1a:	e001      	b.n	800ae20 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae1c:	7dfb      	ldrb	r3, [r7, #23]
 800ae1e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d03d      	beq.n	800aea8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae30:	2b04      	cmp	r3, #4
 800ae32:	d826      	bhi.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800ae34:	a201      	add	r2, pc, #4	; (adr r2, 800ae3c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800ae36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae3a:	bf00      	nop
 800ae3c:	0800ae51 	.word	0x0800ae51
 800ae40:	0800ae5f 	.word	0x0800ae5f
 800ae44:	0800ae71 	.word	0x0800ae71
 800ae48:	0800ae89 	.word	0x0800ae89
 800ae4c:	0800ae89 	.word	0x0800ae89
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae50:	4b81      	ldr	r3, [pc, #516]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae54:	4a80      	ldr	r2, [pc, #512]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae5a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800ae5c:	e015      	b.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	3304      	adds	r3, #4
 800ae62:	2100      	movs	r1, #0
 800ae64:	4618      	mov	r0, r3
 800ae66:	f001 f991 	bl	800c18c <RCCEx_PLL2_Config>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800ae6e:	e00c      	b.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	3324      	adds	r3, #36	; 0x24
 800ae74:	2100      	movs	r1, #0
 800ae76:	4618      	mov	r0, r3
 800ae78:	f001 fa3a 	bl	800c2f0 <RCCEx_PLL3_Config>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800ae80:	e003      	b.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ae82:	2301      	movs	r3, #1
 800ae84:	75fb      	strb	r3, [r7, #23]
      break;
 800ae86:	e000      	b.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800ae88:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ae8a:	7dfb      	ldrb	r3, [r7, #23]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d109      	bne.n	800aea4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ae90:	4b71      	ldr	r3, [pc, #452]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae94:	f023 0207 	bic.w	r2, r3, #7
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae9c:	496e      	ldr	r1, [pc, #440]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	650b      	str	r3, [r1, #80]	; 0x50
 800aea2:	e001      	b.n	800aea8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aea4:	7dfb      	ldrb	r3, [r7, #23]
 800aea6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d042      	beq.n	800af3a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aeb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aebc:	d02b      	beq.n	800af16 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800aebe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aec2:	d825      	bhi.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800aec4:	2bc0      	cmp	r3, #192	; 0xc0
 800aec6:	d028      	beq.n	800af1a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800aec8:	2bc0      	cmp	r3, #192	; 0xc0
 800aeca:	d821      	bhi.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800aecc:	2b80      	cmp	r3, #128	; 0x80
 800aece:	d016      	beq.n	800aefe <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800aed0:	2b80      	cmp	r3, #128	; 0x80
 800aed2:	d81d      	bhi.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d002      	beq.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800aed8:	2b40      	cmp	r3, #64	; 0x40
 800aeda:	d007      	beq.n	800aeec <HAL_RCCEx_PeriphCLKConfig+0x168>
 800aedc:	e018      	b.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aede:	4b5e      	ldr	r3, [pc, #376]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800aee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aee2:	4a5d      	ldr	r2, [pc, #372]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800aee4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aee8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800aeea:	e017      	b.n	800af1c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	3304      	adds	r3, #4
 800aef0:	2100      	movs	r1, #0
 800aef2:	4618      	mov	r0, r3
 800aef4:	f001 f94a 	bl	800c18c <RCCEx_PLL2_Config>
 800aef8:	4603      	mov	r3, r0
 800aefa:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800aefc:	e00e      	b.n	800af1c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	3324      	adds	r3, #36	; 0x24
 800af02:	2100      	movs	r1, #0
 800af04:	4618      	mov	r0, r3
 800af06:	f001 f9f3 	bl	800c2f0 <RCCEx_PLL3_Config>
 800af0a:	4603      	mov	r3, r0
 800af0c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800af0e:	e005      	b.n	800af1c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800af10:	2301      	movs	r3, #1
 800af12:	75fb      	strb	r3, [r7, #23]
      break;
 800af14:	e002      	b.n	800af1c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800af16:	bf00      	nop
 800af18:	e000      	b.n	800af1c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800af1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800af1c:	7dfb      	ldrb	r3, [r7, #23]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d109      	bne.n	800af36 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800af22:	4b4d      	ldr	r3, [pc, #308]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800af24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af26:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af2e:	494a      	ldr	r1, [pc, #296]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800af30:	4313      	orrs	r3, r2
 800af32:	650b      	str	r3, [r1, #80]	; 0x50
 800af34:	e001      	b.n	800af3a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af36:	7dfb      	ldrb	r3, [r7, #23]
 800af38:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af42:	2b00      	cmp	r3, #0
 800af44:	d049      	beq.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800af4c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800af50:	d030      	beq.n	800afb4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800af52:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800af56:	d82a      	bhi.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800af58:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800af5c:	d02c      	beq.n	800afb8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800af5e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800af62:	d824      	bhi.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800af64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800af68:	d018      	beq.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800af6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800af6e:	d81e      	bhi.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800af70:	2b00      	cmp	r3, #0
 800af72:	d003      	beq.n	800af7c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800af74:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800af78:	d007      	beq.n	800af8a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800af7a:	e018      	b.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af7c:	4b36      	ldr	r3, [pc, #216]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800af7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af80:	4a35      	ldr	r2, [pc, #212]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800af82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af86:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800af88:	e017      	b.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	3304      	adds	r3, #4
 800af8e:	2100      	movs	r1, #0
 800af90:	4618      	mov	r0, r3
 800af92:	f001 f8fb 	bl	800c18c <RCCEx_PLL2_Config>
 800af96:	4603      	mov	r3, r0
 800af98:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800af9a:	e00e      	b.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	3324      	adds	r3, #36	; 0x24
 800afa0:	2100      	movs	r1, #0
 800afa2:	4618      	mov	r0, r3
 800afa4:	f001 f9a4 	bl	800c2f0 <RCCEx_PLL3_Config>
 800afa8:	4603      	mov	r3, r0
 800afaa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800afac:	e005      	b.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800afae:	2301      	movs	r3, #1
 800afb0:	75fb      	strb	r3, [r7, #23]
      break;
 800afb2:	e002      	b.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800afb4:	bf00      	nop
 800afb6:	e000      	b.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800afb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800afba:	7dfb      	ldrb	r3, [r7, #23]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d10a      	bne.n	800afd6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800afc0:	4b25      	ldr	r3, [pc, #148]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800afc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afc4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800afce:	4922      	ldr	r1, [pc, #136]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800afd0:	4313      	orrs	r3, r2
 800afd2:	658b      	str	r3, [r1, #88]	; 0x58
 800afd4:	e001      	b.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afd6:	7dfb      	ldrb	r3, [r7, #23]
 800afd8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d04b      	beq.n	800b07e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800afec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aff0:	d030      	beq.n	800b054 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800aff2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aff6:	d82a      	bhi.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800aff8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800affc:	d02e      	beq.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800affe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b002:	d824      	bhi.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b004:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b008:	d018      	beq.n	800b03c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800b00a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b00e:	d81e      	bhi.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b010:	2b00      	cmp	r3, #0
 800b012:	d003      	beq.n	800b01c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800b014:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b018:	d007      	beq.n	800b02a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800b01a:	e018      	b.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b01c:	4b0e      	ldr	r3, [pc, #56]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b01e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b020:	4a0d      	ldr	r2, [pc, #52]	; (800b058 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b022:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b026:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b028:	e019      	b.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	3304      	adds	r3, #4
 800b02e:	2100      	movs	r1, #0
 800b030:	4618      	mov	r0, r3
 800b032:	f001 f8ab 	bl	800c18c <RCCEx_PLL2_Config>
 800b036:	4603      	mov	r3, r0
 800b038:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800b03a:	e010      	b.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	3324      	adds	r3, #36	; 0x24
 800b040:	2100      	movs	r1, #0
 800b042:	4618      	mov	r0, r3
 800b044:	f001 f954 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b048:	4603      	mov	r3, r0
 800b04a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b04c:	e007      	b.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800b04e:	2301      	movs	r3, #1
 800b050:	75fb      	strb	r3, [r7, #23]
      break;
 800b052:	e004      	b.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 800b054:	bf00      	nop
 800b056:	e002      	b.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b058:	58024400 	.word	0x58024400
      break;
 800b05c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b05e:	7dfb      	ldrb	r3, [r7, #23]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d10a      	bne.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b064:	4b99      	ldr	r3, [pc, #612]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b068:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b072:	4996      	ldr	r1, [pc, #600]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b074:	4313      	orrs	r3, r2
 800b076:	658b      	str	r3, [r1, #88]	; 0x58
 800b078:	e001      	b.n	800b07e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b07a:	7dfb      	ldrb	r3, [r7, #23]
 800b07c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b086:	2b00      	cmp	r3, #0
 800b088:	d032      	beq.n	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b08e:	2b30      	cmp	r3, #48	; 0x30
 800b090:	d01c      	beq.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0x348>
 800b092:	2b30      	cmp	r3, #48	; 0x30
 800b094:	d817      	bhi.n	800b0c6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800b096:	2b20      	cmp	r3, #32
 800b098:	d00c      	beq.n	800b0b4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800b09a:	2b20      	cmp	r3, #32
 800b09c:	d813      	bhi.n	800b0c6 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d016      	beq.n	800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800b0a2:	2b10      	cmp	r3, #16
 800b0a4:	d10f      	bne.n	800b0c6 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0a6:	4b89      	ldr	r3, [pc, #548]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b0a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0aa:	4a88      	ldr	r2, [pc, #544]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b0ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0b0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800b0b2:	e00e      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	3304      	adds	r3, #4
 800b0b8:	2102      	movs	r1, #2
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f001 f866 	bl	800c18c <RCCEx_PLL2_Config>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800b0c4:	e005      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	75fb      	strb	r3, [r7, #23]
      break;
 800b0ca:	e002      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800b0cc:	bf00      	nop
 800b0ce:	e000      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800b0d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b0d2:	7dfb      	ldrb	r3, [r7, #23]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d109      	bne.n	800b0ec <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b0d8:	4b7c      	ldr	r3, [pc, #496]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b0da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b0dc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0e4:	4979      	ldr	r1, [pc, #484]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	64cb      	str	r3, [r1, #76]	; 0x4c
 800b0ea:	e001      	b.n	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0ec:	7dfb      	ldrb	r3, [r7, #23]
 800b0ee:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d047      	beq.n	800b18c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b100:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b104:	d030      	beq.n	800b168 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b106:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b10a:	d82a      	bhi.n	800b162 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b10c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b110:	d02c      	beq.n	800b16c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800b112:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b116:	d824      	bhi.n	800b162 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b118:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b11c:	d018      	beq.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800b11e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b122:	d81e      	bhi.n	800b162 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b124:	2b00      	cmp	r3, #0
 800b126:	d003      	beq.n	800b130 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800b128:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b12c:	d007      	beq.n	800b13e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800b12e:	e018      	b.n	800b162 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b130:	4b66      	ldr	r3, [pc, #408]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b134:	4a65      	ldr	r2, [pc, #404]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b13a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b13c:	e017      	b.n	800b16e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	3304      	adds	r3, #4
 800b142:	2100      	movs	r1, #0
 800b144:	4618      	mov	r0, r3
 800b146:	f001 f821 	bl	800c18c <RCCEx_PLL2_Config>
 800b14a:	4603      	mov	r3, r0
 800b14c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b14e:	e00e      	b.n	800b16e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	3324      	adds	r3, #36	; 0x24
 800b154:	2100      	movs	r1, #0
 800b156:	4618      	mov	r0, r3
 800b158:	f001 f8ca 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b15c:	4603      	mov	r3, r0
 800b15e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b160:	e005      	b.n	800b16e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b162:	2301      	movs	r3, #1
 800b164:	75fb      	strb	r3, [r7, #23]
      break;
 800b166:	e002      	b.n	800b16e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800b168:	bf00      	nop
 800b16a:	e000      	b.n	800b16e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800b16c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b16e:	7dfb      	ldrb	r3, [r7, #23]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d109      	bne.n	800b188 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b174:	4b55      	ldr	r3, [pc, #340]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b176:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b178:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b180:	4952      	ldr	r1, [pc, #328]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b182:	4313      	orrs	r3, r2
 800b184:	650b      	str	r3, [r1, #80]	; 0x50
 800b186:	e001      	b.n	800b18c <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b188:	7dfb      	ldrb	r3, [r7, #23]
 800b18a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b194:	2b00      	cmp	r3, #0
 800b196:	d049      	beq.n	800b22c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b19c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b1a0:	d02e      	beq.n	800b200 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800b1a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b1a6:	d828      	bhi.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b1a8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b1ac:	d02a      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800b1ae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b1b2:	d822      	bhi.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b1b4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b1b8:	d026      	beq.n	800b208 <HAL_RCCEx_PeriphCLKConfig+0x484>
 800b1ba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b1be:	d81c      	bhi.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b1c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b1c4:	d010      	beq.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0x464>
 800b1c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b1ca:	d816      	bhi.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d01d      	beq.n	800b20c <HAL_RCCEx_PeriphCLKConfig+0x488>
 800b1d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1d4:	d111      	bne.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	3304      	adds	r3, #4
 800b1da:	2101      	movs	r1, #1
 800b1dc:	4618      	mov	r0, r3
 800b1de:	f000 ffd5 	bl	800c18c <RCCEx_PLL2_Config>
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800b1e6:	e012      	b.n	800b20e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	3324      	adds	r3, #36	; 0x24
 800b1ec:	2101      	movs	r1, #1
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f001 f87e 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800b1f8:	e009      	b.n	800b20e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	75fb      	strb	r3, [r7, #23]
      break;
 800b1fe:	e006      	b.n	800b20e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b200:	bf00      	nop
 800b202:	e004      	b.n	800b20e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b204:	bf00      	nop
 800b206:	e002      	b.n	800b20e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b208:	bf00      	nop
 800b20a:	e000      	b.n	800b20e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b20c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b20e:	7dfb      	ldrb	r3, [r7, #23]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d109      	bne.n	800b228 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b214:	4b2d      	ldr	r3, [pc, #180]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b216:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b218:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b220:	492a      	ldr	r1, [pc, #168]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b222:	4313      	orrs	r3, r2
 800b224:	650b      	str	r3, [r1, #80]	; 0x50
 800b226:	e001      	b.n	800b22c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b228:	7dfb      	ldrb	r3, [r7, #23]
 800b22a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b234:	2b00      	cmp	r3, #0
 800b236:	d04d      	beq.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b23e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b242:	d02e      	beq.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800b244:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b248:	d828      	bhi.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b24a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b24e:	d02a      	beq.n	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800b250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b254:	d822      	bhi.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b256:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b25a:	d026      	beq.n	800b2aa <HAL_RCCEx_PeriphCLKConfig+0x526>
 800b25c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b260:	d81c      	bhi.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b262:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b266:	d010      	beq.n	800b28a <HAL_RCCEx_PeriphCLKConfig+0x506>
 800b268:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b26c:	d816      	bhi.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d01d      	beq.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800b272:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b276:	d111      	bne.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	3304      	adds	r3, #4
 800b27c:	2101      	movs	r1, #1
 800b27e:	4618      	mov	r0, r3
 800b280:	f000 ff84 	bl	800c18c <RCCEx_PLL2_Config>
 800b284:	4603      	mov	r3, r0
 800b286:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800b288:	e012      	b.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	3324      	adds	r3, #36	; 0x24
 800b28e:	2101      	movs	r1, #1
 800b290:	4618      	mov	r0, r3
 800b292:	f001 f82d 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b296:	4603      	mov	r3, r0
 800b298:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800b29a:	e009      	b.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800b29c:	2301      	movs	r3, #1
 800b29e:	75fb      	strb	r3, [r7, #23]
      break;
 800b2a0:	e006      	b.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b2a2:	bf00      	nop
 800b2a4:	e004      	b.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b2a6:	bf00      	nop
 800b2a8:	e002      	b.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b2aa:	bf00      	nop
 800b2ac:	e000      	b.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b2ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b2b0:	7dfb      	ldrb	r3, [r7, #23]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d10c      	bne.n	800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b2b6:	4b05      	ldr	r3, [pc, #20]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b2b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b2ba:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b2c4:	4901      	ldr	r1, [pc, #4]	; (800b2cc <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	658b      	str	r3, [r1, #88]	; 0x58
 800b2ca:	e003      	b.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x550>
 800b2cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2d0:	7dfb      	ldrb	r3, [r7, #23]
 800b2d2:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d02f      	beq.n	800b340 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b2e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b2e8:	d00e      	beq.n	800b308 <HAL_RCCEx_PeriphCLKConfig+0x584>
 800b2ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b2ee:	d814      	bhi.n	800b31a <HAL_RCCEx_PeriphCLKConfig+0x596>
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d015      	beq.n	800b320 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 800b2f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b2f8:	d10f      	bne.n	800b31a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2fa:	4baf      	ldr	r3, [pc, #700]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b2fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2fe:	4aae      	ldr	r2, [pc, #696]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b300:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b304:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800b306:	e00c      	b.n	800b322 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	3304      	adds	r3, #4
 800b30c:	2101      	movs	r1, #1
 800b30e:	4618      	mov	r0, r3
 800b310:	f000 ff3c 	bl	800c18c <RCCEx_PLL2_Config>
 800b314:	4603      	mov	r3, r0
 800b316:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800b318:	e003      	b.n	800b322 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b31a:	2301      	movs	r3, #1
 800b31c:	75fb      	strb	r3, [r7, #23]
      break;
 800b31e:	e000      	b.n	800b322 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 800b320:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b322:	7dfb      	ldrb	r3, [r7, #23]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d109      	bne.n	800b33c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b328:	4ba3      	ldr	r3, [pc, #652]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b32a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b32c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b334:	49a0      	ldr	r1, [pc, #640]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b336:	4313      	orrs	r3, r2
 800b338:	650b      	str	r3, [r1, #80]	; 0x50
 800b33a:	e001      	b.n	800b340 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b33c:	7dfb      	ldrb	r3, [r7, #23]
 800b33e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d032      	beq.n	800b3b2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b350:	2b03      	cmp	r3, #3
 800b352:	d81b      	bhi.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x608>
 800b354:	a201      	add	r2, pc, #4	; (adr r2, 800b35c <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800b356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b35a:	bf00      	nop
 800b35c:	0800b393 	.word	0x0800b393
 800b360:	0800b36d 	.word	0x0800b36d
 800b364:	0800b37b 	.word	0x0800b37b
 800b368:	0800b393 	.word	0x0800b393
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b36c:	4b92      	ldr	r3, [pc, #584]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b36e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b370:	4a91      	ldr	r2, [pc, #580]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b372:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b376:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800b378:	e00c      	b.n	800b394 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	3304      	adds	r3, #4
 800b37e:	2102      	movs	r1, #2
 800b380:	4618      	mov	r0, r3
 800b382:	f000 ff03 	bl	800c18c <RCCEx_PLL2_Config>
 800b386:	4603      	mov	r3, r0
 800b388:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800b38a:	e003      	b.n	800b394 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800b38c:	2301      	movs	r3, #1
 800b38e:	75fb      	strb	r3, [r7, #23]
      break;
 800b390:	e000      	b.n	800b394 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800b392:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b394:	7dfb      	ldrb	r3, [r7, #23]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d109      	bne.n	800b3ae <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b39a:	4b87      	ldr	r3, [pc, #540]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b39c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b39e:	f023 0203 	bic.w	r2, r3, #3
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3a6:	4984      	ldr	r1, [pc, #528]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b3a8:	4313      	orrs	r3, r2
 800b3aa:	64cb      	str	r3, [r1, #76]	; 0x4c
 800b3ac:	e001      	b.n	800b3b2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3ae:	7dfb      	ldrb	r3, [r7, #23]
 800b3b0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	f000 8086 	beq.w	800b4cc <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b3c0:	4b7e      	ldr	r3, [pc, #504]	; (800b5bc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	4a7d      	ldr	r2, [pc, #500]	; (800b5bc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800b3c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b3ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b3cc:	f7f9 f876 	bl	80044bc <HAL_GetTick>
 800b3d0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b3d2:	e009      	b.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b3d4:	f7f9 f872 	bl	80044bc <HAL_GetTick>
 800b3d8:	4602      	mov	r2, r0
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	1ad3      	subs	r3, r2, r3
 800b3de:	2b64      	cmp	r3, #100	; 0x64
 800b3e0:	d902      	bls.n	800b3e8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800b3e2:	2303      	movs	r3, #3
 800b3e4:	75fb      	strb	r3, [r7, #23]
        break;
 800b3e6:	e005      	b.n	800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b3e8:	4b74      	ldr	r3, [pc, #464]	; (800b5bc <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d0ef      	beq.n	800b3d4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800b3f4:	7dfb      	ldrb	r3, [r7, #23]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d166      	bne.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b3fa:	4b6f      	ldr	r3, [pc, #444]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b3fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b404:	4053      	eors	r3, r2
 800b406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d013      	beq.n	800b436 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b40e:	4b6a      	ldr	r3, [pc, #424]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b416:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b418:	4b67      	ldr	r3, [pc, #412]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b41a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b41c:	4a66      	ldr	r2, [pc, #408]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b41e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b422:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b424:	4b64      	ldr	r3, [pc, #400]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b428:	4a63      	ldr	r2, [pc, #396]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b42a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b42e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b430:	4a61      	ldr	r2, [pc, #388]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b43c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b440:	d115      	bne.n	800b46e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b442:	f7f9 f83b 	bl	80044bc <HAL_GetTick>
 800b446:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b448:	e00b      	b.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b44a:	f7f9 f837 	bl	80044bc <HAL_GetTick>
 800b44e:	4602      	mov	r2, r0
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	1ad3      	subs	r3, r2, r3
 800b454:	f241 3288 	movw	r2, #5000	; 0x1388
 800b458:	4293      	cmp	r3, r2
 800b45a:	d902      	bls.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800b45c:	2303      	movs	r3, #3
 800b45e:	75fb      	strb	r3, [r7, #23]
            break;
 800b460:	e005      	b.n	800b46e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b462:	4b55      	ldr	r3, [pc, #340]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b466:	f003 0302 	and.w	r3, r3, #2
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d0ed      	beq.n	800b44a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800b46e:	7dfb      	ldrb	r3, [r7, #23]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d126      	bne.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b47a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b47e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b482:	d10d      	bne.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800b484:	4b4c      	ldr	r3, [pc, #304]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b486:	691b      	ldr	r3, [r3, #16]
 800b488:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b492:	0919      	lsrs	r1, r3, #4
 800b494:	4b4a      	ldr	r3, [pc, #296]	; (800b5c0 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 800b496:	400b      	ands	r3, r1
 800b498:	4947      	ldr	r1, [pc, #284]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b49a:	4313      	orrs	r3, r2
 800b49c:	610b      	str	r3, [r1, #16]
 800b49e:	e005      	b.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x728>
 800b4a0:	4b45      	ldr	r3, [pc, #276]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b4a2:	691b      	ldr	r3, [r3, #16]
 800b4a4:	4a44      	ldr	r2, [pc, #272]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b4a6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b4aa:	6113      	str	r3, [r2, #16]
 800b4ac:	4b42      	ldr	r3, [pc, #264]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b4ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b4b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b4ba:	493f      	ldr	r1, [pc, #252]	; (800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b4bc:	4313      	orrs	r3, r2
 800b4be:	670b      	str	r3, [r1, #112]	; 0x70
 800b4c0:	e004      	b.n	800b4cc <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b4c2:	7dfb      	ldrb	r3, [r7, #23]
 800b4c4:	75bb      	strb	r3, [r7, #22]
 800b4c6:	e001      	b.n	800b4cc <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4c8:	7dfb      	ldrb	r3, [r7, #23]
 800b4ca:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f003 0301 	and.w	r3, r3, #1
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	f000 8085 	beq.w	800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b4de:	2b28      	cmp	r3, #40	; 0x28
 800b4e0:	d866      	bhi.n	800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800b4e2:	a201      	add	r2, pc, #4	; (adr r2, 800b4e8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800b4e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4e8:	0800b5c5 	.word	0x0800b5c5
 800b4ec:	0800b5b1 	.word	0x0800b5b1
 800b4f0:	0800b5b1 	.word	0x0800b5b1
 800b4f4:	0800b5b1 	.word	0x0800b5b1
 800b4f8:	0800b5b1 	.word	0x0800b5b1
 800b4fc:	0800b5b1 	.word	0x0800b5b1
 800b500:	0800b5b1 	.word	0x0800b5b1
 800b504:	0800b5b1 	.word	0x0800b5b1
 800b508:	0800b58d 	.word	0x0800b58d
 800b50c:	0800b5b1 	.word	0x0800b5b1
 800b510:	0800b5b1 	.word	0x0800b5b1
 800b514:	0800b5b1 	.word	0x0800b5b1
 800b518:	0800b5b1 	.word	0x0800b5b1
 800b51c:	0800b5b1 	.word	0x0800b5b1
 800b520:	0800b5b1 	.word	0x0800b5b1
 800b524:	0800b5b1 	.word	0x0800b5b1
 800b528:	0800b59f 	.word	0x0800b59f
 800b52c:	0800b5b1 	.word	0x0800b5b1
 800b530:	0800b5b1 	.word	0x0800b5b1
 800b534:	0800b5b1 	.word	0x0800b5b1
 800b538:	0800b5b1 	.word	0x0800b5b1
 800b53c:	0800b5b1 	.word	0x0800b5b1
 800b540:	0800b5b1 	.word	0x0800b5b1
 800b544:	0800b5b1 	.word	0x0800b5b1
 800b548:	0800b5c5 	.word	0x0800b5c5
 800b54c:	0800b5b1 	.word	0x0800b5b1
 800b550:	0800b5b1 	.word	0x0800b5b1
 800b554:	0800b5b1 	.word	0x0800b5b1
 800b558:	0800b5b1 	.word	0x0800b5b1
 800b55c:	0800b5b1 	.word	0x0800b5b1
 800b560:	0800b5b1 	.word	0x0800b5b1
 800b564:	0800b5b1 	.word	0x0800b5b1
 800b568:	0800b5c5 	.word	0x0800b5c5
 800b56c:	0800b5b1 	.word	0x0800b5b1
 800b570:	0800b5b1 	.word	0x0800b5b1
 800b574:	0800b5b1 	.word	0x0800b5b1
 800b578:	0800b5b1 	.word	0x0800b5b1
 800b57c:	0800b5b1 	.word	0x0800b5b1
 800b580:	0800b5b1 	.word	0x0800b5b1
 800b584:	0800b5b1 	.word	0x0800b5b1
 800b588:	0800b5c5 	.word	0x0800b5c5
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	3304      	adds	r3, #4
 800b590:	2101      	movs	r1, #1
 800b592:	4618      	mov	r0, r3
 800b594:	f000 fdfa 	bl	800c18c <RCCEx_PLL2_Config>
 800b598:	4603      	mov	r3, r0
 800b59a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800b59c:	e013      	b.n	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	3324      	adds	r3, #36	; 0x24
 800b5a2:	2101      	movs	r1, #1
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	f000 fea3 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800b5ae:	e00a      	b.n	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	75fb      	strb	r3, [r7, #23]
      break;
 800b5b4:	e007      	b.n	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800b5b6:	bf00      	nop
 800b5b8:	58024400 	.word	0x58024400
 800b5bc:	58024800 	.word	0x58024800
 800b5c0:	00ffffcf 	.word	0x00ffffcf
      break;
 800b5c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b5c6:	7dfb      	ldrb	r3, [r7, #23]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d109      	bne.n	800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b5cc:	4b96      	ldr	r3, [pc, #600]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b5ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5d0:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b5d8:	4993      	ldr	r1, [pc, #588]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b5da:	4313      	orrs	r3, r2
 800b5dc:	654b      	str	r3, [r1, #84]	; 0x54
 800b5de:	e001      	b.n	800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5e0:	7dfb      	ldrb	r3, [r7, #23]
 800b5e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f003 0302 	and.w	r3, r3, #2
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d038      	beq.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b5f4:	2b05      	cmp	r3, #5
 800b5f6:	d821      	bhi.n	800b63c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800b5f8:	a201      	add	r2, pc, #4	; (adr r2, 800b600 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800b5fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5fe:	bf00      	nop
 800b600:	0800b643 	.word	0x0800b643
 800b604:	0800b619 	.word	0x0800b619
 800b608:	0800b62b 	.word	0x0800b62b
 800b60c:	0800b643 	.word	0x0800b643
 800b610:	0800b643 	.word	0x0800b643
 800b614:	0800b643 	.word	0x0800b643
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	3304      	adds	r3, #4
 800b61c:	2101      	movs	r1, #1
 800b61e:	4618      	mov	r0, r3
 800b620:	f000 fdb4 	bl	800c18c <RCCEx_PLL2_Config>
 800b624:	4603      	mov	r3, r0
 800b626:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800b628:	e00c      	b.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	3324      	adds	r3, #36	; 0x24
 800b62e:	2101      	movs	r1, #1
 800b630:	4618      	mov	r0, r3
 800b632:	f000 fe5d 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b636:	4603      	mov	r3, r0
 800b638:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800b63a:	e003      	b.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b63c:	2301      	movs	r3, #1
 800b63e:	75fb      	strb	r3, [r7, #23]
      break;
 800b640:	e000      	b.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 800b642:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b644:	7dfb      	ldrb	r3, [r7, #23]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d109      	bne.n	800b65e <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b64a:	4b77      	ldr	r3, [pc, #476]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b64c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b64e:	f023 0207 	bic.w	r2, r3, #7
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b656:	4974      	ldr	r1, [pc, #464]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b658:	4313      	orrs	r3, r2
 800b65a:	654b      	str	r3, [r1, #84]	; 0x54
 800b65c:	e001      	b.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b65e:	7dfb      	ldrb	r3, [r7, #23]
 800b660:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f003 0304 	and.w	r3, r3, #4
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d03a      	beq.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b674:	2b05      	cmp	r3, #5
 800b676:	d821      	bhi.n	800b6bc <HAL_RCCEx_PeriphCLKConfig+0x938>
 800b678:	a201      	add	r2, pc, #4	; (adr r2, 800b680 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 800b67a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b67e:	bf00      	nop
 800b680:	0800b6c3 	.word	0x0800b6c3
 800b684:	0800b699 	.word	0x0800b699
 800b688:	0800b6ab 	.word	0x0800b6ab
 800b68c:	0800b6c3 	.word	0x0800b6c3
 800b690:	0800b6c3 	.word	0x0800b6c3
 800b694:	0800b6c3 	.word	0x0800b6c3
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	3304      	adds	r3, #4
 800b69c:	2101      	movs	r1, #1
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f000 fd74 	bl	800c18c <RCCEx_PLL2_Config>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800b6a8:	e00c      	b.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	3324      	adds	r3, #36	; 0x24
 800b6ae:	2101      	movs	r1, #1
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	f000 fe1d 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800b6ba:	e003      	b.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	75fb      	strb	r3, [r7, #23]
      break;
 800b6c0:	e000      	b.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 800b6c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b6c4:	7dfb      	ldrb	r3, [r7, #23]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d10a      	bne.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b6ca:	4b57      	ldr	r3, [pc, #348]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b6cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6ce:	f023 0207 	bic.w	r2, r3, #7
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6d8:	4953      	ldr	r1, [pc, #332]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	658b      	str	r3, [r1, #88]	; 0x58
 800b6de:	e001      	b.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6e0:	7dfb      	ldrb	r3, [r7, #23]
 800b6e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	f003 0320 	and.w	r3, r3, #32
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d04b      	beq.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b6f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b6fa:	d02e      	beq.n	800b75a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800b6fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b700:	d828      	bhi.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800b702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b706:	d02a      	beq.n	800b75e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800b708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b70c:	d822      	bhi.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800b70e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b712:	d026      	beq.n	800b762 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800b714:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b718:	d81c      	bhi.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800b71a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b71e:	d010      	beq.n	800b742 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 800b720:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b724:	d816      	bhi.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800b726:	2b00      	cmp	r3, #0
 800b728:	d01d      	beq.n	800b766 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 800b72a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b72e:	d111      	bne.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	3304      	adds	r3, #4
 800b734:	2100      	movs	r1, #0
 800b736:	4618      	mov	r0, r3
 800b738:	f000 fd28 	bl	800c18c <RCCEx_PLL2_Config>
 800b73c:	4603      	mov	r3, r0
 800b73e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800b740:	e012      	b.n	800b768 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	3324      	adds	r3, #36	; 0x24
 800b746:	2102      	movs	r1, #2
 800b748:	4618      	mov	r0, r3
 800b74a:	f000 fdd1 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b74e:	4603      	mov	r3, r0
 800b750:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800b752:	e009      	b.n	800b768 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b754:	2301      	movs	r3, #1
 800b756:	75fb      	strb	r3, [r7, #23]
      break;
 800b758:	e006      	b.n	800b768 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800b75a:	bf00      	nop
 800b75c:	e004      	b.n	800b768 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800b75e:	bf00      	nop
 800b760:	e002      	b.n	800b768 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800b762:	bf00      	nop
 800b764:	e000      	b.n	800b768 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800b766:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b768:	7dfb      	ldrb	r3, [r7, #23]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d10a      	bne.n	800b784 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b76e:	4b2e      	ldr	r3, [pc, #184]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b772:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b77c:	492a      	ldr	r1, [pc, #168]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b77e:	4313      	orrs	r3, r2
 800b780:	654b      	str	r3, [r1, #84]	; 0x54
 800b782:	e001      	b.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b784:	7dfb      	ldrb	r3, [r7, #23]
 800b786:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b790:	2b00      	cmp	r3, #0
 800b792:	d04d      	beq.n	800b830 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b79a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b79e:	d02e      	beq.n	800b7fe <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800b7a0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b7a4:	d828      	bhi.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800b7a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7aa:	d02a      	beq.n	800b802 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800b7ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7b0:	d822      	bhi.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800b7b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b7b6:	d026      	beq.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800b7b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b7bc:	d81c      	bhi.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800b7be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b7c2:	d010      	beq.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 800b7c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b7c8:	d816      	bhi.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d01d      	beq.n	800b80a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 800b7ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7d2:	d111      	bne.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	3304      	adds	r3, #4
 800b7d8:	2100      	movs	r1, #0
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f000 fcd6 	bl	800c18c <RCCEx_PLL2_Config>
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800b7e4:	e012      	b.n	800b80c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	3324      	adds	r3, #36	; 0x24
 800b7ea:	2102      	movs	r1, #2
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f000 fd7f 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800b7f6:	e009      	b.n	800b80c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	75fb      	strb	r3, [r7, #23]
      break;
 800b7fc:	e006      	b.n	800b80c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800b7fe:	bf00      	nop
 800b800:	e004      	b.n	800b80c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800b802:	bf00      	nop
 800b804:	e002      	b.n	800b80c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800b806:	bf00      	nop
 800b808:	e000      	b.n	800b80c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800b80a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b80c:	7dfb      	ldrb	r3, [r7, #23]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d10c      	bne.n	800b82c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b812:	4b05      	ldr	r3, [pc, #20]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b816:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b820:	4901      	ldr	r1, [pc, #4]	; (800b828 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800b822:	4313      	orrs	r3, r2
 800b824:	658b      	str	r3, [r1, #88]	; 0x58
 800b826:	e003      	b.n	800b830 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 800b828:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b82c:	7dfb      	ldrb	r3, [r7, #23]
 800b82e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d04b      	beq.n	800b8d4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b842:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b846:	d02e      	beq.n	800b8a6 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800b848:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b84c:	d828      	bhi.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800b84e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b852:	d02a      	beq.n	800b8aa <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800b854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b858:	d822      	bhi.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800b85a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b85e:	d026      	beq.n	800b8ae <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 800b860:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b864:	d81c      	bhi.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800b866:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b86a:	d010      	beq.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800b86c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b870:	d816      	bhi.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800b872:	2b00      	cmp	r3, #0
 800b874:	d01d      	beq.n	800b8b2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800b876:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b87a:	d111      	bne.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	3304      	adds	r3, #4
 800b880:	2100      	movs	r1, #0
 800b882:	4618      	mov	r0, r3
 800b884:	f000 fc82 	bl	800c18c <RCCEx_PLL2_Config>
 800b888:	4603      	mov	r3, r0
 800b88a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800b88c:	e012      	b.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	3324      	adds	r3, #36	; 0x24
 800b892:	2102      	movs	r1, #2
 800b894:	4618      	mov	r0, r3
 800b896:	f000 fd2b 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b89a:	4603      	mov	r3, r0
 800b89c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800b89e:	e009      	b.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	75fb      	strb	r3, [r7, #23]
      break;
 800b8a4:	e006      	b.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800b8a6:	bf00      	nop
 800b8a8:	e004      	b.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800b8aa:	bf00      	nop
 800b8ac:	e002      	b.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800b8ae:	bf00      	nop
 800b8b0:	e000      	b.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800b8b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b8b4:	7dfb      	ldrb	r3, [r7, #23]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d10a      	bne.n	800b8d0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b8ba:	4b9d      	ldr	r3, [pc, #628]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b8bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b8c8:	4999      	ldr	r1, [pc, #612]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b8ca:	4313      	orrs	r3, r2
 800b8cc:	658b      	str	r3, [r1, #88]	; 0x58
 800b8ce:	e001      	b.n	800b8d4 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8d0:	7dfb      	ldrb	r3, [r7, #23]
 800b8d2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f003 0308 	and.w	r3, r3, #8
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d01a      	beq.n	800b916 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b8e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8ea:	d10a      	bne.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	3324      	adds	r3, #36	; 0x24
 800b8f0:	2102      	movs	r1, #2
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f000 fcfc 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d001      	beq.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 800b8fe:	2301      	movs	r3, #1
 800b900:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b902:	4b8b      	ldr	r3, [pc, #556]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b906:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b910:	4987      	ldr	r1, [pc, #540]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b912:	4313      	orrs	r3, r2
 800b914:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	f003 0310 	and.w	r3, r3, #16
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d01a      	beq.n	800b958 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b928:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b92c:	d10a      	bne.n	800b944 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	3324      	adds	r3, #36	; 0x24
 800b932:	2102      	movs	r1, #2
 800b934:	4618      	mov	r0, r3
 800b936:	f000 fcdb 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d001      	beq.n	800b944 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 800b940:	2301      	movs	r3, #1
 800b942:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b944:	4b7a      	ldr	r3, [pc, #488]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b948:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b952:	4977      	ldr	r1, [pc, #476]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b954:	4313      	orrs	r3, r2
 800b956:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b960:	2b00      	cmp	r3, #0
 800b962:	d034      	beq.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b96a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b96e:	d01d      	beq.n	800b9ac <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800b970:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b974:	d817      	bhi.n	800b9a6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800b976:	2b00      	cmp	r3, #0
 800b978:	d003      	beq.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800b97a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b97e:	d009      	beq.n	800b994 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 800b980:	e011      	b.n	800b9a6 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	3304      	adds	r3, #4
 800b986:	2100      	movs	r1, #0
 800b988:	4618      	mov	r0, r3
 800b98a:	f000 fbff 	bl	800c18c <RCCEx_PLL2_Config>
 800b98e:	4603      	mov	r3, r0
 800b990:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800b992:	e00c      	b.n	800b9ae <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	3324      	adds	r3, #36	; 0x24
 800b998:	2102      	movs	r1, #2
 800b99a:	4618      	mov	r0, r3
 800b99c:	f000 fca8 	bl	800c2f0 <RCCEx_PLL3_Config>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800b9a4:	e003      	b.n	800b9ae <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	75fb      	strb	r3, [r7, #23]
      break;
 800b9aa:	e000      	b.n	800b9ae <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 800b9ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b9ae:	7dfb      	ldrb	r3, [r7, #23]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d10a      	bne.n	800b9ca <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b9b4:	4b5e      	ldr	r3, [pc, #376]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b9b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b9c2:	495b      	ldr	r1, [pc, #364]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b9c4:	4313      	orrs	r3, r2
 800b9c6:	658b      	str	r3, [r1, #88]	; 0x58
 800b9c8:	e001      	b.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9ca:	7dfb      	ldrb	r3, [r7, #23]
 800b9cc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d033      	beq.n	800ba42 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b9e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b9e4:	d01c      	beq.n	800ba20 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800b9e6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b9ea:	d816      	bhi.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 800b9ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b9f0:	d003      	beq.n	800b9fa <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800b9f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b9f6:	d007      	beq.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 800b9f8:	e00f      	b.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9fa:	4b4d      	ldr	r3, [pc, #308]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800b9fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9fe:	4a4c      	ldr	r2, [pc, #304]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba04:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800ba06:	e00c      	b.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	3324      	adds	r3, #36	; 0x24
 800ba0c:	2101      	movs	r1, #1
 800ba0e:	4618      	mov	r0, r3
 800ba10:	f000 fc6e 	bl	800c2f0 <RCCEx_PLL3_Config>
 800ba14:	4603      	mov	r3, r0
 800ba16:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800ba18:	e003      	b.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	75fb      	strb	r3, [r7, #23]
      break;
 800ba1e:	e000      	b.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 800ba20:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ba22:	7dfb      	ldrb	r3, [r7, #23]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d10a      	bne.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ba28:	4b41      	ldr	r3, [pc, #260]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba2c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba36:	493e      	ldr	r1, [pc, #248]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba38:	4313      	orrs	r3, r2
 800ba3a:	654b      	str	r3, [r1, #84]	; 0x54
 800ba3c:	e001      	b.n	800ba42 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba3e:	7dfb      	ldrb	r3, [r7, #23]
 800ba40:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d029      	beq.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d003      	beq.n	800ba5e <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800ba56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba5a:	d007      	beq.n	800ba6c <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800ba5c:	e00f      	b.n	800ba7e <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba5e:	4b34      	ldr	r3, [pc, #208]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba62:	4a33      	ldr	r2, [pc, #204]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba68:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800ba6a:	e00b      	b.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	3304      	adds	r3, #4
 800ba70:	2102      	movs	r1, #2
 800ba72:	4618      	mov	r0, r3
 800ba74:	f000 fb8a 	bl	800c18c <RCCEx_PLL2_Config>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800ba7c:	e002      	b.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800ba7e:	2301      	movs	r3, #1
 800ba80:	75fb      	strb	r3, [r7, #23]
      break;
 800ba82:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ba84:	7dfb      	ldrb	r3, [r7, #23]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d109      	bne.n	800ba9e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ba8a:	4b29      	ldr	r3, [pc, #164]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba8e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba96:	4926      	ldr	r1, [pc, #152]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800ba98:	4313      	orrs	r3, r2
 800ba9a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800ba9c:	e001      	b.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba9e:	7dfb      	ldrb	r3, [r7, #23]
 800baa0:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d00a      	beq.n	800bac4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	3324      	adds	r3, #36	; 0x24
 800bab2:	2102      	movs	r1, #2
 800bab4:	4618      	mov	r0, r3
 800bab6:	f000 fc1b 	bl	800c2f0 <RCCEx_PLL3_Config>
 800baba:	4603      	mov	r3, r0
 800babc:	2b00      	cmp	r3, #0
 800babe:	d001      	beq.n	800bac4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 800bac0:	2301      	movs	r3, #1
 800bac2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d033      	beq.n	800bb38 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bad4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bad8:	d017      	beq.n	800bb0a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800bada:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bade:	d811      	bhi.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800bae0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bae4:	d013      	beq.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800bae6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800baea:	d80b      	bhi.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800baec:	2b00      	cmp	r3, #0
 800baee:	d010      	beq.n	800bb12 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 800baf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800baf4:	d106      	bne.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800baf6:	4b0e      	ldr	r3, [pc, #56]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800baf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bafa:	4a0d      	ldr	r2, [pc, #52]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bafc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bb00:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800bb02:	e007      	b.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bb04:	2301      	movs	r3, #1
 800bb06:	75fb      	strb	r3, [r7, #23]
      break;
 800bb08:	e004      	b.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800bb0a:	bf00      	nop
 800bb0c:	e002      	b.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800bb0e:	bf00      	nop
 800bb10:	e000      	b.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800bb12:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bb14:	7dfb      	ldrb	r3, [r7, #23]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d10c      	bne.n	800bb34 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bb1a:	4b05      	ldr	r3, [pc, #20]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bb1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb1e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bb26:	4902      	ldr	r1, [pc, #8]	; (800bb30 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	654b      	str	r3, [r1, #84]	; 0x54
 800bb2c:	e004      	b.n	800bb38 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 800bb2e:	bf00      	nop
 800bb30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb34:	7dfb      	ldrb	r3, [r7, #23]
 800bb36:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d008      	beq.n	800bb56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bb44:	4b31      	ldr	r3, [pc, #196]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb48:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb50:	492e      	ldr	r1, [pc, #184]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb52:	4313      	orrs	r3, r2
 800bb54:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d009      	beq.n	800bb76 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800bb62:	4b2a      	ldr	r3, [pc, #168]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb64:	691b      	ldr	r3, [r3, #16]
 800bb66:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800bb70:	4926      	ldr	r1, [pc, #152]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb72:	4313      	orrs	r3, r2
 800bb74:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d008      	beq.n	800bb94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bb82:	4b22      	ldr	r3, [pc, #136]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb86:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bb8e:	491f      	ldr	r1, [pc, #124]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bb90:	4313      	orrs	r3, r2
 800bb92:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d00d      	beq.n	800bbbc <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bba0:	4b1a      	ldr	r3, [pc, #104]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bba2:	691b      	ldr	r3, [r3, #16]
 800bba4:	4a19      	ldr	r2, [pc, #100]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bba6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bbaa:	6113      	str	r3, [r2, #16]
 800bbac:	4b17      	ldr	r3, [pc, #92]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbae:	691a      	ldr	r2, [r3, #16]
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800bbb6:	4915      	ldr	r1, [pc, #84]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbb8:	4313      	orrs	r3, r2
 800bbba:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	da08      	bge.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800bbc4:	4b11      	ldr	r3, [pc, #68]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbc8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bbd0:	490e      	ldr	r1, [pc, #56]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbd2:	4313      	orrs	r3, r2
 800bbd4:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d009      	beq.n	800bbf6 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bbe2:	4b0a      	ldr	r3, [pc, #40]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbe6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbf0:	4906      	ldr	r1, [pc, #24]	; (800bc0c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800bbf6:	7dbb      	ldrb	r3, [r7, #22]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d101      	bne.n	800bc00 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	e000      	b.n	800bc02 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 800bc00:	2301      	movs	r3, #1
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	3718      	adds	r7, #24
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}
 800bc0a:	bf00      	nop
 800bc0c:	58024400 	.word	0x58024400

0800bc10 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800bc14:	f7ff f85a 	bl	800accc <HAL_RCC_GetHCLKFreq>
 800bc18:	4602      	mov	r2, r0
 800bc1a:	4b06      	ldr	r3, [pc, #24]	; (800bc34 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800bc1c:	6a1b      	ldr	r3, [r3, #32]
 800bc1e:	091b      	lsrs	r3, r3, #4
 800bc20:	f003 0307 	and.w	r3, r3, #7
 800bc24:	4904      	ldr	r1, [pc, #16]	; (800bc38 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800bc26:	5ccb      	ldrb	r3, [r1, r3]
 800bc28:	f003 031f 	and.w	r3, r3, #31
 800bc2c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800bc30:	4618      	mov	r0, r3
 800bc32:	bd80      	pop	{r7, pc}
 800bc34:	58024400 	.word	0x58024400
 800bc38:	08011d5c 	.word	0x08011d5c

0800bc3c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	b089      	sub	sp, #36	; 0x24
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bc44:	4ba1      	ldr	r3, [pc, #644]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bc46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc48:	f003 0303 	and.w	r3, r3, #3
 800bc4c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800bc4e:	4b9f      	ldr	r3, [pc, #636]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bc50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc52:	0b1b      	lsrs	r3, r3, #12
 800bc54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bc58:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800bc5a:	4b9c      	ldr	r3, [pc, #624]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bc5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc5e:	091b      	lsrs	r3, r3, #4
 800bc60:	f003 0301 	and.w	r3, r3, #1
 800bc64:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800bc66:	4b99      	ldr	r3, [pc, #612]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bc68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc6a:	08db      	lsrs	r3, r3, #3
 800bc6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bc70:	693a      	ldr	r2, [r7, #16]
 800bc72:	fb02 f303 	mul.w	r3, r2, r3
 800bc76:	ee07 3a90 	vmov	s15, r3
 800bc7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc7e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800bc82:	697b      	ldr	r3, [r7, #20]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	f000 8111 	beq.w	800beac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800bc8a:	69bb      	ldr	r3, [r7, #24]
 800bc8c:	2b02      	cmp	r3, #2
 800bc8e:	f000 8083 	beq.w	800bd98 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800bc92:	69bb      	ldr	r3, [r7, #24]
 800bc94:	2b02      	cmp	r3, #2
 800bc96:	f200 80a1 	bhi.w	800bddc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800bc9a:	69bb      	ldr	r3, [r7, #24]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d003      	beq.n	800bca8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800bca0:	69bb      	ldr	r3, [r7, #24]
 800bca2:	2b01      	cmp	r3, #1
 800bca4:	d056      	beq.n	800bd54 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800bca6:	e099      	b.n	800bddc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bca8:	4b88      	ldr	r3, [pc, #544]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f003 0320 	and.w	r3, r3, #32
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d02d      	beq.n	800bd10 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bcb4:	4b85      	ldr	r3, [pc, #532]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	08db      	lsrs	r3, r3, #3
 800bcba:	f003 0303 	and.w	r3, r3, #3
 800bcbe:	4a84      	ldr	r2, [pc, #528]	; (800bed0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800bcc0:	fa22 f303 	lsr.w	r3, r2, r3
 800bcc4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	ee07 3a90 	vmov	s15, r3
 800bccc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcd0:	697b      	ldr	r3, [r7, #20]
 800bcd2:	ee07 3a90 	vmov	s15, r3
 800bcd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bcda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bcde:	4b7b      	ldr	r3, [pc, #492]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bce6:	ee07 3a90 	vmov	s15, r3
 800bcea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcee:	ed97 6a03 	vldr	s12, [r7, #12]
 800bcf2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800bed4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bcf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bcfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bcfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd0a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800bd0e:	e087      	b.n	800be20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bd10:	697b      	ldr	r3, [r7, #20]
 800bd12:	ee07 3a90 	vmov	s15, r3
 800bd16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd1a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800bed8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800bd1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd22:	4b6a      	ldr	r3, [pc, #424]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bd24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd2a:	ee07 3a90 	vmov	s15, r3
 800bd2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd32:	ed97 6a03 	vldr	s12, [r7, #12]
 800bd36:	eddf 5a67 	vldr	s11, [pc, #412]	; 800bed4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bd3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd4e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bd52:	e065      	b.n	800be20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	ee07 3a90 	vmov	s15, r3
 800bd5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd5e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800bedc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800bd62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd66:	4b59      	ldr	r3, [pc, #356]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bd68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd6e:	ee07 3a90 	vmov	s15, r3
 800bd72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd76:	ed97 6a03 	vldr	s12, [r7, #12]
 800bd7a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800bed4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bd7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd92:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bd96:	e043      	b.n	800be20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	ee07 3a90 	vmov	s15, r3
 800bd9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bda2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800bee0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800bda6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bdaa:	4b48      	ldr	r3, [pc, #288]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bdac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdb2:	ee07 3a90 	vmov	s15, r3
 800bdb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdba:	ed97 6a03 	vldr	s12, [r7, #12]
 800bdbe:	eddf 5a45 	vldr	s11, [pc, #276]	; 800bed4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bdc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bdc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bdca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bdce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bdd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdd6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bdda:	e021      	b.n	800be20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800bddc:	697b      	ldr	r3, [r7, #20]
 800bdde:	ee07 3a90 	vmov	s15, r3
 800bde2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bde6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800bedc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800bdea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bdee:	4b37      	ldr	r3, [pc, #220]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bdf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdf6:	ee07 3a90 	vmov	s15, r3
 800bdfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdfe:	ed97 6a03 	vldr	s12, [r7, #12]
 800be02:	eddf 5a34 	vldr	s11, [pc, #208]	; 800bed4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800be06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800be0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800be0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800be12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800be16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800be1e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800be20:	4b2a      	ldr	r3, [pc, #168]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be24:	0a5b      	lsrs	r3, r3, #9
 800be26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be2a:	ee07 3a90 	vmov	s15, r3
 800be2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be32:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800be36:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be3a:	edd7 6a07 	vldr	s13, [r7, #28]
 800be3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be46:	ee17 2a90 	vmov	r2, s15
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800be4e:	4b1f      	ldr	r3, [pc, #124]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be52:	0c1b      	lsrs	r3, r3, #16
 800be54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be58:	ee07 3a90 	vmov	s15, r3
 800be5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be60:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800be64:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be68:	edd7 6a07 	vldr	s13, [r7, #28]
 800be6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be74:	ee17 2a90 	vmov	r2, s15
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800be7c:	4b13      	ldr	r3, [pc, #76]	; (800becc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be80:	0e1b      	lsrs	r3, r3, #24
 800be82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be86:	ee07 3a90 	vmov	s15, r3
 800be8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be8e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800be92:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be96:	edd7 6a07 	vldr	s13, [r7, #28]
 800be9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bea2:	ee17 2a90 	vmov	r2, s15
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800beaa:	e008      	b.n	800bebe <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2200      	movs	r2, #0
 800beb0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2200      	movs	r2, #0
 800beb6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2200      	movs	r2, #0
 800bebc:	609a      	str	r2, [r3, #8]
}
 800bebe:	bf00      	nop
 800bec0:	3724      	adds	r7, #36	; 0x24
 800bec2:	46bd      	mov	sp, r7
 800bec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec8:	4770      	bx	lr
 800beca:	bf00      	nop
 800becc:	58024400 	.word	0x58024400
 800bed0:	03d09000 	.word	0x03d09000
 800bed4:	46000000 	.word	0x46000000
 800bed8:	4c742400 	.word	0x4c742400
 800bedc:	4a742400 	.word	0x4a742400
 800bee0:	4c189680 	.word	0x4c189680

0800bee4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800bee4:	b480      	push	{r7}
 800bee6:	b089      	sub	sp, #36	; 0x24
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800beec:	4ba1      	ldr	r3, [pc, #644]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800beee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bef0:	f003 0303 	and.w	r3, r3, #3
 800bef4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800bef6:	4b9f      	ldr	r3, [pc, #636]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800befa:	0d1b      	lsrs	r3, r3, #20
 800befc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bf00:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800bf02:	4b9c      	ldr	r3, [pc, #624]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bf04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf06:	0a1b      	lsrs	r3, r3, #8
 800bf08:	f003 0301 	and.w	r3, r3, #1
 800bf0c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800bf0e:	4b99      	ldr	r3, [pc, #612]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bf10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf12:	08db      	lsrs	r3, r3, #3
 800bf14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bf18:	693a      	ldr	r2, [r7, #16]
 800bf1a:	fb02 f303 	mul.w	r3, r2, r3
 800bf1e:	ee07 3a90 	vmov	s15, r3
 800bf22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800bf2a:	697b      	ldr	r3, [r7, #20]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	f000 8111 	beq.w	800c154 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800bf32:	69bb      	ldr	r3, [r7, #24]
 800bf34:	2b02      	cmp	r3, #2
 800bf36:	f000 8083 	beq.w	800c040 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800bf3a:	69bb      	ldr	r3, [r7, #24]
 800bf3c:	2b02      	cmp	r3, #2
 800bf3e:	f200 80a1 	bhi.w	800c084 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800bf42:	69bb      	ldr	r3, [r7, #24]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d003      	beq.n	800bf50 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800bf48:	69bb      	ldr	r3, [r7, #24]
 800bf4a:	2b01      	cmp	r3, #1
 800bf4c:	d056      	beq.n	800bffc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800bf4e:	e099      	b.n	800c084 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf50:	4b88      	ldr	r3, [pc, #544]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	f003 0320 	and.w	r3, r3, #32
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d02d      	beq.n	800bfb8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bf5c:	4b85      	ldr	r3, [pc, #532]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	08db      	lsrs	r3, r3, #3
 800bf62:	f003 0303 	and.w	r3, r3, #3
 800bf66:	4a84      	ldr	r2, [pc, #528]	; (800c178 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800bf68:	fa22 f303 	lsr.w	r3, r2, r3
 800bf6c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	ee07 3a90 	vmov	s15, r3
 800bf74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bf78:	697b      	ldr	r3, [r7, #20]
 800bf7a:	ee07 3a90 	vmov	s15, r3
 800bf7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bf86:	4b7b      	ldr	r3, [pc, #492]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bf88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf8e:	ee07 3a90 	vmov	s15, r3
 800bf92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bf96:	ed97 6a03 	vldr	s12, [r7, #12]
 800bf9a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c17c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bf9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bfa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bfa6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bfaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bfae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfb2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800bfb6:	e087      	b.n	800c0c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	ee07 3a90 	vmov	s15, r3
 800bfbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bfc2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c180 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800bfc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bfca:	4b6a      	ldr	r3, [pc, #424]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bfcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfd2:	ee07 3a90 	vmov	s15, r3
 800bfd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bfda:	ed97 6a03 	vldr	s12, [r7, #12]
 800bfde:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c17c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bfe2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bfe6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bfea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bfee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bff6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800bffa:	e065      	b.n	800c0c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800bffc:	697b      	ldr	r3, [r7, #20]
 800bffe:	ee07 3a90 	vmov	s15, r3
 800c002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c006:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c184 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c00a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c00e:	4b59      	ldr	r3, [pc, #356]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c012:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c016:	ee07 3a90 	vmov	s15, r3
 800c01a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c01e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c022:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c17c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c026:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c02a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c02e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c032:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c03a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c03e:	e043      	b.n	800c0c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c040:	697b      	ldr	r3, [r7, #20]
 800c042:	ee07 3a90 	vmov	s15, r3
 800c046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c04a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c04e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c052:	4b48      	ldr	r3, [pc, #288]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c05a:	ee07 3a90 	vmov	s15, r3
 800c05e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c062:	ed97 6a03 	vldr	s12, [r7, #12]
 800c066:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c17c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c06a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c06e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c072:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c07a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c07e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c082:	e021      	b.n	800c0c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	ee07 3a90 	vmov	s15, r3
 800c08a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c08e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c184 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c096:	4b37      	ldr	r3, [pc, #220]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c09a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c09e:	ee07 3a90 	vmov	s15, r3
 800c0a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c0aa:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c17c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c0ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c0ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c0c6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800c0c8:	4b2a      	ldr	r3, [pc, #168]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c0ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0cc:	0a5b      	lsrs	r3, r3, #9
 800c0ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0d2:	ee07 3a90 	vmov	s15, r3
 800c0d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c0de:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c0e2:	edd7 6a07 	vldr	s13, [r7, #28]
 800c0e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c0ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c0ee:	ee17 2a90 	vmov	r2, s15
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800c0f6:	4b1f      	ldr	r3, [pc, #124]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c0f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0fa:	0c1b      	lsrs	r3, r3, #16
 800c0fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c100:	ee07 3a90 	vmov	s15, r3
 800c104:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c108:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c10c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c110:	edd7 6a07 	vldr	s13, [r7, #28]
 800c114:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c118:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c11c:	ee17 2a90 	vmov	r2, s15
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800c124:	4b13      	ldr	r3, [pc, #76]	; (800c174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c128:	0e1b      	lsrs	r3, r3, #24
 800c12a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c12e:	ee07 3a90 	vmov	s15, r3
 800c132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c136:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c13a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c13e:	edd7 6a07 	vldr	s13, [r7, #28]
 800c142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c146:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c14a:	ee17 2a90 	vmov	r2, s15
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c152:	e008      	b.n	800c166 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2200      	movs	r2, #0
 800c158:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2200      	movs	r2, #0
 800c15e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2200      	movs	r2, #0
 800c164:	609a      	str	r2, [r3, #8]
}
 800c166:	bf00      	nop
 800c168:	3724      	adds	r7, #36	; 0x24
 800c16a:	46bd      	mov	sp, r7
 800c16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c170:	4770      	bx	lr
 800c172:	bf00      	nop
 800c174:	58024400 	.word	0x58024400
 800c178:	03d09000 	.word	0x03d09000
 800c17c:	46000000 	.word	0x46000000
 800c180:	4c742400 	.word	0x4c742400
 800c184:	4a742400 	.word	0x4a742400
 800c188:	4c189680 	.word	0x4c189680

0800c18c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b084      	sub	sp, #16
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
 800c194:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c196:	2300      	movs	r3, #0
 800c198:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c19a:	4b53      	ldr	r3, [pc, #332]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c19c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c19e:	f003 0303 	and.w	r3, r3, #3
 800c1a2:	2b03      	cmp	r3, #3
 800c1a4:	d101      	bne.n	800c1aa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	e099      	b.n	800c2de <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c1aa:	4b4f      	ldr	r3, [pc, #316]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	4a4e      	ldr	r2, [pc, #312]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c1b0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c1b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c1b6:	f7f8 f981 	bl	80044bc <HAL_GetTick>
 800c1ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c1bc:	e008      	b.n	800c1d0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800c1be:	f7f8 f97d 	bl	80044bc <HAL_GetTick>
 800c1c2:	4602      	mov	r2, r0
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	1ad3      	subs	r3, r2, r3
 800c1c8:	2b02      	cmp	r3, #2
 800c1ca:	d901      	bls.n	800c1d0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c1cc:	2303      	movs	r3, #3
 800c1ce:	e086      	b.n	800c2de <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c1d0:	4b45      	ldr	r3, [pc, #276]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d1f0      	bne.n	800c1be <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c1dc:	4b42      	ldr	r3, [pc, #264]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c1de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1e0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	031b      	lsls	r3, r3, #12
 800c1ea:	493f      	ldr	r1, [pc, #252]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c1ec:	4313      	orrs	r3, r2
 800c1ee:	628b      	str	r3, [r1, #40]	; 0x28
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	685b      	ldr	r3, [r3, #4]
 800c1f4:	3b01      	subs	r3, #1
 800c1f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	689b      	ldr	r3, [r3, #8]
 800c1fe:	3b01      	subs	r3, #1
 800c200:	025b      	lsls	r3, r3, #9
 800c202:	b29b      	uxth	r3, r3
 800c204:	431a      	orrs	r2, r3
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	68db      	ldr	r3, [r3, #12]
 800c20a:	3b01      	subs	r3, #1
 800c20c:	041b      	lsls	r3, r3, #16
 800c20e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800c212:	431a      	orrs	r2, r3
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	691b      	ldr	r3, [r3, #16]
 800c218:	3b01      	subs	r3, #1
 800c21a:	061b      	lsls	r3, r3, #24
 800c21c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800c220:	4931      	ldr	r1, [pc, #196]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c222:	4313      	orrs	r3, r2
 800c224:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c226:	4b30      	ldr	r3, [pc, #192]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c22a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	695b      	ldr	r3, [r3, #20]
 800c232:	492d      	ldr	r1, [pc, #180]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c234:	4313      	orrs	r3, r2
 800c236:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c238:	4b2b      	ldr	r3, [pc, #172]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c23a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c23c:	f023 0220 	bic.w	r2, r3, #32
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	699b      	ldr	r3, [r3, #24]
 800c244:	4928      	ldr	r1, [pc, #160]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c246:	4313      	orrs	r3, r2
 800c248:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c24a:	4b27      	ldr	r3, [pc, #156]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c24c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c24e:	4a26      	ldr	r2, [pc, #152]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c250:	f023 0310 	bic.w	r3, r3, #16
 800c254:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c256:	4b24      	ldr	r3, [pc, #144]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c258:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c25a:	4b24      	ldr	r3, [pc, #144]	; (800c2ec <RCCEx_PLL2_Config+0x160>)
 800c25c:	4013      	ands	r3, r2
 800c25e:	687a      	ldr	r2, [r7, #4]
 800c260:	69d2      	ldr	r2, [r2, #28]
 800c262:	00d2      	lsls	r2, r2, #3
 800c264:	4920      	ldr	r1, [pc, #128]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c266:	4313      	orrs	r3, r2
 800c268:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c26a:	4b1f      	ldr	r3, [pc, #124]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c26c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c26e:	4a1e      	ldr	r2, [pc, #120]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c270:	f043 0310 	orr.w	r3, r3, #16
 800c274:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d106      	bne.n	800c28a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c27c:	4b1a      	ldr	r3, [pc, #104]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c27e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c280:	4a19      	ldr	r2, [pc, #100]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c282:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c286:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c288:	e00f      	b.n	800c2aa <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	2b01      	cmp	r3, #1
 800c28e:	d106      	bne.n	800c29e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c290:	4b15      	ldr	r3, [pc, #84]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c294:	4a14      	ldr	r2, [pc, #80]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c296:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c29a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c29c:	e005      	b.n	800c2aa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c29e:	4b12      	ldr	r3, [pc, #72]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c2a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2a2:	4a11      	ldr	r2, [pc, #68]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c2a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c2a8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c2aa:	4b0f      	ldr	r3, [pc, #60]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	4a0e      	ldr	r2, [pc, #56]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c2b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c2b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c2b6:	f7f8 f901 	bl	80044bc <HAL_GetTick>
 800c2ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c2bc:	e008      	b.n	800c2d0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800c2be:	f7f8 f8fd 	bl	80044bc <HAL_GetTick>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	1ad3      	subs	r3, r2, r3
 800c2c8:	2b02      	cmp	r3, #2
 800c2ca:	d901      	bls.n	800c2d0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c2cc:	2303      	movs	r3, #3
 800c2ce:	e006      	b.n	800c2de <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c2d0:	4b05      	ldr	r3, [pc, #20]	; (800c2e8 <RCCEx_PLL2_Config+0x15c>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d0f0      	beq.n	800c2be <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c2dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	3710      	adds	r7, #16
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}
 800c2e6:	bf00      	nop
 800c2e8:	58024400 	.word	0x58024400
 800c2ec:	ffff0007 	.word	0xffff0007

0800c2f0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b084      	sub	sp, #16
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
 800c2f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c2fe:	4b53      	ldr	r3, [pc, #332]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c302:	f003 0303 	and.w	r3, r3, #3
 800c306:	2b03      	cmp	r3, #3
 800c308:	d101      	bne.n	800c30e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c30a:	2301      	movs	r3, #1
 800c30c:	e099      	b.n	800c442 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c30e:	4b4f      	ldr	r3, [pc, #316]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	4a4e      	ldr	r2, [pc, #312]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c314:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c318:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c31a:	f7f8 f8cf 	bl	80044bc <HAL_GetTick>
 800c31e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c320:	e008      	b.n	800c334 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800c322:	f7f8 f8cb 	bl	80044bc <HAL_GetTick>
 800c326:	4602      	mov	r2, r0
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	1ad3      	subs	r3, r2, r3
 800c32c:	2b02      	cmp	r3, #2
 800c32e:	d901      	bls.n	800c334 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c330:	2303      	movs	r3, #3
 800c332:	e086      	b.n	800c442 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c334:	4b45      	ldr	r3, [pc, #276]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d1f0      	bne.n	800c322 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c340:	4b42      	ldr	r3, [pc, #264]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c344:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	051b      	lsls	r3, r3, #20
 800c34e:	493f      	ldr	r1, [pc, #252]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c350:	4313      	orrs	r3, r2
 800c352:	628b      	str	r3, [r1, #40]	; 0x28
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	685b      	ldr	r3, [r3, #4]
 800c358:	3b01      	subs	r3, #1
 800c35a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	689b      	ldr	r3, [r3, #8]
 800c362:	3b01      	subs	r3, #1
 800c364:	025b      	lsls	r3, r3, #9
 800c366:	b29b      	uxth	r3, r3
 800c368:	431a      	orrs	r2, r3
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	68db      	ldr	r3, [r3, #12]
 800c36e:	3b01      	subs	r3, #1
 800c370:	041b      	lsls	r3, r3, #16
 800c372:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800c376:	431a      	orrs	r2, r3
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	691b      	ldr	r3, [r3, #16]
 800c37c:	3b01      	subs	r3, #1
 800c37e:	061b      	lsls	r3, r3, #24
 800c380:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800c384:	4931      	ldr	r1, [pc, #196]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c386:	4313      	orrs	r3, r2
 800c388:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c38a:	4b30      	ldr	r3, [pc, #192]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c38c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c38e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	695b      	ldr	r3, [r3, #20]
 800c396:	492d      	ldr	r1, [pc, #180]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c398:	4313      	orrs	r3, r2
 800c39a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c39c:	4b2b      	ldr	r3, [pc, #172]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c39e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3a0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	699b      	ldr	r3, [r3, #24]
 800c3a8:	4928      	ldr	r1, [pc, #160]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c3ae:	4b27      	ldr	r3, [pc, #156]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3b2:	4a26      	ldr	r2, [pc, #152]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c3b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c3ba:	4b24      	ldr	r3, [pc, #144]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c3be:	4b24      	ldr	r3, [pc, #144]	; (800c450 <RCCEx_PLL3_Config+0x160>)
 800c3c0:	4013      	ands	r3, r2
 800c3c2:	687a      	ldr	r2, [r7, #4]
 800c3c4:	69d2      	ldr	r2, [r2, #28]
 800c3c6:	00d2      	lsls	r2, r2, #3
 800c3c8:	4920      	ldr	r1, [pc, #128]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c3ce:	4b1f      	ldr	r3, [pc, #124]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3d2:	4a1e      	ldr	r2, [pc, #120]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c3d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d106      	bne.n	800c3ee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c3e0:	4b1a      	ldr	r3, [pc, #104]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3e4:	4a19      	ldr	r2, [pc, #100]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c3ea:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c3ec:	e00f      	b.n	800c40e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800c3ee:	683b      	ldr	r3, [r7, #0]
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d106      	bne.n	800c402 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c3f4:	4b15      	ldr	r3, [pc, #84]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3f8:	4a14      	ldr	r2, [pc, #80]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c3fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c3fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c400:	e005      	b.n	800c40e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c402:	4b12      	ldr	r3, [pc, #72]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c406:	4a11      	ldr	r2, [pc, #68]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c408:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c40c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c40e:	4b0f      	ldr	r3, [pc, #60]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	4a0e      	ldr	r2, [pc, #56]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c418:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c41a:	f7f8 f84f 	bl	80044bc <HAL_GetTick>
 800c41e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c420:	e008      	b.n	800c434 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800c422:	f7f8 f84b 	bl	80044bc <HAL_GetTick>
 800c426:	4602      	mov	r2, r0
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	1ad3      	subs	r3, r2, r3
 800c42c:	2b02      	cmp	r3, #2
 800c42e:	d901      	bls.n	800c434 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c430:	2303      	movs	r3, #3
 800c432:	e006      	b.n	800c442 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c434:	4b05      	ldr	r3, [pc, #20]	; (800c44c <RCCEx_PLL3_Config+0x15c>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d0f0      	beq.n	800c422 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c440:	7bfb      	ldrb	r3, [r7, #15]
}
 800c442:	4618      	mov	r0, r3
 800c444:	3710      	adds	r7, #16
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}
 800c44a:	bf00      	nop
 800c44c:	58024400 	.word	0x58024400
 800c450:	ffff0007 	.word	0xffff0007

0800c454 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b082      	sub	sp, #8
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d101      	bne.n	800c466 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c462:	2301      	movs	r3, #1
 800c464:	e049      	b.n	800c4fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c46c:	b2db      	uxtb	r3, r3
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d106      	bne.n	800c480 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2200      	movs	r2, #0
 800c476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f7f5 fdb2 	bl	8001fe4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2202      	movs	r2, #2
 800c484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681a      	ldr	r2, [r3, #0]
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	3304      	adds	r3, #4
 800c490:	4619      	mov	r1, r3
 800c492:	4610      	mov	r0, r2
 800c494:	f001 f804 	bl	800d4a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2201      	movs	r2, #1
 800c49c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	2201      	movs	r2, #1
 800c4a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2201      	movs	r2, #1
 800c4ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2201      	movs	r2, #1
 800c4b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2201      	movs	r2, #1
 800c4dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2201      	movs	r2, #1
 800c4ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2201      	movs	r2, #1
 800c4f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c4f8:	2300      	movs	r3, #0
}
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	3708      	adds	r7, #8
 800c4fe:	46bd      	mov	sp, r7
 800c500:	bd80      	pop	{r7, pc}
	...

0800c504 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c504:	b480      	push	{r7}
 800c506:	b085      	sub	sp, #20
 800c508:	af00      	add	r7, sp, #0
 800c50a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c512:	b2db      	uxtb	r3, r3
 800c514:	2b01      	cmp	r3, #1
 800c516:	d001      	beq.n	800c51c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c518:	2301      	movs	r3, #1
 800c51a:	e054      	b.n	800c5c6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2202      	movs	r2, #2
 800c520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	68da      	ldr	r2, [r3, #12]
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f042 0201 	orr.w	r2, r2, #1
 800c532:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	4a26      	ldr	r2, [pc, #152]	; (800c5d4 <HAL_TIM_Base_Start_IT+0xd0>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d022      	beq.n	800c584 <HAL_TIM_Base_Start_IT+0x80>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c546:	d01d      	beq.n	800c584 <HAL_TIM_Base_Start_IT+0x80>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	4a22      	ldr	r2, [pc, #136]	; (800c5d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d018      	beq.n	800c584 <HAL_TIM_Base_Start_IT+0x80>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	4a21      	ldr	r2, [pc, #132]	; (800c5dc <HAL_TIM_Base_Start_IT+0xd8>)
 800c558:	4293      	cmp	r3, r2
 800c55a:	d013      	beq.n	800c584 <HAL_TIM_Base_Start_IT+0x80>
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	4a1f      	ldr	r2, [pc, #124]	; (800c5e0 <HAL_TIM_Base_Start_IT+0xdc>)
 800c562:	4293      	cmp	r3, r2
 800c564:	d00e      	beq.n	800c584 <HAL_TIM_Base_Start_IT+0x80>
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	4a1e      	ldr	r2, [pc, #120]	; (800c5e4 <HAL_TIM_Base_Start_IT+0xe0>)
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d009      	beq.n	800c584 <HAL_TIM_Base_Start_IT+0x80>
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	4a1c      	ldr	r2, [pc, #112]	; (800c5e8 <HAL_TIM_Base_Start_IT+0xe4>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d004      	beq.n	800c584 <HAL_TIM_Base_Start_IT+0x80>
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	4a1b      	ldr	r2, [pc, #108]	; (800c5ec <HAL_TIM_Base_Start_IT+0xe8>)
 800c580:	4293      	cmp	r3, r2
 800c582:	d115      	bne.n	800c5b0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	689a      	ldr	r2, [r3, #8]
 800c58a:	4b19      	ldr	r3, [pc, #100]	; (800c5f0 <HAL_TIM_Base_Start_IT+0xec>)
 800c58c:	4013      	ands	r3, r2
 800c58e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	2b06      	cmp	r3, #6
 800c594:	d015      	beq.n	800c5c2 <HAL_TIM_Base_Start_IT+0xbe>
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c59c:	d011      	beq.n	800c5c2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	681a      	ldr	r2, [r3, #0]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	f042 0201 	orr.w	r2, r2, #1
 800c5ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5ae:	e008      	b.n	800c5c2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	681a      	ldr	r2, [r3, #0]
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f042 0201 	orr.w	r2, r2, #1
 800c5be:	601a      	str	r2, [r3, #0]
 800c5c0:	e000      	b.n	800c5c4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c5c4:	2300      	movs	r3, #0
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3714      	adds	r7, #20
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr
 800c5d2:	bf00      	nop
 800c5d4:	40010000 	.word	0x40010000
 800c5d8:	40000400 	.word	0x40000400
 800c5dc:	40000800 	.word	0x40000800
 800c5e0:	40000c00 	.word	0x40000c00
 800c5e4:	40010400 	.word	0x40010400
 800c5e8:	40001800 	.word	0x40001800
 800c5ec:	40014000 	.word	0x40014000
 800c5f0:	00010007 	.word	0x00010007

0800c5f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b082      	sub	sp, #8
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d101      	bne.n	800c606 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c602:	2301      	movs	r3, #1
 800c604:	e049      	b.n	800c69a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c60c:	b2db      	uxtb	r3, r3
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d106      	bne.n	800c620 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2200      	movs	r2, #0
 800c616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c61a:	6878      	ldr	r0, [r7, #4]
 800c61c:	f000 f841 	bl	800c6a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2202      	movs	r2, #2
 800c624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681a      	ldr	r2, [r3, #0]
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	3304      	adds	r3, #4
 800c630:	4619      	mov	r1, r3
 800c632:	4610      	mov	r0, r2
 800c634:	f000 ff34 	bl	800d4a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2201      	movs	r2, #1
 800c63c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2201      	movs	r2, #1
 800c644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2201      	movs	r2, #1
 800c64c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2201      	movs	r2, #1
 800c654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2201      	movs	r2, #1
 800c65c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2201      	movs	r2, #1
 800c664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2201      	movs	r2, #1
 800c66c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2201      	movs	r2, #1
 800c674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2201      	movs	r2, #1
 800c67c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	2201      	movs	r2, #1
 800c684:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	2201      	movs	r2, #1
 800c68c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2201      	movs	r2, #1
 800c694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c698:	2300      	movs	r3, #0
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	3708      	adds	r7, #8
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}

0800c6a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c6a2:	b480      	push	{r7}
 800c6a4:	b083      	sub	sp, #12
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c6aa:	bf00      	nop
 800c6ac:	370c      	adds	r7, #12
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b4:	4770      	bx	lr
	...

0800c6b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b084      	sub	sp, #16
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d109      	bne.n	800c6dc <HAL_TIM_PWM_Start+0x24>
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c6ce:	b2db      	uxtb	r3, r3
 800c6d0:	2b01      	cmp	r3, #1
 800c6d2:	bf14      	ite	ne
 800c6d4:	2301      	movne	r3, #1
 800c6d6:	2300      	moveq	r3, #0
 800c6d8:	b2db      	uxtb	r3, r3
 800c6da:	e03c      	b.n	800c756 <HAL_TIM_PWM_Start+0x9e>
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	2b04      	cmp	r3, #4
 800c6e0:	d109      	bne.n	800c6f6 <HAL_TIM_PWM_Start+0x3e>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c6e8:	b2db      	uxtb	r3, r3
 800c6ea:	2b01      	cmp	r3, #1
 800c6ec:	bf14      	ite	ne
 800c6ee:	2301      	movne	r3, #1
 800c6f0:	2300      	moveq	r3, #0
 800c6f2:	b2db      	uxtb	r3, r3
 800c6f4:	e02f      	b.n	800c756 <HAL_TIM_PWM_Start+0x9e>
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	2b08      	cmp	r3, #8
 800c6fa:	d109      	bne.n	800c710 <HAL_TIM_PWM_Start+0x58>
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c702:	b2db      	uxtb	r3, r3
 800c704:	2b01      	cmp	r3, #1
 800c706:	bf14      	ite	ne
 800c708:	2301      	movne	r3, #1
 800c70a:	2300      	moveq	r3, #0
 800c70c:	b2db      	uxtb	r3, r3
 800c70e:	e022      	b.n	800c756 <HAL_TIM_PWM_Start+0x9e>
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	2b0c      	cmp	r3, #12
 800c714:	d109      	bne.n	800c72a <HAL_TIM_PWM_Start+0x72>
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c71c:	b2db      	uxtb	r3, r3
 800c71e:	2b01      	cmp	r3, #1
 800c720:	bf14      	ite	ne
 800c722:	2301      	movne	r3, #1
 800c724:	2300      	moveq	r3, #0
 800c726:	b2db      	uxtb	r3, r3
 800c728:	e015      	b.n	800c756 <HAL_TIM_PWM_Start+0x9e>
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	2b10      	cmp	r3, #16
 800c72e:	d109      	bne.n	800c744 <HAL_TIM_PWM_Start+0x8c>
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c736:	b2db      	uxtb	r3, r3
 800c738:	2b01      	cmp	r3, #1
 800c73a:	bf14      	ite	ne
 800c73c:	2301      	movne	r3, #1
 800c73e:	2300      	moveq	r3, #0
 800c740:	b2db      	uxtb	r3, r3
 800c742:	e008      	b.n	800c756 <HAL_TIM_PWM_Start+0x9e>
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c74a:	b2db      	uxtb	r3, r3
 800c74c:	2b01      	cmp	r3, #1
 800c74e:	bf14      	ite	ne
 800c750:	2301      	movne	r3, #1
 800c752:	2300      	moveq	r3, #0
 800c754:	b2db      	uxtb	r3, r3
 800c756:	2b00      	cmp	r3, #0
 800c758:	d001      	beq.n	800c75e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c75a:	2301      	movs	r3, #1
 800c75c:	e0a1      	b.n	800c8a2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c75e:	683b      	ldr	r3, [r7, #0]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d104      	bne.n	800c76e <HAL_TIM_PWM_Start+0xb6>
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2202      	movs	r2, #2
 800c768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c76c:	e023      	b.n	800c7b6 <HAL_TIM_PWM_Start+0xfe>
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	2b04      	cmp	r3, #4
 800c772:	d104      	bne.n	800c77e <HAL_TIM_PWM_Start+0xc6>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2202      	movs	r2, #2
 800c778:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c77c:	e01b      	b.n	800c7b6 <HAL_TIM_PWM_Start+0xfe>
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	2b08      	cmp	r3, #8
 800c782:	d104      	bne.n	800c78e <HAL_TIM_PWM_Start+0xd6>
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2202      	movs	r2, #2
 800c788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c78c:	e013      	b.n	800c7b6 <HAL_TIM_PWM_Start+0xfe>
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	2b0c      	cmp	r3, #12
 800c792:	d104      	bne.n	800c79e <HAL_TIM_PWM_Start+0xe6>
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2202      	movs	r2, #2
 800c798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c79c:	e00b      	b.n	800c7b6 <HAL_TIM_PWM_Start+0xfe>
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	2b10      	cmp	r3, #16
 800c7a2:	d104      	bne.n	800c7ae <HAL_TIM_PWM_Start+0xf6>
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2202      	movs	r2, #2
 800c7a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c7ac:	e003      	b.n	800c7b6 <HAL_TIM_PWM_Start+0xfe>
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2202      	movs	r2, #2
 800c7b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	6839      	ldr	r1, [r7, #0]
 800c7be:	4618      	mov	r0, r3
 800c7c0:	f001 fba6 	bl	800df10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	4a38      	ldr	r2, [pc, #224]	; (800c8ac <HAL_TIM_PWM_Start+0x1f4>)
 800c7ca:	4293      	cmp	r3, r2
 800c7cc:	d013      	beq.n	800c7f6 <HAL_TIM_PWM_Start+0x13e>
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	4a37      	ldr	r2, [pc, #220]	; (800c8b0 <HAL_TIM_PWM_Start+0x1f8>)
 800c7d4:	4293      	cmp	r3, r2
 800c7d6:	d00e      	beq.n	800c7f6 <HAL_TIM_PWM_Start+0x13e>
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	4a35      	ldr	r2, [pc, #212]	; (800c8b4 <HAL_TIM_PWM_Start+0x1fc>)
 800c7de:	4293      	cmp	r3, r2
 800c7e0:	d009      	beq.n	800c7f6 <HAL_TIM_PWM_Start+0x13e>
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	4a34      	ldr	r2, [pc, #208]	; (800c8b8 <HAL_TIM_PWM_Start+0x200>)
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	d004      	beq.n	800c7f6 <HAL_TIM_PWM_Start+0x13e>
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	4a32      	ldr	r2, [pc, #200]	; (800c8bc <HAL_TIM_PWM_Start+0x204>)
 800c7f2:	4293      	cmp	r3, r2
 800c7f4:	d101      	bne.n	800c7fa <HAL_TIM_PWM_Start+0x142>
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	e000      	b.n	800c7fc <HAL_TIM_PWM_Start+0x144>
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d007      	beq.n	800c810 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c80e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4a25      	ldr	r2, [pc, #148]	; (800c8ac <HAL_TIM_PWM_Start+0x1f4>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d022      	beq.n	800c860 <HAL_TIM_PWM_Start+0x1a8>
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c822:	d01d      	beq.n	800c860 <HAL_TIM_PWM_Start+0x1a8>
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	4a25      	ldr	r2, [pc, #148]	; (800c8c0 <HAL_TIM_PWM_Start+0x208>)
 800c82a:	4293      	cmp	r3, r2
 800c82c:	d018      	beq.n	800c860 <HAL_TIM_PWM_Start+0x1a8>
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	4a24      	ldr	r2, [pc, #144]	; (800c8c4 <HAL_TIM_PWM_Start+0x20c>)
 800c834:	4293      	cmp	r3, r2
 800c836:	d013      	beq.n	800c860 <HAL_TIM_PWM_Start+0x1a8>
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	4a22      	ldr	r2, [pc, #136]	; (800c8c8 <HAL_TIM_PWM_Start+0x210>)
 800c83e:	4293      	cmp	r3, r2
 800c840:	d00e      	beq.n	800c860 <HAL_TIM_PWM_Start+0x1a8>
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	4a1a      	ldr	r2, [pc, #104]	; (800c8b0 <HAL_TIM_PWM_Start+0x1f8>)
 800c848:	4293      	cmp	r3, r2
 800c84a:	d009      	beq.n	800c860 <HAL_TIM_PWM_Start+0x1a8>
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	4a1e      	ldr	r2, [pc, #120]	; (800c8cc <HAL_TIM_PWM_Start+0x214>)
 800c852:	4293      	cmp	r3, r2
 800c854:	d004      	beq.n	800c860 <HAL_TIM_PWM_Start+0x1a8>
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	4a16      	ldr	r2, [pc, #88]	; (800c8b4 <HAL_TIM_PWM_Start+0x1fc>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d115      	bne.n	800c88c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	689a      	ldr	r2, [r3, #8]
 800c866:	4b1a      	ldr	r3, [pc, #104]	; (800c8d0 <HAL_TIM_PWM_Start+0x218>)
 800c868:	4013      	ands	r3, r2
 800c86a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	2b06      	cmp	r3, #6
 800c870:	d015      	beq.n	800c89e <HAL_TIM_PWM_Start+0x1e6>
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c878:	d011      	beq.n	800c89e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	681a      	ldr	r2, [r3, #0]
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f042 0201 	orr.w	r2, r2, #1
 800c888:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c88a:	e008      	b.n	800c89e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	681a      	ldr	r2, [r3, #0]
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	f042 0201 	orr.w	r2, r2, #1
 800c89a:	601a      	str	r2, [r3, #0]
 800c89c:	e000      	b.n	800c8a0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c89e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c8a0:	2300      	movs	r3, #0
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3710      	adds	r7, #16
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}
 800c8aa:	bf00      	nop
 800c8ac:	40010000 	.word	0x40010000
 800c8b0:	40010400 	.word	0x40010400
 800c8b4:	40014000 	.word	0x40014000
 800c8b8:	40014400 	.word	0x40014400
 800c8bc:	40014800 	.word	0x40014800
 800c8c0:	40000400 	.word	0x40000400
 800c8c4:	40000800 	.word	0x40000800
 800c8c8:	40000c00 	.word	0x40000c00
 800c8cc:	40001800 	.word	0x40001800
 800c8d0:	00010007 	.word	0x00010007

0800c8d4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b082      	sub	sp, #8
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d101      	bne.n	800c8e6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	e049      	b.n	800c97a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c8ec:	b2db      	uxtb	r3, r3
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d106      	bne.n	800c900 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f000 f841 	bl	800c982 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2202      	movs	r2, #2
 800c904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	3304      	adds	r3, #4
 800c910:	4619      	mov	r1, r3
 800c912:	4610      	mov	r0, r2
 800c914:	f000 fdc4 	bl	800d4a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	2201      	movs	r2, #1
 800c91c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2201      	movs	r2, #1
 800c924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2201      	movs	r2, #1
 800c92c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2201      	movs	r2, #1
 800c934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2201      	movs	r2, #1
 800c93c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2201      	movs	r2, #1
 800c944:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	2201      	movs	r2, #1
 800c94c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	2201      	movs	r2, #1
 800c954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2201      	movs	r2, #1
 800c95c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2201      	movs	r2, #1
 800c964:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2201      	movs	r2, #1
 800c96c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2201      	movs	r2, #1
 800c974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c978:	2300      	movs	r3, #0
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	3708      	adds	r7, #8
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}

0800c982 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800c982:	b480      	push	{r7}
 800c984:	b083      	sub	sp, #12
 800c986:	af00      	add	r7, sp, #0
 800c988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800c98a:	bf00      	nop
 800c98c:	370c      	adds	r7, #12
 800c98e:	46bd      	mov	sp, r7
 800c990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c994:	4770      	bx	lr
	...

0800c998 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b084      	sub	sp, #16
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
 800c9a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d104      	bne.n	800c9b6 <HAL_TIM_IC_Start_IT+0x1e>
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c9b2:	b2db      	uxtb	r3, r3
 800c9b4:	e023      	b.n	800c9fe <HAL_TIM_IC_Start_IT+0x66>
 800c9b6:	683b      	ldr	r3, [r7, #0]
 800c9b8:	2b04      	cmp	r3, #4
 800c9ba:	d104      	bne.n	800c9c6 <HAL_TIM_IC_Start_IT+0x2e>
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c9c2:	b2db      	uxtb	r3, r3
 800c9c4:	e01b      	b.n	800c9fe <HAL_TIM_IC_Start_IT+0x66>
 800c9c6:	683b      	ldr	r3, [r7, #0]
 800c9c8:	2b08      	cmp	r3, #8
 800c9ca:	d104      	bne.n	800c9d6 <HAL_TIM_IC_Start_IT+0x3e>
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c9d2:	b2db      	uxtb	r3, r3
 800c9d4:	e013      	b.n	800c9fe <HAL_TIM_IC_Start_IT+0x66>
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	2b0c      	cmp	r3, #12
 800c9da:	d104      	bne.n	800c9e6 <HAL_TIM_IC_Start_IT+0x4e>
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c9e2:	b2db      	uxtb	r3, r3
 800c9e4:	e00b      	b.n	800c9fe <HAL_TIM_IC_Start_IT+0x66>
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	2b10      	cmp	r3, #16
 800c9ea:	d104      	bne.n	800c9f6 <HAL_TIM_IC_Start_IT+0x5e>
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c9f2:	b2db      	uxtb	r3, r3
 800c9f4:	e003      	b.n	800c9fe <HAL_TIM_IC_Start_IT+0x66>
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c9fc:	b2db      	uxtb	r3, r3
 800c9fe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d104      	bne.n	800ca10 <HAL_TIM_IC_Start_IT+0x78>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ca0c:	b2db      	uxtb	r3, r3
 800ca0e:	e013      	b.n	800ca38 <HAL_TIM_IC_Start_IT+0xa0>
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	2b04      	cmp	r3, #4
 800ca14:	d104      	bne.n	800ca20 <HAL_TIM_IC_Start_IT+0x88>
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ca1c:	b2db      	uxtb	r3, r3
 800ca1e:	e00b      	b.n	800ca38 <HAL_TIM_IC_Start_IT+0xa0>
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	2b08      	cmp	r3, #8
 800ca24:	d104      	bne.n	800ca30 <HAL_TIM_IC_Start_IT+0x98>
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ca2c:	b2db      	uxtb	r3, r3
 800ca2e:	e003      	b.n	800ca38 <HAL_TIM_IC_Start_IT+0xa0>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800ca3a:	7bbb      	ldrb	r3, [r7, #14]
 800ca3c:	2b01      	cmp	r3, #1
 800ca3e:	d102      	bne.n	800ca46 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800ca40:	7b7b      	ldrb	r3, [r7, #13]
 800ca42:	2b01      	cmp	r3, #1
 800ca44:	d001      	beq.n	800ca4a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800ca46:	2301      	movs	r3, #1
 800ca48:	e0e2      	b.n	800cc10 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ca4a:	683b      	ldr	r3, [r7, #0]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d104      	bne.n	800ca5a <HAL_TIM_IC_Start_IT+0xc2>
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2202      	movs	r2, #2
 800ca54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ca58:	e023      	b.n	800caa2 <HAL_TIM_IC_Start_IT+0x10a>
 800ca5a:	683b      	ldr	r3, [r7, #0]
 800ca5c:	2b04      	cmp	r3, #4
 800ca5e:	d104      	bne.n	800ca6a <HAL_TIM_IC_Start_IT+0xd2>
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2202      	movs	r2, #2
 800ca64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ca68:	e01b      	b.n	800caa2 <HAL_TIM_IC_Start_IT+0x10a>
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	2b08      	cmp	r3, #8
 800ca6e:	d104      	bne.n	800ca7a <HAL_TIM_IC_Start_IT+0xe2>
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2202      	movs	r2, #2
 800ca74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ca78:	e013      	b.n	800caa2 <HAL_TIM_IC_Start_IT+0x10a>
 800ca7a:	683b      	ldr	r3, [r7, #0]
 800ca7c:	2b0c      	cmp	r3, #12
 800ca7e:	d104      	bne.n	800ca8a <HAL_TIM_IC_Start_IT+0xf2>
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2202      	movs	r2, #2
 800ca84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ca88:	e00b      	b.n	800caa2 <HAL_TIM_IC_Start_IT+0x10a>
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	2b10      	cmp	r3, #16
 800ca8e:	d104      	bne.n	800ca9a <HAL_TIM_IC_Start_IT+0x102>
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2202      	movs	r2, #2
 800ca94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ca98:	e003      	b.n	800caa2 <HAL_TIM_IC_Start_IT+0x10a>
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2202      	movs	r2, #2
 800ca9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d104      	bne.n	800cab2 <HAL_TIM_IC_Start_IT+0x11a>
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2202      	movs	r2, #2
 800caac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cab0:	e013      	b.n	800cada <HAL_TIM_IC_Start_IT+0x142>
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	2b04      	cmp	r3, #4
 800cab6:	d104      	bne.n	800cac2 <HAL_TIM_IC_Start_IT+0x12a>
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2202      	movs	r2, #2
 800cabc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cac0:	e00b      	b.n	800cada <HAL_TIM_IC_Start_IT+0x142>
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	2b08      	cmp	r3, #8
 800cac6:	d104      	bne.n	800cad2 <HAL_TIM_IC_Start_IT+0x13a>
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2202      	movs	r2, #2
 800cacc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cad0:	e003      	b.n	800cada <HAL_TIM_IC_Start_IT+0x142>
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	2202      	movs	r2, #2
 800cad6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	2b0c      	cmp	r3, #12
 800cade:	d841      	bhi.n	800cb64 <HAL_TIM_IC_Start_IT+0x1cc>
 800cae0:	a201      	add	r2, pc, #4	; (adr r2, 800cae8 <HAL_TIM_IC_Start_IT+0x150>)
 800cae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cae6:	bf00      	nop
 800cae8:	0800cb1d 	.word	0x0800cb1d
 800caec:	0800cb65 	.word	0x0800cb65
 800caf0:	0800cb65 	.word	0x0800cb65
 800caf4:	0800cb65 	.word	0x0800cb65
 800caf8:	0800cb2f 	.word	0x0800cb2f
 800cafc:	0800cb65 	.word	0x0800cb65
 800cb00:	0800cb65 	.word	0x0800cb65
 800cb04:	0800cb65 	.word	0x0800cb65
 800cb08:	0800cb41 	.word	0x0800cb41
 800cb0c:	0800cb65 	.word	0x0800cb65
 800cb10:	0800cb65 	.word	0x0800cb65
 800cb14:	0800cb65 	.word	0x0800cb65
 800cb18:	0800cb53 	.word	0x0800cb53
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	68da      	ldr	r2, [r3, #12]
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	f042 0202 	orr.w	r2, r2, #2
 800cb2a:	60da      	str	r2, [r3, #12]
      break;
 800cb2c:	e01d      	b.n	800cb6a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	68da      	ldr	r2, [r3, #12]
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	f042 0204 	orr.w	r2, r2, #4
 800cb3c:	60da      	str	r2, [r3, #12]
      break;
 800cb3e:	e014      	b.n	800cb6a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	68da      	ldr	r2, [r3, #12]
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f042 0208 	orr.w	r2, r2, #8
 800cb4e:	60da      	str	r2, [r3, #12]
      break;
 800cb50:	e00b      	b.n	800cb6a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	68da      	ldr	r2, [r3, #12]
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f042 0210 	orr.w	r2, r2, #16
 800cb60:	60da      	str	r2, [r3, #12]
      break;
 800cb62:	e002      	b.n	800cb6a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800cb64:	2301      	movs	r3, #1
 800cb66:	73fb      	strb	r3, [r7, #15]
      break;
 800cb68:	bf00      	nop
  }

  if (status == HAL_OK)
 800cb6a:	7bfb      	ldrb	r3, [r7, #15]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d14e      	bne.n	800cc0e <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	2201      	movs	r2, #1
 800cb76:	6839      	ldr	r1, [r7, #0]
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f001 f9c9 	bl	800df10 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	4a25      	ldr	r2, [pc, #148]	; (800cc18 <HAL_TIM_IC_Start_IT+0x280>)
 800cb84:	4293      	cmp	r3, r2
 800cb86:	d022      	beq.n	800cbce <HAL_TIM_IC_Start_IT+0x236>
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb90:	d01d      	beq.n	800cbce <HAL_TIM_IC_Start_IT+0x236>
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	4a21      	ldr	r2, [pc, #132]	; (800cc1c <HAL_TIM_IC_Start_IT+0x284>)
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d018      	beq.n	800cbce <HAL_TIM_IC_Start_IT+0x236>
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	4a1f      	ldr	r2, [pc, #124]	; (800cc20 <HAL_TIM_IC_Start_IT+0x288>)
 800cba2:	4293      	cmp	r3, r2
 800cba4:	d013      	beq.n	800cbce <HAL_TIM_IC_Start_IT+0x236>
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	4a1e      	ldr	r2, [pc, #120]	; (800cc24 <HAL_TIM_IC_Start_IT+0x28c>)
 800cbac:	4293      	cmp	r3, r2
 800cbae:	d00e      	beq.n	800cbce <HAL_TIM_IC_Start_IT+0x236>
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	4a1c      	ldr	r2, [pc, #112]	; (800cc28 <HAL_TIM_IC_Start_IT+0x290>)
 800cbb6:	4293      	cmp	r3, r2
 800cbb8:	d009      	beq.n	800cbce <HAL_TIM_IC_Start_IT+0x236>
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	4a1b      	ldr	r2, [pc, #108]	; (800cc2c <HAL_TIM_IC_Start_IT+0x294>)
 800cbc0:	4293      	cmp	r3, r2
 800cbc2:	d004      	beq.n	800cbce <HAL_TIM_IC_Start_IT+0x236>
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	4a19      	ldr	r2, [pc, #100]	; (800cc30 <HAL_TIM_IC_Start_IT+0x298>)
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d115      	bne.n	800cbfa <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	689a      	ldr	r2, [r3, #8]
 800cbd4:	4b17      	ldr	r3, [pc, #92]	; (800cc34 <HAL_TIM_IC_Start_IT+0x29c>)
 800cbd6:	4013      	ands	r3, r2
 800cbd8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbda:	68bb      	ldr	r3, [r7, #8]
 800cbdc:	2b06      	cmp	r3, #6
 800cbde:	d015      	beq.n	800cc0c <HAL_TIM_IC_Start_IT+0x274>
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbe6:	d011      	beq.n	800cc0c <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	681a      	ldr	r2, [r3, #0]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	f042 0201 	orr.w	r2, r2, #1
 800cbf6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbf8:	e008      	b.n	800cc0c <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	681a      	ldr	r2, [r3, #0]
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	f042 0201 	orr.w	r2, r2, #1
 800cc08:	601a      	str	r2, [r3, #0]
 800cc0a:	e000      	b.n	800cc0e <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc0c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800cc0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc10:	4618      	mov	r0, r3
 800cc12:	3710      	adds	r7, #16
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}
 800cc18:	40010000 	.word	0x40010000
 800cc1c:	40000400 	.word	0x40000400
 800cc20:	40000800 	.word	0x40000800
 800cc24:	40000c00 	.word	0x40000c00
 800cc28:	40010400 	.word	0x40010400
 800cc2c:	40001800 	.word	0x40001800
 800cc30:	40014000 	.word	0x40014000
 800cc34:	00010007 	.word	0x00010007

0800cc38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b082      	sub	sp, #8
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	691b      	ldr	r3, [r3, #16]
 800cc46:	f003 0302 	and.w	r3, r3, #2
 800cc4a:	2b02      	cmp	r3, #2
 800cc4c:	d122      	bne.n	800cc94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	f003 0302 	and.w	r3, r3, #2
 800cc58:	2b02      	cmp	r3, #2
 800cc5a:	d11b      	bne.n	800cc94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f06f 0202 	mvn.w	r2, #2
 800cc64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2201      	movs	r2, #1
 800cc6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	699b      	ldr	r3, [r3, #24]
 800cc72:	f003 0303 	and.w	r3, r3, #3
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d003      	beq.n	800cc82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f7f5 fc88 	bl	8002590 <HAL_TIM_IC_CaptureCallback>
 800cc80:	e005      	b.n	800cc8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc82:	6878      	ldr	r0, [r7, #4]
 800cc84:	f000 fbee 	bl	800d464 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc88:	6878      	ldr	r0, [r7, #4]
 800cc8a:	f000 fbf5 	bl	800d478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	2200      	movs	r2, #0
 800cc92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	691b      	ldr	r3, [r3, #16]
 800cc9a:	f003 0304 	and.w	r3, r3, #4
 800cc9e:	2b04      	cmp	r3, #4
 800cca0:	d122      	bne.n	800cce8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	68db      	ldr	r3, [r3, #12]
 800cca8:	f003 0304 	and.w	r3, r3, #4
 800ccac:	2b04      	cmp	r3, #4
 800ccae:	d11b      	bne.n	800cce8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	f06f 0204 	mvn.w	r2, #4
 800ccb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	2202      	movs	r2, #2
 800ccbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	699b      	ldr	r3, [r3, #24]
 800ccc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d003      	beq.n	800ccd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f7f5 fc5e 	bl	8002590 <HAL_TIM_IC_CaptureCallback>
 800ccd4:	e005      	b.n	800cce2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f000 fbc4 	bl	800d464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ccdc:	6878      	ldr	r0, [r7, #4]
 800ccde:	f000 fbcb 	bl	800d478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2200      	movs	r2, #0
 800cce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	691b      	ldr	r3, [r3, #16]
 800ccee:	f003 0308 	and.w	r3, r3, #8
 800ccf2:	2b08      	cmp	r3, #8
 800ccf4:	d122      	bne.n	800cd3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	68db      	ldr	r3, [r3, #12]
 800ccfc:	f003 0308 	and.w	r3, r3, #8
 800cd00:	2b08      	cmp	r3, #8
 800cd02:	d11b      	bne.n	800cd3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	f06f 0208 	mvn.w	r2, #8
 800cd0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	2204      	movs	r2, #4
 800cd12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	69db      	ldr	r3, [r3, #28]
 800cd1a:	f003 0303 	and.w	r3, r3, #3
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d003      	beq.n	800cd2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f7f5 fc34 	bl	8002590 <HAL_TIM_IC_CaptureCallback>
 800cd28:	e005      	b.n	800cd36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 fb9a 	bl	800d464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd30:	6878      	ldr	r0, [r7, #4]
 800cd32:	f000 fba1 	bl	800d478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2200      	movs	r2, #0
 800cd3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	691b      	ldr	r3, [r3, #16]
 800cd42:	f003 0310 	and.w	r3, r3, #16
 800cd46:	2b10      	cmp	r3, #16
 800cd48:	d122      	bne.n	800cd90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	68db      	ldr	r3, [r3, #12]
 800cd50:	f003 0310 	and.w	r3, r3, #16
 800cd54:	2b10      	cmp	r3, #16
 800cd56:	d11b      	bne.n	800cd90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f06f 0210 	mvn.w	r2, #16
 800cd60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2208      	movs	r2, #8
 800cd66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	69db      	ldr	r3, [r3, #28]
 800cd6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d003      	beq.n	800cd7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f7f5 fc0a 	bl	8002590 <HAL_TIM_IC_CaptureCallback>
 800cd7c:	e005      	b.n	800cd8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f000 fb70 	bl	800d464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f000 fb77 	bl	800d478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	691b      	ldr	r3, [r3, #16]
 800cd96:	f003 0301 	and.w	r3, r3, #1
 800cd9a:	2b01      	cmp	r3, #1
 800cd9c:	d10e      	bne.n	800cdbc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	68db      	ldr	r3, [r3, #12]
 800cda4:	f003 0301 	and.w	r3, r3, #1
 800cda8:	2b01      	cmp	r3, #1
 800cdaa:	d107      	bne.n	800cdbc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	f06f 0201 	mvn.w	r2, #1
 800cdb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cdb6:	6878      	ldr	r0, [r7, #4]
 800cdb8:	f000 fb4a 	bl	800d450 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	691b      	ldr	r3, [r3, #16]
 800cdc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cdc6:	2b80      	cmp	r3, #128	; 0x80
 800cdc8:	d10e      	bne.n	800cde8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	68db      	ldr	r3, [r3, #12]
 800cdd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cdd4:	2b80      	cmp	r3, #128	; 0x80
 800cdd6:	d107      	bne.n	800cde8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cde0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cde2:	6878      	ldr	r0, [r7, #4]
 800cde4:	f001 f952 	bl	800e08c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	691b      	ldr	r3, [r3, #16]
 800cdee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cdf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cdf6:	d10e      	bne.n	800ce16 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	68db      	ldr	r3, [r3, #12]
 800cdfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce02:	2b80      	cmp	r3, #128	; 0x80
 800ce04:	d107      	bne.n	800ce16 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ce0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f001 f945 	bl	800e0a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	691b      	ldr	r3, [r3, #16]
 800ce1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce20:	2b40      	cmp	r3, #64	; 0x40
 800ce22:	d10e      	bne.n	800ce42 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	68db      	ldr	r3, [r3, #12]
 800ce2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce2e:	2b40      	cmp	r3, #64	; 0x40
 800ce30:	d107      	bne.n	800ce42 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ce3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ce3c:	6878      	ldr	r0, [r7, #4]
 800ce3e:	f000 fb25 	bl	800d48c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	691b      	ldr	r3, [r3, #16]
 800ce48:	f003 0320 	and.w	r3, r3, #32
 800ce4c:	2b20      	cmp	r3, #32
 800ce4e:	d10e      	bne.n	800ce6e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	68db      	ldr	r3, [r3, #12]
 800ce56:	f003 0320 	and.w	r3, r3, #32
 800ce5a:	2b20      	cmp	r3, #32
 800ce5c:	d107      	bne.n	800ce6e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	f06f 0220 	mvn.w	r2, #32
 800ce66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ce68:	6878      	ldr	r0, [r7, #4]
 800ce6a:	f001 f905 	bl	800e078 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ce6e:	bf00      	nop
 800ce70:	3708      	adds	r7, #8
 800ce72:	46bd      	mov	sp, r7
 800ce74:	bd80      	pop	{r7, pc}

0800ce76 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800ce76:	b580      	push	{r7, lr}
 800ce78:	b086      	sub	sp, #24
 800ce7a:	af00      	add	r7, sp, #0
 800ce7c:	60f8      	str	r0, [r7, #12]
 800ce7e:	60b9      	str	r1, [r7, #8]
 800ce80:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ce82:	2300      	movs	r3, #0
 800ce84:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce8c:	2b01      	cmp	r3, #1
 800ce8e:	d101      	bne.n	800ce94 <HAL_TIM_IC_ConfigChannel+0x1e>
 800ce90:	2302      	movs	r3, #2
 800ce92:	e088      	b.n	800cfa6 <HAL_TIM_IC_ConfigChannel+0x130>
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	2201      	movs	r2, #1
 800ce98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d11b      	bne.n	800ceda <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	6818      	ldr	r0, [r3, #0]
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	6819      	ldr	r1, [r3, #0]
 800ceaa:	68bb      	ldr	r3, [r7, #8]
 800ceac:	685a      	ldr	r2, [r3, #4]
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	68db      	ldr	r3, [r3, #12]
 800ceb2:	f000 fe65 	bl	800db80 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	699a      	ldr	r2, [r3, #24]
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f022 020c 	bic.w	r2, r2, #12
 800cec4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	6999      	ldr	r1, [r3, #24]
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	689a      	ldr	r2, [r3, #8]
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	430a      	orrs	r2, r1
 800ced6:	619a      	str	r2, [r3, #24]
 800ced8:	e060      	b.n	800cf9c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	2b04      	cmp	r3, #4
 800cede:	d11c      	bne.n	800cf1a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	6818      	ldr	r0, [r3, #0]
 800cee4:	68bb      	ldr	r3, [r7, #8]
 800cee6:	6819      	ldr	r1, [r3, #0]
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	685a      	ldr	r2, [r3, #4]
 800ceec:	68bb      	ldr	r3, [r7, #8]
 800ceee:	68db      	ldr	r3, [r3, #12]
 800cef0:	f000 fee9 	bl	800dcc6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	699a      	ldr	r2, [r3, #24]
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800cf02:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	6999      	ldr	r1, [r3, #24]
 800cf0a:	68bb      	ldr	r3, [r7, #8]
 800cf0c:	689b      	ldr	r3, [r3, #8]
 800cf0e:	021a      	lsls	r2, r3, #8
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	430a      	orrs	r2, r1
 800cf16:	619a      	str	r2, [r3, #24]
 800cf18:	e040      	b.n	800cf9c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	2b08      	cmp	r3, #8
 800cf1e:	d11b      	bne.n	800cf58 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	6818      	ldr	r0, [r3, #0]
 800cf24:	68bb      	ldr	r3, [r7, #8]
 800cf26:	6819      	ldr	r1, [r3, #0]
 800cf28:	68bb      	ldr	r3, [r7, #8]
 800cf2a:	685a      	ldr	r2, [r3, #4]
 800cf2c:	68bb      	ldr	r3, [r7, #8]
 800cf2e:	68db      	ldr	r3, [r3, #12]
 800cf30:	f000 ff36 	bl	800dda0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	69da      	ldr	r2, [r3, #28]
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f022 020c 	bic.w	r2, r2, #12
 800cf42:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	69d9      	ldr	r1, [r3, #28]
 800cf4a:	68bb      	ldr	r3, [r7, #8]
 800cf4c:	689a      	ldr	r2, [r3, #8]
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	430a      	orrs	r2, r1
 800cf54:	61da      	str	r2, [r3, #28]
 800cf56:	e021      	b.n	800cf9c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2b0c      	cmp	r3, #12
 800cf5c:	d11c      	bne.n	800cf98 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	6818      	ldr	r0, [r3, #0]
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	6819      	ldr	r1, [r3, #0]
 800cf66:	68bb      	ldr	r3, [r7, #8]
 800cf68:	685a      	ldr	r2, [r3, #4]
 800cf6a:	68bb      	ldr	r3, [r7, #8]
 800cf6c:	68db      	ldr	r3, [r3, #12]
 800cf6e:	f000 ff53 	bl	800de18 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	69da      	ldr	r2, [r3, #28]
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800cf80:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	69d9      	ldr	r1, [r3, #28]
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	689b      	ldr	r3, [r3, #8]
 800cf8c:	021a      	lsls	r2, r3, #8
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	430a      	orrs	r2, r1
 800cf94:	61da      	str	r2, [r3, #28]
 800cf96:	e001      	b.n	800cf9c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800cf98:	2301      	movs	r3, #1
 800cf9a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cfa4:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3718      	adds	r7, #24
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
	...

0800cfb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b086      	sub	sp, #24
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	60f8      	str	r0, [r7, #12]
 800cfb8:	60b9      	str	r1, [r7, #8]
 800cfba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	d101      	bne.n	800cfce <HAL_TIM_PWM_ConfigChannel+0x1e>
 800cfca:	2302      	movs	r3, #2
 800cfcc:	e0ff      	b.n	800d1ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	2201      	movs	r2, #1
 800cfd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2b14      	cmp	r3, #20
 800cfda:	f200 80f0 	bhi.w	800d1be <HAL_TIM_PWM_ConfigChannel+0x20e>
 800cfde:	a201      	add	r2, pc, #4	; (adr r2, 800cfe4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cfe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfe4:	0800d039 	.word	0x0800d039
 800cfe8:	0800d1bf 	.word	0x0800d1bf
 800cfec:	0800d1bf 	.word	0x0800d1bf
 800cff0:	0800d1bf 	.word	0x0800d1bf
 800cff4:	0800d079 	.word	0x0800d079
 800cff8:	0800d1bf 	.word	0x0800d1bf
 800cffc:	0800d1bf 	.word	0x0800d1bf
 800d000:	0800d1bf 	.word	0x0800d1bf
 800d004:	0800d0bb 	.word	0x0800d0bb
 800d008:	0800d1bf 	.word	0x0800d1bf
 800d00c:	0800d1bf 	.word	0x0800d1bf
 800d010:	0800d1bf 	.word	0x0800d1bf
 800d014:	0800d0fb 	.word	0x0800d0fb
 800d018:	0800d1bf 	.word	0x0800d1bf
 800d01c:	0800d1bf 	.word	0x0800d1bf
 800d020:	0800d1bf 	.word	0x0800d1bf
 800d024:	0800d13d 	.word	0x0800d13d
 800d028:	0800d1bf 	.word	0x0800d1bf
 800d02c:	0800d1bf 	.word	0x0800d1bf
 800d030:	0800d1bf 	.word	0x0800d1bf
 800d034:	0800d17d 	.word	0x0800d17d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	68b9      	ldr	r1, [r7, #8]
 800d03e:	4618      	mov	r0, r3
 800d040:	f000 fac8 	bl	800d5d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	699a      	ldr	r2, [r3, #24]
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	f042 0208 	orr.w	r2, r2, #8
 800d052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	699a      	ldr	r2, [r3, #24]
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	f022 0204 	bic.w	r2, r2, #4
 800d062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	6999      	ldr	r1, [r3, #24]
 800d06a:	68bb      	ldr	r3, [r7, #8]
 800d06c:	691a      	ldr	r2, [r3, #16]
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	430a      	orrs	r2, r1
 800d074:	619a      	str	r2, [r3, #24]
      break;
 800d076:	e0a5      	b.n	800d1c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	68b9      	ldr	r1, [r7, #8]
 800d07e:	4618      	mov	r0, r3
 800d080:	f000 fb38 	bl	800d6f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	699a      	ldr	r2, [r3, #24]
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	699a      	ldr	r2, [r3, #24]
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d0a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	6999      	ldr	r1, [r3, #24]
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	691b      	ldr	r3, [r3, #16]
 800d0ae:	021a      	lsls	r2, r3, #8
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	430a      	orrs	r2, r1
 800d0b6:	619a      	str	r2, [r3, #24]
      break;
 800d0b8:	e084      	b.n	800d1c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	68b9      	ldr	r1, [r7, #8]
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	f000 fba1 	bl	800d808 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	69da      	ldr	r2, [r3, #28]
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	f042 0208 	orr.w	r2, r2, #8
 800d0d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	69da      	ldr	r2, [r3, #28]
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	f022 0204 	bic.w	r2, r2, #4
 800d0e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	69d9      	ldr	r1, [r3, #28]
 800d0ec:	68bb      	ldr	r3, [r7, #8]
 800d0ee:	691a      	ldr	r2, [r3, #16]
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	430a      	orrs	r2, r1
 800d0f6:	61da      	str	r2, [r3, #28]
      break;
 800d0f8:	e064      	b.n	800d1c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	68b9      	ldr	r1, [r7, #8]
 800d100:	4618      	mov	r0, r3
 800d102:	f000 fc09 	bl	800d918 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	69da      	ldr	r2, [r3, #28]
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	69da      	ldr	r2, [r3, #28]
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	69d9      	ldr	r1, [r3, #28]
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	691b      	ldr	r3, [r3, #16]
 800d130:	021a      	lsls	r2, r3, #8
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	430a      	orrs	r2, r1
 800d138:	61da      	str	r2, [r3, #28]
      break;
 800d13a:	e043      	b.n	800d1c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	68b9      	ldr	r1, [r7, #8]
 800d142:	4618      	mov	r0, r3
 800d144:	f000 fc52 	bl	800d9ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f042 0208 	orr.w	r2, r2, #8
 800d156:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	f022 0204 	bic.w	r2, r2, #4
 800d166:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d16e:	68bb      	ldr	r3, [r7, #8]
 800d170:	691a      	ldr	r2, [r3, #16]
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	430a      	orrs	r2, r1
 800d178:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d17a:	e023      	b.n	800d1c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	68b9      	ldr	r1, [r7, #8]
 800d182:	4618      	mov	r0, r3
 800d184:	f000 fc96 	bl	800dab4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d196:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d1a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	691b      	ldr	r3, [r3, #16]
 800d1b2:	021a      	lsls	r2, r3, #8
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	430a      	orrs	r2, r1
 800d1ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d1bc:	e002      	b.n	800d1c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d1be:	2301      	movs	r3, #1
 800d1c0:	75fb      	strb	r3, [r7, #23]
      break;
 800d1c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d1cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3718      	adds	r7, #24
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}
 800d1d6:	bf00      	nop

0800d1d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	b084      	sub	sp, #16
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d1ec:	2b01      	cmp	r3, #1
 800d1ee:	d101      	bne.n	800d1f4 <HAL_TIM_ConfigClockSource+0x1c>
 800d1f0:	2302      	movs	r3, #2
 800d1f2:	e0dc      	b.n	800d3ae <HAL_TIM_ConfigClockSource+0x1d6>
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2202      	movs	r2, #2
 800d200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	689b      	ldr	r3, [r3, #8]
 800d20a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d20c:	68ba      	ldr	r2, [r7, #8]
 800d20e:	4b6a      	ldr	r3, [pc, #424]	; (800d3b8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800d210:	4013      	ands	r3, r2
 800d212:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d21a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	68ba      	ldr	r2, [r7, #8]
 800d222:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	4a64      	ldr	r2, [pc, #400]	; (800d3bc <HAL_TIM_ConfigClockSource+0x1e4>)
 800d22a:	4293      	cmp	r3, r2
 800d22c:	f000 80a9 	beq.w	800d382 <HAL_TIM_ConfigClockSource+0x1aa>
 800d230:	4a62      	ldr	r2, [pc, #392]	; (800d3bc <HAL_TIM_ConfigClockSource+0x1e4>)
 800d232:	4293      	cmp	r3, r2
 800d234:	f200 80ae 	bhi.w	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d238:	4a61      	ldr	r2, [pc, #388]	; (800d3c0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d23a:	4293      	cmp	r3, r2
 800d23c:	f000 80a1 	beq.w	800d382 <HAL_TIM_ConfigClockSource+0x1aa>
 800d240:	4a5f      	ldr	r2, [pc, #380]	; (800d3c0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d242:	4293      	cmp	r3, r2
 800d244:	f200 80a6 	bhi.w	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d248:	4a5e      	ldr	r2, [pc, #376]	; (800d3c4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d24a:	4293      	cmp	r3, r2
 800d24c:	f000 8099 	beq.w	800d382 <HAL_TIM_ConfigClockSource+0x1aa>
 800d250:	4a5c      	ldr	r2, [pc, #368]	; (800d3c4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d252:	4293      	cmp	r3, r2
 800d254:	f200 809e 	bhi.w	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d258:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d25c:	f000 8091 	beq.w	800d382 <HAL_TIM_ConfigClockSource+0x1aa>
 800d260:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d264:	f200 8096 	bhi.w	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d268:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d26c:	f000 8089 	beq.w	800d382 <HAL_TIM_ConfigClockSource+0x1aa>
 800d270:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d274:	f200 808e 	bhi.w	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d278:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d27c:	d03e      	beq.n	800d2fc <HAL_TIM_ConfigClockSource+0x124>
 800d27e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d282:	f200 8087 	bhi.w	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d28a:	f000 8086 	beq.w	800d39a <HAL_TIM_ConfigClockSource+0x1c2>
 800d28e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d292:	d87f      	bhi.n	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d294:	2b70      	cmp	r3, #112	; 0x70
 800d296:	d01a      	beq.n	800d2ce <HAL_TIM_ConfigClockSource+0xf6>
 800d298:	2b70      	cmp	r3, #112	; 0x70
 800d29a:	d87b      	bhi.n	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d29c:	2b60      	cmp	r3, #96	; 0x60
 800d29e:	d050      	beq.n	800d342 <HAL_TIM_ConfigClockSource+0x16a>
 800d2a0:	2b60      	cmp	r3, #96	; 0x60
 800d2a2:	d877      	bhi.n	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d2a4:	2b50      	cmp	r3, #80	; 0x50
 800d2a6:	d03c      	beq.n	800d322 <HAL_TIM_ConfigClockSource+0x14a>
 800d2a8:	2b50      	cmp	r3, #80	; 0x50
 800d2aa:	d873      	bhi.n	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d2ac:	2b40      	cmp	r3, #64	; 0x40
 800d2ae:	d058      	beq.n	800d362 <HAL_TIM_ConfigClockSource+0x18a>
 800d2b0:	2b40      	cmp	r3, #64	; 0x40
 800d2b2:	d86f      	bhi.n	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d2b4:	2b30      	cmp	r3, #48	; 0x30
 800d2b6:	d064      	beq.n	800d382 <HAL_TIM_ConfigClockSource+0x1aa>
 800d2b8:	2b30      	cmp	r3, #48	; 0x30
 800d2ba:	d86b      	bhi.n	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d2bc:	2b20      	cmp	r3, #32
 800d2be:	d060      	beq.n	800d382 <HAL_TIM_ConfigClockSource+0x1aa>
 800d2c0:	2b20      	cmp	r3, #32
 800d2c2:	d867      	bhi.n	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d05c      	beq.n	800d382 <HAL_TIM_ConfigClockSource+0x1aa>
 800d2c8:	2b10      	cmp	r3, #16
 800d2ca:	d05a      	beq.n	800d382 <HAL_TIM_ConfigClockSource+0x1aa>
 800d2cc:	e062      	b.n	800d394 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	6818      	ldr	r0, [r3, #0]
 800d2d2:	683b      	ldr	r3, [r7, #0]
 800d2d4:	6899      	ldr	r1, [r3, #8]
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	685a      	ldr	r2, [r3, #4]
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	68db      	ldr	r3, [r3, #12]
 800d2de:	f000 fdf7 	bl	800ded0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	689b      	ldr	r3, [r3, #8]
 800d2e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d2f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	68ba      	ldr	r2, [r7, #8]
 800d2f8:	609a      	str	r2, [r3, #8]
      break;
 800d2fa:	e04f      	b.n	800d39c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6818      	ldr	r0, [r3, #0]
 800d300:	683b      	ldr	r3, [r7, #0]
 800d302:	6899      	ldr	r1, [r3, #8]
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	685a      	ldr	r2, [r3, #4]
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	68db      	ldr	r3, [r3, #12]
 800d30c:	f000 fde0 	bl	800ded0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	689a      	ldr	r2, [r3, #8]
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d31e:	609a      	str	r2, [r3, #8]
      break;
 800d320:	e03c      	b.n	800d39c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	6818      	ldr	r0, [r3, #0]
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	6859      	ldr	r1, [r3, #4]
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	68db      	ldr	r3, [r3, #12]
 800d32e:	461a      	mov	r2, r3
 800d330:	f000 fc9a 	bl	800dc68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	2150      	movs	r1, #80	; 0x50
 800d33a:	4618      	mov	r0, r3
 800d33c:	f000 fdaa 	bl	800de94 <TIM_ITRx_SetConfig>
      break;
 800d340:	e02c      	b.n	800d39c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	6818      	ldr	r0, [r3, #0]
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	6859      	ldr	r1, [r3, #4]
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	68db      	ldr	r3, [r3, #12]
 800d34e:	461a      	mov	r2, r3
 800d350:	f000 fcf6 	bl	800dd40 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	2160      	movs	r1, #96	; 0x60
 800d35a:	4618      	mov	r0, r3
 800d35c:	f000 fd9a 	bl	800de94 <TIM_ITRx_SetConfig>
      break;
 800d360:	e01c      	b.n	800d39c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	6818      	ldr	r0, [r3, #0]
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	6859      	ldr	r1, [r3, #4]
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	68db      	ldr	r3, [r3, #12]
 800d36e:	461a      	mov	r2, r3
 800d370:	f000 fc7a 	bl	800dc68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	2140      	movs	r1, #64	; 0x40
 800d37a:	4618      	mov	r0, r3
 800d37c:	f000 fd8a 	bl	800de94 <TIM_ITRx_SetConfig>
      break;
 800d380:	e00c      	b.n	800d39c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681a      	ldr	r2, [r3, #0]
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	4619      	mov	r1, r3
 800d38c:	4610      	mov	r0, r2
 800d38e:	f000 fd81 	bl	800de94 <TIM_ITRx_SetConfig>
      break;
 800d392:	e003      	b.n	800d39c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d394:	2301      	movs	r3, #1
 800d396:	73fb      	strb	r3, [r7, #15]
      break;
 800d398:	e000      	b.n	800d39c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d39a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2201      	movs	r2, #1
 800d3a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d3ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	3710      	adds	r7, #16
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}
 800d3b6:	bf00      	nop
 800d3b8:	ffceff88 	.word	0xffceff88
 800d3bc:	00100040 	.word	0x00100040
 800d3c0:	00100030 	.word	0x00100030
 800d3c4:	00100020 	.word	0x00100020

0800d3c8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d3c8:	b480      	push	{r7}
 800d3ca:	b085      	sub	sp, #20
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	6078      	str	r0, [r7, #4]
 800d3d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	2b0c      	cmp	r3, #12
 800d3da:	d831      	bhi.n	800d440 <HAL_TIM_ReadCapturedValue+0x78>
 800d3dc:	a201      	add	r2, pc, #4	; (adr r2, 800d3e4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800d3de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3e2:	bf00      	nop
 800d3e4:	0800d419 	.word	0x0800d419
 800d3e8:	0800d441 	.word	0x0800d441
 800d3ec:	0800d441 	.word	0x0800d441
 800d3f0:	0800d441 	.word	0x0800d441
 800d3f4:	0800d423 	.word	0x0800d423
 800d3f8:	0800d441 	.word	0x0800d441
 800d3fc:	0800d441 	.word	0x0800d441
 800d400:	0800d441 	.word	0x0800d441
 800d404:	0800d42d 	.word	0x0800d42d
 800d408:	0800d441 	.word	0x0800d441
 800d40c:	0800d441 	.word	0x0800d441
 800d410:	0800d441 	.word	0x0800d441
 800d414:	0800d437 	.word	0x0800d437
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d41e:	60fb      	str	r3, [r7, #12]

      break;
 800d420:	e00f      	b.n	800d442 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d428:	60fb      	str	r3, [r7, #12]

      break;
 800d42a:	e00a      	b.n	800d442 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d432:	60fb      	str	r3, [r7, #12]

      break;
 800d434:	e005      	b.n	800d442 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d43c:	60fb      	str	r3, [r7, #12]

      break;
 800d43e:	e000      	b.n	800d442 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800d440:	bf00      	nop
  }

  return tmpreg;
 800d442:	68fb      	ldr	r3, [r7, #12]
}
 800d444:	4618      	mov	r0, r3
 800d446:	3714      	adds	r7, #20
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr

0800d450 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d450:	b480      	push	{r7}
 800d452:	b083      	sub	sp, #12
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d458:	bf00      	nop
 800d45a:	370c      	adds	r7, #12
 800d45c:	46bd      	mov	sp, r7
 800d45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d462:	4770      	bx	lr

0800d464 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d464:	b480      	push	{r7}
 800d466:	b083      	sub	sp, #12
 800d468:	af00      	add	r7, sp, #0
 800d46a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d46c:	bf00      	nop
 800d46e:	370c      	adds	r7, #12
 800d470:	46bd      	mov	sp, r7
 800d472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d476:	4770      	bx	lr

0800d478 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d478:	b480      	push	{r7}
 800d47a:	b083      	sub	sp, #12
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d480:	bf00      	nop
 800d482:	370c      	adds	r7, #12
 800d484:	46bd      	mov	sp, r7
 800d486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48a:	4770      	bx	lr

0800d48c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d48c:	b480      	push	{r7}
 800d48e:	b083      	sub	sp, #12
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d494:	bf00      	nop
 800d496:	370c      	adds	r7, #12
 800d498:	46bd      	mov	sp, r7
 800d49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49e:	4770      	bx	lr

0800d4a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b085      	sub	sp, #20
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	4a40      	ldr	r2, [pc, #256]	; (800d5b4 <TIM_Base_SetConfig+0x114>)
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d013      	beq.n	800d4e0 <TIM_Base_SetConfig+0x40>
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d4be:	d00f      	beq.n	800d4e0 <TIM_Base_SetConfig+0x40>
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	4a3d      	ldr	r2, [pc, #244]	; (800d5b8 <TIM_Base_SetConfig+0x118>)
 800d4c4:	4293      	cmp	r3, r2
 800d4c6:	d00b      	beq.n	800d4e0 <TIM_Base_SetConfig+0x40>
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	4a3c      	ldr	r2, [pc, #240]	; (800d5bc <TIM_Base_SetConfig+0x11c>)
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	d007      	beq.n	800d4e0 <TIM_Base_SetConfig+0x40>
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	4a3b      	ldr	r2, [pc, #236]	; (800d5c0 <TIM_Base_SetConfig+0x120>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d003      	beq.n	800d4e0 <TIM_Base_SetConfig+0x40>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	4a3a      	ldr	r2, [pc, #232]	; (800d5c4 <TIM_Base_SetConfig+0x124>)
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	d108      	bne.n	800d4f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d4e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	685b      	ldr	r3, [r3, #4]
 800d4ec:	68fa      	ldr	r2, [r7, #12]
 800d4ee:	4313      	orrs	r3, r2
 800d4f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	4a2f      	ldr	r2, [pc, #188]	; (800d5b4 <TIM_Base_SetConfig+0x114>)
 800d4f6:	4293      	cmp	r3, r2
 800d4f8:	d01f      	beq.n	800d53a <TIM_Base_SetConfig+0x9a>
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d500:	d01b      	beq.n	800d53a <TIM_Base_SetConfig+0x9a>
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	4a2c      	ldr	r2, [pc, #176]	; (800d5b8 <TIM_Base_SetConfig+0x118>)
 800d506:	4293      	cmp	r3, r2
 800d508:	d017      	beq.n	800d53a <TIM_Base_SetConfig+0x9a>
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	4a2b      	ldr	r2, [pc, #172]	; (800d5bc <TIM_Base_SetConfig+0x11c>)
 800d50e:	4293      	cmp	r3, r2
 800d510:	d013      	beq.n	800d53a <TIM_Base_SetConfig+0x9a>
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	4a2a      	ldr	r2, [pc, #168]	; (800d5c0 <TIM_Base_SetConfig+0x120>)
 800d516:	4293      	cmp	r3, r2
 800d518:	d00f      	beq.n	800d53a <TIM_Base_SetConfig+0x9a>
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	4a29      	ldr	r2, [pc, #164]	; (800d5c4 <TIM_Base_SetConfig+0x124>)
 800d51e:	4293      	cmp	r3, r2
 800d520:	d00b      	beq.n	800d53a <TIM_Base_SetConfig+0x9a>
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	4a28      	ldr	r2, [pc, #160]	; (800d5c8 <TIM_Base_SetConfig+0x128>)
 800d526:	4293      	cmp	r3, r2
 800d528:	d007      	beq.n	800d53a <TIM_Base_SetConfig+0x9a>
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	4a27      	ldr	r2, [pc, #156]	; (800d5cc <TIM_Base_SetConfig+0x12c>)
 800d52e:	4293      	cmp	r3, r2
 800d530:	d003      	beq.n	800d53a <TIM_Base_SetConfig+0x9a>
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	4a26      	ldr	r2, [pc, #152]	; (800d5d0 <TIM_Base_SetConfig+0x130>)
 800d536:	4293      	cmp	r3, r2
 800d538:	d108      	bne.n	800d54c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d540:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	68db      	ldr	r3, [r3, #12]
 800d546:	68fa      	ldr	r2, [r7, #12]
 800d548:	4313      	orrs	r3, r2
 800d54a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	695b      	ldr	r3, [r3, #20]
 800d556:	4313      	orrs	r3, r2
 800d558:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	68fa      	ldr	r2, [r7, #12]
 800d55e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	689a      	ldr	r2, [r3, #8]
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d568:	683b      	ldr	r3, [r7, #0]
 800d56a:	681a      	ldr	r2, [r3, #0]
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	4a10      	ldr	r2, [pc, #64]	; (800d5b4 <TIM_Base_SetConfig+0x114>)
 800d574:	4293      	cmp	r3, r2
 800d576:	d00f      	beq.n	800d598 <TIM_Base_SetConfig+0xf8>
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	4a12      	ldr	r2, [pc, #72]	; (800d5c4 <TIM_Base_SetConfig+0x124>)
 800d57c:	4293      	cmp	r3, r2
 800d57e:	d00b      	beq.n	800d598 <TIM_Base_SetConfig+0xf8>
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	4a11      	ldr	r2, [pc, #68]	; (800d5c8 <TIM_Base_SetConfig+0x128>)
 800d584:	4293      	cmp	r3, r2
 800d586:	d007      	beq.n	800d598 <TIM_Base_SetConfig+0xf8>
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	4a10      	ldr	r2, [pc, #64]	; (800d5cc <TIM_Base_SetConfig+0x12c>)
 800d58c:	4293      	cmp	r3, r2
 800d58e:	d003      	beq.n	800d598 <TIM_Base_SetConfig+0xf8>
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	4a0f      	ldr	r2, [pc, #60]	; (800d5d0 <TIM_Base_SetConfig+0x130>)
 800d594:	4293      	cmp	r3, r2
 800d596:	d103      	bne.n	800d5a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	691a      	ldr	r2, [r3, #16]
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2201      	movs	r2, #1
 800d5a4:	615a      	str	r2, [r3, #20]
}
 800d5a6:	bf00      	nop
 800d5a8:	3714      	adds	r7, #20
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b0:	4770      	bx	lr
 800d5b2:	bf00      	nop
 800d5b4:	40010000 	.word	0x40010000
 800d5b8:	40000400 	.word	0x40000400
 800d5bc:	40000800 	.word	0x40000800
 800d5c0:	40000c00 	.word	0x40000c00
 800d5c4:	40010400 	.word	0x40010400
 800d5c8:	40014000 	.word	0x40014000
 800d5cc:	40014400 	.word	0x40014400
 800d5d0:	40014800 	.word	0x40014800

0800d5d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b087      	sub	sp, #28
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
 800d5dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	6a1b      	ldr	r3, [r3, #32]
 800d5e2:	f023 0201 	bic.w	r2, r3, #1
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	6a1b      	ldr	r3, [r3, #32]
 800d5ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	685b      	ldr	r3, [r3, #4]
 800d5f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	699b      	ldr	r3, [r3, #24]
 800d5fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d5fc:	68fa      	ldr	r2, [r7, #12]
 800d5fe:	4b37      	ldr	r3, [pc, #220]	; (800d6dc <TIM_OC1_SetConfig+0x108>)
 800d600:	4013      	ands	r3, r2
 800d602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	f023 0303 	bic.w	r3, r3, #3
 800d60a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	68fa      	ldr	r2, [r7, #12]
 800d612:	4313      	orrs	r3, r2
 800d614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d616:	697b      	ldr	r3, [r7, #20]
 800d618:	f023 0302 	bic.w	r3, r3, #2
 800d61c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	689b      	ldr	r3, [r3, #8]
 800d622:	697a      	ldr	r2, [r7, #20]
 800d624:	4313      	orrs	r3, r2
 800d626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	4a2d      	ldr	r2, [pc, #180]	; (800d6e0 <TIM_OC1_SetConfig+0x10c>)
 800d62c:	4293      	cmp	r3, r2
 800d62e:	d00f      	beq.n	800d650 <TIM_OC1_SetConfig+0x7c>
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	4a2c      	ldr	r2, [pc, #176]	; (800d6e4 <TIM_OC1_SetConfig+0x110>)
 800d634:	4293      	cmp	r3, r2
 800d636:	d00b      	beq.n	800d650 <TIM_OC1_SetConfig+0x7c>
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	4a2b      	ldr	r2, [pc, #172]	; (800d6e8 <TIM_OC1_SetConfig+0x114>)
 800d63c:	4293      	cmp	r3, r2
 800d63e:	d007      	beq.n	800d650 <TIM_OC1_SetConfig+0x7c>
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	4a2a      	ldr	r2, [pc, #168]	; (800d6ec <TIM_OC1_SetConfig+0x118>)
 800d644:	4293      	cmp	r3, r2
 800d646:	d003      	beq.n	800d650 <TIM_OC1_SetConfig+0x7c>
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	4a29      	ldr	r2, [pc, #164]	; (800d6f0 <TIM_OC1_SetConfig+0x11c>)
 800d64c:	4293      	cmp	r3, r2
 800d64e:	d10c      	bne.n	800d66a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d650:	697b      	ldr	r3, [r7, #20]
 800d652:	f023 0308 	bic.w	r3, r3, #8
 800d656:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	68db      	ldr	r3, [r3, #12]
 800d65c:	697a      	ldr	r2, [r7, #20]
 800d65e:	4313      	orrs	r3, r2
 800d660:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d662:	697b      	ldr	r3, [r7, #20]
 800d664:	f023 0304 	bic.w	r3, r3, #4
 800d668:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	4a1c      	ldr	r2, [pc, #112]	; (800d6e0 <TIM_OC1_SetConfig+0x10c>)
 800d66e:	4293      	cmp	r3, r2
 800d670:	d00f      	beq.n	800d692 <TIM_OC1_SetConfig+0xbe>
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	4a1b      	ldr	r2, [pc, #108]	; (800d6e4 <TIM_OC1_SetConfig+0x110>)
 800d676:	4293      	cmp	r3, r2
 800d678:	d00b      	beq.n	800d692 <TIM_OC1_SetConfig+0xbe>
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	4a1a      	ldr	r2, [pc, #104]	; (800d6e8 <TIM_OC1_SetConfig+0x114>)
 800d67e:	4293      	cmp	r3, r2
 800d680:	d007      	beq.n	800d692 <TIM_OC1_SetConfig+0xbe>
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	4a19      	ldr	r2, [pc, #100]	; (800d6ec <TIM_OC1_SetConfig+0x118>)
 800d686:	4293      	cmp	r3, r2
 800d688:	d003      	beq.n	800d692 <TIM_OC1_SetConfig+0xbe>
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	4a18      	ldr	r2, [pc, #96]	; (800d6f0 <TIM_OC1_SetConfig+0x11c>)
 800d68e:	4293      	cmp	r3, r2
 800d690:	d111      	bne.n	800d6b6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d692:	693b      	ldr	r3, [r7, #16]
 800d694:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d6a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	695b      	ldr	r3, [r3, #20]
 800d6a6:	693a      	ldr	r2, [r7, #16]
 800d6a8:	4313      	orrs	r3, r2
 800d6aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	699b      	ldr	r3, [r3, #24]
 800d6b0:	693a      	ldr	r2, [r7, #16]
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	693a      	ldr	r2, [r7, #16]
 800d6ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	68fa      	ldr	r2, [r7, #12]
 800d6c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	685a      	ldr	r2, [r3, #4]
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	697a      	ldr	r2, [r7, #20]
 800d6ce:	621a      	str	r2, [r3, #32]
}
 800d6d0:	bf00      	nop
 800d6d2:	371c      	adds	r7, #28
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6da:	4770      	bx	lr
 800d6dc:	fffeff8f 	.word	0xfffeff8f
 800d6e0:	40010000 	.word	0x40010000
 800d6e4:	40010400 	.word	0x40010400
 800d6e8:	40014000 	.word	0x40014000
 800d6ec:	40014400 	.word	0x40014400
 800d6f0:	40014800 	.word	0x40014800

0800d6f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d6f4:	b480      	push	{r7}
 800d6f6:	b087      	sub	sp, #28
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
 800d6fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6a1b      	ldr	r3, [r3, #32]
 800d702:	f023 0210 	bic.w	r2, r3, #16
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	6a1b      	ldr	r3, [r3, #32]
 800d70e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	685b      	ldr	r3, [r3, #4]
 800d714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	699b      	ldr	r3, [r3, #24]
 800d71a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d71c:	68fa      	ldr	r2, [r7, #12]
 800d71e:	4b34      	ldr	r3, [pc, #208]	; (800d7f0 <TIM_OC2_SetConfig+0xfc>)
 800d720:	4013      	ands	r3, r2
 800d722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d72a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d72c:	683b      	ldr	r3, [r7, #0]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	021b      	lsls	r3, r3, #8
 800d732:	68fa      	ldr	r2, [r7, #12]
 800d734:	4313      	orrs	r3, r2
 800d736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d738:	697b      	ldr	r3, [r7, #20]
 800d73a:	f023 0320 	bic.w	r3, r3, #32
 800d73e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	689b      	ldr	r3, [r3, #8]
 800d744:	011b      	lsls	r3, r3, #4
 800d746:	697a      	ldr	r2, [r7, #20]
 800d748:	4313      	orrs	r3, r2
 800d74a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	4a29      	ldr	r2, [pc, #164]	; (800d7f4 <TIM_OC2_SetConfig+0x100>)
 800d750:	4293      	cmp	r3, r2
 800d752:	d003      	beq.n	800d75c <TIM_OC2_SetConfig+0x68>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	4a28      	ldr	r2, [pc, #160]	; (800d7f8 <TIM_OC2_SetConfig+0x104>)
 800d758:	4293      	cmp	r3, r2
 800d75a:	d10d      	bne.n	800d778 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d75c:	697b      	ldr	r3, [r7, #20]
 800d75e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d762:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d764:	683b      	ldr	r3, [r7, #0]
 800d766:	68db      	ldr	r3, [r3, #12]
 800d768:	011b      	lsls	r3, r3, #4
 800d76a:	697a      	ldr	r2, [r7, #20]
 800d76c:	4313      	orrs	r3, r2
 800d76e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d770:	697b      	ldr	r3, [r7, #20]
 800d772:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d776:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	4a1e      	ldr	r2, [pc, #120]	; (800d7f4 <TIM_OC2_SetConfig+0x100>)
 800d77c:	4293      	cmp	r3, r2
 800d77e:	d00f      	beq.n	800d7a0 <TIM_OC2_SetConfig+0xac>
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	4a1d      	ldr	r2, [pc, #116]	; (800d7f8 <TIM_OC2_SetConfig+0x104>)
 800d784:	4293      	cmp	r3, r2
 800d786:	d00b      	beq.n	800d7a0 <TIM_OC2_SetConfig+0xac>
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	4a1c      	ldr	r2, [pc, #112]	; (800d7fc <TIM_OC2_SetConfig+0x108>)
 800d78c:	4293      	cmp	r3, r2
 800d78e:	d007      	beq.n	800d7a0 <TIM_OC2_SetConfig+0xac>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	4a1b      	ldr	r2, [pc, #108]	; (800d800 <TIM_OC2_SetConfig+0x10c>)
 800d794:	4293      	cmp	r3, r2
 800d796:	d003      	beq.n	800d7a0 <TIM_OC2_SetConfig+0xac>
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	4a1a      	ldr	r2, [pc, #104]	; (800d804 <TIM_OC2_SetConfig+0x110>)
 800d79c:	4293      	cmp	r3, r2
 800d79e:	d113      	bne.n	800d7c8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d7a0:	693b      	ldr	r3, [r7, #16]
 800d7a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d7a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d7a8:	693b      	ldr	r3, [r7, #16]
 800d7aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d7ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	695b      	ldr	r3, [r3, #20]
 800d7b4:	009b      	lsls	r3, r3, #2
 800d7b6:	693a      	ldr	r2, [r7, #16]
 800d7b8:	4313      	orrs	r3, r2
 800d7ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d7bc:	683b      	ldr	r3, [r7, #0]
 800d7be:	699b      	ldr	r3, [r3, #24]
 800d7c0:	009b      	lsls	r3, r3, #2
 800d7c2:	693a      	ldr	r2, [r7, #16]
 800d7c4:	4313      	orrs	r3, r2
 800d7c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	693a      	ldr	r2, [r7, #16]
 800d7cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	68fa      	ldr	r2, [r7, #12]
 800d7d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d7d4:	683b      	ldr	r3, [r7, #0]
 800d7d6:	685a      	ldr	r2, [r3, #4]
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	697a      	ldr	r2, [r7, #20]
 800d7e0:	621a      	str	r2, [r3, #32]
}
 800d7e2:	bf00      	nop
 800d7e4:	371c      	adds	r7, #28
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ec:	4770      	bx	lr
 800d7ee:	bf00      	nop
 800d7f0:	feff8fff 	.word	0xfeff8fff
 800d7f4:	40010000 	.word	0x40010000
 800d7f8:	40010400 	.word	0x40010400
 800d7fc:	40014000 	.word	0x40014000
 800d800:	40014400 	.word	0x40014400
 800d804:	40014800 	.word	0x40014800

0800d808 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d808:	b480      	push	{r7}
 800d80a:	b087      	sub	sp, #28
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
 800d810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6a1b      	ldr	r3, [r3, #32]
 800d816:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6a1b      	ldr	r3, [r3, #32]
 800d822:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	685b      	ldr	r3, [r3, #4]
 800d828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	69db      	ldr	r3, [r3, #28]
 800d82e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d830:	68fa      	ldr	r2, [r7, #12]
 800d832:	4b33      	ldr	r3, [pc, #204]	; (800d900 <TIM_OC3_SetConfig+0xf8>)
 800d834:	4013      	ands	r3, r2
 800d836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	f023 0303 	bic.w	r3, r3, #3
 800d83e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	68fa      	ldr	r2, [r7, #12]
 800d846:	4313      	orrs	r3, r2
 800d848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d84a:	697b      	ldr	r3, [r7, #20]
 800d84c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d850:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	689b      	ldr	r3, [r3, #8]
 800d856:	021b      	lsls	r3, r3, #8
 800d858:	697a      	ldr	r2, [r7, #20]
 800d85a:	4313      	orrs	r3, r2
 800d85c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	4a28      	ldr	r2, [pc, #160]	; (800d904 <TIM_OC3_SetConfig+0xfc>)
 800d862:	4293      	cmp	r3, r2
 800d864:	d003      	beq.n	800d86e <TIM_OC3_SetConfig+0x66>
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	4a27      	ldr	r2, [pc, #156]	; (800d908 <TIM_OC3_SetConfig+0x100>)
 800d86a:	4293      	cmp	r3, r2
 800d86c:	d10d      	bne.n	800d88a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d86e:	697b      	ldr	r3, [r7, #20]
 800d870:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d874:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	68db      	ldr	r3, [r3, #12]
 800d87a:	021b      	lsls	r3, r3, #8
 800d87c:	697a      	ldr	r2, [r7, #20]
 800d87e:	4313      	orrs	r3, r2
 800d880:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d882:	697b      	ldr	r3, [r7, #20]
 800d884:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d888:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	4a1d      	ldr	r2, [pc, #116]	; (800d904 <TIM_OC3_SetConfig+0xfc>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	d00f      	beq.n	800d8b2 <TIM_OC3_SetConfig+0xaa>
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	4a1c      	ldr	r2, [pc, #112]	; (800d908 <TIM_OC3_SetConfig+0x100>)
 800d896:	4293      	cmp	r3, r2
 800d898:	d00b      	beq.n	800d8b2 <TIM_OC3_SetConfig+0xaa>
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	4a1b      	ldr	r2, [pc, #108]	; (800d90c <TIM_OC3_SetConfig+0x104>)
 800d89e:	4293      	cmp	r3, r2
 800d8a0:	d007      	beq.n	800d8b2 <TIM_OC3_SetConfig+0xaa>
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	4a1a      	ldr	r2, [pc, #104]	; (800d910 <TIM_OC3_SetConfig+0x108>)
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	d003      	beq.n	800d8b2 <TIM_OC3_SetConfig+0xaa>
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	4a19      	ldr	r2, [pc, #100]	; (800d914 <TIM_OC3_SetConfig+0x10c>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d113      	bne.n	800d8da <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d8b2:	693b      	ldr	r3, [r7, #16]
 800d8b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d8b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d8ba:	693b      	ldr	r3, [r7, #16]
 800d8bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d8c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	695b      	ldr	r3, [r3, #20]
 800d8c6:	011b      	lsls	r3, r3, #4
 800d8c8:	693a      	ldr	r2, [r7, #16]
 800d8ca:	4313      	orrs	r3, r2
 800d8cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	699b      	ldr	r3, [r3, #24]
 800d8d2:	011b      	lsls	r3, r3, #4
 800d8d4:	693a      	ldr	r2, [r7, #16]
 800d8d6:	4313      	orrs	r3, r2
 800d8d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	693a      	ldr	r2, [r7, #16]
 800d8de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	68fa      	ldr	r2, [r7, #12]
 800d8e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	685a      	ldr	r2, [r3, #4]
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	697a      	ldr	r2, [r7, #20]
 800d8f2:	621a      	str	r2, [r3, #32]
}
 800d8f4:	bf00      	nop
 800d8f6:	371c      	adds	r7, #28
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fe:	4770      	bx	lr
 800d900:	fffeff8f 	.word	0xfffeff8f
 800d904:	40010000 	.word	0x40010000
 800d908:	40010400 	.word	0x40010400
 800d90c:	40014000 	.word	0x40014000
 800d910:	40014400 	.word	0x40014400
 800d914:	40014800 	.word	0x40014800

0800d918 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d918:	b480      	push	{r7}
 800d91a:	b087      	sub	sp, #28
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
 800d920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	6a1b      	ldr	r3, [r3, #32]
 800d926:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	6a1b      	ldr	r3, [r3, #32]
 800d932:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	685b      	ldr	r3, [r3, #4]
 800d938:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	69db      	ldr	r3, [r3, #28]
 800d93e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d940:	68fa      	ldr	r2, [r7, #12]
 800d942:	4b24      	ldr	r3, [pc, #144]	; (800d9d4 <TIM_OC4_SetConfig+0xbc>)
 800d944:	4013      	ands	r3, r2
 800d946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d94e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	021b      	lsls	r3, r3, #8
 800d956:	68fa      	ldr	r2, [r7, #12]
 800d958:	4313      	orrs	r3, r2
 800d95a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d962:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	689b      	ldr	r3, [r3, #8]
 800d968:	031b      	lsls	r3, r3, #12
 800d96a:	693a      	ldr	r2, [r7, #16]
 800d96c:	4313      	orrs	r3, r2
 800d96e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	4a19      	ldr	r2, [pc, #100]	; (800d9d8 <TIM_OC4_SetConfig+0xc0>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d00f      	beq.n	800d998 <TIM_OC4_SetConfig+0x80>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	4a18      	ldr	r2, [pc, #96]	; (800d9dc <TIM_OC4_SetConfig+0xc4>)
 800d97c:	4293      	cmp	r3, r2
 800d97e:	d00b      	beq.n	800d998 <TIM_OC4_SetConfig+0x80>
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	4a17      	ldr	r2, [pc, #92]	; (800d9e0 <TIM_OC4_SetConfig+0xc8>)
 800d984:	4293      	cmp	r3, r2
 800d986:	d007      	beq.n	800d998 <TIM_OC4_SetConfig+0x80>
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	4a16      	ldr	r2, [pc, #88]	; (800d9e4 <TIM_OC4_SetConfig+0xcc>)
 800d98c:	4293      	cmp	r3, r2
 800d98e:	d003      	beq.n	800d998 <TIM_OC4_SetConfig+0x80>
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	4a15      	ldr	r2, [pc, #84]	; (800d9e8 <TIM_OC4_SetConfig+0xd0>)
 800d994:	4293      	cmp	r3, r2
 800d996:	d109      	bne.n	800d9ac <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d998:	697b      	ldr	r3, [r7, #20]
 800d99a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d99e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d9a0:	683b      	ldr	r3, [r7, #0]
 800d9a2:	695b      	ldr	r3, [r3, #20]
 800d9a4:	019b      	lsls	r3, r3, #6
 800d9a6:	697a      	ldr	r2, [r7, #20]
 800d9a8:	4313      	orrs	r3, r2
 800d9aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	697a      	ldr	r2, [r7, #20]
 800d9b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	68fa      	ldr	r2, [r7, #12]
 800d9b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	685a      	ldr	r2, [r3, #4]
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	693a      	ldr	r2, [r7, #16]
 800d9c4:	621a      	str	r2, [r3, #32]
}
 800d9c6:	bf00      	nop
 800d9c8:	371c      	adds	r7, #28
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d0:	4770      	bx	lr
 800d9d2:	bf00      	nop
 800d9d4:	feff8fff 	.word	0xfeff8fff
 800d9d8:	40010000 	.word	0x40010000
 800d9dc:	40010400 	.word	0x40010400
 800d9e0:	40014000 	.word	0x40014000
 800d9e4:	40014400 	.word	0x40014400
 800d9e8:	40014800 	.word	0x40014800

0800d9ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b087      	sub	sp, #28
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
 800d9f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6a1b      	ldr	r3, [r3, #32]
 800d9fa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	6a1b      	ldr	r3, [r3, #32]
 800da06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	685b      	ldr	r3, [r3, #4]
 800da0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800da14:	68fa      	ldr	r2, [r7, #12]
 800da16:	4b21      	ldr	r3, [pc, #132]	; (800da9c <TIM_OC5_SetConfig+0xb0>)
 800da18:	4013      	ands	r3, r2
 800da1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800da1c:	683b      	ldr	r3, [r7, #0]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	68fa      	ldr	r2, [r7, #12]
 800da22:	4313      	orrs	r3, r2
 800da24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800da26:	693b      	ldr	r3, [r7, #16]
 800da28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800da2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800da2e:	683b      	ldr	r3, [r7, #0]
 800da30:	689b      	ldr	r3, [r3, #8]
 800da32:	041b      	lsls	r3, r3, #16
 800da34:	693a      	ldr	r2, [r7, #16]
 800da36:	4313      	orrs	r3, r2
 800da38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	4a18      	ldr	r2, [pc, #96]	; (800daa0 <TIM_OC5_SetConfig+0xb4>)
 800da3e:	4293      	cmp	r3, r2
 800da40:	d00f      	beq.n	800da62 <TIM_OC5_SetConfig+0x76>
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	4a17      	ldr	r2, [pc, #92]	; (800daa4 <TIM_OC5_SetConfig+0xb8>)
 800da46:	4293      	cmp	r3, r2
 800da48:	d00b      	beq.n	800da62 <TIM_OC5_SetConfig+0x76>
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	4a16      	ldr	r2, [pc, #88]	; (800daa8 <TIM_OC5_SetConfig+0xbc>)
 800da4e:	4293      	cmp	r3, r2
 800da50:	d007      	beq.n	800da62 <TIM_OC5_SetConfig+0x76>
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	4a15      	ldr	r2, [pc, #84]	; (800daac <TIM_OC5_SetConfig+0xc0>)
 800da56:	4293      	cmp	r3, r2
 800da58:	d003      	beq.n	800da62 <TIM_OC5_SetConfig+0x76>
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	4a14      	ldr	r2, [pc, #80]	; (800dab0 <TIM_OC5_SetConfig+0xc4>)
 800da5e:	4293      	cmp	r3, r2
 800da60:	d109      	bne.n	800da76 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800da68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	695b      	ldr	r3, [r3, #20]
 800da6e:	021b      	lsls	r3, r3, #8
 800da70:	697a      	ldr	r2, [r7, #20]
 800da72:	4313      	orrs	r3, r2
 800da74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	697a      	ldr	r2, [r7, #20]
 800da7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	68fa      	ldr	r2, [r7, #12]
 800da80:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	685a      	ldr	r2, [r3, #4]
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	693a      	ldr	r2, [r7, #16]
 800da8e:	621a      	str	r2, [r3, #32]
}
 800da90:	bf00      	nop
 800da92:	371c      	adds	r7, #28
 800da94:	46bd      	mov	sp, r7
 800da96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9a:	4770      	bx	lr
 800da9c:	fffeff8f 	.word	0xfffeff8f
 800daa0:	40010000 	.word	0x40010000
 800daa4:	40010400 	.word	0x40010400
 800daa8:	40014000 	.word	0x40014000
 800daac:	40014400 	.word	0x40014400
 800dab0:	40014800 	.word	0x40014800

0800dab4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b087      	sub	sp, #28
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
 800dabc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	6a1b      	ldr	r3, [r3, #32]
 800dac2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	6a1b      	ldr	r3, [r3, #32]
 800dace:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	685b      	ldr	r3, [r3, #4]
 800dad4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dadc:	68fa      	ldr	r2, [r7, #12]
 800dade:	4b22      	ldr	r3, [pc, #136]	; (800db68 <TIM_OC6_SetConfig+0xb4>)
 800dae0:	4013      	ands	r3, r2
 800dae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	021b      	lsls	r3, r3, #8
 800daea:	68fa      	ldr	r2, [r7, #12]
 800daec:	4313      	orrs	r3, r2
 800daee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800daf0:	693b      	ldr	r3, [r7, #16]
 800daf2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800daf6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	689b      	ldr	r3, [r3, #8]
 800dafc:	051b      	lsls	r3, r3, #20
 800dafe:	693a      	ldr	r2, [r7, #16]
 800db00:	4313      	orrs	r3, r2
 800db02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	4a19      	ldr	r2, [pc, #100]	; (800db6c <TIM_OC6_SetConfig+0xb8>)
 800db08:	4293      	cmp	r3, r2
 800db0a:	d00f      	beq.n	800db2c <TIM_OC6_SetConfig+0x78>
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	4a18      	ldr	r2, [pc, #96]	; (800db70 <TIM_OC6_SetConfig+0xbc>)
 800db10:	4293      	cmp	r3, r2
 800db12:	d00b      	beq.n	800db2c <TIM_OC6_SetConfig+0x78>
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	4a17      	ldr	r2, [pc, #92]	; (800db74 <TIM_OC6_SetConfig+0xc0>)
 800db18:	4293      	cmp	r3, r2
 800db1a:	d007      	beq.n	800db2c <TIM_OC6_SetConfig+0x78>
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	4a16      	ldr	r2, [pc, #88]	; (800db78 <TIM_OC6_SetConfig+0xc4>)
 800db20:	4293      	cmp	r3, r2
 800db22:	d003      	beq.n	800db2c <TIM_OC6_SetConfig+0x78>
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	4a15      	ldr	r2, [pc, #84]	; (800db7c <TIM_OC6_SetConfig+0xc8>)
 800db28:	4293      	cmp	r3, r2
 800db2a:	d109      	bne.n	800db40 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800db2c:	697b      	ldr	r3, [r7, #20]
 800db2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800db32:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	695b      	ldr	r3, [r3, #20]
 800db38:	029b      	lsls	r3, r3, #10
 800db3a:	697a      	ldr	r2, [r7, #20]
 800db3c:	4313      	orrs	r3, r2
 800db3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	697a      	ldr	r2, [r7, #20]
 800db44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	68fa      	ldr	r2, [r7, #12]
 800db4a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	685a      	ldr	r2, [r3, #4]
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	693a      	ldr	r2, [r7, #16]
 800db58:	621a      	str	r2, [r3, #32]
}
 800db5a:	bf00      	nop
 800db5c:	371c      	adds	r7, #28
 800db5e:	46bd      	mov	sp, r7
 800db60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db64:	4770      	bx	lr
 800db66:	bf00      	nop
 800db68:	feff8fff 	.word	0xfeff8fff
 800db6c:	40010000 	.word	0x40010000
 800db70:	40010400 	.word	0x40010400
 800db74:	40014000 	.word	0x40014000
 800db78:	40014400 	.word	0x40014400
 800db7c:	40014800 	.word	0x40014800

0800db80 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800db80:	b480      	push	{r7}
 800db82:	b087      	sub	sp, #28
 800db84:	af00      	add	r7, sp, #0
 800db86:	60f8      	str	r0, [r7, #12]
 800db88:	60b9      	str	r1, [r7, #8]
 800db8a:	607a      	str	r2, [r7, #4]
 800db8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	6a1b      	ldr	r3, [r3, #32]
 800db92:	f023 0201 	bic.w	r2, r3, #1
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	699b      	ldr	r3, [r3, #24]
 800db9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	6a1b      	ldr	r3, [r3, #32]
 800dba4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	4a28      	ldr	r2, [pc, #160]	; (800dc4c <TIM_TI1_SetConfig+0xcc>)
 800dbaa:	4293      	cmp	r3, r2
 800dbac:	d01b      	beq.n	800dbe6 <TIM_TI1_SetConfig+0x66>
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dbb4:	d017      	beq.n	800dbe6 <TIM_TI1_SetConfig+0x66>
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	4a25      	ldr	r2, [pc, #148]	; (800dc50 <TIM_TI1_SetConfig+0xd0>)
 800dbba:	4293      	cmp	r3, r2
 800dbbc:	d013      	beq.n	800dbe6 <TIM_TI1_SetConfig+0x66>
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	4a24      	ldr	r2, [pc, #144]	; (800dc54 <TIM_TI1_SetConfig+0xd4>)
 800dbc2:	4293      	cmp	r3, r2
 800dbc4:	d00f      	beq.n	800dbe6 <TIM_TI1_SetConfig+0x66>
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	4a23      	ldr	r2, [pc, #140]	; (800dc58 <TIM_TI1_SetConfig+0xd8>)
 800dbca:	4293      	cmp	r3, r2
 800dbcc:	d00b      	beq.n	800dbe6 <TIM_TI1_SetConfig+0x66>
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	4a22      	ldr	r2, [pc, #136]	; (800dc5c <TIM_TI1_SetConfig+0xdc>)
 800dbd2:	4293      	cmp	r3, r2
 800dbd4:	d007      	beq.n	800dbe6 <TIM_TI1_SetConfig+0x66>
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	4a21      	ldr	r2, [pc, #132]	; (800dc60 <TIM_TI1_SetConfig+0xe0>)
 800dbda:	4293      	cmp	r3, r2
 800dbdc:	d003      	beq.n	800dbe6 <TIM_TI1_SetConfig+0x66>
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	4a20      	ldr	r2, [pc, #128]	; (800dc64 <TIM_TI1_SetConfig+0xe4>)
 800dbe2:	4293      	cmp	r3, r2
 800dbe4:	d101      	bne.n	800dbea <TIM_TI1_SetConfig+0x6a>
 800dbe6:	2301      	movs	r3, #1
 800dbe8:	e000      	b.n	800dbec <TIM_TI1_SetConfig+0x6c>
 800dbea:	2300      	movs	r3, #0
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d008      	beq.n	800dc02 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800dbf0:	697b      	ldr	r3, [r7, #20]
 800dbf2:	f023 0303 	bic.w	r3, r3, #3
 800dbf6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800dbf8:	697a      	ldr	r2, [r7, #20]
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	4313      	orrs	r3, r2
 800dbfe:	617b      	str	r3, [r7, #20]
 800dc00:	e003      	b.n	800dc0a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800dc02:	697b      	ldr	r3, [r7, #20]
 800dc04:	f043 0301 	orr.w	r3, r3, #1
 800dc08:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dc0a:	697b      	ldr	r3, [r7, #20]
 800dc0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dc10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800dc12:	683b      	ldr	r3, [r7, #0]
 800dc14:	011b      	lsls	r3, r3, #4
 800dc16:	b2db      	uxtb	r3, r3
 800dc18:	697a      	ldr	r2, [r7, #20]
 800dc1a:	4313      	orrs	r3, r2
 800dc1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dc1e:	693b      	ldr	r3, [r7, #16]
 800dc20:	f023 030a 	bic.w	r3, r3, #10
 800dc24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800dc26:	68bb      	ldr	r3, [r7, #8]
 800dc28:	f003 030a 	and.w	r3, r3, #10
 800dc2c:	693a      	ldr	r2, [r7, #16]
 800dc2e:	4313      	orrs	r3, r2
 800dc30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	697a      	ldr	r2, [r7, #20]
 800dc36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	693a      	ldr	r2, [r7, #16]
 800dc3c:	621a      	str	r2, [r3, #32]
}
 800dc3e:	bf00      	nop
 800dc40:	371c      	adds	r7, #28
 800dc42:	46bd      	mov	sp, r7
 800dc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc48:	4770      	bx	lr
 800dc4a:	bf00      	nop
 800dc4c:	40010000 	.word	0x40010000
 800dc50:	40000400 	.word	0x40000400
 800dc54:	40000800 	.word	0x40000800
 800dc58:	40000c00 	.word	0x40000c00
 800dc5c:	40010400 	.word	0x40010400
 800dc60:	40001800 	.word	0x40001800
 800dc64:	40014000 	.word	0x40014000

0800dc68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dc68:	b480      	push	{r7}
 800dc6a:	b087      	sub	sp, #28
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	60f8      	str	r0, [r7, #12]
 800dc70:	60b9      	str	r1, [r7, #8]
 800dc72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	6a1b      	ldr	r3, [r3, #32]
 800dc78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	6a1b      	ldr	r3, [r3, #32]
 800dc7e:	f023 0201 	bic.w	r2, r3, #1
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	699b      	ldr	r3, [r3, #24]
 800dc8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dc8c:	693b      	ldr	r3, [r7, #16]
 800dc8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dc92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	011b      	lsls	r3, r3, #4
 800dc98:	693a      	ldr	r2, [r7, #16]
 800dc9a:	4313      	orrs	r3, r2
 800dc9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dc9e:	697b      	ldr	r3, [r7, #20]
 800dca0:	f023 030a 	bic.w	r3, r3, #10
 800dca4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dca6:	697a      	ldr	r2, [r7, #20]
 800dca8:	68bb      	ldr	r3, [r7, #8]
 800dcaa:	4313      	orrs	r3, r2
 800dcac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	693a      	ldr	r2, [r7, #16]
 800dcb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	697a      	ldr	r2, [r7, #20]
 800dcb8:	621a      	str	r2, [r3, #32]
}
 800dcba:	bf00      	nop
 800dcbc:	371c      	adds	r7, #28
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc4:	4770      	bx	lr

0800dcc6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800dcc6:	b480      	push	{r7}
 800dcc8:	b087      	sub	sp, #28
 800dcca:	af00      	add	r7, sp, #0
 800dccc:	60f8      	str	r0, [r7, #12]
 800dcce:	60b9      	str	r1, [r7, #8]
 800dcd0:	607a      	str	r2, [r7, #4]
 800dcd2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	6a1b      	ldr	r3, [r3, #32]
 800dcd8:	f023 0210 	bic.w	r2, r3, #16
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	699b      	ldr	r3, [r3, #24]
 800dce4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	6a1b      	ldr	r3, [r3, #32]
 800dcea:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800dcec:	697b      	ldr	r3, [r7, #20]
 800dcee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dcf2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	021b      	lsls	r3, r3, #8
 800dcf8:	697a      	ldr	r2, [r7, #20]
 800dcfa:	4313      	orrs	r3, r2
 800dcfc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dcfe:	697b      	ldr	r3, [r7, #20]
 800dd00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800dd04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	031b      	lsls	r3, r3, #12
 800dd0a:	b29b      	uxth	r3, r3
 800dd0c:	697a      	ldr	r2, [r7, #20]
 800dd0e:	4313      	orrs	r3, r2
 800dd10:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dd12:	693b      	ldr	r3, [r7, #16]
 800dd14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800dd18:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	011b      	lsls	r3, r3, #4
 800dd1e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800dd22:	693a      	ldr	r2, [r7, #16]
 800dd24:	4313      	orrs	r3, r2
 800dd26:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	697a      	ldr	r2, [r7, #20]
 800dd2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	693a      	ldr	r2, [r7, #16]
 800dd32:	621a      	str	r2, [r3, #32]
}
 800dd34:	bf00      	nop
 800dd36:	371c      	adds	r7, #28
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr

0800dd40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dd40:	b480      	push	{r7}
 800dd42:	b087      	sub	sp, #28
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	60f8      	str	r0, [r7, #12]
 800dd48:	60b9      	str	r1, [r7, #8]
 800dd4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	6a1b      	ldr	r3, [r3, #32]
 800dd50:	f023 0210 	bic.w	r2, r3, #16
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	699b      	ldr	r3, [r3, #24]
 800dd5c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	6a1b      	ldr	r3, [r3, #32]
 800dd62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dd64:	697b      	ldr	r3, [r7, #20]
 800dd66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800dd6a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	031b      	lsls	r3, r3, #12
 800dd70:	697a      	ldr	r2, [r7, #20]
 800dd72:	4313      	orrs	r3, r2
 800dd74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800dd7c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dd7e:	68bb      	ldr	r3, [r7, #8]
 800dd80:	011b      	lsls	r3, r3, #4
 800dd82:	693a      	ldr	r2, [r7, #16]
 800dd84:	4313      	orrs	r3, r2
 800dd86:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	697a      	ldr	r2, [r7, #20]
 800dd8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	693a      	ldr	r2, [r7, #16]
 800dd92:	621a      	str	r2, [r3, #32]
}
 800dd94:	bf00      	nop
 800dd96:	371c      	adds	r7, #28
 800dd98:	46bd      	mov	sp, r7
 800dd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9e:	4770      	bx	lr

0800dda0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800dda0:	b480      	push	{r7}
 800dda2:	b087      	sub	sp, #28
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	60f8      	str	r0, [r7, #12]
 800dda8:	60b9      	str	r1, [r7, #8]
 800ddaa:	607a      	str	r2, [r7, #4]
 800ddac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	6a1b      	ldr	r3, [r3, #32]
 800ddb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	69db      	ldr	r3, [r3, #28]
 800ddbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	6a1b      	ldr	r3, [r3, #32]
 800ddc4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800ddc6:	697b      	ldr	r3, [r7, #20]
 800ddc8:	f023 0303 	bic.w	r3, r3, #3
 800ddcc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800ddce:	697a      	ldr	r2, [r7, #20]
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	4313      	orrs	r3, r2
 800ddd4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dddc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	011b      	lsls	r3, r3, #4
 800dde2:	b2db      	uxtb	r3, r3
 800dde4:	697a      	ldr	r2, [r7, #20]
 800dde6:	4313      	orrs	r3, r2
 800dde8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800ddf0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	021b      	lsls	r3, r3, #8
 800ddf6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800ddfa:	693a      	ldr	r2, [r7, #16]
 800ddfc:	4313      	orrs	r3, r2
 800ddfe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	697a      	ldr	r2, [r7, #20]
 800de04:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	693a      	ldr	r2, [r7, #16]
 800de0a:	621a      	str	r2, [r3, #32]
}
 800de0c:	bf00      	nop
 800de0e:	371c      	adds	r7, #28
 800de10:	46bd      	mov	sp, r7
 800de12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de16:	4770      	bx	lr

0800de18 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800de18:	b480      	push	{r7}
 800de1a:	b087      	sub	sp, #28
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	60f8      	str	r0, [r7, #12]
 800de20:	60b9      	str	r1, [r7, #8]
 800de22:	607a      	str	r2, [r7, #4]
 800de24:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	6a1b      	ldr	r3, [r3, #32]
 800de2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	69db      	ldr	r3, [r3, #28]
 800de36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	6a1b      	ldr	r3, [r3, #32]
 800de3c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800de3e:	697b      	ldr	r3, [r7, #20]
 800de40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800de44:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	021b      	lsls	r3, r3, #8
 800de4a:	697a      	ldr	r2, [r7, #20]
 800de4c:	4313      	orrs	r3, r2
 800de4e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800de50:	697b      	ldr	r3, [r7, #20]
 800de52:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800de56:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	031b      	lsls	r3, r3, #12
 800de5c:	b29b      	uxth	r3, r3
 800de5e:	697a      	ldr	r2, [r7, #20]
 800de60:	4313      	orrs	r3, r2
 800de62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800de64:	693b      	ldr	r3, [r7, #16]
 800de66:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800de6a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	031b      	lsls	r3, r3, #12
 800de70:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800de74:	693a      	ldr	r2, [r7, #16]
 800de76:	4313      	orrs	r3, r2
 800de78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	697a      	ldr	r2, [r7, #20]
 800de7e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	693a      	ldr	r2, [r7, #16]
 800de84:	621a      	str	r2, [r3, #32]
}
 800de86:	bf00      	nop
 800de88:	371c      	adds	r7, #28
 800de8a:	46bd      	mov	sp, r7
 800de8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de90:	4770      	bx	lr
	...

0800de94 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800de94:	b480      	push	{r7}
 800de96:	b085      	sub	sp, #20
 800de98:	af00      	add	r7, sp, #0
 800de9a:	6078      	str	r0, [r7, #4]
 800de9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	689b      	ldr	r3, [r3, #8]
 800dea2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dea4:	68fa      	ldr	r2, [r7, #12]
 800dea6:	4b09      	ldr	r3, [pc, #36]	; (800decc <TIM_ITRx_SetConfig+0x38>)
 800dea8:	4013      	ands	r3, r2
 800deaa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800deac:	683a      	ldr	r2, [r7, #0]
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	4313      	orrs	r3, r2
 800deb2:	f043 0307 	orr.w	r3, r3, #7
 800deb6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	68fa      	ldr	r2, [r7, #12]
 800debc:	609a      	str	r2, [r3, #8]
}
 800debe:	bf00      	nop
 800dec0:	3714      	adds	r7, #20
 800dec2:	46bd      	mov	sp, r7
 800dec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec8:	4770      	bx	lr
 800deca:	bf00      	nop
 800decc:	ffcfff8f 	.word	0xffcfff8f

0800ded0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ded0:	b480      	push	{r7}
 800ded2:	b087      	sub	sp, #28
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	60f8      	str	r0, [r7, #12]
 800ded8:	60b9      	str	r1, [r7, #8]
 800deda:	607a      	str	r2, [r7, #4]
 800dedc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	689b      	ldr	r3, [r3, #8]
 800dee2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dee4:	697b      	ldr	r3, [r7, #20]
 800dee6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800deea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800deec:	683b      	ldr	r3, [r7, #0]
 800deee:	021a      	lsls	r2, r3, #8
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	431a      	orrs	r2, r3
 800def4:	68bb      	ldr	r3, [r7, #8]
 800def6:	4313      	orrs	r3, r2
 800def8:	697a      	ldr	r2, [r7, #20]
 800defa:	4313      	orrs	r3, r2
 800defc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	697a      	ldr	r2, [r7, #20]
 800df02:	609a      	str	r2, [r3, #8]
}
 800df04:	bf00      	nop
 800df06:	371c      	adds	r7, #28
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr

0800df10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800df10:	b480      	push	{r7}
 800df12:	b087      	sub	sp, #28
 800df14:	af00      	add	r7, sp, #0
 800df16:	60f8      	str	r0, [r7, #12]
 800df18:	60b9      	str	r1, [r7, #8]
 800df1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800df1c:	68bb      	ldr	r3, [r7, #8]
 800df1e:	f003 031f 	and.w	r3, r3, #31
 800df22:	2201      	movs	r2, #1
 800df24:	fa02 f303 	lsl.w	r3, r2, r3
 800df28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	6a1a      	ldr	r2, [r3, #32]
 800df2e:	697b      	ldr	r3, [r7, #20]
 800df30:	43db      	mvns	r3, r3
 800df32:	401a      	ands	r2, r3
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	6a1a      	ldr	r2, [r3, #32]
 800df3c:	68bb      	ldr	r3, [r7, #8]
 800df3e:	f003 031f 	and.w	r3, r3, #31
 800df42:	6879      	ldr	r1, [r7, #4]
 800df44:	fa01 f303 	lsl.w	r3, r1, r3
 800df48:	431a      	orrs	r2, r3
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	621a      	str	r2, [r3, #32]
}
 800df4e:	bf00      	nop
 800df50:	371c      	adds	r7, #28
 800df52:	46bd      	mov	sp, r7
 800df54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df58:	4770      	bx	lr
	...

0800df5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800df5c:	b480      	push	{r7}
 800df5e:	b085      	sub	sp, #20
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
 800df64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800df6c:	2b01      	cmp	r3, #1
 800df6e:	d101      	bne.n	800df74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800df70:	2302      	movs	r3, #2
 800df72:	e06d      	b.n	800e050 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	2201      	movs	r2, #1
 800df78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	2202      	movs	r2, #2
 800df80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	685b      	ldr	r3, [r3, #4]
 800df8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	689b      	ldr	r3, [r3, #8]
 800df92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	4a30      	ldr	r2, [pc, #192]	; (800e05c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800df9a:	4293      	cmp	r3, r2
 800df9c:	d004      	beq.n	800dfa8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	4a2f      	ldr	r2, [pc, #188]	; (800e060 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800dfa4:	4293      	cmp	r3, r2
 800dfa6:	d108      	bne.n	800dfba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dfae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dfb0:	683b      	ldr	r3, [r7, #0]
 800dfb2:	685b      	ldr	r3, [r3, #4]
 800dfb4:	68fa      	ldr	r2, [r7, #12]
 800dfb6:	4313      	orrs	r3, r2
 800dfb8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dfc0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	68fa      	ldr	r2, [r7, #12]
 800dfc8:	4313      	orrs	r3, r2
 800dfca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	68fa      	ldr	r2, [r7, #12]
 800dfd2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	4a20      	ldr	r2, [pc, #128]	; (800e05c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dfda:	4293      	cmp	r3, r2
 800dfdc:	d022      	beq.n	800e024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dfe6:	d01d      	beq.n	800e024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	4a1d      	ldr	r2, [pc, #116]	; (800e064 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800dfee:	4293      	cmp	r3, r2
 800dff0:	d018      	beq.n	800e024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	4a1c      	ldr	r2, [pc, #112]	; (800e068 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800dff8:	4293      	cmp	r3, r2
 800dffa:	d013      	beq.n	800e024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	4a1a      	ldr	r2, [pc, #104]	; (800e06c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800e002:	4293      	cmp	r3, r2
 800e004:	d00e      	beq.n	800e024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	4a15      	ldr	r2, [pc, #84]	; (800e060 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e00c:	4293      	cmp	r3, r2
 800e00e:	d009      	beq.n	800e024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	4a16      	ldr	r2, [pc, #88]	; (800e070 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e016:	4293      	cmp	r3, r2
 800e018:	d004      	beq.n	800e024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	4a15      	ldr	r2, [pc, #84]	; (800e074 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e020:	4293      	cmp	r3, r2
 800e022:	d10c      	bne.n	800e03e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e024:	68bb      	ldr	r3, [r7, #8]
 800e026:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e02a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	689b      	ldr	r3, [r3, #8]
 800e030:	68ba      	ldr	r2, [r7, #8]
 800e032:	4313      	orrs	r3, r2
 800e034:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	68ba      	ldr	r2, [r7, #8]
 800e03c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	2201      	movs	r2, #1
 800e042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2200      	movs	r2, #0
 800e04a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e04e:	2300      	movs	r3, #0
}
 800e050:	4618      	mov	r0, r3
 800e052:	3714      	adds	r7, #20
 800e054:	46bd      	mov	sp, r7
 800e056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05a:	4770      	bx	lr
 800e05c:	40010000 	.word	0x40010000
 800e060:	40010400 	.word	0x40010400
 800e064:	40000400 	.word	0x40000400
 800e068:	40000800 	.word	0x40000800
 800e06c:	40000c00 	.word	0x40000c00
 800e070:	40001800 	.word	0x40001800
 800e074:	40014000 	.word	0x40014000

0800e078 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e078:	b480      	push	{r7}
 800e07a:	b083      	sub	sp, #12
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e080:	bf00      	nop
 800e082:	370c      	adds	r7, #12
 800e084:	46bd      	mov	sp, r7
 800e086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08a:	4770      	bx	lr

0800e08c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e08c:	b480      	push	{r7}
 800e08e:	b083      	sub	sp, #12
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e094:	bf00      	nop
 800e096:	370c      	adds	r7, #12
 800e098:	46bd      	mov	sp, r7
 800e09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09e:	4770      	bx	lr

0800e0a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e0a0:	b480      	push	{r7}
 800e0a2:	b083      	sub	sp, #12
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e0a8:	bf00      	nop
 800e0aa:	370c      	adds	r7, #12
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b2:	4770      	bx	lr

0800e0b4 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b082      	sub	sp, #8
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d101      	bne.n	800e0c6 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800e0c2:	2301      	movs	r3, #1
 800e0c4:	e04a      	b.n	800e15c <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d106      	bne.n	800e0de <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e0d8:	6878      	ldr	r0, [r7, #4]
 800e0da:	f7f4 f945 	bl	8002368 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	2224      	movs	r2, #36	; 0x24
 800e0e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	681a      	ldr	r2, [r3, #0]
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	f022 0201 	bic.w	r2, r2, #1
 800e0f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e0f6:	6878      	ldr	r0, [r7, #4]
 800e0f8:	f000 fc9a 	bl	800ea30 <UART_SetConfig>
 800e0fc:	4603      	mov	r3, r0
 800e0fe:	2b01      	cmp	r3, #1
 800e100:	d101      	bne.n	800e106 <HAL_HalfDuplex_Init+0x52>
  {
    return HAL_ERROR;
 800e102:	2301      	movs	r3, #1
 800e104:	e02a      	b.n	800e15c <HAL_HalfDuplex_Init+0xa8>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d002      	beq.n	800e114 <HAL_HalfDuplex_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800e10e:	6878      	ldr	r0, [r7, #4]
 800e110:	f001 f9f6 	bl	800f500 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	685a      	ldr	r2, [r3, #4]
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e122:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	689a      	ldr	r2, [r3, #8]
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800e132:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	689a      	ldr	r2, [r3, #8]
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	f042 0208 	orr.w	r2, r2, #8
 800e142:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	681a      	ldr	r2, [r3, #0]
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	f042 0201 	orr.w	r2, r2, #1
 800e152:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	f001 fa75 	bl	800f644 <UART_CheckIdleState>
 800e15a:	4603      	mov	r3, r0
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	3708      	adds	r7, #8
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}

0800e164 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e164:	b480      	push	{r7}
 800e166:	b091      	sub	sp, #68	; 0x44
 800e168:	af00      	add	r7, sp, #0
 800e16a:	60f8      	str	r0, [r7, #12]
 800e16c:	60b9      	str	r1, [r7, #8]
 800e16e:	4613      	mov	r3, r2
 800e170:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e178:	2b20      	cmp	r3, #32
 800e17a:	f040 808c 	bne.w	800e296 <HAL_UART_Transmit_IT+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800e17e:	68bb      	ldr	r3, [r7, #8]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d002      	beq.n	800e18a <HAL_UART_Transmit_IT+0x26>
 800e184:	88fb      	ldrh	r3, [r7, #6]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d101      	bne.n	800e18e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800e18a:	2301      	movs	r3, #1
 800e18c:	e084      	b.n	800e298 <HAL_UART_Transmit_IT+0x134>
    }

    __HAL_LOCK(huart);
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e194:	2b01      	cmp	r3, #1
 800e196:	d101      	bne.n	800e19c <HAL_UART_Transmit_IT+0x38>
 800e198:	2302      	movs	r3, #2
 800e19a:	e07d      	b.n	800e298 <HAL_UART_Transmit_IT+0x134>
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	2201      	movs	r2, #1
 800e1a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	68ba      	ldr	r2, [r7, #8]
 800e1a8:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	88fa      	ldrh	r2, [r7, #6]
 800e1ae:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	88fa      	ldrh	r2, [r7, #6]
 800e1b6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	2200      	movs	r2, #0
 800e1be:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	2200      	movs	r2, #0
 800e1c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	2221      	movs	r2, #33	; 0x21
 800e1cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e1d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e1d8:	d12e      	bne.n	800e238 <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	689b      	ldr	r3, [r3, #8]
 800e1de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e1e2:	d107      	bne.n	800e1f4 <HAL_UART_Transmit_IT+0x90>
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	691b      	ldr	r3, [r3, #16]
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d103      	bne.n	800e1f4 <HAL_UART_Transmit_IT+0x90>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	4a2d      	ldr	r2, [pc, #180]	; (800e2a4 <HAL_UART_Transmit_IT+0x140>)
 800e1f0:	675a      	str	r2, [r3, #116]	; 0x74
 800e1f2:	e002      	b.n	800e1fa <HAL_UART_Transmit_IT+0x96>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	4a2c      	ldr	r2, [pc, #176]	; (800e2a8 <HAL_UART_Transmit_IT+0x144>)
 800e1f8:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	3308      	adds	r3, #8
 800e208:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e20c:	e853 3f00 	ldrex	r3, [r3]
 800e210:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e214:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e218:	63bb      	str	r3, [r7, #56]	; 0x38
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	3308      	adds	r3, #8
 800e220:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e222:	637a      	str	r2, [r7, #52]	; 0x34
 800e224:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e226:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e228:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e22a:	e841 2300 	strex	r3, r2, [r1]
 800e22e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e232:	2b00      	cmp	r3, #0
 800e234:	d1e5      	bne.n	800e202 <HAL_UART_Transmit_IT+0x9e>
 800e236:	e02c      	b.n	800e292 <HAL_UART_Transmit_IT+0x12e>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	689b      	ldr	r3, [r3, #8]
 800e23c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e240:	d107      	bne.n	800e252 <HAL_UART_Transmit_IT+0xee>
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	691b      	ldr	r3, [r3, #16]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d103      	bne.n	800e252 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	4a17      	ldr	r2, [pc, #92]	; (800e2ac <HAL_UART_Transmit_IT+0x148>)
 800e24e:	675a      	str	r2, [r3, #116]	; 0x74
 800e250:	e002      	b.n	800e258 <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	4a16      	ldr	r2, [pc, #88]	; (800e2b0 <HAL_UART_Transmit_IT+0x14c>)
 800e256:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	2200      	movs	r2, #0
 800e25c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e266:	697b      	ldr	r3, [r7, #20]
 800e268:	e853 3f00 	ldrex	r3, [r3]
 800e26c:	613b      	str	r3, [r7, #16]
   return(result);
 800e26e:	693b      	ldr	r3, [r7, #16]
 800e270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e274:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	461a      	mov	r2, r3
 800e27c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e27e:	623b      	str	r3, [r7, #32]
 800e280:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e282:	69f9      	ldr	r1, [r7, #28]
 800e284:	6a3a      	ldr	r2, [r7, #32]
 800e286:	e841 2300 	strex	r3, r2, [r1]
 800e28a:	61bb      	str	r3, [r7, #24]
   return(result);
 800e28c:	69bb      	ldr	r3, [r7, #24]
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d1e6      	bne.n	800e260 <HAL_UART_Transmit_IT+0xfc>
    }

    return HAL_OK;
 800e292:	2300      	movs	r3, #0
 800e294:	e000      	b.n	800e298 <HAL_UART_Transmit_IT+0x134>
  }
  else
  {
    return HAL_BUSY;
 800e296:	2302      	movs	r3, #2
  }
}
 800e298:	4618      	mov	r0, r3
 800e29a:	3744      	adds	r7, #68	; 0x44
 800e29c:	46bd      	mov	sp, r7
 800e29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a2:	4770      	bx	lr
 800e2a4:	0800fbbf 	.word	0x0800fbbf
 800e2a8:	0800fadf 	.word	0x0800fadf
 800e2ac:	0800fa1d 	.word	0x0800fa1d
 800e2b0:	0800f965 	.word	0x0800f965

0800e2b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b0ba      	sub	sp, #232	; 0xe8
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	69db      	ldr	r3, [r3, #28]
 800e2c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	689b      	ldr	r3, [r3, #8]
 800e2d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e2da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e2de:	f640 030f 	movw	r3, #2063	; 0x80f
 800e2e2:	4013      	ands	r3, r2
 800e2e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e2e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d11b      	bne.n	800e328 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e2f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e2f4:	f003 0320 	and.w	r3, r3, #32
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d015      	beq.n	800e328 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e2fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e300:	f003 0320 	and.w	r3, r3, #32
 800e304:	2b00      	cmp	r3, #0
 800e306:	d105      	bne.n	800e314 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e308:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e30c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e310:	2b00      	cmp	r3, #0
 800e312:	d009      	beq.n	800e328 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e318:	2b00      	cmp	r3, #0
 800e31a:	f000 835a 	beq.w	800e9d2 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e322:	6878      	ldr	r0, [r7, #4]
 800e324:	4798      	blx	r3
      }
      return;
 800e326:	e354      	b.n	800e9d2 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e328:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	f000 811f 	beq.w	800e570 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e332:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e336:	4b8b      	ldr	r3, [pc, #556]	; (800e564 <HAL_UART_IRQHandler+0x2b0>)
 800e338:	4013      	ands	r3, r2
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d106      	bne.n	800e34c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e33e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e342:	4b89      	ldr	r3, [pc, #548]	; (800e568 <HAL_UART_IRQHandler+0x2b4>)
 800e344:	4013      	ands	r3, r2
 800e346:	2b00      	cmp	r3, #0
 800e348:	f000 8112 	beq.w	800e570 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e34c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e350:	f003 0301 	and.w	r3, r3, #1
 800e354:	2b00      	cmp	r3, #0
 800e356:	d011      	beq.n	800e37c <HAL_UART_IRQHandler+0xc8>
 800e358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e35c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e360:	2b00      	cmp	r3, #0
 800e362:	d00b      	beq.n	800e37c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	2201      	movs	r2, #1
 800e36a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e372:	f043 0201 	orr.w	r2, r3, #1
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e37c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e380:	f003 0302 	and.w	r3, r3, #2
 800e384:	2b00      	cmp	r3, #0
 800e386:	d011      	beq.n	800e3ac <HAL_UART_IRQHandler+0xf8>
 800e388:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e38c:	f003 0301 	and.w	r3, r3, #1
 800e390:	2b00      	cmp	r3, #0
 800e392:	d00b      	beq.n	800e3ac <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	2202      	movs	r2, #2
 800e39a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e3a2:	f043 0204 	orr.w	r2, r3, #4
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e3ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3b0:	f003 0304 	and.w	r3, r3, #4
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d011      	beq.n	800e3dc <HAL_UART_IRQHandler+0x128>
 800e3b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e3bc:	f003 0301 	and.w	r3, r3, #1
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d00b      	beq.n	800e3dc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	2204      	movs	r2, #4
 800e3ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e3d2:	f043 0202 	orr.w	r2, r3, #2
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e3dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3e0:	f003 0308 	and.w	r3, r3, #8
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d017      	beq.n	800e418 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e3e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e3ec:	f003 0320 	and.w	r3, r3, #32
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d105      	bne.n	800e400 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e3f4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e3f8:	4b5a      	ldr	r3, [pc, #360]	; (800e564 <HAL_UART_IRQHandler+0x2b0>)
 800e3fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d00b      	beq.n	800e418 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	2208      	movs	r2, #8
 800e406:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e40e:	f043 0208 	orr.w	r2, r3, #8
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e41c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e420:	2b00      	cmp	r3, #0
 800e422:	d012      	beq.n	800e44a <HAL_UART_IRQHandler+0x196>
 800e424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e428:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d00c      	beq.n	800e44a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e438:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e440:	f043 0220 	orr.w	r2, r3, #32
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e450:	2b00      	cmp	r3, #0
 800e452:	f000 82c0 	beq.w	800e9d6 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e45a:	f003 0320 	and.w	r3, r3, #32
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d013      	beq.n	800e48a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e466:	f003 0320 	and.w	r3, r3, #32
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d105      	bne.n	800e47a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e46e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e476:	2b00      	cmp	r3, #0
 800e478:	d007      	beq.n	800e48a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d003      	beq.n	800e48a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e486:	6878      	ldr	r0, [r7, #4]
 800e488:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e490:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	689b      	ldr	r3, [r3, #8]
 800e49a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e49e:	2b40      	cmp	r3, #64	; 0x40
 800e4a0:	d005      	beq.n	800e4ae <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e4a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e4a6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d04f      	beq.n	800e54e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	f001 f9dc 	bl	800f86c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	689b      	ldr	r3, [r3, #8]
 800e4ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4be:	2b40      	cmp	r3, #64	; 0x40
 800e4c0:	d141      	bne.n	800e546 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	3308      	adds	r3, #8
 800e4c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e4d0:	e853 3f00 	ldrex	r3, [r3]
 800e4d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e4d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e4dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e4e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	3308      	adds	r3, #8
 800e4ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e4ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e4f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e4fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e4fe:	e841 2300 	strex	r3, r2, [r1]
 800e502:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e506:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d1d9      	bne.n	800e4c2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e512:	2b00      	cmp	r3, #0
 800e514:	d013      	beq.n	800e53e <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e51a:	4a14      	ldr	r2, [pc, #80]	; (800e56c <HAL_UART_IRQHandler+0x2b8>)
 800e51c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e522:	4618      	mov	r0, r3
 800e524:	f7f7 f9fa 	bl	800591c <HAL_DMA_Abort_IT>
 800e528:	4603      	mov	r3, r0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d017      	beq.n	800e55e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e532:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e534:	687a      	ldr	r2, [r7, #4]
 800e536:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800e538:	4610      	mov	r0, r2
 800e53a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e53c:	e00f      	b.n	800e55e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e53e:	6878      	ldr	r0, [r7, #4]
 800e540:	f000 fa60 	bl	800ea04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e544:	e00b      	b.n	800e55e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 fa5c 	bl	800ea04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e54c:	e007      	b.n	800e55e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	f000 fa58 	bl	800ea04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	2200      	movs	r2, #0
 800e558:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800e55c:	e23b      	b.n	800e9d6 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e55e:	bf00      	nop
    return;
 800e560:	e239      	b.n	800e9d6 <HAL_UART_IRQHandler+0x722>
 800e562:	bf00      	nop
 800e564:	10000001 	.word	0x10000001
 800e568:	04000120 	.word	0x04000120
 800e56c:	0800f939 	.word	0x0800f939

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e574:	2b01      	cmp	r3, #1
 800e576:	f040 81ce 	bne.w	800e916 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e57a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e57e:	f003 0310 	and.w	r3, r3, #16
 800e582:	2b00      	cmp	r3, #0
 800e584:	f000 81c7 	beq.w	800e916 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e58c:	f003 0310 	and.w	r3, r3, #16
 800e590:	2b00      	cmp	r3, #0
 800e592:	f000 81c0 	beq.w	800e916 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	2210      	movs	r2, #16
 800e59c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	689b      	ldr	r3, [r3, #8]
 800e5a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5a8:	2b40      	cmp	r3, #64	; 0x40
 800e5aa:	f040 813b 	bne.w	800e824 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	4a8b      	ldr	r2, [pc, #556]	; (800e7e4 <HAL_UART_IRQHandler+0x530>)
 800e5b6:	4293      	cmp	r3, r2
 800e5b8:	d059      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	4a89      	ldr	r2, [pc, #548]	; (800e7e8 <HAL_UART_IRQHandler+0x534>)
 800e5c2:	4293      	cmp	r3, r2
 800e5c4:	d053      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	4a87      	ldr	r2, [pc, #540]	; (800e7ec <HAL_UART_IRQHandler+0x538>)
 800e5ce:	4293      	cmp	r3, r2
 800e5d0:	d04d      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	4a85      	ldr	r2, [pc, #532]	; (800e7f0 <HAL_UART_IRQHandler+0x53c>)
 800e5da:	4293      	cmp	r3, r2
 800e5dc:	d047      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	4a83      	ldr	r2, [pc, #524]	; (800e7f4 <HAL_UART_IRQHandler+0x540>)
 800e5e6:	4293      	cmp	r3, r2
 800e5e8:	d041      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	4a81      	ldr	r2, [pc, #516]	; (800e7f8 <HAL_UART_IRQHandler+0x544>)
 800e5f2:	4293      	cmp	r3, r2
 800e5f4:	d03b      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	4a7f      	ldr	r2, [pc, #508]	; (800e7fc <HAL_UART_IRQHandler+0x548>)
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d035      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	4a7d      	ldr	r2, [pc, #500]	; (800e800 <HAL_UART_IRQHandler+0x54c>)
 800e60a:	4293      	cmp	r3, r2
 800e60c:	d02f      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	4a7b      	ldr	r2, [pc, #492]	; (800e804 <HAL_UART_IRQHandler+0x550>)
 800e616:	4293      	cmp	r3, r2
 800e618:	d029      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4a79      	ldr	r2, [pc, #484]	; (800e808 <HAL_UART_IRQHandler+0x554>)
 800e622:	4293      	cmp	r3, r2
 800e624:	d023      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4a77      	ldr	r2, [pc, #476]	; (800e80c <HAL_UART_IRQHandler+0x558>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d01d      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	4a75      	ldr	r2, [pc, #468]	; (800e810 <HAL_UART_IRQHandler+0x55c>)
 800e63a:	4293      	cmp	r3, r2
 800e63c:	d017      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	4a73      	ldr	r2, [pc, #460]	; (800e814 <HAL_UART_IRQHandler+0x560>)
 800e646:	4293      	cmp	r3, r2
 800e648:	d011      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	4a71      	ldr	r2, [pc, #452]	; (800e818 <HAL_UART_IRQHandler+0x564>)
 800e652:	4293      	cmp	r3, r2
 800e654:	d00b      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	4a6f      	ldr	r2, [pc, #444]	; (800e81c <HAL_UART_IRQHandler+0x568>)
 800e65e:	4293      	cmp	r3, r2
 800e660:	d005      	beq.n	800e66e <HAL_UART_IRQHandler+0x3ba>
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	4a6d      	ldr	r2, [pc, #436]	; (800e820 <HAL_UART_IRQHandler+0x56c>)
 800e66a:	4293      	cmp	r3, r2
 800e66c:	d105      	bne.n	800e67a <HAL_UART_IRQHandler+0x3c6>
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	685b      	ldr	r3, [r3, #4]
 800e676:	b29b      	uxth	r3, r3
 800e678:	e004      	b.n	800e684 <HAL_UART_IRQHandler+0x3d0>
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	685b      	ldr	r3, [r3, #4]
 800e682:	b29b      	uxth	r3, r3
 800e684:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e688:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	f000 81a4 	beq.w	800e9da <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e698:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e69c:	429a      	cmp	r2, r3
 800e69e:	f080 819c 	bcs.w	800e9da <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e6a8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e6b0:	69db      	ldr	r3, [r3, #28]
 800e6b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e6b6:	f000 8086 	beq.w	800e7c6 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e6c6:	e853 3f00 	ldrex	r3, [r3]
 800e6ca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e6ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e6d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e6d6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	461a      	mov	r2, r3
 800e6e0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e6e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e6e8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6ec:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e6f0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e6f4:	e841 2300 	strex	r3, r2, [r1]
 800e6f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e6fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e700:	2b00      	cmp	r3, #0
 800e702:	d1da      	bne.n	800e6ba <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	3308      	adds	r3, #8
 800e70a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e70c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e70e:	e853 3f00 	ldrex	r3, [r3]
 800e712:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e714:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e716:	f023 0301 	bic.w	r3, r3, #1
 800e71a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	3308      	adds	r3, #8
 800e724:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e728:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e72c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e72e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e730:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e734:	e841 2300 	strex	r3, r2, [r1]
 800e738:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e73a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d1e1      	bne.n	800e704 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	3308      	adds	r3, #8
 800e746:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e748:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e74a:	e853 3f00 	ldrex	r3, [r3]
 800e74e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e750:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e752:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e756:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	3308      	adds	r3, #8
 800e760:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e764:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e766:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e768:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e76a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e76c:	e841 2300 	strex	r3, r2, [r1]
 800e770:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e772:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e774:	2b00      	cmp	r3, #0
 800e776:	d1e3      	bne.n	800e740 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	2220      	movs	r2, #32
 800e77c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2200      	movs	r2, #0
 800e784:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e78c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e78e:	e853 3f00 	ldrex	r3, [r3]
 800e792:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e794:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e796:	f023 0310 	bic.w	r3, r3, #16
 800e79a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	461a      	mov	r2, r3
 800e7a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e7a8:	65bb      	str	r3, [r7, #88]	; 0x58
 800e7aa:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e7ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e7b0:	e841 2300 	strex	r3, r2, [r1]
 800e7b4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e7b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d1e4      	bne.n	800e786 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	f7f6 fd8d 	bl	80052e0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e7d2:	b29b      	uxth	r3, r3
 800e7d4:	1ad3      	subs	r3, r2, r3
 800e7d6:	b29b      	uxth	r3, r3
 800e7d8:	4619      	mov	r1, r3
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	f000 f91c 	bl	800ea18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e7e0:	e0fb      	b.n	800e9da <HAL_UART_IRQHandler+0x726>
 800e7e2:	bf00      	nop
 800e7e4:	40020010 	.word	0x40020010
 800e7e8:	40020028 	.word	0x40020028
 800e7ec:	40020040 	.word	0x40020040
 800e7f0:	40020058 	.word	0x40020058
 800e7f4:	40020070 	.word	0x40020070
 800e7f8:	40020088 	.word	0x40020088
 800e7fc:	400200a0 	.word	0x400200a0
 800e800:	400200b8 	.word	0x400200b8
 800e804:	40020410 	.word	0x40020410
 800e808:	40020428 	.word	0x40020428
 800e80c:	40020440 	.word	0x40020440
 800e810:	40020458 	.word	0x40020458
 800e814:	40020470 	.word	0x40020470
 800e818:	40020488 	.word	0x40020488
 800e81c:	400204a0 	.word	0x400204a0
 800e820:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e830:	b29b      	uxth	r3, r3
 800e832:	1ad3      	subs	r3, r2, r3
 800e834:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e83e:	b29b      	uxth	r3, r3
 800e840:	2b00      	cmp	r3, #0
 800e842:	f000 80cc 	beq.w	800e9de <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800e846:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	f000 80c7 	beq.w	800e9de <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e858:	e853 3f00 	ldrex	r3, [r3]
 800e85c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e85e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e860:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e864:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	461a      	mov	r2, r3
 800e86e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e872:	647b      	str	r3, [r7, #68]	; 0x44
 800e874:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e876:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e878:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e87a:	e841 2300 	strex	r3, r2, [r1]
 800e87e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e882:	2b00      	cmp	r3, #0
 800e884:	d1e4      	bne.n	800e850 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	3308      	adds	r3, #8
 800e88c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e88e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e890:	e853 3f00 	ldrex	r3, [r3]
 800e894:	623b      	str	r3, [r7, #32]
   return(result);
 800e896:	6a3a      	ldr	r2, [r7, #32]
 800e898:	4b54      	ldr	r3, [pc, #336]	; (800e9ec <HAL_UART_IRQHandler+0x738>)
 800e89a:	4013      	ands	r3, r2
 800e89c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	3308      	adds	r3, #8
 800e8a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e8aa:	633a      	str	r2, [r7, #48]	; 0x30
 800e8ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e8b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e8b2:	e841 2300 	strex	r3, r2, [r1]
 800e8b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d1e3      	bne.n	800e886 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	2220      	movs	r2, #32
 800e8c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2200      	movs	r2, #0
 800e8ca:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8d8:	693b      	ldr	r3, [r7, #16]
 800e8da:	e853 3f00 	ldrex	r3, [r3]
 800e8de:	60fb      	str	r3, [r7, #12]
   return(result);
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	f023 0310 	bic.w	r3, r3, #16
 800e8e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	461a      	mov	r2, r3
 800e8f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e8f4:	61fb      	str	r3, [r7, #28]
 800e8f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8f8:	69b9      	ldr	r1, [r7, #24]
 800e8fa:	69fa      	ldr	r2, [r7, #28]
 800e8fc:	e841 2300 	strex	r3, r2, [r1]
 800e900:	617b      	str	r3, [r7, #20]
   return(result);
 800e902:	697b      	ldr	r3, [r7, #20]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d1e4      	bne.n	800e8d2 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e908:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e90c:	4619      	mov	r1, r3
 800e90e:	6878      	ldr	r0, [r7, #4]
 800e910:	f000 f882 	bl	800ea18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e914:	e063      	b.n	800e9de <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e91a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d00e      	beq.n	800e940 <HAL_UART_IRQHandler+0x68c>
 800e922:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e926:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d008      	beq.n	800e940 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e936:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e938:	6878      	ldr	r0, [r7, #4]
 800e93a:	f001 f9e0 	bl	800fcfe <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e93e:	e051      	b.n	800e9e4 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e944:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d014      	beq.n	800e976 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e94c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e954:	2b00      	cmp	r3, #0
 800e956:	d105      	bne.n	800e964 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e958:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e95c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e960:	2b00      	cmp	r3, #0
 800e962:	d008      	beq.n	800e976 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d03a      	beq.n	800e9e2 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	4798      	blx	r3
    }
    return;
 800e974:	e035      	b.n	800e9e2 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e97a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d009      	beq.n	800e996 <HAL_UART_IRQHandler+0x6e2>
 800e982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d003      	beq.n	800e996 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800e98e:	6878      	ldr	r0, [r7, #4]
 800e990:	f001 f98a 	bl	800fca8 <UART_EndTransmit_IT>
    return;
 800e994:	e026      	b.n	800e9e4 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e99a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d009      	beq.n	800e9b6 <HAL_UART_IRQHandler+0x702>
 800e9a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e9a6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d003      	beq.n	800e9b6 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e9ae:	6878      	ldr	r0, [r7, #4]
 800e9b0:	f001 f9b9 	bl	800fd26 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e9b4:	e016      	b.n	800e9e4 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e9b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e9ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d010      	beq.n	800e9e4 <HAL_UART_IRQHandler+0x730>
 800e9c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	da0c      	bge.n	800e9e4 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e9ca:	6878      	ldr	r0, [r7, #4]
 800e9cc:	f001 f9a1 	bl	800fd12 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e9d0:	e008      	b.n	800e9e4 <HAL_UART_IRQHandler+0x730>
      return;
 800e9d2:	bf00      	nop
 800e9d4:	e006      	b.n	800e9e4 <HAL_UART_IRQHandler+0x730>
    return;
 800e9d6:	bf00      	nop
 800e9d8:	e004      	b.n	800e9e4 <HAL_UART_IRQHandler+0x730>
      return;
 800e9da:	bf00      	nop
 800e9dc:	e002      	b.n	800e9e4 <HAL_UART_IRQHandler+0x730>
      return;
 800e9de:	bf00      	nop
 800e9e0:	e000      	b.n	800e9e4 <HAL_UART_IRQHandler+0x730>
    return;
 800e9e2:	bf00      	nop
  }
}
 800e9e4:	37e8      	adds	r7, #232	; 0xe8
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
 800e9ea:	bf00      	nop
 800e9ec:	effffffe 	.word	0xeffffffe

0800e9f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e9f0:	b480      	push	{r7}
 800e9f2:	b083      	sub	sp, #12
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e9f8:	bf00      	nop
 800e9fa:	370c      	adds	r7, #12
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea02:	4770      	bx	lr

0800ea04 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ea04:	b480      	push	{r7}
 800ea06:	b083      	sub	sp, #12
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ea0c:	bf00      	nop
 800ea0e:	370c      	adds	r7, #12
 800ea10:	46bd      	mov	sp, r7
 800ea12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea16:	4770      	bx	lr

0800ea18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b083      	sub	sp, #12
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
 800ea20:	460b      	mov	r3, r1
 800ea22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ea24:	bf00      	nop
 800ea26:	370c      	adds	r7, #12
 800ea28:	46bd      	mov	sp, r7
 800ea2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2e:	4770      	bx	lr

0800ea30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ea30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ea34:	b092      	sub	sp, #72	; 0x48
 800ea36:	af00      	add	r7, sp, #0
 800ea38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ea40:	697b      	ldr	r3, [r7, #20]
 800ea42:	689a      	ldr	r2, [r3, #8]
 800ea44:	697b      	ldr	r3, [r7, #20]
 800ea46:	691b      	ldr	r3, [r3, #16]
 800ea48:	431a      	orrs	r2, r3
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	695b      	ldr	r3, [r3, #20]
 800ea4e:	431a      	orrs	r2, r3
 800ea50:	697b      	ldr	r3, [r7, #20]
 800ea52:	69db      	ldr	r3, [r3, #28]
 800ea54:	4313      	orrs	r3, r2
 800ea56:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ea58:	697b      	ldr	r3, [r7, #20]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	681a      	ldr	r2, [r3, #0]
 800ea5e:	4bbe      	ldr	r3, [pc, #760]	; (800ed58 <UART_SetConfig+0x328>)
 800ea60:	4013      	ands	r3, r2
 800ea62:	697a      	ldr	r2, [r7, #20]
 800ea64:	6812      	ldr	r2, [r2, #0]
 800ea66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ea68:	430b      	orrs	r3, r1
 800ea6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ea6c:	697b      	ldr	r3, [r7, #20]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	685b      	ldr	r3, [r3, #4]
 800ea72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ea76:	697b      	ldr	r3, [r7, #20]
 800ea78:	68da      	ldr	r2, [r3, #12]
 800ea7a:	697b      	ldr	r3, [r7, #20]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	430a      	orrs	r2, r1
 800ea80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ea82:	697b      	ldr	r3, [r7, #20]
 800ea84:	699b      	ldr	r3, [r3, #24]
 800ea86:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ea88:	697b      	ldr	r3, [r7, #20]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	4ab3      	ldr	r2, [pc, #716]	; (800ed5c <UART_SetConfig+0x32c>)
 800ea8e:	4293      	cmp	r3, r2
 800ea90:	d004      	beq.n	800ea9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ea92:	697b      	ldr	r3, [r7, #20]
 800ea94:	6a1b      	ldr	r3, [r3, #32]
 800ea96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ea98:	4313      	orrs	r3, r2
 800ea9a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ea9c:	697b      	ldr	r3, [r7, #20]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	689a      	ldr	r2, [r3, #8]
 800eaa2:	4baf      	ldr	r3, [pc, #700]	; (800ed60 <UART_SetConfig+0x330>)
 800eaa4:	4013      	ands	r3, r2
 800eaa6:	697a      	ldr	r2, [r7, #20]
 800eaa8:	6812      	ldr	r2, [r2, #0]
 800eaaa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eaac:	430b      	orrs	r3, r1
 800eaae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800eab0:	697b      	ldr	r3, [r7, #20]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eab6:	f023 010f 	bic.w	r1, r3, #15
 800eaba:	697b      	ldr	r3, [r7, #20]
 800eabc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eabe:	697b      	ldr	r3, [r7, #20]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	430a      	orrs	r2, r1
 800eac4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800eac6:	697b      	ldr	r3, [r7, #20]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	4aa6      	ldr	r2, [pc, #664]	; (800ed64 <UART_SetConfig+0x334>)
 800eacc:	4293      	cmp	r3, r2
 800eace:	d177      	bne.n	800ebc0 <UART_SetConfig+0x190>
 800ead0:	4ba5      	ldr	r3, [pc, #660]	; (800ed68 <UART_SetConfig+0x338>)
 800ead2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ead4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ead8:	2b28      	cmp	r3, #40	; 0x28
 800eada:	d86d      	bhi.n	800ebb8 <UART_SetConfig+0x188>
 800eadc:	a201      	add	r2, pc, #4	; (adr r2, 800eae4 <UART_SetConfig+0xb4>)
 800eade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eae2:	bf00      	nop
 800eae4:	0800eb89 	.word	0x0800eb89
 800eae8:	0800ebb9 	.word	0x0800ebb9
 800eaec:	0800ebb9 	.word	0x0800ebb9
 800eaf0:	0800ebb9 	.word	0x0800ebb9
 800eaf4:	0800ebb9 	.word	0x0800ebb9
 800eaf8:	0800ebb9 	.word	0x0800ebb9
 800eafc:	0800ebb9 	.word	0x0800ebb9
 800eb00:	0800ebb9 	.word	0x0800ebb9
 800eb04:	0800eb91 	.word	0x0800eb91
 800eb08:	0800ebb9 	.word	0x0800ebb9
 800eb0c:	0800ebb9 	.word	0x0800ebb9
 800eb10:	0800ebb9 	.word	0x0800ebb9
 800eb14:	0800ebb9 	.word	0x0800ebb9
 800eb18:	0800ebb9 	.word	0x0800ebb9
 800eb1c:	0800ebb9 	.word	0x0800ebb9
 800eb20:	0800ebb9 	.word	0x0800ebb9
 800eb24:	0800eb99 	.word	0x0800eb99
 800eb28:	0800ebb9 	.word	0x0800ebb9
 800eb2c:	0800ebb9 	.word	0x0800ebb9
 800eb30:	0800ebb9 	.word	0x0800ebb9
 800eb34:	0800ebb9 	.word	0x0800ebb9
 800eb38:	0800ebb9 	.word	0x0800ebb9
 800eb3c:	0800ebb9 	.word	0x0800ebb9
 800eb40:	0800ebb9 	.word	0x0800ebb9
 800eb44:	0800eba1 	.word	0x0800eba1
 800eb48:	0800ebb9 	.word	0x0800ebb9
 800eb4c:	0800ebb9 	.word	0x0800ebb9
 800eb50:	0800ebb9 	.word	0x0800ebb9
 800eb54:	0800ebb9 	.word	0x0800ebb9
 800eb58:	0800ebb9 	.word	0x0800ebb9
 800eb5c:	0800ebb9 	.word	0x0800ebb9
 800eb60:	0800ebb9 	.word	0x0800ebb9
 800eb64:	0800eba9 	.word	0x0800eba9
 800eb68:	0800ebb9 	.word	0x0800ebb9
 800eb6c:	0800ebb9 	.word	0x0800ebb9
 800eb70:	0800ebb9 	.word	0x0800ebb9
 800eb74:	0800ebb9 	.word	0x0800ebb9
 800eb78:	0800ebb9 	.word	0x0800ebb9
 800eb7c:	0800ebb9 	.word	0x0800ebb9
 800eb80:	0800ebb9 	.word	0x0800ebb9
 800eb84:	0800ebb1 	.word	0x0800ebb1
 800eb88:	2301      	movs	r3, #1
 800eb8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb8e:	e222      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eb90:	2304      	movs	r3, #4
 800eb92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb96:	e21e      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eb98:	2308      	movs	r3, #8
 800eb9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb9e:	e21a      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eba0:	2310      	movs	r3, #16
 800eba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eba6:	e216      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eba8:	2320      	movs	r3, #32
 800ebaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebae:	e212      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ebb0:	2340      	movs	r3, #64	; 0x40
 800ebb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebb6:	e20e      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ebb8:	2380      	movs	r3, #128	; 0x80
 800ebba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebbe:	e20a      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ebc0:	697b      	ldr	r3, [r7, #20]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	4a69      	ldr	r2, [pc, #420]	; (800ed6c <UART_SetConfig+0x33c>)
 800ebc6:	4293      	cmp	r3, r2
 800ebc8:	d130      	bne.n	800ec2c <UART_SetConfig+0x1fc>
 800ebca:	4b67      	ldr	r3, [pc, #412]	; (800ed68 <UART_SetConfig+0x338>)
 800ebcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ebce:	f003 0307 	and.w	r3, r3, #7
 800ebd2:	2b05      	cmp	r3, #5
 800ebd4:	d826      	bhi.n	800ec24 <UART_SetConfig+0x1f4>
 800ebd6:	a201      	add	r2, pc, #4	; (adr r2, 800ebdc <UART_SetConfig+0x1ac>)
 800ebd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebdc:	0800ebf5 	.word	0x0800ebf5
 800ebe0:	0800ebfd 	.word	0x0800ebfd
 800ebe4:	0800ec05 	.word	0x0800ec05
 800ebe8:	0800ec0d 	.word	0x0800ec0d
 800ebec:	0800ec15 	.word	0x0800ec15
 800ebf0:	0800ec1d 	.word	0x0800ec1d
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebfa:	e1ec      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ebfc:	2304      	movs	r3, #4
 800ebfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec02:	e1e8      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec04:	2308      	movs	r3, #8
 800ec06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec0a:	e1e4      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec0c:	2310      	movs	r3, #16
 800ec0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec12:	e1e0      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec14:	2320      	movs	r3, #32
 800ec16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec1a:	e1dc      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec1c:	2340      	movs	r3, #64	; 0x40
 800ec1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec22:	e1d8      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec24:	2380      	movs	r3, #128	; 0x80
 800ec26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec2a:	e1d4      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec2c:	697b      	ldr	r3, [r7, #20]
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	4a4f      	ldr	r2, [pc, #316]	; (800ed70 <UART_SetConfig+0x340>)
 800ec32:	4293      	cmp	r3, r2
 800ec34:	d130      	bne.n	800ec98 <UART_SetConfig+0x268>
 800ec36:	4b4c      	ldr	r3, [pc, #304]	; (800ed68 <UART_SetConfig+0x338>)
 800ec38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec3a:	f003 0307 	and.w	r3, r3, #7
 800ec3e:	2b05      	cmp	r3, #5
 800ec40:	d826      	bhi.n	800ec90 <UART_SetConfig+0x260>
 800ec42:	a201      	add	r2, pc, #4	; (adr r2, 800ec48 <UART_SetConfig+0x218>)
 800ec44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec48:	0800ec61 	.word	0x0800ec61
 800ec4c:	0800ec69 	.word	0x0800ec69
 800ec50:	0800ec71 	.word	0x0800ec71
 800ec54:	0800ec79 	.word	0x0800ec79
 800ec58:	0800ec81 	.word	0x0800ec81
 800ec5c:	0800ec89 	.word	0x0800ec89
 800ec60:	2300      	movs	r3, #0
 800ec62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec66:	e1b6      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec68:	2304      	movs	r3, #4
 800ec6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec6e:	e1b2      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec70:	2308      	movs	r3, #8
 800ec72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec76:	e1ae      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec78:	2310      	movs	r3, #16
 800ec7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec7e:	e1aa      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec80:	2320      	movs	r3, #32
 800ec82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec86:	e1a6      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec88:	2340      	movs	r3, #64	; 0x40
 800ec8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec8e:	e1a2      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec90:	2380      	movs	r3, #128	; 0x80
 800ec92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec96:	e19e      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ec98:	697b      	ldr	r3, [r7, #20]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	4a35      	ldr	r2, [pc, #212]	; (800ed74 <UART_SetConfig+0x344>)
 800ec9e:	4293      	cmp	r3, r2
 800eca0:	d130      	bne.n	800ed04 <UART_SetConfig+0x2d4>
 800eca2:	4b31      	ldr	r3, [pc, #196]	; (800ed68 <UART_SetConfig+0x338>)
 800eca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eca6:	f003 0307 	and.w	r3, r3, #7
 800ecaa:	2b05      	cmp	r3, #5
 800ecac:	d826      	bhi.n	800ecfc <UART_SetConfig+0x2cc>
 800ecae:	a201      	add	r2, pc, #4	; (adr r2, 800ecb4 <UART_SetConfig+0x284>)
 800ecb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecb4:	0800eccd 	.word	0x0800eccd
 800ecb8:	0800ecd5 	.word	0x0800ecd5
 800ecbc:	0800ecdd 	.word	0x0800ecdd
 800ecc0:	0800ece5 	.word	0x0800ece5
 800ecc4:	0800eced 	.word	0x0800eced
 800ecc8:	0800ecf5 	.word	0x0800ecf5
 800eccc:	2300      	movs	r3, #0
 800ecce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ecd2:	e180      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ecd4:	2304      	movs	r3, #4
 800ecd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ecda:	e17c      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ecdc:	2308      	movs	r3, #8
 800ecde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ece2:	e178      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ece4:	2310      	movs	r3, #16
 800ece6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ecea:	e174      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ecec:	2320      	movs	r3, #32
 800ecee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ecf2:	e170      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ecf4:	2340      	movs	r3, #64	; 0x40
 800ecf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ecfa:	e16c      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ecfc:	2380      	movs	r3, #128	; 0x80
 800ecfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed02:	e168      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ed04:	697b      	ldr	r3, [r7, #20]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	4a1b      	ldr	r2, [pc, #108]	; (800ed78 <UART_SetConfig+0x348>)
 800ed0a:	4293      	cmp	r3, r2
 800ed0c:	d142      	bne.n	800ed94 <UART_SetConfig+0x364>
 800ed0e:	4b16      	ldr	r3, [pc, #88]	; (800ed68 <UART_SetConfig+0x338>)
 800ed10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed12:	f003 0307 	and.w	r3, r3, #7
 800ed16:	2b05      	cmp	r3, #5
 800ed18:	d838      	bhi.n	800ed8c <UART_SetConfig+0x35c>
 800ed1a:	a201      	add	r2, pc, #4	; (adr r2, 800ed20 <UART_SetConfig+0x2f0>)
 800ed1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed20:	0800ed39 	.word	0x0800ed39
 800ed24:	0800ed41 	.word	0x0800ed41
 800ed28:	0800ed49 	.word	0x0800ed49
 800ed2c:	0800ed51 	.word	0x0800ed51
 800ed30:	0800ed7d 	.word	0x0800ed7d
 800ed34:	0800ed85 	.word	0x0800ed85
 800ed38:	2300      	movs	r3, #0
 800ed3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed3e:	e14a      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ed40:	2304      	movs	r3, #4
 800ed42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed46:	e146      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ed48:	2308      	movs	r3, #8
 800ed4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed4e:	e142      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ed50:	2310      	movs	r3, #16
 800ed52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed56:	e13e      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ed58:	cfff69f3 	.word	0xcfff69f3
 800ed5c:	58000c00 	.word	0x58000c00
 800ed60:	11fff4ff 	.word	0x11fff4ff
 800ed64:	40011000 	.word	0x40011000
 800ed68:	58024400 	.word	0x58024400
 800ed6c:	40004400 	.word	0x40004400
 800ed70:	40004800 	.word	0x40004800
 800ed74:	40004c00 	.word	0x40004c00
 800ed78:	40005000 	.word	0x40005000
 800ed7c:	2320      	movs	r3, #32
 800ed7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed82:	e128      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ed84:	2340      	movs	r3, #64	; 0x40
 800ed86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed8a:	e124      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ed8c:	2380      	movs	r3, #128	; 0x80
 800ed8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ed92:	e120      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ed94:	697b      	ldr	r3, [r7, #20]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	4acb      	ldr	r2, [pc, #812]	; (800f0c8 <UART_SetConfig+0x698>)
 800ed9a:	4293      	cmp	r3, r2
 800ed9c:	d176      	bne.n	800ee8c <UART_SetConfig+0x45c>
 800ed9e:	4bcb      	ldr	r3, [pc, #812]	; (800f0cc <UART_SetConfig+0x69c>)
 800eda0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eda2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800eda6:	2b28      	cmp	r3, #40	; 0x28
 800eda8:	d86c      	bhi.n	800ee84 <UART_SetConfig+0x454>
 800edaa:	a201      	add	r2, pc, #4	; (adr r2, 800edb0 <UART_SetConfig+0x380>)
 800edac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edb0:	0800ee55 	.word	0x0800ee55
 800edb4:	0800ee85 	.word	0x0800ee85
 800edb8:	0800ee85 	.word	0x0800ee85
 800edbc:	0800ee85 	.word	0x0800ee85
 800edc0:	0800ee85 	.word	0x0800ee85
 800edc4:	0800ee85 	.word	0x0800ee85
 800edc8:	0800ee85 	.word	0x0800ee85
 800edcc:	0800ee85 	.word	0x0800ee85
 800edd0:	0800ee5d 	.word	0x0800ee5d
 800edd4:	0800ee85 	.word	0x0800ee85
 800edd8:	0800ee85 	.word	0x0800ee85
 800eddc:	0800ee85 	.word	0x0800ee85
 800ede0:	0800ee85 	.word	0x0800ee85
 800ede4:	0800ee85 	.word	0x0800ee85
 800ede8:	0800ee85 	.word	0x0800ee85
 800edec:	0800ee85 	.word	0x0800ee85
 800edf0:	0800ee65 	.word	0x0800ee65
 800edf4:	0800ee85 	.word	0x0800ee85
 800edf8:	0800ee85 	.word	0x0800ee85
 800edfc:	0800ee85 	.word	0x0800ee85
 800ee00:	0800ee85 	.word	0x0800ee85
 800ee04:	0800ee85 	.word	0x0800ee85
 800ee08:	0800ee85 	.word	0x0800ee85
 800ee0c:	0800ee85 	.word	0x0800ee85
 800ee10:	0800ee6d 	.word	0x0800ee6d
 800ee14:	0800ee85 	.word	0x0800ee85
 800ee18:	0800ee85 	.word	0x0800ee85
 800ee1c:	0800ee85 	.word	0x0800ee85
 800ee20:	0800ee85 	.word	0x0800ee85
 800ee24:	0800ee85 	.word	0x0800ee85
 800ee28:	0800ee85 	.word	0x0800ee85
 800ee2c:	0800ee85 	.word	0x0800ee85
 800ee30:	0800ee75 	.word	0x0800ee75
 800ee34:	0800ee85 	.word	0x0800ee85
 800ee38:	0800ee85 	.word	0x0800ee85
 800ee3c:	0800ee85 	.word	0x0800ee85
 800ee40:	0800ee85 	.word	0x0800ee85
 800ee44:	0800ee85 	.word	0x0800ee85
 800ee48:	0800ee85 	.word	0x0800ee85
 800ee4c:	0800ee85 	.word	0x0800ee85
 800ee50:	0800ee7d 	.word	0x0800ee7d
 800ee54:	2301      	movs	r3, #1
 800ee56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee5a:	e0bc      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ee5c:	2304      	movs	r3, #4
 800ee5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee62:	e0b8      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ee64:	2308      	movs	r3, #8
 800ee66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee6a:	e0b4      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ee6c:	2310      	movs	r3, #16
 800ee6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee72:	e0b0      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ee74:	2320      	movs	r3, #32
 800ee76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee7a:	e0ac      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ee7c:	2340      	movs	r3, #64	; 0x40
 800ee7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee82:	e0a8      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ee84:	2380      	movs	r3, #128	; 0x80
 800ee86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ee8a:	e0a4      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ee8c:	697b      	ldr	r3, [r7, #20]
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	4a8f      	ldr	r2, [pc, #572]	; (800f0d0 <UART_SetConfig+0x6a0>)
 800ee92:	4293      	cmp	r3, r2
 800ee94:	d130      	bne.n	800eef8 <UART_SetConfig+0x4c8>
 800ee96:	4b8d      	ldr	r3, [pc, #564]	; (800f0cc <UART_SetConfig+0x69c>)
 800ee98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee9a:	f003 0307 	and.w	r3, r3, #7
 800ee9e:	2b05      	cmp	r3, #5
 800eea0:	d826      	bhi.n	800eef0 <UART_SetConfig+0x4c0>
 800eea2:	a201      	add	r2, pc, #4	; (adr r2, 800eea8 <UART_SetConfig+0x478>)
 800eea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eea8:	0800eec1 	.word	0x0800eec1
 800eeac:	0800eec9 	.word	0x0800eec9
 800eeb0:	0800eed1 	.word	0x0800eed1
 800eeb4:	0800eed9 	.word	0x0800eed9
 800eeb8:	0800eee1 	.word	0x0800eee1
 800eebc:	0800eee9 	.word	0x0800eee9
 800eec0:	2300      	movs	r3, #0
 800eec2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eec6:	e086      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eec8:	2304      	movs	r3, #4
 800eeca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eece:	e082      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eed0:	2308      	movs	r3, #8
 800eed2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eed6:	e07e      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eed8:	2310      	movs	r3, #16
 800eeda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eede:	e07a      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eee0:	2320      	movs	r3, #32
 800eee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eee6:	e076      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eee8:	2340      	movs	r3, #64	; 0x40
 800eeea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eeee:	e072      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eef0:	2380      	movs	r3, #128	; 0x80
 800eef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eef6:	e06e      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800eef8:	697b      	ldr	r3, [r7, #20]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	4a75      	ldr	r2, [pc, #468]	; (800f0d4 <UART_SetConfig+0x6a4>)
 800eefe:	4293      	cmp	r3, r2
 800ef00:	d130      	bne.n	800ef64 <UART_SetConfig+0x534>
 800ef02:	4b72      	ldr	r3, [pc, #456]	; (800f0cc <UART_SetConfig+0x69c>)
 800ef04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ef06:	f003 0307 	and.w	r3, r3, #7
 800ef0a:	2b05      	cmp	r3, #5
 800ef0c:	d826      	bhi.n	800ef5c <UART_SetConfig+0x52c>
 800ef0e:	a201      	add	r2, pc, #4	; (adr r2, 800ef14 <UART_SetConfig+0x4e4>)
 800ef10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef14:	0800ef2d 	.word	0x0800ef2d
 800ef18:	0800ef35 	.word	0x0800ef35
 800ef1c:	0800ef3d 	.word	0x0800ef3d
 800ef20:	0800ef45 	.word	0x0800ef45
 800ef24:	0800ef4d 	.word	0x0800ef4d
 800ef28:	0800ef55 	.word	0x0800ef55
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef32:	e050      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ef34:	2304      	movs	r3, #4
 800ef36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef3a:	e04c      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ef3c:	2308      	movs	r3, #8
 800ef3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef42:	e048      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ef44:	2310      	movs	r3, #16
 800ef46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef4a:	e044      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ef4c:	2320      	movs	r3, #32
 800ef4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef52:	e040      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ef54:	2340      	movs	r3, #64	; 0x40
 800ef56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef5a:	e03c      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ef5c:	2380      	movs	r3, #128	; 0x80
 800ef5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef62:	e038      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800ef64:	697b      	ldr	r3, [r7, #20]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	4a5b      	ldr	r2, [pc, #364]	; (800f0d8 <UART_SetConfig+0x6a8>)
 800ef6a:	4293      	cmp	r3, r2
 800ef6c:	d130      	bne.n	800efd0 <UART_SetConfig+0x5a0>
 800ef6e:	4b57      	ldr	r3, [pc, #348]	; (800f0cc <UART_SetConfig+0x69c>)
 800ef70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ef72:	f003 0307 	and.w	r3, r3, #7
 800ef76:	2b05      	cmp	r3, #5
 800ef78:	d826      	bhi.n	800efc8 <UART_SetConfig+0x598>
 800ef7a:	a201      	add	r2, pc, #4	; (adr r2, 800ef80 <UART_SetConfig+0x550>)
 800ef7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef80:	0800ef99 	.word	0x0800ef99
 800ef84:	0800efa1 	.word	0x0800efa1
 800ef88:	0800efa9 	.word	0x0800efa9
 800ef8c:	0800efb1 	.word	0x0800efb1
 800ef90:	0800efb9 	.word	0x0800efb9
 800ef94:	0800efc1 	.word	0x0800efc1
 800ef98:	2302      	movs	r3, #2
 800ef9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef9e:	e01a      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800efa0:	2304      	movs	r3, #4
 800efa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efa6:	e016      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800efa8:	2308      	movs	r3, #8
 800efaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efae:	e012      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800efb0:	2310      	movs	r3, #16
 800efb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efb6:	e00e      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800efb8:	2320      	movs	r3, #32
 800efba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efbe:	e00a      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800efc0:	2340      	movs	r3, #64	; 0x40
 800efc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efc6:	e006      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800efc8:	2380      	movs	r3, #128	; 0x80
 800efca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efce:	e002      	b.n	800efd6 <UART_SetConfig+0x5a6>
 800efd0:	2380      	movs	r3, #128	; 0x80
 800efd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800efd6:	697b      	ldr	r3, [r7, #20]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	4a3f      	ldr	r2, [pc, #252]	; (800f0d8 <UART_SetConfig+0x6a8>)
 800efdc:	4293      	cmp	r3, r2
 800efde:	f040 80f8 	bne.w	800f1d2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800efe2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800efe6:	2b20      	cmp	r3, #32
 800efe8:	dc46      	bgt.n	800f078 <UART_SetConfig+0x648>
 800efea:	2b02      	cmp	r3, #2
 800efec:	f2c0 8082 	blt.w	800f0f4 <UART_SetConfig+0x6c4>
 800eff0:	3b02      	subs	r3, #2
 800eff2:	2b1e      	cmp	r3, #30
 800eff4:	d87e      	bhi.n	800f0f4 <UART_SetConfig+0x6c4>
 800eff6:	a201      	add	r2, pc, #4	; (adr r2, 800effc <UART_SetConfig+0x5cc>)
 800eff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800effc:	0800f07f 	.word	0x0800f07f
 800f000:	0800f0f5 	.word	0x0800f0f5
 800f004:	0800f087 	.word	0x0800f087
 800f008:	0800f0f5 	.word	0x0800f0f5
 800f00c:	0800f0f5 	.word	0x0800f0f5
 800f010:	0800f0f5 	.word	0x0800f0f5
 800f014:	0800f097 	.word	0x0800f097
 800f018:	0800f0f5 	.word	0x0800f0f5
 800f01c:	0800f0f5 	.word	0x0800f0f5
 800f020:	0800f0f5 	.word	0x0800f0f5
 800f024:	0800f0f5 	.word	0x0800f0f5
 800f028:	0800f0f5 	.word	0x0800f0f5
 800f02c:	0800f0f5 	.word	0x0800f0f5
 800f030:	0800f0f5 	.word	0x0800f0f5
 800f034:	0800f0a7 	.word	0x0800f0a7
 800f038:	0800f0f5 	.word	0x0800f0f5
 800f03c:	0800f0f5 	.word	0x0800f0f5
 800f040:	0800f0f5 	.word	0x0800f0f5
 800f044:	0800f0f5 	.word	0x0800f0f5
 800f048:	0800f0f5 	.word	0x0800f0f5
 800f04c:	0800f0f5 	.word	0x0800f0f5
 800f050:	0800f0f5 	.word	0x0800f0f5
 800f054:	0800f0f5 	.word	0x0800f0f5
 800f058:	0800f0f5 	.word	0x0800f0f5
 800f05c:	0800f0f5 	.word	0x0800f0f5
 800f060:	0800f0f5 	.word	0x0800f0f5
 800f064:	0800f0f5 	.word	0x0800f0f5
 800f068:	0800f0f5 	.word	0x0800f0f5
 800f06c:	0800f0f5 	.word	0x0800f0f5
 800f070:	0800f0f5 	.word	0x0800f0f5
 800f074:	0800f0e7 	.word	0x0800f0e7
 800f078:	2b40      	cmp	r3, #64	; 0x40
 800f07a:	d037      	beq.n	800f0ec <UART_SetConfig+0x6bc>
 800f07c:	e03a      	b.n	800f0f4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f07e:	f7fc fdc7 	bl	800bc10 <HAL_RCCEx_GetD3PCLK1Freq>
 800f082:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f084:	e03c      	b.n	800f100 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f08a:	4618      	mov	r0, r3
 800f08c:	f7fc fdd6 	bl	800bc3c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f092:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f094:	e034      	b.n	800f100 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f096:	f107 0318 	add.w	r3, r7, #24
 800f09a:	4618      	mov	r0, r3
 800f09c:	f7fc ff22 	bl	800bee4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f0a0:	69fb      	ldr	r3, [r7, #28]
 800f0a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f0a4:	e02c      	b.n	800f100 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f0a6:	4b09      	ldr	r3, [pc, #36]	; (800f0cc <UART_SetConfig+0x69c>)
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	f003 0320 	and.w	r3, r3, #32
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d016      	beq.n	800f0e0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f0b2:	4b06      	ldr	r3, [pc, #24]	; (800f0cc <UART_SetConfig+0x69c>)
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	08db      	lsrs	r3, r3, #3
 800f0b8:	f003 0303 	and.w	r3, r3, #3
 800f0bc:	4a07      	ldr	r2, [pc, #28]	; (800f0dc <UART_SetConfig+0x6ac>)
 800f0be:	fa22 f303 	lsr.w	r3, r2, r3
 800f0c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f0c4:	e01c      	b.n	800f100 <UART_SetConfig+0x6d0>
 800f0c6:	bf00      	nop
 800f0c8:	40011400 	.word	0x40011400
 800f0cc:	58024400 	.word	0x58024400
 800f0d0:	40007800 	.word	0x40007800
 800f0d4:	40007c00 	.word	0x40007c00
 800f0d8:	58000c00 	.word	0x58000c00
 800f0dc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800f0e0:	4b9d      	ldr	r3, [pc, #628]	; (800f358 <UART_SetConfig+0x928>)
 800f0e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f0e4:	e00c      	b.n	800f100 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f0e6:	4b9d      	ldr	r3, [pc, #628]	; (800f35c <UART_SetConfig+0x92c>)
 800f0e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f0ea:	e009      	b.n	800f100 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f0ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f0f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f0f2:	e005      	b.n	800f100 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f0f8:	2301      	movs	r3, #1
 800f0fa:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f0fe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f102:	2b00      	cmp	r3, #0
 800f104:	f000 81de 	beq.w	800f4c4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f108:	697b      	ldr	r3, [r7, #20]
 800f10a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f10c:	4a94      	ldr	r2, [pc, #592]	; (800f360 <UART_SetConfig+0x930>)
 800f10e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f112:	461a      	mov	r2, r3
 800f114:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f116:	fbb3 f3f2 	udiv	r3, r3, r2
 800f11a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f11c:	697b      	ldr	r3, [r7, #20]
 800f11e:	685a      	ldr	r2, [r3, #4]
 800f120:	4613      	mov	r3, r2
 800f122:	005b      	lsls	r3, r3, #1
 800f124:	4413      	add	r3, r2
 800f126:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f128:	429a      	cmp	r2, r3
 800f12a:	d305      	bcc.n	800f138 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f12c:	697b      	ldr	r3, [r7, #20]
 800f12e:	685b      	ldr	r3, [r3, #4]
 800f130:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f132:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f134:	429a      	cmp	r2, r3
 800f136:	d903      	bls.n	800f140 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800f138:	2301      	movs	r3, #1
 800f13a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f13e:	e1c1      	b.n	800f4c4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f140:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f142:	2200      	movs	r2, #0
 800f144:	60bb      	str	r3, [r7, #8]
 800f146:	60fa      	str	r2, [r7, #12]
 800f148:	697b      	ldr	r3, [r7, #20]
 800f14a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f14c:	4a84      	ldr	r2, [pc, #528]	; (800f360 <UART_SetConfig+0x930>)
 800f14e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f152:	b29b      	uxth	r3, r3
 800f154:	2200      	movs	r2, #0
 800f156:	603b      	str	r3, [r7, #0]
 800f158:	607a      	str	r2, [r7, #4]
 800f15a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f15e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f162:	f7f1 f915 	bl	8000390 <__aeabi_uldivmod>
 800f166:	4602      	mov	r2, r0
 800f168:	460b      	mov	r3, r1
 800f16a:	4610      	mov	r0, r2
 800f16c:	4619      	mov	r1, r3
 800f16e:	f04f 0200 	mov.w	r2, #0
 800f172:	f04f 0300 	mov.w	r3, #0
 800f176:	020b      	lsls	r3, r1, #8
 800f178:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f17c:	0202      	lsls	r2, r0, #8
 800f17e:	6979      	ldr	r1, [r7, #20]
 800f180:	6849      	ldr	r1, [r1, #4]
 800f182:	0849      	lsrs	r1, r1, #1
 800f184:	2000      	movs	r0, #0
 800f186:	460c      	mov	r4, r1
 800f188:	4605      	mov	r5, r0
 800f18a:	eb12 0804 	adds.w	r8, r2, r4
 800f18e:	eb43 0905 	adc.w	r9, r3, r5
 800f192:	697b      	ldr	r3, [r7, #20]
 800f194:	685b      	ldr	r3, [r3, #4]
 800f196:	2200      	movs	r2, #0
 800f198:	469a      	mov	sl, r3
 800f19a:	4693      	mov	fp, r2
 800f19c:	4652      	mov	r2, sl
 800f19e:	465b      	mov	r3, fp
 800f1a0:	4640      	mov	r0, r8
 800f1a2:	4649      	mov	r1, r9
 800f1a4:	f7f1 f8f4 	bl	8000390 <__aeabi_uldivmod>
 800f1a8:	4602      	mov	r2, r0
 800f1aa:	460b      	mov	r3, r1
 800f1ac:	4613      	mov	r3, r2
 800f1ae:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f1b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f1b6:	d308      	bcc.n	800f1ca <UART_SetConfig+0x79a>
 800f1b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f1be:	d204      	bcs.n	800f1ca <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800f1c0:	697b      	ldr	r3, [r7, #20]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f1c6:	60da      	str	r2, [r3, #12]
 800f1c8:	e17c      	b.n	800f4c4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800f1ca:	2301      	movs	r3, #1
 800f1cc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f1d0:	e178      	b.n	800f4c4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	69db      	ldr	r3, [r3, #28]
 800f1d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f1da:	f040 80c5 	bne.w	800f368 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800f1de:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f1e2:	2b20      	cmp	r3, #32
 800f1e4:	dc48      	bgt.n	800f278 <UART_SetConfig+0x848>
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	db7b      	blt.n	800f2e2 <UART_SetConfig+0x8b2>
 800f1ea:	2b20      	cmp	r3, #32
 800f1ec:	d879      	bhi.n	800f2e2 <UART_SetConfig+0x8b2>
 800f1ee:	a201      	add	r2, pc, #4	; (adr r2, 800f1f4 <UART_SetConfig+0x7c4>)
 800f1f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1f4:	0800f27f 	.word	0x0800f27f
 800f1f8:	0800f287 	.word	0x0800f287
 800f1fc:	0800f2e3 	.word	0x0800f2e3
 800f200:	0800f2e3 	.word	0x0800f2e3
 800f204:	0800f28f 	.word	0x0800f28f
 800f208:	0800f2e3 	.word	0x0800f2e3
 800f20c:	0800f2e3 	.word	0x0800f2e3
 800f210:	0800f2e3 	.word	0x0800f2e3
 800f214:	0800f29f 	.word	0x0800f29f
 800f218:	0800f2e3 	.word	0x0800f2e3
 800f21c:	0800f2e3 	.word	0x0800f2e3
 800f220:	0800f2e3 	.word	0x0800f2e3
 800f224:	0800f2e3 	.word	0x0800f2e3
 800f228:	0800f2e3 	.word	0x0800f2e3
 800f22c:	0800f2e3 	.word	0x0800f2e3
 800f230:	0800f2e3 	.word	0x0800f2e3
 800f234:	0800f2af 	.word	0x0800f2af
 800f238:	0800f2e3 	.word	0x0800f2e3
 800f23c:	0800f2e3 	.word	0x0800f2e3
 800f240:	0800f2e3 	.word	0x0800f2e3
 800f244:	0800f2e3 	.word	0x0800f2e3
 800f248:	0800f2e3 	.word	0x0800f2e3
 800f24c:	0800f2e3 	.word	0x0800f2e3
 800f250:	0800f2e3 	.word	0x0800f2e3
 800f254:	0800f2e3 	.word	0x0800f2e3
 800f258:	0800f2e3 	.word	0x0800f2e3
 800f25c:	0800f2e3 	.word	0x0800f2e3
 800f260:	0800f2e3 	.word	0x0800f2e3
 800f264:	0800f2e3 	.word	0x0800f2e3
 800f268:	0800f2e3 	.word	0x0800f2e3
 800f26c:	0800f2e3 	.word	0x0800f2e3
 800f270:	0800f2e3 	.word	0x0800f2e3
 800f274:	0800f2d5 	.word	0x0800f2d5
 800f278:	2b40      	cmp	r3, #64	; 0x40
 800f27a:	d02e      	beq.n	800f2da <UART_SetConfig+0x8aa>
 800f27c:	e031      	b.n	800f2e2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f27e:	f7fb fd55 	bl	800ad2c <HAL_RCC_GetPCLK1Freq>
 800f282:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f284:	e033      	b.n	800f2ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f286:	f7fb fd67 	bl	800ad58 <HAL_RCC_GetPCLK2Freq>
 800f28a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f28c:	e02f      	b.n	800f2ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f28e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f292:	4618      	mov	r0, r3
 800f294:	f7fc fcd2 	bl	800bc3c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f29a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f29c:	e027      	b.n	800f2ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f29e:	f107 0318 	add.w	r3, r7, #24
 800f2a2:	4618      	mov	r0, r3
 800f2a4:	f7fc fe1e 	bl	800bee4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f2a8:	69fb      	ldr	r3, [r7, #28]
 800f2aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f2ac:	e01f      	b.n	800f2ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f2ae:	4b2d      	ldr	r3, [pc, #180]	; (800f364 <UART_SetConfig+0x934>)
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	f003 0320 	and.w	r3, r3, #32
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d009      	beq.n	800f2ce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f2ba:	4b2a      	ldr	r3, [pc, #168]	; (800f364 <UART_SetConfig+0x934>)
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	08db      	lsrs	r3, r3, #3
 800f2c0:	f003 0303 	and.w	r3, r3, #3
 800f2c4:	4a24      	ldr	r2, [pc, #144]	; (800f358 <UART_SetConfig+0x928>)
 800f2c6:	fa22 f303 	lsr.w	r3, r2, r3
 800f2ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f2cc:	e00f      	b.n	800f2ee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f2ce:	4b22      	ldr	r3, [pc, #136]	; (800f358 <UART_SetConfig+0x928>)
 800f2d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f2d2:	e00c      	b.n	800f2ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f2d4:	4b21      	ldr	r3, [pc, #132]	; (800f35c <UART_SetConfig+0x92c>)
 800f2d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f2d8:	e009      	b.n	800f2ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f2da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f2de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f2e0:	e005      	b.n	800f2ee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f2e6:	2301      	movs	r3, #1
 800f2e8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f2ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f2ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	f000 80e7 	beq.w	800f4c4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f2f6:	697b      	ldr	r3, [r7, #20]
 800f2f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2fa:	4a19      	ldr	r2, [pc, #100]	; (800f360 <UART_SetConfig+0x930>)
 800f2fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f300:	461a      	mov	r2, r3
 800f302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f304:	fbb3 f3f2 	udiv	r3, r3, r2
 800f308:	005a      	lsls	r2, r3, #1
 800f30a:	697b      	ldr	r3, [r7, #20]
 800f30c:	685b      	ldr	r3, [r3, #4]
 800f30e:	085b      	lsrs	r3, r3, #1
 800f310:	441a      	add	r2, r3
 800f312:	697b      	ldr	r3, [r7, #20]
 800f314:	685b      	ldr	r3, [r3, #4]
 800f316:	fbb2 f3f3 	udiv	r3, r2, r3
 800f31a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f31c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f31e:	2b0f      	cmp	r3, #15
 800f320:	d916      	bls.n	800f350 <UART_SetConfig+0x920>
 800f322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f324:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f328:	d212      	bcs.n	800f350 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f32a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f32c:	b29b      	uxth	r3, r3
 800f32e:	f023 030f 	bic.w	r3, r3, #15
 800f332:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f336:	085b      	lsrs	r3, r3, #1
 800f338:	b29b      	uxth	r3, r3
 800f33a:	f003 0307 	and.w	r3, r3, #7
 800f33e:	b29a      	uxth	r2, r3
 800f340:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f342:	4313      	orrs	r3, r2
 800f344:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800f346:	697b      	ldr	r3, [r7, #20]
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800f34c:	60da      	str	r2, [r3, #12]
 800f34e:	e0b9      	b.n	800f4c4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f350:	2301      	movs	r3, #1
 800f352:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f356:	e0b5      	b.n	800f4c4 <UART_SetConfig+0xa94>
 800f358:	03d09000 	.word	0x03d09000
 800f35c:	003d0900 	.word	0x003d0900
 800f360:	08011d74 	.word	0x08011d74
 800f364:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f368:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f36c:	2b20      	cmp	r3, #32
 800f36e:	dc49      	bgt.n	800f404 <UART_SetConfig+0x9d4>
 800f370:	2b00      	cmp	r3, #0
 800f372:	db7c      	blt.n	800f46e <UART_SetConfig+0xa3e>
 800f374:	2b20      	cmp	r3, #32
 800f376:	d87a      	bhi.n	800f46e <UART_SetConfig+0xa3e>
 800f378:	a201      	add	r2, pc, #4	; (adr r2, 800f380 <UART_SetConfig+0x950>)
 800f37a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f37e:	bf00      	nop
 800f380:	0800f40b 	.word	0x0800f40b
 800f384:	0800f413 	.word	0x0800f413
 800f388:	0800f46f 	.word	0x0800f46f
 800f38c:	0800f46f 	.word	0x0800f46f
 800f390:	0800f41b 	.word	0x0800f41b
 800f394:	0800f46f 	.word	0x0800f46f
 800f398:	0800f46f 	.word	0x0800f46f
 800f39c:	0800f46f 	.word	0x0800f46f
 800f3a0:	0800f42b 	.word	0x0800f42b
 800f3a4:	0800f46f 	.word	0x0800f46f
 800f3a8:	0800f46f 	.word	0x0800f46f
 800f3ac:	0800f46f 	.word	0x0800f46f
 800f3b0:	0800f46f 	.word	0x0800f46f
 800f3b4:	0800f46f 	.word	0x0800f46f
 800f3b8:	0800f46f 	.word	0x0800f46f
 800f3bc:	0800f46f 	.word	0x0800f46f
 800f3c0:	0800f43b 	.word	0x0800f43b
 800f3c4:	0800f46f 	.word	0x0800f46f
 800f3c8:	0800f46f 	.word	0x0800f46f
 800f3cc:	0800f46f 	.word	0x0800f46f
 800f3d0:	0800f46f 	.word	0x0800f46f
 800f3d4:	0800f46f 	.word	0x0800f46f
 800f3d8:	0800f46f 	.word	0x0800f46f
 800f3dc:	0800f46f 	.word	0x0800f46f
 800f3e0:	0800f46f 	.word	0x0800f46f
 800f3e4:	0800f46f 	.word	0x0800f46f
 800f3e8:	0800f46f 	.word	0x0800f46f
 800f3ec:	0800f46f 	.word	0x0800f46f
 800f3f0:	0800f46f 	.word	0x0800f46f
 800f3f4:	0800f46f 	.word	0x0800f46f
 800f3f8:	0800f46f 	.word	0x0800f46f
 800f3fc:	0800f46f 	.word	0x0800f46f
 800f400:	0800f461 	.word	0x0800f461
 800f404:	2b40      	cmp	r3, #64	; 0x40
 800f406:	d02e      	beq.n	800f466 <UART_SetConfig+0xa36>
 800f408:	e031      	b.n	800f46e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f40a:	f7fb fc8f 	bl	800ad2c <HAL_RCC_GetPCLK1Freq>
 800f40e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f410:	e033      	b.n	800f47a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f412:	f7fb fca1 	bl	800ad58 <HAL_RCC_GetPCLK2Freq>
 800f416:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f418:	e02f      	b.n	800f47a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f41a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f41e:	4618      	mov	r0, r3
 800f420:	f7fc fc0c 	bl	800bc3c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f426:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f428:	e027      	b.n	800f47a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f42a:	f107 0318 	add.w	r3, r7, #24
 800f42e:	4618      	mov	r0, r3
 800f430:	f7fc fd58 	bl	800bee4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f434:	69fb      	ldr	r3, [r7, #28]
 800f436:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f438:	e01f      	b.n	800f47a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f43a:	4b2d      	ldr	r3, [pc, #180]	; (800f4f0 <UART_SetConfig+0xac0>)
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	f003 0320 	and.w	r3, r3, #32
 800f442:	2b00      	cmp	r3, #0
 800f444:	d009      	beq.n	800f45a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f446:	4b2a      	ldr	r3, [pc, #168]	; (800f4f0 <UART_SetConfig+0xac0>)
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	08db      	lsrs	r3, r3, #3
 800f44c:	f003 0303 	and.w	r3, r3, #3
 800f450:	4a28      	ldr	r2, [pc, #160]	; (800f4f4 <UART_SetConfig+0xac4>)
 800f452:	fa22 f303 	lsr.w	r3, r2, r3
 800f456:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f458:	e00f      	b.n	800f47a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f45a:	4b26      	ldr	r3, [pc, #152]	; (800f4f4 <UART_SetConfig+0xac4>)
 800f45c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f45e:	e00c      	b.n	800f47a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f460:	4b25      	ldr	r3, [pc, #148]	; (800f4f8 <UART_SetConfig+0xac8>)
 800f462:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f464:	e009      	b.n	800f47a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f46a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f46c:	e005      	b.n	800f47a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f46e:	2300      	movs	r3, #0
 800f470:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f472:	2301      	movs	r3, #1
 800f474:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f478:	bf00      	nop
    }

    if (pclk != 0U)
 800f47a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d021      	beq.n	800f4c4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f480:	697b      	ldr	r3, [r7, #20]
 800f482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f484:	4a1d      	ldr	r2, [pc, #116]	; (800f4fc <UART_SetConfig+0xacc>)
 800f486:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f48a:	461a      	mov	r2, r3
 800f48c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f48e:	fbb3 f2f2 	udiv	r2, r3, r2
 800f492:	697b      	ldr	r3, [r7, #20]
 800f494:	685b      	ldr	r3, [r3, #4]
 800f496:	085b      	lsrs	r3, r3, #1
 800f498:	441a      	add	r2, r3
 800f49a:	697b      	ldr	r3, [r7, #20]
 800f49c:	685b      	ldr	r3, [r3, #4]
 800f49e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4a2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f4a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4a6:	2b0f      	cmp	r3, #15
 800f4a8:	d909      	bls.n	800f4be <UART_SetConfig+0xa8e>
 800f4aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f4b0:	d205      	bcs.n	800f4be <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f4b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4b4:	b29a      	uxth	r2, r3
 800f4b6:	697b      	ldr	r3, [r7, #20]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	60da      	str	r2, [r3, #12]
 800f4bc:	e002      	b.n	800f4c4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f4be:	2301      	movs	r3, #1
 800f4c0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f4c4:	697b      	ldr	r3, [r7, #20]
 800f4c6:	2201      	movs	r2, #1
 800f4c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800f4cc:	697b      	ldr	r3, [r7, #20]
 800f4ce:	2201      	movs	r2, #1
 800f4d0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f4d4:	697b      	ldr	r3, [r7, #20]
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800f4da:	697b      	ldr	r3, [r7, #20]
 800f4dc:	2200      	movs	r2, #0
 800f4de:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800f4e0:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800f4e4:	4618      	mov	r0, r3
 800f4e6:	3748      	adds	r7, #72	; 0x48
 800f4e8:	46bd      	mov	sp, r7
 800f4ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f4ee:	bf00      	nop
 800f4f0:	58024400 	.word	0x58024400
 800f4f4:	03d09000 	.word	0x03d09000
 800f4f8:	003d0900 	.word	0x003d0900
 800f4fc:	08011d74 	.word	0x08011d74

0800f500 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f500:	b480      	push	{r7}
 800f502:	b083      	sub	sp, #12
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f50c:	f003 0301 	and.w	r3, r3, #1
 800f510:	2b00      	cmp	r3, #0
 800f512:	d00a      	beq.n	800f52a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	685b      	ldr	r3, [r3, #4]
 800f51a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	430a      	orrs	r2, r1
 800f528:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f52e:	f003 0302 	and.w	r3, r3, #2
 800f532:	2b00      	cmp	r3, #0
 800f534:	d00a      	beq.n	800f54c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	685b      	ldr	r3, [r3, #4]
 800f53c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	430a      	orrs	r2, r1
 800f54a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f550:	f003 0304 	and.w	r3, r3, #4
 800f554:	2b00      	cmp	r3, #0
 800f556:	d00a      	beq.n	800f56e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	685b      	ldr	r3, [r3, #4]
 800f55e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	430a      	orrs	r2, r1
 800f56c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f572:	f003 0308 	and.w	r3, r3, #8
 800f576:	2b00      	cmp	r3, #0
 800f578:	d00a      	beq.n	800f590 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	685b      	ldr	r3, [r3, #4]
 800f580:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	430a      	orrs	r2, r1
 800f58e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f594:	f003 0310 	and.w	r3, r3, #16
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d00a      	beq.n	800f5b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	689b      	ldr	r3, [r3, #8]
 800f5a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	430a      	orrs	r2, r1
 800f5b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5b6:	f003 0320 	and.w	r3, r3, #32
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d00a      	beq.n	800f5d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	689b      	ldr	r3, [r3, #8]
 800f5c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	430a      	orrs	r2, r1
 800f5d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d01a      	beq.n	800f616 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	685b      	ldr	r3, [r3, #4]
 800f5e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	430a      	orrs	r2, r1
 800f5f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f5fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f5fe:	d10a      	bne.n	800f616 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	685b      	ldr	r3, [r3, #4]
 800f606:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	430a      	orrs	r2, r1
 800f614:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f61a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d00a      	beq.n	800f638 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	685b      	ldr	r3, [r3, #4]
 800f628:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	430a      	orrs	r2, r1
 800f636:	605a      	str	r2, [r3, #4]
  }
}
 800f638:	bf00      	nop
 800f63a:	370c      	adds	r7, #12
 800f63c:	46bd      	mov	sp, r7
 800f63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f642:	4770      	bx	lr

0800f644 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b086      	sub	sp, #24
 800f648:	af02      	add	r7, sp, #8
 800f64a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	2200      	movs	r2, #0
 800f650:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f654:	f7f4 ff32 	bl	80044bc <HAL_GetTick>
 800f658:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	f003 0308 	and.w	r3, r3, #8
 800f664:	2b08      	cmp	r3, #8
 800f666:	d10e      	bne.n	800f686 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f668:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f66c:	9300      	str	r3, [sp, #0]
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	2200      	movs	r2, #0
 800f672:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f676:	6878      	ldr	r0, [r7, #4]
 800f678:	f000 f82f 	bl	800f6da <UART_WaitOnFlagUntilTimeout>
 800f67c:	4603      	mov	r3, r0
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d001      	beq.n	800f686 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f682:	2303      	movs	r3, #3
 800f684:	e025      	b.n	800f6d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	f003 0304 	and.w	r3, r3, #4
 800f690:	2b04      	cmp	r3, #4
 800f692:	d10e      	bne.n	800f6b2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f694:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f698:	9300      	str	r3, [sp, #0]
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	2200      	movs	r2, #0
 800f69e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f6a2:	6878      	ldr	r0, [r7, #4]
 800f6a4:	f000 f819 	bl	800f6da <UART_WaitOnFlagUntilTimeout>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d001      	beq.n	800f6b2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f6ae:	2303      	movs	r3, #3
 800f6b0:	e00f      	b.n	800f6d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	2220      	movs	r2, #32
 800f6b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	2220      	movs	r2, #32
 800f6be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	2200      	movs	r2, #0
 800f6c6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f6d0:	2300      	movs	r3, #0
}
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	3710      	adds	r7, #16
 800f6d6:	46bd      	mov	sp, r7
 800f6d8:	bd80      	pop	{r7, pc}

0800f6da <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f6da:	b580      	push	{r7, lr}
 800f6dc:	b09c      	sub	sp, #112	; 0x70
 800f6de:	af00      	add	r7, sp, #0
 800f6e0:	60f8      	str	r0, [r7, #12]
 800f6e2:	60b9      	str	r1, [r7, #8]
 800f6e4:	603b      	str	r3, [r7, #0]
 800f6e6:	4613      	mov	r3, r2
 800f6e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f6ea:	e0a9      	b.n	800f840 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f6ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f6ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f6f2:	f000 80a5 	beq.w	800f840 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f6f6:	f7f4 fee1 	bl	80044bc <HAL_GetTick>
 800f6fa:	4602      	mov	r2, r0
 800f6fc:	683b      	ldr	r3, [r7, #0]
 800f6fe:	1ad3      	subs	r3, r2, r3
 800f700:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f702:	429a      	cmp	r2, r3
 800f704:	d302      	bcc.n	800f70c <UART_WaitOnFlagUntilTimeout+0x32>
 800f706:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d140      	bne.n	800f78e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f712:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f714:	e853 3f00 	ldrex	r3, [r3]
 800f718:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f71a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f71c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f720:	667b      	str	r3, [r7, #100]	; 0x64
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	461a      	mov	r2, r3
 800f728:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f72a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f72c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f72e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f730:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f732:	e841 2300 	strex	r3, r2, [r1]
 800f736:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f738:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d1e6      	bne.n	800f70c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	3308      	adds	r3, #8
 800f744:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f746:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f748:	e853 3f00 	ldrex	r3, [r3]
 800f74c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f74e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f750:	f023 0301 	bic.w	r3, r3, #1
 800f754:	663b      	str	r3, [r7, #96]	; 0x60
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	3308      	adds	r3, #8
 800f75c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f75e:	64ba      	str	r2, [r7, #72]	; 0x48
 800f760:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f762:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f764:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f766:	e841 2300 	strex	r3, r2, [r1]
 800f76a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f76c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d1e5      	bne.n	800f73e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	2220      	movs	r2, #32
 800f776:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	2220      	movs	r2, #32
 800f77e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	2200      	movs	r2, #0
 800f786:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800f78a:	2303      	movs	r3, #3
 800f78c:	e069      	b.n	800f862 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	f003 0304 	and.w	r3, r3, #4
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d051      	beq.n	800f840 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	69db      	ldr	r3, [r3, #28]
 800f7a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f7a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f7aa:	d149      	bne.n	800f840 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f7b4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7be:	e853 3f00 	ldrex	r3, [r3]
 800f7c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f7c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f7ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	461a      	mov	r2, r3
 800f7d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f7d4:	637b      	str	r3, [r7, #52]	; 0x34
 800f7d6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f7da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f7dc:	e841 2300 	strex	r3, r2, [r1]
 800f7e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f7e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d1e6      	bne.n	800f7b6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	3308      	adds	r3, #8
 800f7ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7f0:	697b      	ldr	r3, [r7, #20]
 800f7f2:	e853 3f00 	ldrex	r3, [r3]
 800f7f6:	613b      	str	r3, [r7, #16]
   return(result);
 800f7f8:	693b      	ldr	r3, [r7, #16]
 800f7fa:	f023 0301 	bic.w	r3, r3, #1
 800f7fe:	66bb      	str	r3, [r7, #104]	; 0x68
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	3308      	adds	r3, #8
 800f806:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f808:	623a      	str	r2, [r7, #32]
 800f80a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f80c:	69f9      	ldr	r1, [r7, #28]
 800f80e:	6a3a      	ldr	r2, [r7, #32]
 800f810:	e841 2300 	strex	r3, r2, [r1]
 800f814:	61bb      	str	r3, [r7, #24]
   return(result);
 800f816:	69bb      	ldr	r3, [r7, #24]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d1e5      	bne.n	800f7e8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	2220      	movs	r2, #32
 800f820:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	2220      	movs	r2, #32
 800f828:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	2220      	movs	r2, #32
 800f830:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	2200      	movs	r2, #0
 800f838:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800f83c:	2303      	movs	r3, #3
 800f83e:	e010      	b.n	800f862 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	69da      	ldr	r2, [r3, #28]
 800f846:	68bb      	ldr	r3, [r7, #8]
 800f848:	4013      	ands	r3, r2
 800f84a:	68ba      	ldr	r2, [r7, #8]
 800f84c:	429a      	cmp	r2, r3
 800f84e:	bf0c      	ite	eq
 800f850:	2301      	moveq	r3, #1
 800f852:	2300      	movne	r3, #0
 800f854:	b2db      	uxtb	r3, r3
 800f856:	461a      	mov	r2, r3
 800f858:	79fb      	ldrb	r3, [r7, #7]
 800f85a:	429a      	cmp	r2, r3
 800f85c:	f43f af46 	beq.w	800f6ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f860:	2300      	movs	r3, #0
}
 800f862:	4618      	mov	r0, r3
 800f864:	3770      	adds	r7, #112	; 0x70
 800f866:	46bd      	mov	sp, r7
 800f868:	bd80      	pop	{r7, pc}
	...

0800f86c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f86c:	b480      	push	{r7}
 800f86e:	b095      	sub	sp, #84	; 0x54
 800f870:	af00      	add	r7, sp, #0
 800f872:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f87a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f87c:	e853 3f00 	ldrex	r3, [r3]
 800f880:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f884:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f888:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	461a      	mov	r2, r3
 800f890:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f892:	643b      	str	r3, [r7, #64]	; 0x40
 800f894:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f896:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f898:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f89a:	e841 2300 	strex	r3, r2, [r1]
 800f89e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f8a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d1e6      	bne.n	800f874 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	3308      	adds	r3, #8
 800f8ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8ae:	6a3b      	ldr	r3, [r7, #32]
 800f8b0:	e853 3f00 	ldrex	r3, [r3]
 800f8b4:	61fb      	str	r3, [r7, #28]
   return(result);
 800f8b6:	69fa      	ldr	r2, [r7, #28]
 800f8b8:	4b1e      	ldr	r3, [pc, #120]	; (800f934 <UART_EndRxTransfer+0xc8>)
 800f8ba:	4013      	ands	r3, r2
 800f8bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	3308      	adds	r3, #8
 800f8c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f8c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f8c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f8cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f8ce:	e841 2300 	strex	r3, r2, [r1]
 800f8d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d1e5      	bne.n	800f8a6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f8de:	2b01      	cmp	r3, #1
 800f8e0:	d118      	bne.n	800f914 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	e853 3f00 	ldrex	r3, [r3]
 800f8ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800f8f0:	68bb      	ldr	r3, [r7, #8]
 800f8f2:	f023 0310 	bic.w	r3, r3, #16
 800f8f6:	647b      	str	r3, [r7, #68]	; 0x44
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	461a      	mov	r2, r3
 800f8fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f900:	61bb      	str	r3, [r7, #24]
 800f902:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f904:	6979      	ldr	r1, [r7, #20]
 800f906:	69ba      	ldr	r2, [r7, #24]
 800f908:	e841 2300 	strex	r3, r2, [r1]
 800f90c:	613b      	str	r3, [r7, #16]
   return(result);
 800f90e:	693b      	ldr	r3, [r7, #16]
 800f910:	2b00      	cmp	r3, #0
 800f912:	d1e6      	bne.n	800f8e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	2220      	movs	r2, #32
 800f918:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	2200      	movs	r2, #0
 800f920:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	2200      	movs	r2, #0
 800f926:	671a      	str	r2, [r3, #112]	; 0x70
}
 800f928:	bf00      	nop
 800f92a:	3754      	adds	r7, #84	; 0x54
 800f92c:	46bd      	mov	sp, r7
 800f92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f932:	4770      	bx	lr
 800f934:	effffffe 	.word	0xeffffffe

0800f938 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	b084      	sub	sp, #16
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f944:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	2200      	movs	r2, #0
 800f94a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	2200      	movs	r2, #0
 800f952:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f956:	68f8      	ldr	r0, [r7, #12]
 800f958:	f7ff f854 	bl	800ea04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f95c:	bf00      	nop
 800f95e:	3710      	adds	r7, #16
 800f960:	46bd      	mov	sp, r7
 800f962:	bd80      	pop	{r7, pc}

0800f964 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f964:	b480      	push	{r7}
 800f966:	b08f      	sub	sp, #60	; 0x3c
 800f968:	af00      	add	r7, sp, #0
 800f96a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f972:	2b21      	cmp	r3, #33	; 0x21
 800f974:	d14c      	bne.n	800fa10 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f97c:	b29b      	uxth	r3, r3
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d132      	bne.n	800f9e8 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f988:	6a3b      	ldr	r3, [r7, #32]
 800f98a:	e853 3f00 	ldrex	r3, [r3]
 800f98e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f990:	69fb      	ldr	r3, [r7, #28]
 800f992:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f996:	637b      	str	r3, [r7, #52]	; 0x34
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	461a      	mov	r2, r3
 800f99e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f9a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f9a2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f9a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f9a8:	e841 2300 	strex	r3, r2, [r1]
 800f9ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f9ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d1e6      	bne.n	800f982 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	e853 3f00 	ldrex	r3, [r3]
 800f9c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800f9c2:	68bb      	ldr	r3, [r7, #8]
 800f9c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f9c8:	633b      	str	r3, [r7, #48]	; 0x30
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	461a      	mov	r2, r3
 800f9d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9d2:	61bb      	str	r3, [r7, #24]
 800f9d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9d6:	6979      	ldr	r1, [r7, #20]
 800f9d8:	69ba      	ldr	r2, [r7, #24]
 800f9da:	e841 2300 	strex	r3, r2, [r1]
 800f9de:	613b      	str	r3, [r7, #16]
   return(result);
 800f9e0:	693b      	ldr	r3, [r7, #16]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d1e6      	bne.n	800f9b4 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f9e6:	e013      	b.n	800fa10 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f9ec:	781a      	ldrb	r2, [r3, #0]
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f9f8:	1c5a      	adds	r2, r3, #1
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fa04:	b29b      	uxth	r3, r3
 800fa06:	3b01      	subs	r3, #1
 800fa08:	b29a      	uxth	r2, r3
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800fa10:	bf00      	nop
 800fa12:	373c      	adds	r7, #60	; 0x3c
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr

0800fa1c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	b091      	sub	sp, #68	; 0x44
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fa2a:	2b21      	cmp	r3, #33	; 0x21
 800fa2c:	d151      	bne.n	800fad2 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fa34:	b29b      	uxth	r3, r3
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d132      	bne.n	800faa0 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa42:	e853 3f00 	ldrex	r3, [r3]
 800fa46:	623b      	str	r3, [r7, #32]
   return(result);
 800fa48:	6a3b      	ldr	r3, [r7, #32]
 800fa4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa4e:	63bb      	str	r3, [r7, #56]	; 0x38
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	461a      	mov	r2, r3
 800fa56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa58:	633b      	str	r3, [r7, #48]	; 0x30
 800fa5a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa5c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fa5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fa60:	e841 2300 	strex	r3, r2, [r1]
 800fa64:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fa66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d1e6      	bne.n	800fa3a <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa72:	693b      	ldr	r3, [r7, #16]
 800fa74:	e853 3f00 	ldrex	r3, [r3]
 800fa78:	60fb      	str	r3, [r7, #12]
   return(result);
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa80:	637b      	str	r3, [r7, #52]	; 0x34
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	461a      	mov	r2, r3
 800fa88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa8a:	61fb      	str	r3, [r7, #28]
 800fa8c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa8e:	69b9      	ldr	r1, [r7, #24]
 800fa90:	69fa      	ldr	r2, [r7, #28]
 800fa92:	e841 2300 	strex	r3, r2, [r1]
 800fa96:	617b      	str	r3, [r7, #20]
   return(result);
 800fa98:	697b      	ldr	r3, [r7, #20]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d1e6      	bne.n	800fa6c <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800fa9e:	e018      	b.n	800fad2 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800faa4:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800faa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800faa8:	881b      	ldrh	r3, [r3, #0]
 800faaa:	461a      	mov	r2, r3
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fab4:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800faba:	1c9a      	adds	r2, r3, #2
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fac6:	b29b      	uxth	r3, r3
 800fac8:	3b01      	subs	r3, #1
 800faca:	b29a      	uxth	r2, r3
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800fad2:	bf00      	nop
 800fad4:	3744      	adds	r7, #68	; 0x44
 800fad6:	46bd      	mov	sp, r7
 800fad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fadc:	4770      	bx	lr

0800fade <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fade:	b480      	push	{r7}
 800fae0:	b091      	sub	sp, #68	; 0x44
 800fae2:	af00      	add	r7, sp, #0
 800fae4:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800faec:	2b21      	cmp	r3, #33	; 0x21
 800faee:	d160      	bne.n	800fbb2 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800faf6:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800faf8:	e057      	b.n	800fbaa <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fb00:	b29b      	uxth	r3, r3
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d133      	bne.n	800fb6e <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	3308      	adds	r3, #8
 800fb0c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb10:	e853 3f00 	ldrex	r3, [r3]
 800fb14:	623b      	str	r3, [r7, #32]
   return(result);
 800fb16:	6a3b      	ldr	r3, [r7, #32]
 800fb18:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800fb1c:	63bb      	str	r3, [r7, #56]	; 0x38
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	3308      	adds	r3, #8
 800fb24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fb26:	633a      	str	r2, [r7, #48]	; 0x30
 800fb28:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fb2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fb2e:	e841 2300 	strex	r3, r2, [r1]
 800fb32:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fb34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d1e5      	bne.n	800fb06 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb40:	693b      	ldr	r3, [r7, #16]
 800fb42:	e853 3f00 	ldrex	r3, [r3]
 800fb46:	60fb      	str	r3, [r7, #12]
   return(result);
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb4e:	637b      	str	r3, [r7, #52]	; 0x34
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	461a      	mov	r2, r3
 800fb56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb58:	61fb      	str	r3, [r7, #28]
 800fb5a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb5c:	69b9      	ldr	r1, [r7, #24]
 800fb5e:	69fa      	ldr	r2, [r7, #28]
 800fb60:	e841 2300 	strex	r3, r2, [r1]
 800fb64:	617b      	str	r3, [r7, #20]
   return(result);
 800fb66:	697b      	ldr	r3, [r7, #20]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d1e6      	bne.n	800fb3a <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800fb6c:	e021      	b.n	800fbb2 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	69db      	ldr	r3, [r3, #28]
 800fb74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d013      	beq.n	800fba4 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fb80:	781a      	ldrb	r2, [r3, #0]
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fb8c:	1c5a      	adds	r2, r3, #1
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fb98:	b29b      	uxth	r3, r3
 800fb9a:	3b01      	subs	r3, #1
 800fb9c:	b29a      	uxth	r2, r3
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800fba4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800fba6:	3b01      	subs	r3, #1
 800fba8:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800fbaa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d1a4      	bne.n	800fafa <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800fbb0:	e7ff      	b.n	800fbb2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800fbb2:	bf00      	nop
 800fbb4:	3744      	adds	r7, #68	; 0x44
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbbc:	4770      	bx	lr

0800fbbe <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fbbe:	b480      	push	{r7}
 800fbc0:	b091      	sub	sp, #68	; 0x44
 800fbc2:	af00      	add	r7, sp, #0
 800fbc4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fbcc:	2b21      	cmp	r3, #33	; 0x21
 800fbce:	d165      	bne.n	800fc9c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800fbd6:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800fbd8:	e05c      	b.n	800fc94 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fbe0:	b29b      	uxth	r3, r3
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d133      	bne.n	800fc4e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	3308      	adds	r3, #8
 800fbec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbee:	6a3b      	ldr	r3, [r7, #32]
 800fbf0:	e853 3f00 	ldrex	r3, [r3]
 800fbf4:	61fb      	str	r3, [r7, #28]
   return(result);
 800fbf6:	69fb      	ldr	r3, [r7, #28]
 800fbf8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800fbfc:	637b      	str	r3, [r7, #52]	; 0x34
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	3308      	adds	r3, #8
 800fc04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fc06:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fc08:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc0a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fc0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fc0e:	e841 2300 	strex	r3, r2, [r1]
 800fc12:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fc14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d1e5      	bne.n	800fbe6 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	e853 3f00 	ldrex	r3, [r3]
 800fc26:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc28:	68bb      	ldr	r3, [r7, #8]
 800fc2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc2e:	633b      	str	r3, [r7, #48]	; 0x30
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	461a      	mov	r2, r3
 800fc36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc38:	61bb      	str	r3, [r7, #24]
 800fc3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc3c:	6979      	ldr	r1, [r7, #20]
 800fc3e:	69ba      	ldr	r2, [r7, #24]
 800fc40:	e841 2300 	strex	r3, r2, [r1]
 800fc44:	613b      	str	r3, [r7, #16]
   return(result);
 800fc46:	693b      	ldr	r3, [r7, #16]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d1e6      	bne.n	800fc1a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800fc4c:	e026      	b.n	800fc9c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	69db      	ldr	r3, [r3, #28]
 800fc54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d018      	beq.n	800fc8e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fc60:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800fc62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc64:	881b      	ldrh	r3, [r3, #0]
 800fc66:	461a      	mov	r2, r3
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fc70:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fc76:	1c9a      	adds	r2, r3, #2
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fc82:	b29b      	uxth	r3, r3
 800fc84:	3b01      	subs	r3, #1
 800fc86:	b29a      	uxth	r2, r3
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800fc8e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800fc90:	3b01      	subs	r3, #1
 800fc92:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800fc94:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d19f      	bne.n	800fbda <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800fc9a:	e7ff      	b.n	800fc9c <UART_TxISR_16BIT_FIFOEN+0xde>
 800fc9c:	bf00      	nop
 800fc9e:	3744      	adds	r7, #68	; 0x44
 800fca0:	46bd      	mov	sp, r7
 800fca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca6:	4770      	bx	lr

0800fca8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b088      	sub	sp, #32
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	e853 3f00 	ldrex	r3, [r3]
 800fcbc:	60bb      	str	r3, [r7, #8]
   return(result);
 800fcbe:	68bb      	ldr	r3, [r7, #8]
 800fcc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fcc4:	61fb      	str	r3, [r7, #28]
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	461a      	mov	r2, r3
 800fccc:	69fb      	ldr	r3, [r7, #28]
 800fcce:	61bb      	str	r3, [r7, #24]
 800fcd0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcd2:	6979      	ldr	r1, [r7, #20]
 800fcd4:	69ba      	ldr	r2, [r7, #24]
 800fcd6:	e841 2300 	strex	r3, r2, [r1]
 800fcda:	613b      	str	r3, [r7, #16]
   return(result);
 800fcdc:	693b      	ldr	r3, [r7, #16]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d1e6      	bne.n	800fcb0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	2220      	movs	r2, #32
 800fce6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	2200      	movs	r2, #0
 800fcee:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fcf0:	6878      	ldr	r0, [r7, #4]
 800fcf2:	f7fe fe7d 	bl	800e9f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fcf6:	bf00      	nop
 800fcf8:	3720      	adds	r7, #32
 800fcfa:	46bd      	mov	sp, r7
 800fcfc:	bd80      	pop	{r7, pc}

0800fcfe <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800fcfe:	b480      	push	{r7}
 800fd00:	b083      	sub	sp, #12
 800fd02:	af00      	add	r7, sp, #0
 800fd04:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800fd06:	bf00      	nop
 800fd08:	370c      	adds	r7, #12
 800fd0a:	46bd      	mov	sp, r7
 800fd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd10:	4770      	bx	lr

0800fd12 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800fd12:	b480      	push	{r7}
 800fd14:	b083      	sub	sp, #12
 800fd16:	af00      	add	r7, sp, #0
 800fd18:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800fd1a:	bf00      	nop
 800fd1c:	370c      	adds	r7, #12
 800fd1e:	46bd      	mov	sp, r7
 800fd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd24:	4770      	bx	lr

0800fd26 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800fd26:	b480      	push	{r7}
 800fd28:	b083      	sub	sp, #12
 800fd2a:	af00      	add	r7, sp, #0
 800fd2c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800fd2e:	bf00      	nop
 800fd30:	370c      	adds	r7, #12
 800fd32:	46bd      	mov	sp, r7
 800fd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd38:	4770      	bx	lr

0800fd3a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fd3a:	b480      	push	{r7}
 800fd3c:	b085      	sub	sp, #20
 800fd3e:	af00      	add	r7, sp, #0
 800fd40:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fd48:	2b01      	cmp	r3, #1
 800fd4a:	d101      	bne.n	800fd50 <HAL_UARTEx_DisableFifoMode+0x16>
 800fd4c:	2302      	movs	r3, #2
 800fd4e:	e027      	b.n	800fda0 <HAL_UARTEx_DisableFifoMode+0x66>
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	2201      	movs	r2, #1
 800fd54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	2224      	movs	r2, #36	; 0x24
 800fd5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	681a      	ldr	r2, [r3, #0]
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	f022 0201 	bic.w	r2, r2, #1
 800fd76:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800fd7e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	2200      	movs	r2, #0
 800fd84:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	68fa      	ldr	r2, [r7, #12]
 800fd8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	2220      	movs	r2, #32
 800fd92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	2200      	movs	r2, #0
 800fd9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fd9e:	2300      	movs	r3, #0
}
 800fda0:	4618      	mov	r0, r3
 800fda2:	3714      	adds	r7, #20
 800fda4:	46bd      	mov	sp, r7
 800fda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdaa:	4770      	bx	lr

0800fdac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fdac:	b580      	push	{r7, lr}
 800fdae:	b084      	sub	sp, #16
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	6078      	str	r0, [r7, #4]
 800fdb4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fdbc:	2b01      	cmp	r3, #1
 800fdbe:	d101      	bne.n	800fdc4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fdc0:	2302      	movs	r3, #2
 800fdc2:	e02d      	b.n	800fe20 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	2201      	movs	r2, #1
 800fdc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2224      	movs	r2, #36	; 0x24
 800fdd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	681a      	ldr	r2, [r3, #0]
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	f022 0201 	bic.w	r2, r2, #1
 800fdea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	689b      	ldr	r3, [r3, #8]
 800fdf2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	683a      	ldr	r2, [r7, #0]
 800fdfc:	430a      	orrs	r2, r1
 800fdfe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fe00:	6878      	ldr	r0, [r7, #4]
 800fe02:	f000 f84f 	bl	800fea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	68fa      	ldr	r2, [r7, #12]
 800fe0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	2220      	movs	r2, #32
 800fe12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	2200      	movs	r2, #0
 800fe1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fe1e:	2300      	movs	r3, #0
}
 800fe20:	4618      	mov	r0, r3
 800fe22:	3710      	adds	r7, #16
 800fe24:	46bd      	mov	sp, r7
 800fe26:	bd80      	pop	{r7, pc}

0800fe28 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fe28:	b580      	push	{r7, lr}
 800fe2a:	b084      	sub	sp, #16
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
 800fe30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fe38:	2b01      	cmp	r3, #1
 800fe3a:	d101      	bne.n	800fe40 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fe3c:	2302      	movs	r3, #2
 800fe3e:	e02d      	b.n	800fe9c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	2201      	movs	r2, #1
 800fe44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	2224      	movs	r2, #36	; 0x24
 800fe4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	681a      	ldr	r2, [r3, #0]
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	f022 0201 	bic.w	r2, r2, #1
 800fe66:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	689b      	ldr	r3, [r3, #8]
 800fe6e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	683a      	ldr	r2, [r7, #0]
 800fe78:	430a      	orrs	r2, r1
 800fe7a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fe7c:	6878      	ldr	r0, [r7, #4]
 800fe7e:	f000 f811 	bl	800fea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	68fa      	ldr	r2, [r7, #12]
 800fe88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	2220      	movs	r2, #32
 800fe8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	2200      	movs	r2, #0
 800fe96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fe9a:	2300      	movs	r3, #0
}
 800fe9c:	4618      	mov	r0, r3
 800fe9e:	3710      	adds	r7, #16
 800fea0:	46bd      	mov	sp, r7
 800fea2:	bd80      	pop	{r7, pc}

0800fea4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fea4:	b480      	push	{r7}
 800fea6:	b085      	sub	sp, #20
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d108      	bne.n	800fec6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	2201      	movs	r2, #1
 800feb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	2201      	movs	r2, #1
 800fec0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fec4:	e031      	b.n	800ff2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fec6:	2310      	movs	r3, #16
 800fec8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800feca:	2310      	movs	r3, #16
 800fecc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	689b      	ldr	r3, [r3, #8]
 800fed4:	0e5b      	lsrs	r3, r3, #25
 800fed6:	b2db      	uxtb	r3, r3
 800fed8:	f003 0307 	and.w	r3, r3, #7
 800fedc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	689b      	ldr	r3, [r3, #8]
 800fee4:	0f5b      	lsrs	r3, r3, #29
 800fee6:	b2db      	uxtb	r3, r3
 800fee8:	f003 0307 	and.w	r3, r3, #7
 800feec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800feee:	7bbb      	ldrb	r3, [r7, #14]
 800fef0:	7b3a      	ldrb	r2, [r7, #12]
 800fef2:	4911      	ldr	r1, [pc, #68]	; (800ff38 <UARTEx_SetNbDataToProcess+0x94>)
 800fef4:	5c8a      	ldrb	r2, [r1, r2]
 800fef6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800fefa:	7b3a      	ldrb	r2, [r7, #12]
 800fefc:	490f      	ldr	r1, [pc, #60]	; (800ff3c <UARTEx_SetNbDataToProcess+0x98>)
 800fefe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ff00:	fb93 f3f2 	sdiv	r3, r3, r2
 800ff04:	b29a      	uxth	r2, r3
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ff0c:	7bfb      	ldrb	r3, [r7, #15]
 800ff0e:	7b7a      	ldrb	r2, [r7, #13]
 800ff10:	4909      	ldr	r1, [pc, #36]	; (800ff38 <UARTEx_SetNbDataToProcess+0x94>)
 800ff12:	5c8a      	ldrb	r2, [r1, r2]
 800ff14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ff18:	7b7a      	ldrb	r2, [r7, #13]
 800ff1a:	4908      	ldr	r1, [pc, #32]	; (800ff3c <UARTEx_SetNbDataToProcess+0x98>)
 800ff1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ff1e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ff22:	b29a      	uxth	r2, r3
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ff2a:	bf00      	nop
 800ff2c:	3714      	adds	r7, #20
 800ff2e:	46bd      	mov	sp, r7
 800ff30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff34:	4770      	bx	lr
 800ff36:	bf00      	nop
 800ff38:	08011d8c 	.word	0x08011d8c
 800ff3c:	08011d94 	.word	0x08011d94

0800ff40 <__errno>:
 800ff40:	4b01      	ldr	r3, [pc, #4]	; (800ff48 <__errno+0x8>)
 800ff42:	6818      	ldr	r0, [r3, #0]
 800ff44:	4770      	bx	lr
 800ff46:	bf00      	nop
 800ff48:	24000028 	.word	0x24000028

0800ff4c <__libc_init_array>:
 800ff4c:	b570      	push	{r4, r5, r6, lr}
 800ff4e:	4d0d      	ldr	r5, [pc, #52]	; (800ff84 <__libc_init_array+0x38>)
 800ff50:	4c0d      	ldr	r4, [pc, #52]	; (800ff88 <__libc_init_array+0x3c>)
 800ff52:	1b64      	subs	r4, r4, r5
 800ff54:	10a4      	asrs	r4, r4, #2
 800ff56:	2600      	movs	r6, #0
 800ff58:	42a6      	cmp	r6, r4
 800ff5a:	d109      	bne.n	800ff70 <__libc_init_array+0x24>
 800ff5c:	4d0b      	ldr	r5, [pc, #44]	; (800ff8c <__libc_init_array+0x40>)
 800ff5e:	4c0c      	ldr	r4, [pc, #48]	; (800ff90 <__libc_init_array+0x44>)
 800ff60:	f001 fee4 	bl	8011d2c <_init>
 800ff64:	1b64      	subs	r4, r4, r5
 800ff66:	10a4      	asrs	r4, r4, #2
 800ff68:	2600      	movs	r6, #0
 800ff6a:	42a6      	cmp	r6, r4
 800ff6c:	d105      	bne.n	800ff7a <__libc_init_array+0x2e>
 800ff6e:	bd70      	pop	{r4, r5, r6, pc}
 800ff70:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff74:	4798      	blx	r3
 800ff76:	3601      	adds	r6, #1
 800ff78:	e7ee      	b.n	800ff58 <__libc_init_array+0xc>
 800ff7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff7e:	4798      	blx	r3
 800ff80:	3601      	adds	r6, #1
 800ff82:	e7f2      	b.n	800ff6a <__libc_init_array+0x1e>
 800ff84:	08013868 	.word	0x08013868
 800ff88:	08013868 	.word	0x08013868
 800ff8c:	08013868 	.word	0x08013868
 800ff90:	0801386c 	.word	0x0801386c

0800ff94 <memset>:
 800ff94:	4402      	add	r2, r0
 800ff96:	4603      	mov	r3, r0
 800ff98:	4293      	cmp	r3, r2
 800ff9a:	d100      	bne.n	800ff9e <memset+0xa>
 800ff9c:	4770      	bx	lr
 800ff9e:	f803 1b01 	strb.w	r1, [r3], #1
 800ffa2:	e7f9      	b.n	800ff98 <memset+0x4>

0800ffa4 <siprintf>:
 800ffa4:	b40e      	push	{r1, r2, r3}
 800ffa6:	b500      	push	{lr}
 800ffa8:	b09c      	sub	sp, #112	; 0x70
 800ffaa:	ab1d      	add	r3, sp, #116	; 0x74
 800ffac:	9002      	str	r0, [sp, #8]
 800ffae:	9006      	str	r0, [sp, #24]
 800ffb0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ffb4:	4809      	ldr	r0, [pc, #36]	; (800ffdc <siprintf+0x38>)
 800ffb6:	9107      	str	r1, [sp, #28]
 800ffb8:	9104      	str	r1, [sp, #16]
 800ffba:	4909      	ldr	r1, [pc, #36]	; (800ffe0 <siprintf+0x3c>)
 800ffbc:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffc0:	9105      	str	r1, [sp, #20]
 800ffc2:	6800      	ldr	r0, [r0, #0]
 800ffc4:	9301      	str	r3, [sp, #4]
 800ffc6:	a902      	add	r1, sp, #8
 800ffc8:	f000 f868 	bl	801009c <_svfiprintf_r>
 800ffcc:	9b02      	ldr	r3, [sp, #8]
 800ffce:	2200      	movs	r2, #0
 800ffd0:	701a      	strb	r2, [r3, #0]
 800ffd2:	b01c      	add	sp, #112	; 0x70
 800ffd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ffd8:	b003      	add	sp, #12
 800ffda:	4770      	bx	lr
 800ffdc:	24000028 	.word	0x24000028
 800ffe0:	ffff0208 	.word	0xffff0208

0800ffe4 <__ssputs_r>:
 800ffe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffe8:	688e      	ldr	r6, [r1, #8]
 800ffea:	429e      	cmp	r6, r3
 800ffec:	4682      	mov	sl, r0
 800ffee:	460c      	mov	r4, r1
 800fff0:	4690      	mov	r8, r2
 800fff2:	461f      	mov	r7, r3
 800fff4:	d838      	bhi.n	8010068 <__ssputs_r+0x84>
 800fff6:	898a      	ldrh	r2, [r1, #12]
 800fff8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fffc:	d032      	beq.n	8010064 <__ssputs_r+0x80>
 800fffe:	6825      	ldr	r5, [r4, #0]
 8010000:	6909      	ldr	r1, [r1, #16]
 8010002:	eba5 0901 	sub.w	r9, r5, r1
 8010006:	6965      	ldr	r5, [r4, #20]
 8010008:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801000c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010010:	3301      	adds	r3, #1
 8010012:	444b      	add	r3, r9
 8010014:	106d      	asrs	r5, r5, #1
 8010016:	429d      	cmp	r5, r3
 8010018:	bf38      	it	cc
 801001a:	461d      	movcc	r5, r3
 801001c:	0553      	lsls	r3, r2, #21
 801001e:	d531      	bpl.n	8010084 <__ssputs_r+0xa0>
 8010020:	4629      	mov	r1, r5
 8010022:	f000 fb63 	bl	80106ec <_malloc_r>
 8010026:	4606      	mov	r6, r0
 8010028:	b950      	cbnz	r0, 8010040 <__ssputs_r+0x5c>
 801002a:	230c      	movs	r3, #12
 801002c:	f8ca 3000 	str.w	r3, [sl]
 8010030:	89a3      	ldrh	r3, [r4, #12]
 8010032:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010036:	81a3      	strh	r3, [r4, #12]
 8010038:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801003c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010040:	6921      	ldr	r1, [r4, #16]
 8010042:	464a      	mov	r2, r9
 8010044:	f000 fabe 	bl	80105c4 <memcpy>
 8010048:	89a3      	ldrh	r3, [r4, #12]
 801004a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801004e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010052:	81a3      	strh	r3, [r4, #12]
 8010054:	6126      	str	r6, [r4, #16]
 8010056:	6165      	str	r5, [r4, #20]
 8010058:	444e      	add	r6, r9
 801005a:	eba5 0509 	sub.w	r5, r5, r9
 801005e:	6026      	str	r6, [r4, #0]
 8010060:	60a5      	str	r5, [r4, #8]
 8010062:	463e      	mov	r6, r7
 8010064:	42be      	cmp	r6, r7
 8010066:	d900      	bls.n	801006a <__ssputs_r+0x86>
 8010068:	463e      	mov	r6, r7
 801006a:	6820      	ldr	r0, [r4, #0]
 801006c:	4632      	mov	r2, r6
 801006e:	4641      	mov	r1, r8
 8010070:	f000 fab6 	bl	80105e0 <memmove>
 8010074:	68a3      	ldr	r3, [r4, #8]
 8010076:	1b9b      	subs	r3, r3, r6
 8010078:	60a3      	str	r3, [r4, #8]
 801007a:	6823      	ldr	r3, [r4, #0]
 801007c:	4433      	add	r3, r6
 801007e:	6023      	str	r3, [r4, #0]
 8010080:	2000      	movs	r0, #0
 8010082:	e7db      	b.n	801003c <__ssputs_r+0x58>
 8010084:	462a      	mov	r2, r5
 8010086:	f000 fba5 	bl	80107d4 <_realloc_r>
 801008a:	4606      	mov	r6, r0
 801008c:	2800      	cmp	r0, #0
 801008e:	d1e1      	bne.n	8010054 <__ssputs_r+0x70>
 8010090:	6921      	ldr	r1, [r4, #16]
 8010092:	4650      	mov	r0, sl
 8010094:	f000 fabe 	bl	8010614 <_free_r>
 8010098:	e7c7      	b.n	801002a <__ssputs_r+0x46>
	...

0801009c <_svfiprintf_r>:
 801009c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100a0:	4698      	mov	r8, r3
 80100a2:	898b      	ldrh	r3, [r1, #12]
 80100a4:	061b      	lsls	r3, r3, #24
 80100a6:	b09d      	sub	sp, #116	; 0x74
 80100a8:	4607      	mov	r7, r0
 80100aa:	460d      	mov	r5, r1
 80100ac:	4614      	mov	r4, r2
 80100ae:	d50e      	bpl.n	80100ce <_svfiprintf_r+0x32>
 80100b0:	690b      	ldr	r3, [r1, #16]
 80100b2:	b963      	cbnz	r3, 80100ce <_svfiprintf_r+0x32>
 80100b4:	2140      	movs	r1, #64	; 0x40
 80100b6:	f000 fb19 	bl	80106ec <_malloc_r>
 80100ba:	6028      	str	r0, [r5, #0]
 80100bc:	6128      	str	r0, [r5, #16]
 80100be:	b920      	cbnz	r0, 80100ca <_svfiprintf_r+0x2e>
 80100c0:	230c      	movs	r3, #12
 80100c2:	603b      	str	r3, [r7, #0]
 80100c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80100c8:	e0d1      	b.n	801026e <_svfiprintf_r+0x1d2>
 80100ca:	2340      	movs	r3, #64	; 0x40
 80100cc:	616b      	str	r3, [r5, #20]
 80100ce:	2300      	movs	r3, #0
 80100d0:	9309      	str	r3, [sp, #36]	; 0x24
 80100d2:	2320      	movs	r3, #32
 80100d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80100d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80100dc:	2330      	movs	r3, #48	; 0x30
 80100de:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010288 <_svfiprintf_r+0x1ec>
 80100e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80100e6:	f04f 0901 	mov.w	r9, #1
 80100ea:	4623      	mov	r3, r4
 80100ec:	469a      	mov	sl, r3
 80100ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80100f2:	b10a      	cbz	r2, 80100f8 <_svfiprintf_r+0x5c>
 80100f4:	2a25      	cmp	r2, #37	; 0x25
 80100f6:	d1f9      	bne.n	80100ec <_svfiprintf_r+0x50>
 80100f8:	ebba 0b04 	subs.w	fp, sl, r4
 80100fc:	d00b      	beq.n	8010116 <_svfiprintf_r+0x7a>
 80100fe:	465b      	mov	r3, fp
 8010100:	4622      	mov	r2, r4
 8010102:	4629      	mov	r1, r5
 8010104:	4638      	mov	r0, r7
 8010106:	f7ff ff6d 	bl	800ffe4 <__ssputs_r>
 801010a:	3001      	adds	r0, #1
 801010c:	f000 80aa 	beq.w	8010264 <_svfiprintf_r+0x1c8>
 8010110:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010112:	445a      	add	r2, fp
 8010114:	9209      	str	r2, [sp, #36]	; 0x24
 8010116:	f89a 3000 	ldrb.w	r3, [sl]
 801011a:	2b00      	cmp	r3, #0
 801011c:	f000 80a2 	beq.w	8010264 <_svfiprintf_r+0x1c8>
 8010120:	2300      	movs	r3, #0
 8010122:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010126:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801012a:	f10a 0a01 	add.w	sl, sl, #1
 801012e:	9304      	str	r3, [sp, #16]
 8010130:	9307      	str	r3, [sp, #28]
 8010132:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010136:	931a      	str	r3, [sp, #104]	; 0x68
 8010138:	4654      	mov	r4, sl
 801013a:	2205      	movs	r2, #5
 801013c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010140:	4851      	ldr	r0, [pc, #324]	; (8010288 <_svfiprintf_r+0x1ec>)
 8010142:	f7f0 f8d5 	bl	80002f0 <memchr>
 8010146:	9a04      	ldr	r2, [sp, #16]
 8010148:	b9d8      	cbnz	r0, 8010182 <_svfiprintf_r+0xe6>
 801014a:	06d0      	lsls	r0, r2, #27
 801014c:	bf44      	itt	mi
 801014e:	2320      	movmi	r3, #32
 8010150:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010154:	0711      	lsls	r1, r2, #28
 8010156:	bf44      	itt	mi
 8010158:	232b      	movmi	r3, #43	; 0x2b
 801015a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801015e:	f89a 3000 	ldrb.w	r3, [sl]
 8010162:	2b2a      	cmp	r3, #42	; 0x2a
 8010164:	d015      	beq.n	8010192 <_svfiprintf_r+0xf6>
 8010166:	9a07      	ldr	r2, [sp, #28]
 8010168:	4654      	mov	r4, sl
 801016a:	2000      	movs	r0, #0
 801016c:	f04f 0c0a 	mov.w	ip, #10
 8010170:	4621      	mov	r1, r4
 8010172:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010176:	3b30      	subs	r3, #48	; 0x30
 8010178:	2b09      	cmp	r3, #9
 801017a:	d94e      	bls.n	801021a <_svfiprintf_r+0x17e>
 801017c:	b1b0      	cbz	r0, 80101ac <_svfiprintf_r+0x110>
 801017e:	9207      	str	r2, [sp, #28]
 8010180:	e014      	b.n	80101ac <_svfiprintf_r+0x110>
 8010182:	eba0 0308 	sub.w	r3, r0, r8
 8010186:	fa09 f303 	lsl.w	r3, r9, r3
 801018a:	4313      	orrs	r3, r2
 801018c:	9304      	str	r3, [sp, #16]
 801018e:	46a2      	mov	sl, r4
 8010190:	e7d2      	b.n	8010138 <_svfiprintf_r+0x9c>
 8010192:	9b03      	ldr	r3, [sp, #12]
 8010194:	1d19      	adds	r1, r3, #4
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	9103      	str	r1, [sp, #12]
 801019a:	2b00      	cmp	r3, #0
 801019c:	bfbb      	ittet	lt
 801019e:	425b      	neglt	r3, r3
 80101a0:	f042 0202 	orrlt.w	r2, r2, #2
 80101a4:	9307      	strge	r3, [sp, #28]
 80101a6:	9307      	strlt	r3, [sp, #28]
 80101a8:	bfb8      	it	lt
 80101aa:	9204      	strlt	r2, [sp, #16]
 80101ac:	7823      	ldrb	r3, [r4, #0]
 80101ae:	2b2e      	cmp	r3, #46	; 0x2e
 80101b0:	d10c      	bne.n	80101cc <_svfiprintf_r+0x130>
 80101b2:	7863      	ldrb	r3, [r4, #1]
 80101b4:	2b2a      	cmp	r3, #42	; 0x2a
 80101b6:	d135      	bne.n	8010224 <_svfiprintf_r+0x188>
 80101b8:	9b03      	ldr	r3, [sp, #12]
 80101ba:	1d1a      	adds	r2, r3, #4
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	9203      	str	r2, [sp, #12]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	bfb8      	it	lt
 80101c4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80101c8:	3402      	adds	r4, #2
 80101ca:	9305      	str	r3, [sp, #20]
 80101cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010298 <_svfiprintf_r+0x1fc>
 80101d0:	7821      	ldrb	r1, [r4, #0]
 80101d2:	2203      	movs	r2, #3
 80101d4:	4650      	mov	r0, sl
 80101d6:	f7f0 f88b 	bl	80002f0 <memchr>
 80101da:	b140      	cbz	r0, 80101ee <_svfiprintf_r+0x152>
 80101dc:	2340      	movs	r3, #64	; 0x40
 80101de:	eba0 000a 	sub.w	r0, r0, sl
 80101e2:	fa03 f000 	lsl.w	r0, r3, r0
 80101e6:	9b04      	ldr	r3, [sp, #16]
 80101e8:	4303      	orrs	r3, r0
 80101ea:	3401      	adds	r4, #1
 80101ec:	9304      	str	r3, [sp, #16]
 80101ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101f2:	4826      	ldr	r0, [pc, #152]	; (801028c <_svfiprintf_r+0x1f0>)
 80101f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80101f8:	2206      	movs	r2, #6
 80101fa:	f7f0 f879 	bl	80002f0 <memchr>
 80101fe:	2800      	cmp	r0, #0
 8010200:	d038      	beq.n	8010274 <_svfiprintf_r+0x1d8>
 8010202:	4b23      	ldr	r3, [pc, #140]	; (8010290 <_svfiprintf_r+0x1f4>)
 8010204:	bb1b      	cbnz	r3, 801024e <_svfiprintf_r+0x1b2>
 8010206:	9b03      	ldr	r3, [sp, #12]
 8010208:	3307      	adds	r3, #7
 801020a:	f023 0307 	bic.w	r3, r3, #7
 801020e:	3308      	adds	r3, #8
 8010210:	9303      	str	r3, [sp, #12]
 8010212:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010214:	4433      	add	r3, r6
 8010216:	9309      	str	r3, [sp, #36]	; 0x24
 8010218:	e767      	b.n	80100ea <_svfiprintf_r+0x4e>
 801021a:	fb0c 3202 	mla	r2, ip, r2, r3
 801021e:	460c      	mov	r4, r1
 8010220:	2001      	movs	r0, #1
 8010222:	e7a5      	b.n	8010170 <_svfiprintf_r+0xd4>
 8010224:	2300      	movs	r3, #0
 8010226:	3401      	adds	r4, #1
 8010228:	9305      	str	r3, [sp, #20]
 801022a:	4619      	mov	r1, r3
 801022c:	f04f 0c0a 	mov.w	ip, #10
 8010230:	4620      	mov	r0, r4
 8010232:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010236:	3a30      	subs	r2, #48	; 0x30
 8010238:	2a09      	cmp	r2, #9
 801023a:	d903      	bls.n	8010244 <_svfiprintf_r+0x1a8>
 801023c:	2b00      	cmp	r3, #0
 801023e:	d0c5      	beq.n	80101cc <_svfiprintf_r+0x130>
 8010240:	9105      	str	r1, [sp, #20]
 8010242:	e7c3      	b.n	80101cc <_svfiprintf_r+0x130>
 8010244:	fb0c 2101 	mla	r1, ip, r1, r2
 8010248:	4604      	mov	r4, r0
 801024a:	2301      	movs	r3, #1
 801024c:	e7f0      	b.n	8010230 <_svfiprintf_r+0x194>
 801024e:	ab03      	add	r3, sp, #12
 8010250:	9300      	str	r3, [sp, #0]
 8010252:	462a      	mov	r2, r5
 8010254:	4b0f      	ldr	r3, [pc, #60]	; (8010294 <_svfiprintf_r+0x1f8>)
 8010256:	a904      	add	r1, sp, #16
 8010258:	4638      	mov	r0, r7
 801025a:	f3af 8000 	nop.w
 801025e:	1c42      	adds	r2, r0, #1
 8010260:	4606      	mov	r6, r0
 8010262:	d1d6      	bne.n	8010212 <_svfiprintf_r+0x176>
 8010264:	89ab      	ldrh	r3, [r5, #12]
 8010266:	065b      	lsls	r3, r3, #25
 8010268:	f53f af2c 	bmi.w	80100c4 <_svfiprintf_r+0x28>
 801026c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801026e:	b01d      	add	sp, #116	; 0x74
 8010270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010274:	ab03      	add	r3, sp, #12
 8010276:	9300      	str	r3, [sp, #0]
 8010278:	462a      	mov	r2, r5
 801027a:	4b06      	ldr	r3, [pc, #24]	; (8010294 <_svfiprintf_r+0x1f8>)
 801027c:	a904      	add	r1, sp, #16
 801027e:	4638      	mov	r0, r7
 8010280:	f000 f87a 	bl	8010378 <_printf_i>
 8010284:	e7eb      	b.n	801025e <_svfiprintf_r+0x1c2>
 8010286:	bf00      	nop
 8010288:	08011d9c 	.word	0x08011d9c
 801028c:	08011da6 	.word	0x08011da6
 8010290:	00000000 	.word	0x00000000
 8010294:	0800ffe5 	.word	0x0800ffe5
 8010298:	08011da2 	.word	0x08011da2

0801029c <_printf_common>:
 801029c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102a0:	4616      	mov	r6, r2
 80102a2:	4699      	mov	r9, r3
 80102a4:	688a      	ldr	r2, [r1, #8]
 80102a6:	690b      	ldr	r3, [r1, #16]
 80102a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80102ac:	4293      	cmp	r3, r2
 80102ae:	bfb8      	it	lt
 80102b0:	4613      	movlt	r3, r2
 80102b2:	6033      	str	r3, [r6, #0]
 80102b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80102b8:	4607      	mov	r7, r0
 80102ba:	460c      	mov	r4, r1
 80102bc:	b10a      	cbz	r2, 80102c2 <_printf_common+0x26>
 80102be:	3301      	adds	r3, #1
 80102c0:	6033      	str	r3, [r6, #0]
 80102c2:	6823      	ldr	r3, [r4, #0]
 80102c4:	0699      	lsls	r1, r3, #26
 80102c6:	bf42      	ittt	mi
 80102c8:	6833      	ldrmi	r3, [r6, #0]
 80102ca:	3302      	addmi	r3, #2
 80102cc:	6033      	strmi	r3, [r6, #0]
 80102ce:	6825      	ldr	r5, [r4, #0]
 80102d0:	f015 0506 	ands.w	r5, r5, #6
 80102d4:	d106      	bne.n	80102e4 <_printf_common+0x48>
 80102d6:	f104 0a19 	add.w	sl, r4, #25
 80102da:	68e3      	ldr	r3, [r4, #12]
 80102dc:	6832      	ldr	r2, [r6, #0]
 80102de:	1a9b      	subs	r3, r3, r2
 80102e0:	42ab      	cmp	r3, r5
 80102e2:	dc26      	bgt.n	8010332 <_printf_common+0x96>
 80102e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80102e8:	1e13      	subs	r3, r2, #0
 80102ea:	6822      	ldr	r2, [r4, #0]
 80102ec:	bf18      	it	ne
 80102ee:	2301      	movne	r3, #1
 80102f0:	0692      	lsls	r2, r2, #26
 80102f2:	d42b      	bmi.n	801034c <_printf_common+0xb0>
 80102f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80102f8:	4649      	mov	r1, r9
 80102fa:	4638      	mov	r0, r7
 80102fc:	47c0      	blx	r8
 80102fe:	3001      	adds	r0, #1
 8010300:	d01e      	beq.n	8010340 <_printf_common+0xa4>
 8010302:	6823      	ldr	r3, [r4, #0]
 8010304:	68e5      	ldr	r5, [r4, #12]
 8010306:	6832      	ldr	r2, [r6, #0]
 8010308:	f003 0306 	and.w	r3, r3, #6
 801030c:	2b04      	cmp	r3, #4
 801030e:	bf08      	it	eq
 8010310:	1aad      	subeq	r5, r5, r2
 8010312:	68a3      	ldr	r3, [r4, #8]
 8010314:	6922      	ldr	r2, [r4, #16]
 8010316:	bf0c      	ite	eq
 8010318:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801031c:	2500      	movne	r5, #0
 801031e:	4293      	cmp	r3, r2
 8010320:	bfc4      	itt	gt
 8010322:	1a9b      	subgt	r3, r3, r2
 8010324:	18ed      	addgt	r5, r5, r3
 8010326:	2600      	movs	r6, #0
 8010328:	341a      	adds	r4, #26
 801032a:	42b5      	cmp	r5, r6
 801032c:	d11a      	bne.n	8010364 <_printf_common+0xc8>
 801032e:	2000      	movs	r0, #0
 8010330:	e008      	b.n	8010344 <_printf_common+0xa8>
 8010332:	2301      	movs	r3, #1
 8010334:	4652      	mov	r2, sl
 8010336:	4649      	mov	r1, r9
 8010338:	4638      	mov	r0, r7
 801033a:	47c0      	blx	r8
 801033c:	3001      	adds	r0, #1
 801033e:	d103      	bne.n	8010348 <_printf_common+0xac>
 8010340:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010348:	3501      	adds	r5, #1
 801034a:	e7c6      	b.n	80102da <_printf_common+0x3e>
 801034c:	18e1      	adds	r1, r4, r3
 801034e:	1c5a      	adds	r2, r3, #1
 8010350:	2030      	movs	r0, #48	; 0x30
 8010352:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010356:	4422      	add	r2, r4
 8010358:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801035c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010360:	3302      	adds	r3, #2
 8010362:	e7c7      	b.n	80102f4 <_printf_common+0x58>
 8010364:	2301      	movs	r3, #1
 8010366:	4622      	mov	r2, r4
 8010368:	4649      	mov	r1, r9
 801036a:	4638      	mov	r0, r7
 801036c:	47c0      	blx	r8
 801036e:	3001      	adds	r0, #1
 8010370:	d0e6      	beq.n	8010340 <_printf_common+0xa4>
 8010372:	3601      	adds	r6, #1
 8010374:	e7d9      	b.n	801032a <_printf_common+0x8e>
	...

08010378 <_printf_i>:
 8010378:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801037c:	7e0f      	ldrb	r7, [r1, #24]
 801037e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010380:	2f78      	cmp	r7, #120	; 0x78
 8010382:	4691      	mov	r9, r2
 8010384:	4680      	mov	r8, r0
 8010386:	460c      	mov	r4, r1
 8010388:	469a      	mov	sl, r3
 801038a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801038e:	d807      	bhi.n	80103a0 <_printf_i+0x28>
 8010390:	2f62      	cmp	r7, #98	; 0x62
 8010392:	d80a      	bhi.n	80103aa <_printf_i+0x32>
 8010394:	2f00      	cmp	r7, #0
 8010396:	f000 80d8 	beq.w	801054a <_printf_i+0x1d2>
 801039a:	2f58      	cmp	r7, #88	; 0x58
 801039c:	f000 80a3 	beq.w	80104e6 <_printf_i+0x16e>
 80103a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80103a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80103a8:	e03a      	b.n	8010420 <_printf_i+0xa8>
 80103aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80103ae:	2b15      	cmp	r3, #21
 80103b0:	d8f6      	bhi.n	80103a0 <_printf_i+0x28>
 80103b2:	a101      	add	r1, pc, #4	; (adr r1, 80103b8 <_printf_i+0x40>)
 80103b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80103b8:	08010411 	.word	0x08010411
 80103bc:	08010425 	.word	0x08010425
 80103c0:	080103a1 	.word	0x080103a1
 80103c4:	080103a1 	.word	0x080103a1
 80103c8:	080103a1 	.word	0x080103a1
 80103cc:	080103a1 	.word	0x080103a1
 80103d0:	08010425 	.word	0x08010425
 80103d4:	080103a1 	.word	0x080103a1
 80103d8:	080103a1 	.word	0x080103a1
 80103dc:	080103a1 	.word	0x080103a1
 80103e0:	080103a1 	.word	0x080103a1
 80103e4:	08010531 	.word	0x08010531
 80103e8:	08010455 	.word	0x08010455
 80103ec:	08010513 	.word	0x08010513
 80103f0:	080103a1 	.word	0x080103a1
 80103f4:	080103a1 	.word	0x080103a1
 80103f8:	08010553 	.word	0x08010553
 80103fc:	080103a1 	.word	0x080103a1
 8010400:	08010455 	.word	0x08010455
 8010404:	080103a1 	.word	0x080103a1
 8010408:	080103a1 	.word	0x080103a1
 801040c:	0801051b 	.word	0x0801051b
 8010410:	682b      	ldr	r3, [r5, #0]
 8010412:	1d1a      	adds	r2, r3, #4
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	602a      	str	r2, [r5, #0]
 8010418:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801041c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010420:	2301      	movs	r3, #1
 8010422:	e0a3      	b.n	801056c <_printf_i+0x1f4>
 8010424:	6820      	ldr	r0, [r4, #0]
 8010426:	6829      	ldr	r1, [r5, #0]
 8010428:	0606      	lsls	r6, r0, #24
 801042a:	f101 0304 	add.w	r3, r1, #4
 801042e:	d50a      	bpl.n	8010446 <_printf_i+0xce>
 8010430:	680e      	ldr	r6, [r1, #0]
 8010432:	602b      	str	r3, [r5, #0]
 8010434:	2e00      	cmp	r6, #0
 8010436:	da03      	bge.n	8010440 <_printf_i+0xc8>
 8010438:	232d      	movs	r3, #45	; 0x2d
 801043a:	4276      	negs	r6, r6
 801043c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010440:	485e      	ldr	r0, [pc, #376]	; (80105bc <_printf_i+0x244>)
 8010442:	230a      	movs	r3, #10
 8010444:	e019      	b.n	801047a <_printf_i+0x102>
 8010446:	680e      	ldr	r6, [r1, #0]
 8010448:	602b      	str	r3, [r5, #0]
 801044a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801044e:	bf18      	it	ne
 8010450:	b236      	sxthne	r6, r6
 8010452:	e7ef      	b.n	8010434 <_printf_i+0xbc>
 8010454:	682b      	ldr	r3, [r5, #0]
 8010456:	6820      	ldr	r0, [r4, #0]
 8010458:	1d19      	adds	r1, r3, #4
 801045a:	6029      	str	r1, [r5, #0]
 801045c:	0601      	lsls	r1, r0, #24
 801045e:	d501      	bpl.n	8010464 <_printf_i+0xec>
 8010460:	681e      	ldr	r6, [r3, #0]
 8010462:	e002      	b.n	801046a <_printf_i+0xf2>
 8010464:	0646      	lsls	r6, r0, #25
 8010466:	d5fb      	bpl.n	8010460 <_printf_i+0xe8>
 8010468:	881e      	ldrh	r6, [r3, #0]
 801046a:	4854      	ldr	r0, [pc, #336]	; (80105bc <_printf_i+0x244>)
 801046c:	2f6f      	cmp	r7, #111	; 0x6f
 801046e:	bf0c      	ite	eq
 8010470:	2308      	moveq	r3, #8
 8010472:	230a      	movne	r3, #10
 8010474:	2100      	movs	r1, #0
 8010476:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801047a:	6865      	ldr	r5, [r4, #4]
 801047c:	60a5      	str	r5, [r4, #8]
 801047e:	2d00      	cmp	r5, #0
 8010480:	bfa2      	ittt	ge
 8010482:	6821      	ldrge	r1, [r4, #0]
 8010484:	f021 0104 	bicge.w	r1, r1, #4
 8010488:	6021      	strge	r1, [r4, #0]
 801048a:	b90e      	cbnz	r6, 8010490 <_printf_i+0x118>
 801048c:	2d00      	cmp	r5, #0
 801048e:	d04d      	beq.n	801052c <_printf_i+0x1b4>
 8010490:	4615      	mov	r5, r2
 8010492:	fbb6 f1f3 	udiv	r1, r6, r3
 8010496:	fb03 6711 	mls	r7, r3, r1, r6
 801049a:	5dc7      	ldrb	r7, [r0, r7]
 801049c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80104a0:	4637      	mov	r7, r6
 80104a2:	42bb      	cmp	r3, r7
 80104a4:	460e      	mov	r6, r1
 80104a6:	d9f4      	bls.n	8010492 <_printf_i+0x11a>
 80104a8:	2b08      	cmp	r3, #8
 80104aa:	d10b      	bne.n	80104c4 <_printf_i+0x14c>
 80104ac:	6823      	ldr	r3, [r4, #0]
 80104ae:	07de      	lsls	r6, r3, #31
 80104b0:	d508      	bpl.n	80104c4 <_printf_i+0x14c>
 80104b2:	6923      	ldr	r3, [r4, #16]
 80104b4:	6861      	ldr	r1, [r4, #4]
 80104b6:	4299      	cmp	r1, r3
 80104b8:	bfde      	ittt	le
 80104ba:	2330      	movle	r3, #48	; 0x30
 80104bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80104c0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80104c4:	1b52      	subs	r2, r2, r5
 80104c6:	6122      	str	r2, [r4, #16]
 80104c8:	f8cd a000 	str.w	sl, [sp]
 80104cc:	464b      	mov	r3, r9
 80104ce:	aa03      	add	r2, sp, #12
 80104d0:	4621      	mov	r1, r4
 80104d2:	4640      	mov	r0, r8
 80104d4:	f7ff fee2 	bl	801029c <_printf_common>
 80104d8:	3001      	adds	r0, #1
 80104da:	d14c      	bne.n	8010576 <_printf_i+0x1fe>
 80104dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80104e0:	b004      	add	sp, #16
 80104e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104e6:	4835      	ldr	r0, [pc, #212]	; (80105bc <_printf_i+0x244>)
 80104e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80104ec:	6829      	ldr	r1, [r5, #0]
 80104ee:	6823      	ldr	r3, [r4, #0]
 80104f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80104f4:	6029      	str	r1, [r5, #0]
 80104f6:	061d      	lsls	r5, r3, #24
 80104f8:	d514      	bpl.n	8010524 <_printf_i+0x1ac>
 80104fa:	07df      	lsls	r7, r3, #31
 80104fc:	bf44      	itt	mi
 80104fe:	f043 0320 	orrmi.w	r3, r3, #32
 8010502:	6023      	strmi	r3, [r4, #0]
 8010504:	b91e      	cbnz	r6, 801050e <_printf_i+0x196>
 8010506:	6823      	ldr	r3, [r4, #0]
 8010508:	f023 0320 	bic.w	r3, r3, #32
 801050c:	6023      	str	r3, [r4, #0]
 801050e:	2310      	movs	r3, #16
 8010510:	e7b0      	b.n	8010474 <_printf_i+0xfc>
 8010512:	6823      	ldr	r3, [r4, #0]
 8010514:	f043 0320 	orr.w	r3, r3, #32
 8010518:	6023      	str	r3, [r4, #0]
 801051a:	2378      	movs	r3, #120	; 0x78
 801051c:	4828      	ldr	r0, [pc, #160]	; (80105c0 <_printf_i+0x248>)
 801051e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010522:	e7e3      	b.n	80104ec <_printf_i+0x174>
 8010524:	0659      	lsls	r1, r3, #25
 8010526:	bf48      	it	mi
 8010528:	b2b6      	uxthmi	r6, r6
 801052a:	e7e6      	b.n	80104fa <_printf_i+0x182>
 801052c:	4615      	mov	r5, r2
 801052e:	e7bb      	b.n	80104a8 <_printf_i+0x130>
 8010530:	682b      	ldr	r3, [r5, #0]
 8010532:	6826      	ldr	r6, [r4, #0]
 8010534:	6961      	ldr	r1, [r4, #20]
 8010536:	1d18      	adds	r0, r3, #4
 8010538:	6028      	str	r0, [r5, #0]
 801053a:	0635      	lsls	r5, r6, #24
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	d501      	bpl.n	8010544 <_printf_i+0x1cc>
 8010540:	6019      	str	r1, [r3, #0]
 8010542:	e002      	b.n	801054a <_printf_i+0x1d2>
 8010544:	0670      	lsls	r0, r6, #25
 8010546:	d5fb      	bpl.n	8010540 <_printf_i+0x1c8>
 8010548:	8019      	strh	r1, [r3, #0]
 801054a:	2300      	movs	r3, #0
 801054c:	6123      	str	r3, [r4, #16]
 801054e:	4615      	mov	r5, r2
 8010550:	e7ba      	b.n	80104c8 <_printf_i+0x150>
 8010552:	682b      	ldr	r3, [r5, #0]
 8010554:	1d1a      	adds	r2, r3, #4
 8010556:	602a      	str	r2, [r5, #0]
 8010558:	681d      	ldr	r5, [r3, #0]
 801055a:	6862      	ldr	r2, [r4, #4]
 801055c:	2100      	movs	r1, #0
 801055e:	4628      	mov	r0, r5
 8010560:	f7ef fec6 	bl	80002f0 <memchr>
 8010564:	b108      	cbz	r0, 801056a <_printf_i+0x1f2>
 8010566:	1b40      	subs	r0, r0, r5
 8010568:	6060      	str	r0, [r4, #4]
 801056a:	6863      	ldr	r3, [r4, #4]
 801056c:	6123      	str	r3, [r4, #16]
 801056e:	2300      	movs	r3, #0
 8010570:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010574:	e7a8      	b.n	80104c8 <_printf_i+0x150>
 8010576:	6923      	ldr	r3, [r4, #16]
 8010578:	462a      	mov	r2, r5
 801057a:	4649      	mov	r1, r9
 801057c:	4640      	mov	r0, r8
 801057e:	47d0      	blx	sl
 8010580:	3001      	adds	r0, #1
 8010582:	d0ab      	beq.n	80104dc <_printf_i+0x164>
 8010584:	6823      	ldr	r3, [r4, #0]
 8010586:	079b      	lsls	r3, r3, #30
 8010588:	d413      	bmi.n	80105b2 <_printf_i+0x23a>
 801058a:	68e0      	ldr	r0, [r4, #12]
 801058c:	9b03      	ldr	r3, [sp, #12]
 801058e:	4298      	cmp	r0, r3
 8010590:	bfb8      	it	lt
 8010592:	4618      	movlt	r0, r3
 8010594:	e7a4      	b.n	80104e0 <_printf_i+0x168>
 8010596:	2301      	movs	r3, #1
 8010598:	4632      	mov	r2, r6
 801059a:	4649      	mov	r1, r9
 801059c:	4640      	mov	r0, r8
 801059e:	47d0      	blx	sl
 80105a0:	3001      	adds	r0, #1
 80105a2:	d09b      	beq.n	80104dc <_printf_i+0x164>
 80105a4:	3501      	adds	r5, #1
 80105a6:	68e3      	ldr	r3, [r4, #12]
 80105a8:	9903      	ldr	r1, [sp, #12]
 80105aa:	1a5b      	subs	r3, r3, r1
 80105ac:	42ab      	cmp	r3, r5
 80105ae:	dcf2      	bgt.n	8010596 <_printf_i+0x21e>
 80105b0:	e7eb      	b.n	801058a <_printf_i+0x212>
 80105b2:	2500      	movs	r5, #0
 80105b4:	f104 0619 	add.w	r6, r4, #25
 80105b8:	e7f5      	b.n	80105a6 <_printf_i+0x22e>
 80105ba:	bf00      	nop
 80105bc:	08011dad 	.word	0x08011dad
 80105c0:	08011dbe 	.word	0x08011dbe

080105c4 <memcpy>:
 80105c4:	440a      	add	r2, r1
 80105c6:	4291      	cmp	r1, r2
 80105c8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80105cc:	d100      	bne.n	80105d0 <memcpy+0xc>
 80105ce:	4770      	bx	lr
 80105d0:	b510      	push	{r4, lr}
 80105d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80105d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80105da:	4291      	cmp	r1, r2
 80105dc:	d1f9      	bne.n	80105d2 <memcpy+0xe>
 80105de:	bd10      	pop	{r4, pc}

080105e0 <memmove>:
 80105e0:	4288      	cmp	r0, r1
 80105e2:	b510      	push	{r4, lr}
 80105e4:	eb01 0402 	add.w	r4, r1, r2
 80105e8:	d902      	bls.n	80105f0 <memmove+0x10>
 80105ea:	4284      	cmp	r4, r0
 80105ec:	4623      	mov	r3, r4
 80105ee:	d807      	bhi.n	8010600 <memmove+0x20>
 80105f0:	1e43      	subs	r3, r0, #1
 80105f2:	42a1      	cmp	r1, r4
 80105f4:	d008      	beq.n	8010608 <memmove+0x28>
 80105f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80105fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80105fe:	e7f8      	b.n	80105f2 <memmove+0x12>
 8010600:	4402      	add	r2, r0
 8010602:	4601      	mov	r1, r0
 8010604:	428a      	cmp	r2, r1
 8010606:	d100      	bne.n	801060a <memmove+0x2a>
 8010608:	bd10      	pop	{r4, pc}
 801060a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801060e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010612:	e7f7      	b.n	8010604 <memmove+0x24>

08010614 <_free_r>:
 8010614:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010616:	2900      	cmp	r1, #0
 8010618:	d044      	beq.n	80106a4 <_free_r+0x90>
 801061a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801061e:	9001      	str	r0, [sp, #4]
 8010620:	2b00      	cmp	r3, #0
 8010622:	f1a1 0404 	sub.w	r4, r1, #4
 8010626:	bfb8      	it	lt
 8010628:	18e4      	addlt	r4, r4, r3
 801062a:	f000 f913 	bl	8010854 <__malloc_lock>
 801062e:	4a1e      	ldr	r2, [pc, #120]	; (80106a8 <_free_r+0x94>)
 8010630:	9801      	ldr	r0, [sp, #4]
 8010632:	6813      	ldr	r3, [r2, #0]
 8010634:	b933      	cbnz	r3, 8010644 <_free_r+0x30>
 8010636:	6063      	str	r3, [r4, #4]
 8010638:	6014      	str	r4, [r2, #0]
 801063a:	b003      	add	sp, #12
 801063c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010640:	f000 b90e 	b.w	8010860 <__malloc_unlock>
 8010644:	42a3      	cmp	r3, r4
 8010646:	d908      	bls.n	801065a <_free_r+0x46>
 8010648:	6825      	ldr	r5, [r4, #0]
 801064a:	1961      	adds	r1, r4, r5
 801064c:	428b      	cmp	r3, r1
 801064e:	bf01      	itttt	eq
 8010650:	6819      	ldreq	r1, [r3, #0]
 8010652:	685b      	ldreq	r3, [r3, #4]
 8010654:	1949      	addeq	r1, r1, r5
 8010656:	6021      	streq	r1, [r4, #0]
 8010658:	e7ed      	b.n	8010636 <_free_r+0x22>
 801065a:	461a      	mov	r2, r3
 801065c:	685b      	ldr	r3, [r3, #4]
 801065e:	b10b      	cbz	r3, 8010664 <_free_r+0x50>
 8010660:	42a3      	cmp	r3, r4
 8010662:	d9fa      	bls.n	801065a <_free_r+0x46>
 8010664:	6811      	ldr	r1, [r2, #0]
 8010666:	1855      	adds	r5, r2, r1
 8010668:	42a5      	cmp	r5, r4
 801066a:	d10b      	bne.n	8010684 <_free_r+0x70>
 801066c:	6824      	ldr	r4, [r4, #0]
 801066e:	4421      	add	r1, r4
 8010670:	1854      	adds	r4, r2, r1
 8010672:	42a3      	cmp	r3, r4
 8010674:	6011      	str	r1, [r2, #0]
 8010676:	d1e0      	bne.n	801063a <_free_r+0x26>
 8010678:	681c      	ldr	r4, [r3, #0]
 801067a:	685b      	ldr	r3, [r3, #4]
 801067c:	6053      	str	r3, [r2, #4]
 801067e:	4421      	add	r1, r4
 8010680:	6011      	str	r1, [r2, #0]
 8010682:	e7da      	b.n	801063a <_free_r+0x26>
 8010684:	d902      	bls.n	801068c <_free_r+0x78>
 8010686:	230c      	movs	r3, #12
 8010688:	6003      	str	r3, [r0, #0]
 801068a:	e7d6      	b.n	801063a <_free_r+0x26>
 801068c:	6825      	ldr	r5, [r4, #0]
 801068e:	1961      	adds	r1, r4, r5
 8010690:	428b      	cmp	r3, r1
 8010692:	bf04      	itt	eq
 8010694:	6819      	ldreq	r1, [r3, #0]
 8010696:	685b      	ldreq	r3, [r3, #4]
 8010698:	6063      	str	r3, [r4, #4]
 801069a:	bf04      	itt	eq
 801069c:	1949      	addeq	r1, r1, r5
 801069e:	6021      	streq	r1, [r4, #0]
 80106a0:	6054      	str	r4, [r2, #4]
 80106a2:	e7ca      	b.n	801063a <_free_r+0x26>
 80106a4:	b003      	add	sp, #12
 80106a6:	bd30      	pop	{r4, r5, pc}
 80106a8:	24001034 	.word	0x24001034

080106ac <sbrk_aligned>:
 80106ac:	b570      	push	{r4, r5, r6, lr}
 80106ae:	4e0e      	ldr	r6, [pc, #56]	; (80106e8 <sbrk_aligned+0x3c>)
 80106b0:	460c      	mov	r4, r1
 80106b2:	6831      	ldr	r1, [r6, #0]
 80106b4:	4605      	mov	r5, r0
 80106b6:	b911      	cbnz	r1, 80106be <sbrk_aligned+0x12>
 80106b8:	f000 f8bc 	bl	8010834 <_sbrk_r>
 80106bc:	6030      	str	r0, [r6, #0]
 80106be:	4621      	mov	r1, r4
 80106c0:	4628      	mov	r0, r5
 80106c2:	f000 f8b7 	bl	8010834 <_sbrk_r>
 80106c6:	1c43      	adds	r3, r0, #1
 80106c8:	d00a      	beq.n	80106e0 <sbrk_aligned+0x34>
 80106ca:	1cc4      	adds	r4, r0, #3
 80106cc:	f024 0403 	bic.w	r4, r4, #3
 80106d0:	42a0      	cmp	r0, r4
 80106d2:	d007      	beq.n	80106e4 <sbrk_aligned+0x38>
 80106d4:	1a21      	subs	r1, r4, r0
 80106d6:	4628      	mov	r0, r5
 80106d8:	f000 f8ac 	bl	8010834 <_sbrk_r>
 80106dc:	3001      	adds	r0, #1
 80106de:	d101      	bne.n	80106e4 <sbrk_aligned+0x38>
 80106e0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80106e4:	4620      	mov	r0, r4
 80106e6:	bd70      	pop	{r4, r5, r6, pc}
 80106e8:	24001038 	.word	0x24001038

080106ec <_malloc_r>:
 80106ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106f0:	1ccd      	adds	r5, r1, #3
 80106f2:	f025 0503 	bic.w	r5, r5, #3
 80106f6:	3508      	adds	r5, #8
 80106f8:	2d0c      	cmp	r5, #12
 80106fa:	bf38      	it	cc
 80106fc:	250c      	movcc	r5, #12
 80106fe:	2d00      	cmp	r5, #0
 8010700:	4607      	mov	r7, r0
 8010702:	db01      	blt.n	8010708 <_malloc_r+0x1c>
 8010704:	42a9      	cmp	r1, r5
 8010706:	d905      	bls.n	8010714 <_malloc_r+0x28>
 8010708:	230c      	movs	r3, #12
 801070a:	603b      	str	r3, [r7, #0]
 801070c:	2600      	movs	r6, #0
 801070e:	4630      	mov	r0, r6
 8010710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010714:	4e2e      	ldr	r6, [pc, #184]	; (80107d0 <_malloc_r+0xe4>)
 8010716:	f000 f89d 	bl	8010854 <__malloc_lock>
 801071a:	6833      	ldr	r3, [r6, #0]
 801071c:	461c      	mov	r4, r3
 801071e:	bb34      	cbnz	r4, 801076e <_malloc_r+0x82>
 8010720:	4629      	mov	r1, r5
 8010722:	4638      	mov	r0, r7
 8010724:	f7ff ffc2 	bl	80106ac <sbrk_aligned>
 8010728:	1c43      	adds	r3, r0, #1
 801072a:	4604      	mov	r4, r0
 801072c:	d14d      	bne.n	80107ca <_malloc_r+0xde>
 801072e:	6834      	ldr	r4, [r6, #0]
 8010730:	4626      	mov	r6, r4
 8010732:	2e00      	cmp	r6, #0
 8010734:	d140      	bne.n	80107b8 <_malloc_r+0xcc>
 8010736:	6823      	ldr	r3, [r4, #0]
 8010738:	4631      	mov	r1, r6
 801073a:	4638      	mov	r0, r7
 801073c:	eb04 0803 	add.w	r8, r4, r3
 8010740:	f000 f878 	bl	8010834 <_sbrk_r>
 8010744:	4580      	cmp	r8, r0
 8010746:	d13a      	bne.n	80107be <_malloc_r+0xd2>
 8010748:	6821      	ldr	r1, [r4, #0]
 801074a:	3503      	adds	r5, #3
 801074c:	1a6d      	subs	r5, r5, r1
 801074e:	f025 0503 	bic.w	r5, r5, #3
 8010752:	3508      	adds	r5, #8
 8010754:	2d0c      	cmp	r5, #12
 8010756:	bf38      	it	cc
 8010758:	250c      	movcc	r5, #12
 801075a:	4629      	mov	r1, r5
 801075c:	4638      	mov	r0, r7
 801075e:	f7ff ffa5 	bl	80106ac <sbrk_aligned>
 8010762:	3001      	adds	r0, #1
 8010764:	d02b      	beq.n	80107be <_malloc_r+0xd2>
 8010766:	6823      	ldr	r3, [r4, #0]
 8010768:	442b      	add	r3, r5
 801076a:	6023      	str	r3, [r4, #0]
 801076c:	e00e      	b.n	801078c <_malloc_r+0xa0>
 801076e:	6822      	ldr	r2, [r4, #0]
 8010770:	1b52      	subs	r2, r2, r5
 8010772:	d41e      	bmi.n	80107b2 <_malloc_r+0xc6>
 8010774:	2a0b      	cmp	r2, #11
 8010776:	d916      	bls.n	80107a6 <_malloc_r+0xba>
 8010778:	1961      	adds	r1, r4, r5
 801077a:	42a3      	cmp	r3, r4
 801077c:	6025      	str	r5, [r4, #0]
 801077e:	bf18      	it	ne
 8010780:	6059      	strne	r1, [r3, #4]
 8010782:	6863      	ldr	r3, [r4, #4]
 8010784:	bf08      	it	eq
 8010786:	6031      	streq	r1, [r6, #0]
 8010788:	5162      	str	r2, [r4, r5]
 801078a:	604b      	str	r3, [r1, #4]
 801078c:	4638      	mov	r0, r7
 801078e:	f104 060b 	add.w	r6, r4, #11
 8010792:	f000 f865 	bl	8010860 <__malloc_unlock>
 8010796:	f026 0607 	bic.w	r6, r6, #7
 801079a:	1d23      	adds	r3, r4, #4
 801079c:	1af2      	subs	r2, r6, r3
 801079e:	d0b6      	beq.n	801070e <_malloc_r+0x22>
 80107a0:	1b9b      	subs	r3, r3, r6
 80107a2:	50a3      	str	r3, [r4, r2]
 80107a4:	e7b3      	b.n	801070e <_malloc_r+0x22>
 80107a6:	6862      	ldr	r2, [r4, #4]
 80107a8:	42a3      	cmp	r3, r4
 80107aa:	bf0c      	ite	eq
 80107ac:	6032      	streq	r2, [r6, #0]
 80107ae:	605a      	strne	r2, [r3, #4]
 80107b0:	e7ec      	b.n	801078c <_malloc_r+0xa0>
 80107b2:	4623      	mov	r3, r4
 80107b4:	6864      	ldr	r4, [r4, #4]
 80107b6:	e7b2      	b.n	801071e <_malloc_r+0x32>
 80107b8:	4634      	mov	r4, r6
 80107ba:	6876      	ldr	r6, [r6, #4]
 80107bc:	e7b9      	b.n	8010732 <_malloc_r+0x46>
 80107be:	230c      	movs	r3, #12
 80107c0:	603b      	str	r3, [r7, #0]
 80107c2:	4638      	mov	r0, r7
 80107c4:	f000 f84c 	bl	8010860 <__malloc_unlock>
 80107c8:	e7a1      	b.n	801070e <_malloc_r+0x22>
 80107ca:	6025      	str	r5, [r4, #0]
 80107cc:	e7de      	b.n	801078c <_malloc_r+0xa0>
 80107ce:	bf00      	nop
 80107d0:	24001034 	.word	0x24001034

080107d4 <_realloc_r>:
 80107d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107d8:	4680      	mov	r8, r0
 80107da:	4614      	mov	r4, r2
 80107dc:	460e      	mov	r6, r1
 80107de:	b921      	cbnz	r1, 80107ea <_realloc_r+0x16>
 80107e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107e4:	4611      	mov	r1, r2
 80107e6:	f7ff bf81 	b.w	80106ec <_malloc_r>
 80107ea:	b92a      	cbnz	r2, 80107f8 <_realloc_r+0x24>
 80107ec:	f7ff ff12 	bl	8010614 <_free_r>
 80107f0:	4625      	mov	r5, r4
 80107f2:	4628      	mov	r0, r5
 80107f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107f8:	f000 f838 	bl	801086c <_malloc_usable_size_r>
 80107fc:	4284      	cmp	r4, r0
 80107fe:	4607      	mov	r7, r0
 8010800:	d802      	bhi.n	8010808 <_realloc_r+0x34>
 8010802:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010806:	d812      	bhi.n	801082e <_realloc_r+0x5a>
 8010808:	4621      	mov	r1, r4
 801080a:	4640      	mov	r0, r8
 801080c:	f7ff ff6e 	bl	80106ec <_malloc_r>
 8010810:	4605      	mov	r5, r0
 8010812:	2800      	cmp	r0, #0
 8010814:	d0ed      	beq.n	80107f2 <_realloc_r+0x1e>
 8010816:	42bc      	cmp	r4, r7
 8010818:	4622      	mov	r2, r4
 801081a:	4631      	mov	r1, r6
 801081c:	bf28      	it	cs
 801081e:	463a      	movcs	r2, r7
 8010820:	f7ff fed0 	bl	80105c4 <memcpy>
 8010824:	4631      	mov	r1, r6
 8010826:	4640      	mov	r0, r8
 8010828:	f7ff fef4 	bl	8010614 <_free_r>
 801082c:	e7e1      	b.n	80107f2 <_realloc_r+0x1e>
 801082e:	4635      	mov	r5, r6
 8010830:	e7df      	b.n	80107f2 <_realloc_r+0x1e>
	...

08010834 <_sbrk_r>:
 8010834:	b538      	push	{r3, r4, r5, lr}
 8010836:	4d06      	ldr	r5, [pc, #24]	; (8010850 <_sbrk_r+0x1c>)
 8010838:	2300      	movs	r3, #0
 801083a:	4604      	mov	r4, r0
 801083c:	4608      	mov	r0, r1
 801083e:	602b      	str	r3, [r5, #0]
 8010840:	f7f3 fcca 	bl	80041d8 <_sbrk>
 8010844:	1c43      	adds	r3, r0, #1
 8010846:	d102      	bne.n	801084e <_sbrk_r+0x1a>
 8010848:	682b      	ldr	r3, [r5, #0]
 801084a:	b103      	cbz	r3, 801084e <_sbrk_r+0x1a>
 801084c:	6023      	str	r3, [r4, #0]
 801084e:	bd38      	pop	{r3, r4, r5, pc}
 8010850:	2400103c 	.word	0x2400103c

08010854 <__malloc_lock>:
 8010854:	4801      	ldr	r0, [pc, #4]	; (801085c <__malloc_lock+0x8>)
 8010856:	f000 b811 	b.w	801087c <__retarget_lock_acquire_recursive>
 801085a:	bf00      	nop
 801085c:	24001040 	.word	0x24001040

08010860 <__malloc_unlock>:
 8010860:	4801      	ldr	r0, [pc, #4]	; (8010868 <__malloc_unlock+0x8>)
 8010862:	f000 b80c 	b.w	801087e <__retarget_lock_release_recursive>
 8010866:	bf00      	nop
 8010868:	24001040 	.word	0x24001040

0801086c <_malloc_usable_size_r>:
 801086c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010870:	1f18      	subs	r0, r3, #4
 8010872:	2b00      	cmp	r3, #0
 8010874:	bfbc      	itt	lt
 8010876:	580b      	ldrlt	r3, [r1, r0]
 8010878:	18c0      	addlt	r0, r0, r3
 801087a:	4770      	bx	lr

0801087c <__retarget_lock_acquire_recursive>:
 801087c:	4770      	bx	lr

0801087e <__retarget_lock_release_recursive>:
 801087e:	4770      	bx	lr

08010880 <checkint>:
 8010880:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010884:	f240 33fe 	movw	r3, #1022	; 0x3fe
 8010888:	429a      	cmp	r2, r3
 801088a:	b570      	push	{r4, r5, r6, lr}
 801088c:	dd2a      	ble.n	80108e4 <checkint+0x64>
 801088e:	f240 4333 	movw	r3, #1075	; 0x433
 8010892:	429a      	cmp	r2, r3
 8010894:	dc24      	bgt.n	80108e0 <checkint+0x60>
 8010896:	1a9b      	subs	r3, r3, r2
 8010898:	f1a3 0620 	sub.w	r6, r3, #32
 801089c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80108a0:	fa02 f403 	lsl.w	r4, r2, r3
 80108a4:	fa02 f606 	lsl.w	r6, r2, r6
 80108a8:	f1c3 0520 	rsb	r5, r3, #32
 80108ac:	fa22 f505 	lsr.w	r5, r2, r5
 80108b0:	4334      	orrs	r4, r6
 80108b2:	432c      	orrs	r4, r5
 80108b4:	409a      	lsls	r2, r3
 80108b6:	ea20 0202 	bic.w	r2, r0, r2
 80108ba:	ea21 0404 	bic.w	r4, r1, r4
 80108be:	4322      	orrs	r2, r4
 80108c0:	f1a3 0420 	sub.w	r4, r3, #32
 80108c4:	f1c3 0220 	rsb	r2, r3, #32
 80108c8:	d10c      	bne.n	80108e4 <checkint+0x64>
 80108ca:	40d8      	lsrs	r0, r3
 80108cc:	fa01 f302 	lsl.w	r3, r1, r2
 80108d0:	4318      	orrs	r0, r3
 80108d2:	40e1      	lsrs	r1, r4
 80108d4:	4308      	orrs	r0, r1
 80108d6:	f000 0001 	and.w	r0, r0, #1
 80108da:	f1d0 0002 	rsbs	r0, r0, #2
 80108de:	bd70      	pop	{r4, r5, r6, pc}
 80108e0:	2002      	movs	r0, #2
 80108e2:	e7fc      	b.n	80108de <checkint+0x5e>
 80108e4:	2000      	movs	r0, #0
 80108e6:	e7fa      	b.n	80108de <checkint+0x5e>

080108e8 <pow>:
 80108e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80108ec:	ee10 4a90 	vmov	r4, s1
 80108f0:	ed2d 8b0a 	vpush	{d8-d12}
 80108f4:	ea4f 5a14 	mov.w	sl, r4, lsr #20
 80108f8:	ee11 7a90 	vmov	r7, s3
 80108fc:	f10a 32ff 	add.w	r2, sl, #4294967295	; 0xffffffff
 8010900:	f240 73fd 	movw	r3, #2045	; 0x7fd
 8010904:	429a      	cmp	r2, r3
 8010906:	ee10 6a10 	vmov	r6, s0
 801090a:	ee11 0a10 	vmov	r0, s2
 801090e:	b086      	sub	sp, #24
 8010910:	46d4      	mov	ip, sl
 8010912:	ea4f 5517 	mov.w	r5, r7, lsr #20
 8010916:	d806      	bhi.n	8010926 <pow+0x3e>
 8010918:	f3c5 030a 	ubfx	r3, r5, #0, #11
 801091c:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 8010920:	2b7f      	cmp	r3, #127	; 0x7f
 8010922:	f240 8156 	bls.w	8010bd2 <pow+0x2ea>
 8010926:	1802      	adds	r2, r0, r0
 8010928:	eb47 0107 	adc.w	r1, r7, r7
 801092c:	f06f 0e01 	mvn.w	lr, #1
 8010930:	f112 39ff 	adds.w	r9, r2, #4294967295	; 0xffffffff
 8010934:	f141 38ff 	adc.w	r8, r1, #4294967295	; 0xffffffff
 8010938:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 801093c:	45ce      	cmp	lr, r9
 801093e:	eb73 0808 	sbcs.w	r8, r3, r8
 8010942:	d23f      	bcs.n	80109c4 <pow+0xdc>
 8010944:	ea52 0301 	orrs.w	r3, r2, r1
 8010948:	f04f 0300 	mov.w	r3, #0
 801094c:	d10c      	bne.n	8010968 <pow+0x80>
 801094e:	19b6      	adds	r6, r6, r6
 8010950:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 8010954:	4164      	adcs	r4, r4
 8010956:	42b3      	cmp	r3, r6
 8010958:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801095c:	41a3      	sbcs	r3, r4
 801095e:	f0c0 808c 	bcc.w	8010a7a <pow+0x192>
 8010962:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010966:	e028      	b.n	80109ba <pow+0xd2>
 8010968:	4da3      	ldr	r5, [pc, #652]	; (8010bf8 <pow+0x310>)
 801096a:	42ac      	cmp	r4, r5
 801096c:	bf08      	it	eq
 801096e:	429e      	cmpeq	r6, r3
 8010970:	d107      	bne.n	8010982 <pow+0x9a>
 8010972:	1800      	adds	r0, r0, r0
 8010974:	f487 2700 	eor.w	r7, r7, #524288	; 0x80000
 8010978:	417f      	adcs	r7, r7
 801097a:	4283      	cmp	r3, r0
 801097c:	4b9f      	ldr	r3, [pc, #636]	; (8010bfc <pow+0x314>)
 801097e:	41bb      	sbcs	r3, r7
 8010980:	e7ed      	b.n	801095e <pow+0x76>
 8010982:	19b6      	adds	r6, r6, r6
 8010984:	489e      	ldr	r0, [pc, #632]	; (8010c00 <pow+0x318>)
 8010986:	4164      	adcs	r4, r4
 8010988:	42b3      	cmp	r3, r6
 801098a:	eb70 0504 	sbcs.w	r5, r0, r4
 801098e:	d374      	bcc.n	8010a7a <pow+0x192>
 8010990:	4281      	cmp	r1, r0
 8010992:	bf08      	it	eq
 8010994:	429a      	cmpeq	r2, r3
 8010996:	d170      	bne.n	8010a7a <pow+0x192>
 8010998:	4a9a      	ldr	r2, [pc, #616]	; (8010c04 <pow+0x31c>)
 801099a:	4294      	cmp	r4, r2
 801099c:	bf08      	it	eq
 801099e:	429e      	cmpeq	r6, r3
 80109a0:	d0df      	beq.n	8010962 <pow+0x7a>
 80109a2:	4294      	cmp	r4, r2
 80109a4:	ea6f 0707 	mvn.w	r7, r7
 80109a8:	bf34      	ite	cc
 80109aa:	2400      	movcc	r4, #0
 80109ac:	2401      	movcs	r4, #1
 80109ae:	0fff      	lsrs	r7, r7, #31
 80109b0:	42bc      	cmp	r4, r7
 80109b2:	f040 81d9 	bne.w	8010d68 <pow+0x480>
 80109b6:	ee21 0b01 	vmul.f64	d0, d1, d1
 80109ba:	b006      	add	sp, #24
 80109bc:	ecbd 8b0a 	vpop	{d8-d12}
 80109c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109c4:	eb16 0806 	adds.w	r8, r6, r6
 80109c8:	eb44 0904 	adc.w	r9, r4, r4
 80109cc:	f118 31ff 	adds.w	r1, r8, #4294967295	; 0xffffffff
 80109d0:	f169 0200 	sbc.w	r2, r9, #0
 80109d4:	458e      	cmp	lr, r1
 80109d6:	4193      	sbcs	r3, r2
 80109d8:	d223      	bcs.n	8010a22 <pow+0x13a>
 80109da:	ee20 0b00 	vmul.f64	d0, d0, d0
 80109de:	2c00      	cmp	r4, #0
 80109e0:	da12      	bge.n	8010a08 <pow+0x120>
 80109e2:	4639      	mov	r1, r7
 80109e4:	f7ff ff4c 	bl	8010880 <checkint>
 80109e8:	2801      	cmp	r0, #1
 80109ea:	d10d      	bne.n	8010a08 <pow+0x120>
 80109ec:	eeb1 0b40 	vneg.f64	d0, d0
 80109f0:	ea58 0309 	orrs.w	r3, r8, r9
 80109f4:	d10a      	bne.n	8010a0c <pow+0x124>
 80109f6:	2f00      	cmp	r7, #0
 80109f8:	dadf      	bge.n	80109ba <pow+0xd2>
 80109fa:	b006      	add	sp, #24
 80109fc:	ecbd 8b0a 	vpop	{d8-d12}
 8010a00:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a04:	f001 b83c 	b.w	8011a80 <__math_divzero>
 8010a08:	2000      	movs	r0, #0
 8010a0a:	e7f1      	b.n	80109f0 <pow+0x108>
 8010a0c:	2f00      	cmp	r7, #0
 8010a0e:	dad4      	bge.n	80109ba <pow+0xd2>
 8010a10:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8010a14:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8010a18:	ed8d 7b00 	vstr	d7, [sp]
 8010a1c:	ed9d 0b00 	vldr	d0, [sp]
 8010a20:	e7cb      	b.n	80109ba <pow+0xd2>
 8010a22:	2c00      	cmp	r4, #0
 8010a24:	da2c      	bge.n	8010a80 <pow+0x198>
 8010a26:	4639      	mov	r1, r7
 8010a28:	f7ff ff2a 	bl	8010880 <checkint>
 8010a2c:	b930      	cbnz	r0, 8010a3c <pow+0x154>
 8010a2e:	b006      	add	sp, #24
 8010a30:	ecbd 8b0a 	vpop	{d8-d12}
 8010a34:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a38:	f001 b83a 	b.w	8011ab0 <__math_invalid>
 8010a3c:	2801      	cmp	r0, #1
 8010a3e:	bf14      	ite	ne
 8010a40:	2000      	movne	r0, #0
 8010a42:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
 8010a46:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8010a4a:	f3ca 0c0a 	ubfx	ip, sl, #0, #11
 8010a4e:	f3c5 020a 	ubfx	r2, r5, #0, #11
 8010a52:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 8010a56:	2b7f      	cmp	r3, #127	; 0x7f
 8010a58:	d92d      	bls.n	8010ab6 <pow+0x1ce>
 8010a5a:	4b67      	ldr	r3, [pc, #412]	; (8010bf8 <pow+0x310>)
 8010a5c:	2000      	movs	r0, #0
 8010a5e:	429c      	cmp	r4, r3
 8010a60:	bf08      	it	eq
 8010a62:	4286      	cmpeq	r6, r0
 8010a64:	f43f af7d 	beq.w	8010962 <pow+0x7a>
 8010a68:	f240 31bd 	movw	r1, #957	; 0x3bd
 8010a6c:	428a      	cmp	r2, r1
 8010a6e:	d80c      	bhi.n	8010a8a <pow+0x1a2>
 8010a70:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010a74:	42b0      	cmp	r0, r6
 8010a76:	41a3      	sbcs	r3, r4
 8010a78:	d204      	bcs.n	8010a84 <pow+0x19c>
 8010a7a:	ee31 0b00 	vadd.f64	d0, d1, d0
 8010a7e:	e79c      	b.n	80109ba <pow+0xd2>
 8010a80:	2000      	movs	r0, #0
 8010a82:	e7e4      	b.n	8010a4e <pow+0x166>
 8010a84:	ee30 0b41 	vsub.f64	d0, d0, d1
 8010a88:	e797      	b.n	80109ba <pow+0xd2>
 8010a8a:	2e01      	cmp	r6, #1
 8010a8c:	eb74 0303 	sbcs.w	r3, r4, r3
 8010a90:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010a94:	bf34      	ite	cc
 8010a96:	2301      	movcc	r3, #1
 8010a98:	2300      	movcs	r3, #0
 8010a9a:	4295      	cmp	r5, r2
 8010a9c:	bf8c      	ite	hi
 8010a9e:	2500      	movhi	r5, #0
 8010aa0:	2501      	movls	r5, #1
 8010aa2:	42ab      	cmp	r3, r5
 8010aa4:	f000 809d 	beq.w	8010be2 <pow+0x2fa>
 8010aa8:	b006      	add	sp, #24
 8010aaa:	ecbd 8b0a 	vpop	{d8-d12}
 8010aae:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ab2:	f000 bfdd 	b.w	8011a70 <__math_oflow>
 8010ab6:	f1bc 0f00 	cmp.w	ip, #0
 8010aba:	d10b      	bne.n	8010ad4 <pow+0x1ec>
 8010abc:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8010bf0 <pow+0x308>
 8010ac0:	ee20 7b07 	vmul.f64	d7, d0, d7
 8010ac4:	ec53 2b17 	vmov	r2, r3, d7
 8010ac8:	ee17 6a10 	vmov	r6, s14
 8010acc:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8010ad0:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 8010ad4:	4b4c      	ldr	r3, [pc, #304]	; (8010c08 <pow+0x320>)
 8010ad6:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8010ada:	4423      	add	r3, r4
 8010adc:	f3c3 3246 	ubfx	r2, r3, #13, #7
 8010ae0:	1519      	asrs	r1, r3, #20
 8010ae2:	0d1b      	lsrs	r3, r3, #20
 8010ae4:	051b      	lsls	r3, r3, #20
 8010ae6:	eba4 0903 	sub.w	r9, r4, r3
 8010aea:	4b48      	ldr	r3, [pc, #288]	; (8010c0c <pow+0x324>)
 8010aec:	ee04 1a10 	vmov	s8, r1
 8010af0:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 8010af4:	f1b6 0800 	subs.w	r8, r6, #0
 8010af8:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 8010afc:	ec49 8b15 	vmov	d5, r8, r9
 8010b00:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 8010b04:	eea5 6b07 	vfma.f64	d6, d5, d7
 8010b08:	ed93 7b00 	vldr	d7, [r3]
 8010b0c:	ed93 5b02 	vldr	d5, [r3, #8]
 8010b10:	eeb8 4bc4 	vcvt.f64.s32	d4, s8
 8010b14:	eea4 2b07 	vfma.f64	d2, d4, d7
 8010b18:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 8010b1c:	ee36 ab02 	vadd.f64	d10, d6, d2
 8010b20:	ee32 2b4a 	vsub.f64	d2, d2, d10
 8010b24:	eea4 7b05 	vfma.f64	d7, d4, d5
 8010b28:	ed93 5b04 	vldr	d5, [r3, #16]
 8010b2c:	ee32 2b06 	vadd.f64	d2, d2, d6
 8010b30:	ee37 7b02 	vadd.f64	d7, d7, d2
 8010b34:	ee26 5b05 	vmul.f64	d5, d6, d5
 8010b38:	ed93 4b08 	vldr	d4, [r3, #32]
 8010b3c:	ee26 0b05 	vmul.f64	d0, d6, d5
 8010b40:	eeb0 9b40 	vmov.f64	d9, d0
 8010b44:	ee95 9b06 	vfnms.f64	d9, d5, d6
 8010b48:	ed93 5b06 	vldr	d5, [r3, #24]
 8010b4c:	ee3a 8b00 	vadd.f64	d8, d10, d0
 8010b50:	ee26 bb00 	vmul.f64	d11, d6, d0
 8010b54:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 8010b58:	eea6 5b04 	vfma.f64	d5, d6, d4
 8010b5c:	ee3a ab48 	vsub.f64	d10, d10, d8
 8010b60:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 8010b64:	ee37 9b09 	vadd.f64	d9, d7, d9
 8010b68:	ee3a ab00 	vadd.f64	d10, d10, d0
 8010b6c:	eea6 4b03 	vfma.f64	d4, d6, d3
 8010b70:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 8010b74:	ee39 ab0a 	vadd.f64	d10, d9, d10
 8010b78:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 8010b7c:	eea6 3b0c 	vfma.f64	d3, d6, d12
 8010b80:	eea0 4b03 	vfma.f64	d4, d0, d3
 8010b84:	eea0 5b04 	vfma.f64	d5, d0, d4
 8010b88:	eeab ab05 	vfma.f64	d10, d11, d5
 8010b8c:	ee38 6b0a 	vadd.f64	d6, d8, d10
 8010b90:	ee21 7b06 	vmul.f64	d7, d1, d6
 8010b94:	ee17 3a90 	vmov	r3, s15
 8010b98:	eeb0 5b47 	vmov.f64	d5, d7
 8010b9c:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8010ba0:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 8010ba4:	18b2      	adds	r2, r6, r2
 8010ba6:	2a3e      	cmp	r2, #62	; 0x3e
 8010ba8:	ee91 5b06 	vfnms.f64	d5, d1, d6
 8010bac:	ee38 8b46 	vsub.f64	d8, d8, d6
 8010bb0:	ee38 ab0a 	vadd.f64	d10, d8, d10
 8010bb4:	eea1 5b0a 	vfma.f64	d5, d1, d10
 8010bb8:	d92b      	bls.n	8010c12 <pow+0x32a>
 8010bba:	2a00      	cmp	r2, #0
 8010bbc:	da0b      	bge.n	8010bd6 <pow+0x2ee>
 8010bbe:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010bc2:	ee37 0b00 	vadd.f64	d0, d7, d0
 8010bc6:	2800      	cmp	r0, #0
 8010bc8:	f43f aef7 	beq.w	80109ba <pow+0xd2>
 8010bcc:	eeb1 0b40 	vneg.f64	d0, d0
 8010bd0:	e6f3      	b.n	80109ba <pow+0xd2>
 8010bd2:	2000      	movs	r0, #0
 8010bd4:	e77e      	b.n	8010ad4 <pow+0x1ec>
 8010bd6:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 8010bda:	d919      	bls.n	8010c10 <pow+0x328>
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	f6bf af63 	bge.w	8010aa8 <pow+0x1c0>
 8010be2:	b006      	add	sp, #24
 8010be4:	ecbd 8b0a 	vpop	{d8-d12}
 8010be8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010bec:	f000 bf38 	b.w	8011a60 <__math_uflow>
 8010bf0:	00000000 	.word	0x00000000
 8010bf4:	43300000 	.word	0x43300000
 8010bf8:	3ff00000 	.word	0x3ff00000
 8010bfc:	fff00000 	.word	0xfff00000
 8010c00:	ffe00000 	.word	0xffe00000
 8010c04:	7fe00000 	.word	0x7fe00000
 8010c08:	c0196aab 	.word	0xc0196aab
 8010c0c:	08011dd0 	.word	0x08011dd0
 8010c10:	2600      	movs	r6, #0
 8010c12:	495d      	ldr	r1, [pc, #372]	; (8010d88 <pow+0x4a0>)
 8010c14:	ed91 4b02 	vldr	d4, [r1, #8]
 8010c18:	ed91 3b00 	vldr	d3, [r1]
 8010c1c:	eeb0 6b44 	vmov.f64	d6, d4
 8010c20:	eea7 6b03 	vfma.f64	d6, d7, d3
 8010c24:	ee16 5a10 	vmov	r5, s12
 8010c28:	ee36 6b44 	vsub.f64	d6, d6, d4
 8010c2c:	ed91 4b04 	vldr	d4, [r1, #16]
 8010c30:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8010c34:	eea6 7b04 	vfma.f64	d7, d6, d4
 8010c38:	eeb0 0b47 	vmov.f64	d0, d7
 8010c3c:	ed91 7b06 	vldr	d7, [r1, #24]
 8010c40:	18dc      	adds	r4, r3, r3
 8010c42:	f104 030f 	add.w	r3, r4, #15
 8010c46:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8010c4a:	eea6 0b07 	vfma.f64	d0, d6, d7
 8010c4e:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 8010c52:	ee35 0b00 	vadd.f64	d0, d5, d0
 8010c56:	ee20 6b00 	vmul.f64	d6, d0, d0
 8010c5a:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 8010c5e:	ed91 5b08 	vldr	d5, [r1, #32]
 8010c62:	ee30 7b07 	vadd.f64	d7, d0, d7
 8010c66:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8010c6a:	eea0 5b04 	vfma.f64	d5, d0, d4
 8010c6e:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 8010c72:	eea6 7b05 	vfma.f64	d7, d6, d5
 8010c76:	ee26 6b06 	vmul.f64	d6, d6, d6
 8010c7a:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 8010c7e:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 8010c82:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8010c86:	eea0 5b04 	vfma.f64	d5, d0, d4
 8010c8a:	1940      	adds	r0, r0, r5
 8010c8c:	2700      	movs	r7, #0
 8010c8e:	eb17 020c 	adds.w	r2, r7, ip
 8010c92:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 8010c96:	eea6 7b05 	vfma.f64	d7, d6, d5
 8010c9a:	2e00      	cmp	r6, #0
 8010c9c:	d15f      	bne.n	8010d5e <pow+0x476>
 8010c9e:	42bd      	cmp	r5, r7
 8010ca0:	db13      	blt.n	8010cca <pow+0x3e2>
 8010ca2:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 8010ca6:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8010caa:	4610      	mov	r0, r2
 8010cac:	ec41 0b10 	vmov	d0, r0, r1
 8010cb0:	eea7 0b00 	vfma.f64	d0, d7, d0
 8010cb4:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8010d70 <pow+0x488>
 8010cb8:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010cbc:	b006      	add	sp, #24
 8010cbe:	ecbd 8b0a 	vpop	{d8-d12}
 8010cc2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cc6:	f000 bf0b 	b.w	8011ae0 <__math_check_oflow>
 8010cca:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8010cce:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8010cd2:	4610      	mov	r0, r2
 8010cd4:	ec41 0b15 	vmov	d5, r0, r1
 8010cd8:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010cdc:	ee27 6b05 	vmul.f64	d6, d7, d5
 8010ce0:	ee35 7b06 	vadd.f64	d7, d5, d6
 8010ce4:	eeb0 3bc7 	vabs.f64	d3, d7
 8010ce8:	eeb4 3bc4 	vcmpe.f64	d3, d4
 8010cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cf0:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8010d78 <pow+0x490>
 8010cf4:	d52a      	bpl.n	8010d4c <pow+0x464>
 8010cf6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010cfa:	ee35 5b47 	vsub.f64	d5, d5, d7
 8010cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d02:	eebf 3b00 	vmov.f64	d3, #240	; 0xbf800000 -1.0
 8010d06:	ee35 6b06 	vadd.f64	d6, d5, d6
 8010d0a:	bf48      	it	mi
 8010d0c:	eeb0 4b43 	vmovmi.f64	d4, d3
 8010d10:	ee37 3b04 	vadd.f64	d3, d7, d4
 8010d14:	ee34 5b43 	vsub.f64	d5, d4, d3
 8010d18:	ee35 7b07 	vadd.f64	d7, d5, d7
 8010d1c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010d20:	ee37 7b03 	vadd.f64	d7, d7, d3
 8010d24:	ee37 7b44 	vsub.f64	d7, d7, d4
 8010d28:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d30:	d104      	bne.n	8010d3c <pow+0x454>
 8010d32:	4632      	mov	r2, r6
 8010d34:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8010d38:	ec43 2b17 	vmov	d7, r2, r3
 8010d3c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010d40:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010d44:	ee26 6b00 	vmul.f64	d6, d6, d0
 8010d48:	ed8d 6b04 	vstr	d6, [sp, #16]
 8010d4c:	ee27 0b00 	vmul.f64	d0, d7, d0
 8010d50:	b006      	add	sp, #24
 8010d52:	ecbd 8b0a 	vpop	{d8-d12}
 8010d56:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d5a:	f000 beb8 	b.w	8011ace <__math_check_uflow>
 8010d5e:	ec43 2b10 	vmov	d0, r2, r3
 8010d62:	eea7 0b00 	vfma.f64	d0, d7, d0
 8010d66:	e628      	b.n	80109ba <pow+0xd2>
 8010d68:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8010d80 <pow+0x498>
 8010d6c:	e625      	b.n	80109ba <pow+0xd2>
 8010d6e:	bf00      	nop
 8010d70:	00000000 	.word	0x00000000
 8010d74:	7f000000 	.word	0x7f000000
 8010d78:	00000000 	.word	0x00000000
 8010d7c:	00100000 	.word	0x00100000
	...
 8010d88:	08012fa0 	.word	0x08012fa0
 8010d8c:	00000000 	.word	0x00000000

08010d90 <sin>:
 8010d90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010d92:	eeb0 7b40 	vmov.f64	d7, d0
 8010d96:	ee17 3a90 	vmov	r3, s15
 8010d9a:	4a21      	ldr	r2, [pc, #132]	; (8010e20 <sin+0x90>)
 8010d9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010da0:	4293      	cmp	r3, r2
 8010da2:	dc07      	bgt.n	8010db4 <sin+0x24>
 8010da4:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8010e18 <sin+0x88>
 8010da8:	2000      	movs	r0, #0
 8010daa:	b005      	add	sp, #20
 8010dac:	f85d eb04 	ldr.w	lr, [sp], #4
 8010db0:	f000 bde2 	b.w	8011978 <__kernel_sin>
 8010db4:	4a1b      	ldr	r2, [pc, #108]	; (8010e24 <sin+0x94>)
 8010db6:	4293      	cmp	r3, r2
 8010db8:	dd04      	ble.n	8010dc4 <sin+0x34>
 8010dba:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010dbe:	b005      	add	sp, #20
 8010dc0:	f85d fb04 	ldr.w	pc, [sp], #4
 8010dc4:	4668      	mov	r0, sp
 8010dc6:	f000 f98b 	bl	80110e0 <__ieee754_rem_pio2>
 8010dca:	f000 0003 	and.w	r0, r0, #3
 8010dce:	2801      	cmp	r0, #1
 8010dd0:	d00a      	beq.n	8010de8 <sin+0x58>
 8010dd2:	2802      	cmp	r0, #2
 8010dd4:	d00f      	beq.n	8010df6 <sin+0x66>
 8010dd6:	b9c0      	cbnz	r0, 8010e0a <sin+0x7a>
 8010dd8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010ddc:	ed9d 0b00 	vldr	d0, [sp]
 8010de0:	2001      	movs	r0, #1
 8010de2:	f000 fdc9 	bl	8011978 <__kernel_sin>
 8010de6:	e7ea      	b.n	8010dbe <sin+0x2e>
 8010de8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010dec:	ed9d 0b00 	vldr	d0, [sp]
 8010df0:	f000 fabe 	bl	8011370 <__kernel_cos>
 8010df4:	e7e3      	b.n	8010dbe <sin+0x2e>
 8010df6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010dfa:	ed9d 0b00 	vldr	d0, [sp]
 8010dfe:	2001      	movs	r0, #1
 8010e00:	f000 fdba 	bl	8011978 <__kernel_sin>
 8010e04:	eeb1 0b40 	vneg.f64	d0, d0
 8010e08:	e7d9      	b.n	8010dbe <sin+0x2e>
 8010e0a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010e0e:	ed9d 0b00 	vldr	d0, [sp]
 8010e12:	f000 faad 	bl	8011370 <__kernel_cos>
 8010e16:	e7f5      	b.n	8010e04 <sin+0x74>
	...
 8010e20:	3fe921fb 	.word	0x3fe921fb
 8010e24:	7fefffff 	.word	0x7fefffff

08010e28 <asin>:
 8010e28:	b508      	push	{r3, lr}
 8010e2a:	ed2d 8b04 	vpush	{d8-d9}
 8010e2e:	eeb0 8b40 	vmov.f64	d8, d0
 8010e32:	f000 f845 	bl	8010ec0 <__ieee754_asin>
 8010e36:	eeb4 8b48 	vcmp.f64	d8, d8
 8010e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e3e:	eeb0 9b40 	vmov.f64	d9, d0
 8010e42:	d615      	bvs.n	8010e70 <asin+0x48>
 8010e44:	eeb0 0b48 	vmov.f64	d0, d8
 8010e48:	f000 fe5e 	bl	8011b08 <fabs>
 8010e4c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8010e50:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e58:	dd0a      	ble.n	8010e70 <asin+0x48>
 8010e5a:	f7ff f871 	bl	800ff40 <__errno>
 8010e5e:	ecbd 8b04 	vpop	{d8-d9}
 8010e62:	2321      	movs	r3, #33	; 0x21
 8010e64:	6003      	str	r3, [r0, #0]
 8010e66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010e6a:	4804      	ldr	r0, [pc, #16]	; (8010e7c <asin+0x54>)
 8010e6c:	f000 becc 	b.w	8011c08 <nan>
 8010e70:	eeb0 0b49 	vmov.f64	d0, d9
 8010e74:	ecbd 8b04 	vpop	{d8-d9}
 8010e78:	bd08      	pop	{r3, pc}
 8010e7a:	bf00      	nop
 8010e7c:	08011da1 	.word	0x08011da1

08010e80 <sqrt>:
 8010e80:	b508      	push	{r3, lr}
 8010e82:	ed2d 8b04 	vpush	{d8-d9}
 8010e86:	eeb0 8b40 	vmov.f64	d8, d0
 8010e8a:	f000 fa6d 	bl	8011368 <__ieee754_sqrt>
 8010e8e:	eeb4 8b48 	vcmp.f64	d8, d8
 8010e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e96:	d60c      	bvs.n	8010eb2 <sqrt+0x32>
 8010e98:	ed9f 9b07 	vldr	d9, [pc, #28]	; 8010eb8 <sqrt+0x38>
 8010e9c:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8010ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ea4:	d505      	bpl.n	8010eb2 <sqrt+0x32>
 8010ea6:	f7ff f84b 	bl	800ff40 <__errno>
 8010eaa:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8010eae:	2321      	movs	r3, #33	; 0x21
 8010eb0:	6003      	str	r3, [r0, #0]
 8010eb2:	ecbd 8b04 	vpop	{d8-d9}
 8010eb6:	bd08      	pop	{r3, pc}
	...

08010ec0 <__ieee754_asin>:
 8010ec0:	b538      	push	{r3, r4, r5, lr}
 8010ec2:	ee10 5a90 	vmov	r5, s1
 8010ec6:	4b82      	ldr	r3, [pc, #520]	; (80110d0 <__ieee754_asin+0x210>)
 8010ec8:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8010ecc:	429c      	cmp	r4, r3
 8010ece:	ed2d 8b06 	vpush	{d8-d10}
 8010ed2:	dd19      	ble.n	8010f08 <__ieee754_asin+0x48>
 8010ed4:	ee10 3a10 	vmov	r3, s0
 8010ed8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010edc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010ee0:	4323      	orrs	r3, r4
 8010ee2:	d10c      	bne.n	8010efe <__ieee754_asin+0x3e>
 8010ee4:	ed9f 7b5c 	vldr	d7, [pc, #368]	; 8011058 <__ieee754_asin+0x198>
 8010ee8:	ed9f 6b5d 	vldr	d6, [pc, #372]	; 8011060 <__ieee754_asin+0x1a0>
 8010eec:	ee20 7b07 	vmul.f64	d7, d0, d7
 8010ef0:	eea0 7b06 	vfma.f64	d7, d0, d6
 8010ef4:	eeb0 0b47 	vmov.f64	d0, d7
 8010ef8:	ecbd 8b06 	vpop	{d8-d10}
 8010efc:	bd38      	pop	{r3, r4, r5, pc}
 8010efe:	ee30 7b40 	vsub.f64	d7, d0, d0
 8010f02:	ee87 0b07 	vdiv.f64	d0, d7, d7
 8010f06:	e7f7      	b.n	8010ef8 <__ieee754_asin+0x38>
 8010f08:	4b72      	ldr	r3, [pc, #456]	; (80110d4 <__ieee754_asin+0x214>)
 8010f0a:	eeb7 9b00 	vmov.f64	d9, #112	; 0x3f800000  1.0
 8010f0e:	429c      	cmp	r4, r3
 8010f10:	dc0b      	bgt.n	8010f2a <__ieee754_asin+0x6a>
 8010f12:	f1b4 5f79 	cmp.w	r4, #1044381696	; 0x3e400000
 8010f16:	da52      	bge.n	8010fbe <__ieee754_asin+0xfe>
 8010f18:	ed9f 7b53 	vldr	d7, [pc, #332]	; 8011068 <__ieee754_asin+0x1a8>
 8010f1c:	ee30 7b07 	vadd.f64	d7, d0, d7
 8010f20:	eeb4 7bc9 	vcmpe.f64	d7, d9
 8010f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f28:	dce6      	bgt.n	8010ef8 <__ieee754_asin+0x38>
 8010f2a:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8010f2e:	f000 fdeb 	bl	8011b08 <fabs>
 8010f32:	ed9f 7b4f 	vldr	d7, [pc, #316]	; 8011070 <__ieee754_asin+0x1b0>
 8010f36:	ee39 0b40 	vsub.f64	d0, d9, d0
 8010f3a:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010f3e:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8011078 <__ieee754_asin+0x1b8>
 8010f42:	eeb0 0b48 	vmov.f64	d0, d8
 8010f46:	eea8 6b07 	vfma.f64	d6, d8, d7
 8010f4a:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 8011080 <__ieee754_asin+0x1c0>
 8010f4e:	eea6 7b08 	vfma.f64	d7, d6, d8
 8010f52:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8011088 <__ieee754_asin+0x1c8>
 8010f56:	ed9f ab4e 	vldr	d10, [pc, #312]	; 8011090 <__ieee754_asin+0x1d0>
 8010f5a:	eea7 6b08 	vfma.f64	d6, d7, d8
 8010f5e:	ed9f 7b4e 	vldr	d7, [pc, #312]	; 8011098 <__ieee754_asin+0x1d8>
 8010f62:	eea6 7b08 	vfma.f64	d7, d6, d8
 8010f66:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 80110a0 <__ieee754_asin+0x1e0>
 8010f6a:	eea7 ab08 	vfma.f64	d10, d7, d8
 8010f6e:	ee2a ab08 	vmul.f64	d10, d10, d8
 8010f72:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 80110a8 <__ieee754_asin+0x1e8>
 8010f76:	eea8 7b06 	vfma.f64	d7, d8, d6
 8010f7a:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 80110b0 <__ieee754_asin+0x1f0>
 8010f7e:	eea7 6b08 	vfma.f64	d6, d7, d8
 8010f82:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 80110b8 <__ieee754_asin+0x1f8>
 8010f86:	eea6 7b08 	vfma.f64	d7, d6, d8
 8010f8a:	eea7 9b08 	vfma.f64	d9, d7, d8
 8010f8e:	f000 f9eb 	bl	8011368 <__ieee754_sqrt>
 8010f92:	ee8a 5b09 	vdiv.f64	d5, d10, d9
 8010f96:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8010f9a:	4b4f      	ldr	r3, [pc, #316]	; (80110d8 <__ieee754_asin+0x218>)
 8010f9c:	429c      	cmp	r4, r3
 8010f9e:	dd3d      	ble.n	801101c <__ieee754_asin+0x15c>
 8010fa0:	eea0 0b05 	vfma.f64	d0, d0, d5
 8010fa4:	ed9f 7b46 	vldr	d7, [pc, #280]	; 80110c0 <__ieee754_asin+0x200>
 8010fa8:	eea0 7b04 	vfma.f64	d7, d0, d4
 8010fac:	ed9f 0b2c 	vldr	d0, [pc, #176]	; 8011060 <__ieee754_asin+0x1a0>
 8010fb0:	ee30 0b47 	vsub.f64	d0, d0, d7
 8010fb4:	2d00      	cmp	r5, #0
 8010fb6:	bfd8      	it	le
 8010fb8:	eeb1 0b40 	vnegle.f64	d0, d0
 8010fbc:	e79c      	b.n	8010ef8 <__ieee754_asin+0x38>
 8010fbe:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 8011070 <__ieee754_asin+0x1b0>
 8010fc2:	ee20 7b00 	vmul.f64	d7, d0, d0
 8010fc6:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 8011078 <__ieee754_asin+0x1b8>
 8010fca:	eea7 6b05 	vfma.f64	d6, d7, d5
 8010fce:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 8011080 <__ieee754_asin+0x1c0>
 8010fd2:	eea6 5b07 	vfma.f64	d5, d6, d7
 8010fd6:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 8011088 <__ieee754_asin+0x1c8>
 8010fda:	eea5 6b07 	vfma.f64	d6, d5, d7
 8010fde:	ed9f 5b2e 	vldr	d5, [pc, #184]	; 8011098 <__ieee754_asin+0x1d8>
 8010fe2:	eea6 5b07 	vfma.f64	d5, d6, d7
 8010fe6:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 8011090 <__ieee754_asin+0x1d0>
 8010fea:	ed9f 4b2d 	vldr	d4, [pc, #180]	; 80110a0 <__ieee754_asin+0x1e0>
 8010fee:	eea5 6b07 	vfma.f64	d6, d5, d7
 8010ff2:	ee26 6b07 	vmul.f64	d6, d6, d7
 8010ff6:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 80110a8 <__ieee754_asin+0x1e8>
 8010ffa:	eea7 5b04 	vfma.f64	d5, d7, d4
 8010ffe:	ed9f 4b2c 	vldr	d4, [pc, #176]	; 80110b0 <__ieee754_asin+0x1f0>
 8011002:	eea5 4b07 	vfma.f64	d4, d5, d7
 8011006:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 80110b8 <__ieee754_asin+0x1f8>
 801100a:	eea4 5b07 	vfma.f64	d5, d4, d7
 801100e:	eea5 9b07 	vfma.f64	d9, d5, d7
 8011012:	ee86 7b09 	vdiv.f64	d7, d6, d9
 8011016:	eea0 0b07 	vfma.f64	d0, d0, d7
 801101a:	e76d      	b.n	8010ef8 <__ieee754_asin+0x38>
 801101c:	ec53 2b10 	vmov	r2, r3, d0
 8011020:	2200      	movs	r2, #0
 8011022:	ec43 2b16 	vmov	d6, r2, r3
 8011026:	ee30 7b06 	vadd.f64	d7, d0, d6
 801102a:	eea6 8b46 	vfms.f64	d8, d6, d6
 801102e:	ee88 3b07 	vdiv.f64	d3, d8, d7
 8011032:	ed9f 7b09 	vldr	d7, [pc, #36]	; 8011058 <__ieee754_asin+0x198>
 8011036:	ee30 0b00 	vadd.f64	d0, d0, d0
 801103a:	eea3 7b44 	vfms.f64	d7, d3, d4
 801103e:	ee90 7b05 	vfnms.f64	d7, d0, d5
 8011042:	ed9f 5b21 	vldr	d5, [pc, #132]	; 80110c8 <__ieee754_asin+0x208>
 8011046:	eeb0 0b45 	vmov.f64	d0, d5
 801104a:	eea6 0b44 	vfms.f64	d0, d6, d4
 801104e:	ee37 0b40 	vsub.f64	d0, d7, d0
 8011052:	ee35 0b40 	vsub.f64	d0, d5, d0
 8011056:	e7ad      	b.n	8010fb4 <__ieee754_asin+0xf4>
 8011058:	33145c07 	.word	0x33145c07
 801105c:	3c91a626 	.word	0x3c91a626
 8011060:	54442d18 	.word	0x54442d18
 8011064:	3ff921fb 	.word	0x3ff921fb
 8011068:	8800759c 	.word	0x8800759c
 801106c:	7e37e43c 	.word	0x7e37e43c
 8011070:	0dfdf709 	.word	0x0dfdf709
 8011074:	3f023de1 	.word	0x3f023de1
 8011078:	7501b288 	.word	0x7501b288
 801107c:	3f49efe0 	.word	0x3f49efe0
 8011080:	b5688f3b 	.word	0xb5688f3b
 8011084:	bfa48228 	.word	0xbfa48228
 8011088:	0e884455 	.word	0x0e884455
 801108c:	3fc9c155 	.word	0x3fc9c155
 8011090:	55555555 	.word	0x55555555
 8011094:	3fc55555 	.word	0x3fc55555
 8011098:	03eb6f7d 	.word	0x03eb6f7d
 801109c:	bfd4d612 	.word	0xbfd4d612
 80110a0:	b12e9282 	.word	0xb12e9282
 80110a4:	3fb3b8c5 	.word	0x3fb3b8c5
 80110a8:	1b8d0159 	.word	0x1b8d0159
 80110ac:	bfe6066c 	.word	0xbfe6066c
 80110b0:	9c598ac8 	.word	0x9c598ac8
 80110b4:	40002ae5 	.word	0x40002ae5
 80110b8:	1c8a2d4b 	.word	0x1c8a2d4b
 80110bc:	c0033a27 	.word	0xc0033a27
 80110c0:	33145c07 	.word	0x33145c07
 80110c4:	bc91a626 	.word	0xbc91a626
 80110c8:	54442d18 	.word	0x54442d18
 80110cc:	3fe921fb 	.word	0x3fe921fb
 80110d0:	3fefffff 	.word	0x3fefffff
 80110d4:	3fdfffff 	.word	0x3fdfffff
 80110d8:	3fef3332 	.word	0x3fef3332
 80110dc:	00000000 	.word	0x00000000

080110e0 <__ieee754_rem_pio2>:
 80110e0:	b570      	push	{r4, r5, r6, lr}
 80110e2:	eeb0 7b40 	vmov.f64	d7, d0
 80110e6:	ee17 5a90 	vmov	r5, s15
 80110ea:	4b99      	ldr	r3, [pc, #612]	; (8011350 <__ieee754_rem_pio2+0x270>)
 80110ec:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80110f0:	429e      	cmp	r6, r3
 80110f2:	b088      	sub	sp, #32
 80110f4:	4604      	mov	r4, r0
 80110f6:	dc07      	bgt.n	8011108 <__ieee754_rem_pio2+0x28>
 80110f8:	2200      	movs	r2, #0
 80110fa:	2300      	movs	r3, #0
 80110fc:	ed84 0b00 	vstr	d0, [r4]
 8011100:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011104:	2000      	movs	r0, #0
 8011106:	e01b      	b.n	8011140 <__ieee754_rem_pio2+0x60>
 8011108:	4b92      	ldr	r3, [pc, #584]	; (8011354 <__ieee754_rem_pio2+0x274>)
 801110a:	429e      	cmp	r6, r3
 801110c:	dc3b      	bgt.n	8011186 <__ieee754_rem_pio2+0xa6>
 801110e:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8011112:	2d00      	cmp	r5, #0
 8011114:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8011310 <__ieee754_rem_pio2+0x230>
 8011118:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 801111c:	dd19      	ble.n	8011152 <__ieee754_rem_pio2+0x72>
 801111e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8011122:	429e      	cmp	r6, r3
 8011124:	d00e      	beq.n	8011144 <__ieee754_rem_pio2+0x64>
 8011126:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8011318 <__ieee754_rem_pio2+0x238>
 801112a:	ee37 5b46 	vsub.f64	d5, d7, d6
 801112e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011132:	ed84 5b00 	vstr	d5, [r4]
 8011136:	ee37 7b46 	vsub.f64	d7, d7, d6
 801113a:	ed84 7b02 	vstr	d7, [r4, #8]
 801113e:	2001      	movs	r0, #1
 8011140:	b008      	add	sp, #32
 8011142:	bd70      	pop	{r4, r5, r6, pc}
 8011144:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8011320 <__ieee754_rem_pio2+0x240>
 8011148:	ee37 7b46 	vsub.f64	d7, d7, d6
 801114c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8011328 <__ieee754_rem_pio2+0x248>
 8011150:	e7eb      	b.n	801112a <__ieee754_rem_pio2+0x4a>
 8011152:	429e      	cmp	r6, r3
 8011154:	ee30 7b06 	vadd.f64	d7, d0, d6
 8011158:	d00e      	beq.n	8011178 <__ieee754_rem_pio2+0x98>
 801115a:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8011318 <__ieee754_rem_pio2+0x238>
 801115e:	ee37 5b06 	vadd.f64	d5, d7, d6
 8011162:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011166:	ed84 5b00 	vstr	d5, [r4]
 801116a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801116e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011172:	ed84 7b02 	vstr	d7, [r4, #8]
 8011176:	e7e3      	b.n	8011140 <__ieee754_rem_pio2+0x60>
 8011178:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8011320 <__ieee754_rem_pio2+0x240>
 801117c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011180:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8011328 <__ieee754_rem_pio2+0x248>
 8011184:	e7eb      	b.n	801115e <__ieee754_rem_pio2+0x7e>
 8011186:	4b74      	ldr	r3, [pc, #464]	; (8011358 <__ieee754_rem_pio2+0x278>)
 8011188:	429e      	cmp	r6, r3
 801118a:	dc70      	bgt.n	801126e <__ieee754_rem_pio2+0x18e>
 801118c:	f000 fcbc 	bl	8011b08 <fabs>
 8011190:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011194:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8011330 <__ieee754_rem_pio2+0x250>
 8011198:	eea0 7b06 	vfma.f64	d7, d0, d6
 801119c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80111a0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80111a4:	ee17 0a90 	vmov	r0, s15
 80111a8:	eeb1 4b45 	vneg.f64	d4, d5
 80111ac:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8011310 <__ieee754_rem_pio2+0x230>
 80111b0:	eea5 0b47 	vfms.f64	d0, d5, d7
 80111b4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8011318 <__ieee754_rem_pio2+0x238>
 80111b8:	281f      	cmp	r0, #31
 80111ba:	ee25 7b07 	vmul.f64	d7, d5, d7
 80111be:	ee30 6b47 	vsub.f64	d6, d0, d7
 80111c2:	dc08      	bgt.n	80111d6 <__ieee754_rem_pio2+0xf6>
 80111c4:	4b65      	ldr	r3, [pc, #404]	; (801135c <__ieee754_rem_pio2+0x27c>)
 80111c6:	1e42      	subs	r2, r0, #1
 80111c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80111cc:	42b3      	cmp	r3, r6
 80111ce:	d002      	beq.n	80111d6 <__ieee754_rem_pio2+0xf6>
 80111d0:	ed84 6b00 	vstr	d6, [r4]
 80111d4:	e026      	b.n	8011224 <__ieee754_rem_pio2+0x144>
 80111d6:	ee16 3a90 	vmov	r3, s13
 80111da:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80111de:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80111e2:	2b10      	cmp	r3, #16
 80111e4:	ea4f 5226 	mov.w	r2, r6, asr #20
 80111e8:	ddf2      	ble.n	80111d0 <__ieee754_rem_pio2+0xf0>
 80111ea:	eeb0 6b40 	vmov.f64	d6, d0
 80111ee:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8011320 <__ieee754_rem_pio2+0x240>
 80111f2:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8011328 <__ieee754_rem_pio2+0x248>
 80111f6:	eea4 6b07 	vfma.f64	d6, d4, d7
 80111fa:	ee30 0b46 	vsub.f64	d0, d0, d6
 80111fe:	eea4 0b07 	vfma.f64	d0, d4, d7
 8011202:	eeb0 7b40 	vmov.f64	d7, d0
 8011206:	ee95 7b03 	vfnms.f64	d7, d5, d3
 801120a:	ee36 3b47 	vsub.f64	d3, d6, d7
 801120e:	ee13 3a90 	vmov	r3, s7
 8011212:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8011216:	1ad3      	subs	r3, r2, r3
 8011218:	2b31      	cmp	r3, #49	; 0x31
 801121a:	dc17      	bgt.n	801124c <__ieee754_rem_pio2+0x16c>
 801121c:	eeb0 0b46 	vmov.f64	d0, d6
 8011220:	ed84 3b00 	vstr	d3, [r4]
 8011224:	ed94 6b00 	vldr	d6, [r4]
 8011228:	2d00      	cmp	r5, #0
 801122a:	ee30 0b46 	vsub.f64	d0, d0, d6
 801122e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8011232:	ed84 0b02 	vstr	d0, [r4, #8]
 8011236:	da83      	bge.n	8011140 <__ieee754_rem_pio2+0x60>
 8011238:	eeb1 6b46 	vneg.f64	d6, d6
 801123c:	eeb1 0b40 	vneg.f64	d0, d0
 8011240:	ed84 6b00 	vstr	d6, [r4]
 8011244:	ed84 0b02 	vstr	d0, [r4, #8]
 8011248:	4240      	negs	r0, r0
 801124a:	e779      	b.n	8011140 <__ieee754_rem_pio2+0x60>
 801124c:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8011338 <__ieee754_rem_pio2+0x258>
 8011250:	eeb0 0b46 	vmov.f64	d0, d6
 8011254:	eea4 0b03 	vfma.f64	d0, d4, d3
 8011258:	ee36 7b40 	vsub.f64	d7, d6, d0
 801125c:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8011340 <__ieee754_rem_pio2+0x260>
 8011260:	eea4 7b03 	vfma.f64	d7, d4, d3
 8011264:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8011268:	ee30 6b47 	vsub.f64	d6, d0, d7
 801126c:	e7b0      	b.n	80111d0 <__ieee754_rem_pio2+0xf0>
 801126e:	4b3c      	ldr	r3, [pc, #240]	; (8011360 <__ieee754_rem_pio2+0x280>)
 8011270:	429e      	cmp	r6, r3
 8011272:	dd06      	ble.n	8011282 <__ieee754_rem_pio2+0x1a2>
 8011274:	ee30 7b40 	vsub.f64	d7, d0, d0
 8011278:	ed80 7b02 	vstr	d7, [r0, #8]
 801127c:	ed80 7b00 	vstr	d7, [r0]
 8011280:	e740      	b.n	8011104 <__ieee754_rem_pio2+0x24>
 8011282:	1532      	asrs	r2, r6, #20
 8011284:	ee10 0a10 	vmov	r0, s0
 8011288:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 801128c:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8011290:	ec41 0b17 	vmov	d7, r0, r1
 8011294:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8011298:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8011348 <__ieee754_rem_pio2+0x268>
 801129c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80112a0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80112a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80112a8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80112ac:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80112b0:	a902      	add	r1, sp, #8
 80112b2:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80112b6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80112ba:	ed8d 6b04 	vstr	d6, [sp, #16]
 80112be:	ee27 7b05 	vmul.f64	d7, d7, d5
 80112c2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80112c6:	2603      	movs	r6, #3
 80112c8:	4608      	mov	r0, r1
 80112ca:	ed91 7b04 	vldr	d7, [r1, #16]
 80112ce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80112d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112d6:	4633      	mov	r3, r6
 80112d8:	f1a1 0108 	sub.w	r1, r1, #8
 80112dc:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 80112e0:	d0f3      	beq.n	80112ca <__ieee754_rem_pio2+0x1ea>
 80112e2:	4920      	ldr	r1, [pc, #128]	; (8011364 <__ieee754_rem_pio2+0x284>)
 80112e4:	9101      	str	r1, [sp, #4]
 80112e6:	2102      	movs	r1, #2
 80112e8:	9100      	str	r1, [sp, #0]
 80112ea:	4621      	mov	r1, r4
 80112ec:	f000 f8ac 	bl	8011448 <__kernel_rem_pio2>
 80112f0:	2d00      	cmp	r5, #0
 80112f2:	f6bf af25 	bge.w	8011140 <__ieee754_rem_pio2+0x60>
 80112f6:	ed94 7b00 	vldr	d7, [r4]
 80112fa:	eeb1 7b47 	vneg.f64	d7, d7
 80112fe:	ed84 7b00 	vstr	d7, [r4]
 8011302:	ed94 7b02 	vldr	d7, [r4, #8]
 8011306:	eeb1 7b47 	vneg.f64	d7, d7
 801130a:	ed84 7b02 	vstr	d7, [r4, #8]
 801130e:	e79b      	b.n	8011248 <__ieee754_rem_pio2+0x168>
 8011310:	54400000 	.word	0x54400000
 8011314:	3ff921fb 	.word	0x3ff921fb
 8011318:	1a626331 	.word	0x1a626331
 801131c:	3dd0b461 	.word	0x3dd0b461
 8011320:	1a600000 	.word	0x1a600000
 8011324:	3dd0b461 	.word	0x3dd0b461
 8011328:	2e037073 	.word	0x2e037073
 801132c:	3ba3198a 	.word	0x3ba3198a
 8011330:	6dc9c883 	.word	0x6dc9c883
 8011334:	3fe45f30 	.word	0x3fe45f30
 8011338:	2e000000 	.word	0x2e000000
 801133c:	3ba3198a 	.word	0x3ba3198a
 8011340:	252049c1 	.word	0x252049c1
 8011344:	397b839a 	.word	0x397b839a
 8011348:	00000000 	.word	0x00000000
 801134c:	41700000 	.word	0x41700000
 8011350:	3fe921fb 	.word	0x3fe921fb
 8011354:	4002d97b 	.word	0x4002d97b
 8011358:	413921fb 	.word	0x413921fb
 801135c:	08012e18 	.word	0x08012e18
 8011360:	7fefffff 	.word	0x7fefffff
 8011364:	08012e98 	.word	0x08012e98

08011368 <__ieee754_sqrt>:
 8011368:	eeb1 0bc0 	vsqrt.f64	d0, d0
 801136c:	4770      	bx	lr
	...

08011370 <__kernel_cos>:
 8011370:	ee10 1a90 	vmov	r1, s1
 8011374:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8011378:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801137c:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8011380:	da05      	bge.n	801138e <__kernel_cos+0x1e>
 8011382:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8011386:	ee17 3a90 	vmov	r3, s15
 801138a:	2b00      	cmp	r3, #0
 801138c:	d03d      	beq.n	801140a <__kernel_cos+0x9a>
 801138e:	ee20 3b00 	vmul.f64	d3, d0, d0
 8011392:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8011410 <__kernel_cos+0xa0>
 8011396:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011418 <__kernel_cos+0xa8>
 801139a:	eea3 6b07 	vfma.f64	d6, d3, d7
 801139e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011420 <__kernel_cos+0xb0>
 80113a2:	eea6 7b03 	vfma.f64	d7, d6, d3
 80113a6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011428 <__kernel_cos+0xb8>
 80113aa:	eea7 6b03 	vfma.f64	d6, d7, d3
 80113ae:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011430 <__kernel_cos+0xc0>
 80113b2:	4b23      	ldr	r3, [pc, #140]	; (8011440 <__kernel_cos+0xd0>)
 80113b4:	eea6 7b03 	vfma.f64	d7, d6, d3
 80113b8:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8011438 <__kernel_cos+0xc8>
 80113bc:	4299      	cmp	r1, r3
 80113be:	eea7 6b03 	vfma.f64	d6, d7, d3
 80113c2:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80113c6:	ee26 5b03 	vmul.f64	d5, d6, d3
 80113ca:	ee23 7b07 	vmul.f64	d7, d3, d7
 80113ce:	ee21 6b40 	vnmul.f64	d6, d1, d0
 80113d2:	eea3 6b05 	vfma.f64	d6, d3, d5
 80113d6:	dc04      	bgt.n	80113e2 <__kernel_cos+0x72>
 80113d8:	ee37 6b46 	vsub.f64	d6, d7, d6
 80113dc:	ee34 0b46 	vsub.f64	d0, d4, d6
 80113e0:	4770      	bx	lr
 80113e2:	4b18      	ldr	r3, [pc, #96]	; (8011444 <__kernel_cos+0xd4>)
 80113e4:	4299      	cmp	r1, r3
 80113e6:	dc0d      	bgt.n	8011404 <__kernel_cos+0x94>
 80113e8:	2200      	movs	r2, #0
 80113ea:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 80113ee:	ec43 2b15 	vmov	d5, r2, r3
 80113f2:	ee34 0b45 	vsub.f64	d0, d4, d5
 80113f6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80113fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 80113fe:	ee30 0b47 	vsub.f64	d0, d0, d7
 8011402:	4770      	bx	lr
 8011404:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8011408:	e7f3      	b.n	80113f2 <__kernel_cos+0x82>
 801140a:	eeb0 0b44 	vmov.f64	d0, d4
 801140e:	4770      	bx	lr
 8011410:	be8838d4 	.word	0xbe8838d4
 8011414:	bda8fae9 	.word	0xbda8fae9
 8011418:	bdb4b1c4 	.word	0xbdb4b1c4
 801141c:	3e21ee9e 	.word	0x3e21ee9e
 8011420:	809c52ad 	.word	0x809c52ad
 8011424:	be927e4f 	.word	0xbe927e4f
 8011428:	19cb1590 	.word	0x19cb1590
 801142c:	3efa01a0 	.word	0x3efa01a0
 8011430:	16c15177 	.word	0x16c15177
 8011434:	bf56c16c 	.word	0xbf56c16c
 8011438:	5555554c 	.word	0x5555554c
 801143c:	3fa55555 	.word	0x3fa55555
 8011440:	3fd33332 	.word	0x3fd33332
 8011444:	3fe90000 	.word	0x3fe90000

08011448 <__kernel_rem_pio2>:
 8011448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801144c:	ed2d 8b06 	vpush	{d8-d10}
 8011450:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8011454:	460f      	mov	r7, r1
 8011456:	9002      	str	r0, [sp, #8]
 8011458:	49c5      	ldr	r1, [pc, #788]	; (8011770 <__kernel_rem_pio2+0x328>)
 801145a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 801145c:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8011460:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8011464:	9301      	str	r3, [sp, #4]
 8011466:	f112 0f14 	cmn.w	r2, #20
 801146a:	bfa8      	it	ge
 801146c:	2018      	movge	r0, #24
 801146e:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8011472:	bfb8      	it	lt
 8011474:	2000      	movlt	r0, #0
 8011476:	f06f 0417 	mvn.w	r4, #23
 801147a:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8011758 <__kernel_rem_pio2+0x310>
 801147e:	bfa4      	itt	ge
 8011480:	f1a2 0a03 	subge.w	sl, r2, #3
 8011484:	fb9a f0f0 	sdivge	r0, sl, r0
 8011488:	fb00 4404 	mla	r4, r0, r4, r4
 801148c:	1a46      	subs	r6, r0, r1
 801148e:	4414      	add	r4, r2
 8011490:	eb09 0c01 	add.w	ip, r9, r1
 8011494:	ad1a      	add	r5, sp, #104	; 0x68
 8011496:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 801149a:	2200      	movs	r2, #0
 801149c:	4562      	cmp	r2, ip
 801149e:	dd10      	ble.n	80114c2 <__kernel_rem_pio2+0x7a>
 80114a0:	9a01      	ldr	r2, [sp, #4]
 80114a2:	ab1a      	add	r3, sp, #104	; 0x68
 80114a4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80114a8:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 80114ac:	f04f 0c00 	mov.w	ip, #0
 80114b0:	45cc      	cmp	ip, r9
 80114b2:	dc26      	bgt.n	8011502 <__kernel_rem_pio2+0xba>
 80114b4:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8011758 <__kernel_rem_pio2+0x310>
 80114b8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80114bc:	4616      	mov	r6, r2
 80114be:	2500      	movs	r5, #0
 80114c0:	e015      	b.n	80114ee <__kernel_rem_pio2+0xa6>
 80114c2:	42d6      	cmn	r6, r2
 80114c4:	d409      	bmi.n	80114da <__kernel_rem_pio2+0x92>
 80114c6:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 80114ca:	ee07 3a90 	vmov	s15, r3
 80114ce:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80114d2:	eca5 7b02 	vstmia	r5!, {d7}
 80114d6:	3201      	adds	r2, #1
 80114d8:	e7e0      	b.n	801149c <__kernel_rem_pio2+0x54>
 80114da:	eeb0 7b46 	vmov.f64	d7, d6
 80114de:	e7f8      	b.n	80114d2 <__kernel_rem_pio2+0x8a>
 80114e0:	ecb8 5b02 	vldmia	r8!, {d5}
 80114e4:	ed96 6b00 	vldr	d6, [r6]
 80114e8:	3501      	adds	r5, #1
 80114ea:	eea5 7b06 	vfma.f64	d7, d5, d6
 80114ee:	428d      	cmp	r5, r1
 80114f0:	f1a6 0608 	sub.w	r6, r6, #8
 80114f4:	ddf4      	ble.n	80114e0 <__kernel_rem_pio2+0x98>
 80114f6:	ecaa 7b02 	vstmia	sl!, {d7}
 80114fa:	f10c 0c01 	add.w	ip, ip, #1
 80114fe:	3208      	adds	r2, #8
 8011500:	e7d6      	b.n	80114b0 <__kernel_rem_pio2+0x68>
 8011502:	ab06      	add	r3, sp, #24
 8011504:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8011760 <__kernel_rem_pio2+0x318>
 8011508:	ed9f ab97 	vldr	d10, [pc, #604]	; 8011768 <__kernel_rem_pio2+0x320>
 801150c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8011510:	9303      	str	r3, [sp, #12]
 8011512:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 8011516:	464d      	mov	r5, r9
 8011518:	00eb      	lsls	r3, r5, #3
 801151a:	9304      	str	r3, [sp, #16]
 801151c:	ab92      	add	r3, sp, #584	; 0x248
 801151e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8011522:	f10d 0b18 	add.w	fp, sp, #24
 8011526:	ab6a      	add	r3, sp, #424	; 0x1a8
 8011528:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 801152c:	465e      	mov	r6, fp
 801152e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8011532:	4628      	mov	r0, r5
 8011534:	2800      	cmp	r0, #0
 8011536:	f1a2 0208 	sub.w	r2, r2, #8
 801153a:	dc4c      	bgt.n	80115d6 <__kernel_rem_pio2+0x18e>
 801153c:	4620      	mov	r0, r4
 801153e:	9105      	str	r1, [sp, #20]
 8011540:	f000 fb6a 	bl	8011c18 <scalbn>
 8011544:	eeb0 8b40 	vmov.f64	d8, d0
 8011548:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 801154c:	ee28 0b00 	vmul.f64	d0, d8, d0
 8011550:	f000 fae6 	bl	8011b20 <floor>
 8011554:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8011558:	eea0 8b47 	vfms.f64	d8, d0, d7
 801155c:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8011560:	2c00      	cmp	r4, #0
 8011562:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8011566:	ee17 8a90 	vmov	r8, s15
 801156a:	ee38 8b40 	vsub.f64	d8, d8, d0
 801156e:	9905      	ldr	r1, [sp, #20]
 8011570:	dd43      	ble.n	80115fa <__kernel_rem_pio2+0x1b2>
 8011572:	1e68      	subs	r0, r5, #1
 8011574:	ab06      	add	r3, sp, #24
 8011576:	f1c4 0c18 	rsb	ip, r4, #24
 801157a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 801157e:	fa46 f20c 	asr.w	r2, r6, ip
 8011582:	4490      	add	r8, r2
 8011584:	fa02 f20c 	lsl.w	r2, r2, ip
 8011588:	1ab6      	subs	r6, r6, r2
 801158a:	f1c4 0217 	rsb	r2, r4, #23
 801158e:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8011592:	4116      	asrs	r6, r2
 8011594:	2e00      	cmp	r6, #0
 8011596:	dd3f      	ble.n	8011618 <__kernel_rem_pio2+0x1d0>
 8011598:	f04f 0c00 	mov.w	ip, #0
 801159c:	f108 0801 	add.w	r8, r8, #1
 80115a0:	4660      	mov	r0, ip
 80115a2:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 80115a6:	4565      	cmp	r5, ip
 80115a8:	dc6e      	bgt.n	8011688 <__kernel_rem_pio2+0x240>
 80115aa:	2c00      	cmp	r4, #0
 80115ac:	dd04      	ble.n	80115b8 <__kernel_rem_pio2+0x170>
 80115ae:	2c01      	cmp	r4, #1
 80115b0:	d07f      	beq.n	80116b2 <__kernel_rem_pio2+0x26a>
 80115b2:	2c02      	cmp	r4, #2
 80115b4:	f000 8087 	beq.w	80116c6 <__kernel_rem_pio2+0x27e>
 80115b8:	2e02      	cmp	r6, #2
 80115ba:	d12d      	bne.n	8011618 <__kernel_rem_pio2+0x1d0>
 80115bc:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80115c0:	ee30 8b48 	vsub.f64	d8, d0, d8
 80115c4:	b340      	cbz	r0, 8011618 <__kernel_rem_pio2+0x1d0>
 80115c6:	4620      	mov	r0, r4
 80115c8:	9105      	str	r1, [sp, #20]
 80115ca:	f000 fb25 	bl	8011c18 <scalbn>
 80115ce:	9905      	ldr	r1, [sp, #20]
 80115d0:	ee38 8b40 	vsub.f64	d8, d8, d0
 80115d4:	e020      	b.n	8011618 <__kernel_rem_pio2+0x1d0>
 80115d6:	ee20 7b09 	vmul.f64	d7, d0, d9
 80115da:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80115de:	3801      	subs	r0, #1
 80115e0:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80115e4:	eea7 0b4a 	vfms.f64	d0, d7, d10
 80115e8:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80115ec:	eca6 0a01 	vstmia	r6!, {s0}
 80115f0:	ed92 0b00 	vldr	d0, [r2]
 80115f4:	ee37 0b00 	vadd.f64	d0, d7, d0
 80115f8:	e79c      	b.n	8011534 <__kernel_rem_pio2+0xec>
 80115fa:	d105      	bne.n	8011608 <__kernel_rem_pio2+0x1c0>
 80115fc:	1e6a      	subs	r2, r5, #1
 80115fe:	ab06      	add	r3, sp, #24
 8011600:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8011604:	15f6      	asrs	r6, r6, #23
 8011606:	e7c5      	b.n	8011594 <__kernel_rem_pio2+0x14c>
 8011608:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801160c:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011614:	da36      	bge.n	8011684 <__kernel_rem_pio2+0x23c>
 8011616:	2600      	movs	r6, #0
 8011618:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801161c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011620:	f040 80aa 	bne.w	8011778 <__kernel_rem_pio2+0x330>
 8011624:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8011628:	4658      	mov	r0, fp
 801162a:	2200      	movs	r2, #0
 801162c:	4548      	cmp	r0, r9
 801162e:	da52      	bge.n	80116d6 <__kernel_rem_pio2+0x28e>
 8011630:	2a00      	cmp	r2, #0
 8011632:	f000 8081 	beq.w	8011738 <__kernel_rem_pio2+0x2f0>
 8011636:	ab06      	add	r3, sp, #24
 8011638:	3c18      	subs	r4, #24
 801163a:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 801163e:	2b00      	cmp	r3, #0
 8011640:	f000 8087 	beq.w	8011752 <__kernel_rem_pio2+0x30a>
 8011644:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8011648:	4620      	mov	r0, r4
 801164a:	f000 fae5 	bl	8011c18 <scalbn>
 801164e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011652:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8011760 <__kernel_rem_pio2+0x318>
 8011656:	a96a      	add	r1, sp, #424	; 0x1a8
 8011658:	f103 0208 	add.w	r2, r3, #8
 801165c:	1888      	adds	r0, r1, r2
 801165e:	4659      	mov	r1, fp
 8011660:	2900      	cmp	r1, #0
 8011662:	f280 80b7 	bge.w	80117d4 <__kernel_rem_pio2+0x38c>
 8011666:	4659      	mov	r1, fp
 8011668:	2900      	cmp	r1, #0
 801166a:	f2c0 80d5 	blt.w	8011818 <__kernel_rem_pio2+0x3d0>
 801166e:	a86a      	add	r0, sp, #424	; 0x1a8
 8011670:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 8011674:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8011758 <__kernel_rem_pio2+0x310>
 8011678:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8011774 <__kernel_rem_pio2+0x32c>
 801167c:	2400      	movs	r4, #0
 801167e:	ebab 0001 	sub.w	r0, fp, r1
 8011682:	e0be      	b.n	8011802 <__kernel_rem_pio2+0x3ba>
 8011684:	2602      	movs	r6, #2
 8011686:	e787      	b.n	8011598 <__kernel_rem_pio2+0x150>
 8011688:	f8db 2000 	ldr.w	r2, [fp]
 801168c:	b958      	cbnz	r0, 80116a6 <__kernel_rem_pio2+0x25e>
 801168e:	b122      	cbz	r2, 801169a <__kernel_rem_pio2+0x252>
 8011690:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8011694:	f8cb 2000 	str.w	r2, [fp]
 8011698:	2201      	movs	r2, #1
 801169a:	f10c 0c01 	add.w	ip, ip, #1
 801169e:	f10b 0b04 	add.w	fp, fp, #4
 80116a2:	4610      	mov	r0, r2
 80116a4:	e77f      	b.n	80115a6 <__kernel_rem_pio2+0x15e>
 80116a6:	ebae 0202 	sub.w	r2, lr, r2
 80116aa:	f8cb 2000 	str.w	r2, [fp]
 80116ae:	4602      	mov	r2, r0
 80116b0:	e7f3      	b.n	801169a <__kernel_rem_pio2+0x252>
 80116b2:	f105 3cff 	add.w	ip, r5, #4294967295	; 0xffffffff
 80116b6:	ab06      	add	r3, sp, #24
 80116b8:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80116bc:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80116c0:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 80116c4:	e778      	b.n	80115b8 <__kernel_rem_pio2+0x170>
 80116c6:	f105 3cff 	add.w	ip, r5, #4294967295	; 0xffffffff
 80116ca:	ab06      	add	r3, sp, #24
 80116cc:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80116d0:	f3c2 0215 	ubfx	r2, r2, #0, #22
 80116d4:	e7f4      	b.n	80116c0 <__kernel_rem_pio2+0x278>
 80116d6:	ab06      	add	r3, sp, #24
 80116d8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80116dc:	3801      	subs	r0, #1
 80116de:	431a      	orrs	r2, r3
 80116e0:	e7a4      	b.n	801162c <__kernel_rem_pio2+0x1e4>
 80116e2:	f10c 0c01 	add.w	ip, ip, #1
 80116e6:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 80116ea:	2800      	cmp	r0, #0
 80116ec:	d0f9      	beq.n	80116e2 <__kernel_rem_pio2+0x29a>
 80116ee:	9b04      	ldr	r3, [sp, #16]
 80116f0:	f503 7312 	add.w	r3, r3, #584	; 0x248
 80116f4:	eb0d 0203 	add.w	r2, sp, r3
 80116f8:	9b01      	ldr	r3, [sp, #4]
 80116fa:	18e8      	adds	r0, r5, r3
 80116fc:	ab1a      	add	r3, sp, #104	; 0x68
 80116fe:	1c6e      	adds	r6, r5, #1
 8011700:	3a98      	subs	r2, #152	; 0x98
 8011702:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8011706:	4465      	add	r5, ip
 8011708:	42b5      	cmp	r5, r6
 801170a:	f6ff af05 	blt.w	8011518 <__kernel_rem_pio2+0xd0>
 801170e:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 8011712:	f8dd e008 	ldr.w	lr, [sp, #8]
 8011716:	ee07 3a90 	vmov	s15, r3
 801171a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801171e:	f04f 0c00 	mov.w	ip, #0
 8011722:	eca0 7b02 	vstmia	r0!, {d7}
 8011726:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8011758 <__kernel_rem_pio2+0x310>
 801172a:	4680      	mov	r8, r0
 801172c:	458c      	cmp	ip, r1
 801172e:	dd07      	ble.n	8011740 <__kernel_rem_pio2+0x2f8>
 8011730:	eca2 7b02 	vstmia	r2!, {d7}
 8011734:	3601      	adds	r6, #1
 8011736:	e7e7      	b.n	8011708 <__kernel_rem_pio2+0x2c0>
 8011738:	9a03      	ldr	r2, [sp, #12]
 801173a:	f04f 0c01 	mov.w	ip, #1
 801173e:	e7d2      	b.n	80116e6 <__kernel_rem_pio2+0x29e>
 8011740:	ecbe 5b02 	vldmia	lr!, {d5}
 8011744:	ed38 6b02 	vldmdb	r8!, {d6}
 8011748:	f10c 0c01 	add.w	ip, ip, #1
 801174c:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011750:	e7ec      	b.n	801172c <__kernel_rem_pio2+0x2e4>
 8011752:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8011756:	e76e      	b.n	8011636 <__kernel_rem_pio2+0x1ee>
	...
 8011764:	3e700000 	.word	0x3e700000
 8011768:	00000000 	.word	0x00000000
 801176c:	41700000 	.word	0x41700000
 8011770:	08013850 	.word	0x08013850
 8011774:	08013810 	.word	0x08013810
 8011778:	4260      	negs	r0, r4
 801177a:	eeb0 0b48 	vmov.f64	d0, d8
 801177e:	f000 fa4b 	bl	8011c18 <scalbn>
 8011782:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8011960 <__kernel_rem_pio2+0x518>
 8011786:	eeb4 0bc6 	vcmpe.f64	d0, d6
 801178a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801178e:	db18      	blt.n	80117c2 <__kernel_rem_pio2+0x37a>
 8011790:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8011968 <__kernel_rem_pio2+0x520>
 8011794:	ee20 7b07 	vmul.f64	d7, d0, d7
 8011798:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801179c:	aa06      	add	r2, sp, #24
 801179e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 80117a2:	eea5 0b46 	vfms.f64	d0, d5, d6
 80117a6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80117aa:	f105 0b01 	add.w	fp, r5, #1
 80117ae:	ee10 3a10 	vmov	r3, s0
 80117b2:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80117b6:	ee17 3a10 	vmov	r3, s14
 80117ba:	3418      	adds	r4, #24
 80117bc:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 80117c0:	e740      	b.n	8011644 <__kernel_rem_pio2+0x1fc>
 80117c2:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80117c6:	aa06      	add	r2, sp, #24
 80117c8:	ee10 3a10 	vmov	r3, s0
 80117cc:	46ab      	mov	fp, r5
 80117ce:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80117d2:	e737      	b.n	8011644 <__kernel_rem_pio2+0x1fc>
 80117d4:	ac06      	add	r4, sp, #24
 80117d6:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 80117da:	9401      	str	r4, [sp, #4]
 80117dc:	ee07 4a90 	vmov	s15, r4
 80117e0:	3901      	subs	r1, #1
 80117e2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80117e6:	ee27 7b00 	vmul.f64	d7, d7, d0
 80117ea:	ee20 0b06 	vmul.f64	d0, d0, d6
 80117ee:	ed20 7b02 	vstmdb	r0!, {d7}
 80117f2:	e735      	b.n	8011660 <__kernel_rem_pio2+0x218>
 80117f4:	ecbc 5b02 	vldmia	ip!, {d5}
 80117f8:	ecb5 6b02 	vldmia	r5!, {d6}
 80117fc:	3401      	adds	r4, #1
 80117fe:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011802:	454c      	cmp	r4, r9
 8011804:	dc01      	bgt.n	801180a <__kernel_rem_pio2+0x3c2>
 8011806:	4284      	cmp	r4, r0
 8011808:	ddf4      	ble.n	80117f4 <__kernel_rem_pio2+0x3ac>
 801180a:	ac42      	add	r4, sp, #264	; 0x108
 801180c:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8011810:	ed80 7b00 	vstr	d7, [r0]
 8011814:	3901      	subs	r1, #1
 8011816:	e727      	b.n	8011668 <__kernel_rem_pio2+0x220>
 8011818:	99a2      	ldr	r1, [sp, #648]	; 0x288
 801181a:	2902      	cmp	r1, #2
 801181c:	dc0a      	bgt.n	8011834 <__kernel_rem_pio2+0x3ec>
 801181e:	2900      	cmp	r1, #0
 8011820:	dc2c      	bgt.n	801187c <__kernel_rem_pio2+0x434>
 8011822:	d045      	beq.n	80118b0 <__kernel_rem_pio2+0x468>
 8011824:	f008 0007 	and.w	r0, r8, #7
 8011828:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 801182c:	ecbd 8b06 	vpop	{d8-d10}
 8011830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011834:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8011836:	2a03      	cmp	r2, #3
 8011838:	d1f4      	bne.n	8011824 <__kernel_rem_pio2+0x3dc>
 801183a:	aa42      	add	r2, sp, #264	; 0x108
 801183c:	4413      	add	r3, r2
 801183e:	461a      	mov	r2, r3
 8011840:	4619      	mov	r1, r3
 8011842:	4658      	mov	r0, fp
 8011844:	2800      	cmp	r0, #0
 8011846:	f1a1 0108 	sub.w	r1, r1, #8
 801184a:	dc54      	bgt.n	80118f6 <__kernel_rem_pio2+0x4ae>
 801184c:	4659      	mov	r1, fp
 801184e:	2901      	cmp	r1, #1
 8011850:	f1a2 0208 	sub.w	r2, r2, #8
 8011854:	dc5f      	bgt.n	8011916 <__kernel_rem_pio2+0x4ce>
 8011856:	ed9f 7b46 	vldr	d7, [pc, #280]	; 8011970 <__kernel_rem_pio2+0x528>
 801185a:	3308      	adds	r3, #8
 801185c:	f1bb 0f01 	cmp.w	fp, #1
 8011860:	dc69      	bgt.n	8011936 <__kernel_rem_pio2+0x4ee>
 8011862:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8011866:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 801186a:	2e00      	cmp	r6, #0
 801186c:	d16a      	bne.n	8011944 <__kernel_rem_pio2+0x4fc>
 801186e:	ed87 5b00 	vstr	d5, [r7]
 8011872:	ed87 6b02 	vstr	d6, [r7, #8]
 8011876:	ed87 7b04 	vstr	d7, [r7, #16]
 801187a:	e7d3      	b.n	8011824 <__kernel_rem_pio2+0x3dc>
 801187c:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8011970 <__kernel_rem_pio2+0x528>
 8011880:	ab42      	add	r3, sp, #264	; 0x108
 8011882:	441a      	add	r2, r3
 8011884:	465b      	mov	r3, fp
 8011886:	2b00      	cmp	r3, #0
 8011888:	da26      	bge.n	80118d8 <__kernel_rem_pio2+0x490>
 801188a:	b35e      	cbz	r6, 80118e4 <__kernel_rem_pio2+0x49c>
 801188c:	eeb1 7b46 	vneg.f64	d7, d6
 8011890:	ed87 7b00 	vstr	d7, [r7]
 8011894:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8011898:	aa44      	add	r2, sp, #272	; 0x110
 801189a:	2301      	movs	r3, #1
 801189c:	ee37 7b46 	vsub.f64	d7, d7, d6
 80118a0:	459b      	cmp	fp, r3
 80118a2:	da22      	bge.n	80118ea <__kernel_rem_pio2+0x4a2>
 80118a4:	b10e      	cbz	r6, 80118aa <__kernel_rem_pio2+0x462>
 80118a6:	eeb1 7b47 	vneg.f64	d7, d7
 80118aa:	ed87 7b02 	vstr	d7, [r7, #8]
 80118ae:	e7b9      	b.n	8011824 <__kernel_rem_pio2+0x3dc>
 80118b0:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8011970 <__kernel_rem_pio2+0x528>
 80118b4:	ab42      	add	r3, sp, #264	; 0x108
 80118b6:	441a      	add	r2, r3
 80118b8:	f1bb 0f00 	cmp.w	fp, #0
 80118bc:	da05      	bge.n	80118ca <__kernel_rem_pio2+0x482>
 80118be:	b10e      	cbz	r6, 80118c4 <__kernel_rem_pio2+0x47c>
 80118c0:	eeb1 7b47 	vneg.f64	d7, d7
 80118c4:	ed87 7b00 	vstr	d7, [r7]
 80118c8:	e7ac      	b.n	8011824 <__kernel_rem_pio2+0x3dc>
 80118ca:	ed32 6b02 	vldmdb	r2!, {d6}
 80118ce:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80118d2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80118d6:	e7ef      	b.n	80118b8 <__kernel_rem_pio2+0x470>
 80118d8:	ed32 7b02 	vldmdb	r2!, {d7}
 80118dc:	3b01      	subs	r3, #1
 80118de:	ee36 6b07 	vadd.f64	d6, d6, d7
 80118e2:	e7d0      	b.n	8011886 <__kernel_rem_pio2+0x43e>
 80118e4:	eeb0 7b46 	vmov.f64	d7, d6
 80118e8:	e7d2      	b.n	8011890 <__kernel_rem_pio2+0x448>
 80118ea:	ecb2 6b02 	vldmia	r2!, {d6}
 80118ee:	3301      	adds	r3, #1
 80118f0:	ee37 7b06 	vadd.f64	d7, d7, d6
 80118f4:	e7d4      	b.n	80118a0 <__kernel_rem_pio2+0x458>
 80118f6:	ed91 7b00 	vldr	d7, [r1]
 80118fa:	ed91 5b02 	vldr	d5, [r1, #8]
 80118fe:	3801      	subs	r0, #1
 8011900:	ee37 6b05 	vadd.f64	d6, d7, d5
 8011904:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011908:	ed81 6b00 	vstr	d6, [r1]
 801190c:	ee37 7b05 	vadd.f64	d7, d7, d5
 8011910:	ed81 7b02 	vstr	d7, [r1, #8]
 8011914:	e796      	b.n	8011844 <__kernel_rem_pio2+0x3fc>
 8011916:	ed92 7b00 	vldr	d7, [r2]
 801191a:	ed92 5b02 	vldr	d5, [r2, #8]
 801191e:	3901      	subs	r1, #1
 8011920:	ee37 6b05 	vadd.f64	d6, d7, d5
 8011924:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011928:	ed82 6b00 	vstr	d6, [r2]
 801192c:	ee37 7b05 	vadd.f64	d7, d7, d5
 8011930:	ed82 7b02 	vstr	d7, [r2, #8]
 8011934:	e78b      	b.n	801184e <__kernel_rem_pio2+0x406>
 8011936:	ed33 6b02 	vldmdb	r3!, {d6}
 801193a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801193e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011942:	e78b      	b.n	801185c <__kernel_rem_pio2+0x414>
 8011944:	eeb1 5b45 	vneg.f64	d5, d5
 8011948:	eeb1 6b46 	vneg.f64	d6, d6
 801194c:	ed87 5b00 	vstr	d5, [r7]
 8011950:	eeb1 7b47 	vneg.f64	d7, d7
 8011954:	ed87 6b02 	vstr	d6, [r7, #8]
 8011958:	e78d      	b.n	8011876 <__kernel_rem_pio2+0x42e>
 801195a:	bf00      	nop
 801195c:	f3af 8000 	nop.w
 8011960:	00000000 	.word	0x00000000
 8011964:	41700000 	.word	0x41700000
 8011968:	00000000 	.word	0x00000000
 801196c:	3e700000 	.word	0x3e700000
	...

08011978 <__kernel_sin>:
 8011978:	ee10 3a90 	vmov	r3, s1
 801197c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011980:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8011984:	da04      	bge.n	8011990 <__kernel_sin+0x18>
 8011986:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801198a:	ee17 3a90 	vmov	r3, s15
 801198e:	b35b      	cbz	r3, 80119e8 <__kernel_sin+0x70>
 8011990:	ee20 6b00 	vmul.f64	d6, d0, d0
 8011994:	ee20 5b06 	vmul.f64	d5, d0, d6
 8011998:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80119f0 <__kernel_sin+0x78>
 801199c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80119f8 <__kernel_sin+0x80>
 80119a0:	eea6 4b07 	vfma.f64	d4, d6, d7
 80119a4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011a00 <__kernel_sin+0x88>
 80119a8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80119ac:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011a08 <__kernel_sin+0x90>
 80119b0:	eea7 4b06 	vfma.f64	d4, d7, d6
 80119b4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8011a10 <__kernel_sin+0x98>
 80119b8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80119bc:	b930      	cbnz	r0, 80119cc <__kernel_sin+0x54>
 80119be:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8011a18 <__kernel_sin+0xa0>
 80119c2:	eea6 4b07 	vfma.f64	d4, d6, d7
 80119c6:	eea4 0b05 	vfma.f64	d0, d4, d5
 80119ca:	4770      	bx	lr
 80119cc:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80119d0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80119d4:	eea1 7b04 	vfma.f64	d7, d1, d4
 80119d8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 80119dc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8011a20 <__kernel_sin+0xa8>
 80119e0:	eea5 1b07 	vfma.f64	d1, d5, d7
 80119e4:	ee30 0b41 	vsub.f64	d0, d0, d1
 80119e8:	4770      	bx	lr
 80119ea:	bf00      	nop
 80119ec:	f3af 8000 	nop.w
 80119f0:	5acfd57c 	.word	0x5acfd57c
 80119f4:	3de5d93a 	.word	0x3de5d93a
 80119f8:	8a2b9ceb 	.word	0x8a2b9ceb
 80119fc:	be5ae5e6 	.word	0xbe5ae5e6
 8011a00:	57b1fe7d 	.word	0x57b1fe7d
 8011a04:	3ec71de3 	.word	0x3ec71de3
 8011a08:	19c161d5 	.word	0x19c161d5
 8011a0c:	bf2a01a0 	.word	0xbf2a01a0
 8011a10:	1110f8a6 	.word	0x1110f8a6
 8011a14:	3f811111 	.word	0x3f811111
 8011a18:	55555549 	.word	0x55555549
 8011a1c:	bfc55555 	.word	0xbfc55555
 8011a20:	55555549 	.word	0x55555549
 8011a24:	3fc55555 	.word	0x3fc55555

08011a28 <with_errno>:
 8011a28:	b513      	push	{r0, r1, r4, lr}
 8011a2a:	4604      	mov	r4, r0
 8011a2c:	ed8d 0b00 	vstr	d0, [sp]
 8011a30:	f7fe fa86 	bl	800ff40 <__errno>
 8011a34:	ed9d 0b00 	vldr	d0, [sp]
 8011a38:	6004      	str	r4, [r0, #0]
 8011a3a:	b002      	add	sp, #8
 8011a3c:	bd10      	pop	{r4, pc}

08011a3e <xflow>:
 8011a3e:	b082      	sub	sp, #8
 8011a40:	b158      	cbz	r0, 8011a5a <xflow+0x1c>
 8011a42:	eeb1 7b40 	vneg.f64	d7, d0
 8011a46:	ed8d 7b00 	vstr	d7, [sp]
 8011a4a:	ed9d 7b00 	vldr	d7, [sp]
 8011a4e:	2022      	movs	r0, #34	; 0x22
 8011a50:	ee20 0b07 	vmul.f64	d0, d0, d7
 8011a54:	b002      	add	sp, #8
 8011a56:	f7ff bfe7 	b.w	8011a28 <with_errno>
 8011a5a:	eeb0 7b40 	vmov.f64	d7, d0
 8011a5e:	e7f2      	b.n	8011a46 <xflow+0x8>

08011a60 <__math_uflow>:
 8011a60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011a68 <__math_uflow+0x8>
 8011a64:	f7ff bfeb 	b.w	8011a3e <xflow>
 8011a68:	00000000 	.word	0x00000000
 8011a6c:	10000000 	.word	0x10000000

08011a70 <__math_oflow>:
 8011a70:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011a78 <__math_oflow+0x8>
 8011a74:	f7ff bfe3 	b.w	8011a3e <xflow>
 8011a78:	00000000 	.word	0x00000000
 8011a7c:	70000000 	.word	0x70000000

08011a80 <__math_divzero>:
 8011a80:	b082      	sub	sp, #8
 8011a82:	2800      	cmp	r0, #0
 8011a84:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8011a88:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8011a8c:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8011a90:	ed8d 7b00 	vstr	d7, [sp]
 8011a94:	ed9d 0b00 	vldr	d0, [sp]
 8011a98:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8011aa8 <__math_divzero+0x28>
 8011a9c:	2022      	movs	r0, #34	; 0x22
 8011a9e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8011aa2:	b002      	add	sp, #8
 8011aa4:	f7ff bfc0 	b.w	8011a28 <with_errno>
	...

08011ab0 <__math_invalid>:
 8011ab0:	eeb0 7b40 	vmov.f64	d7, d0
 8011ab4:	eeb4 7b47 	vcmp.f64	d7, d7
 8011ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011abc:	ee30 6b40 	vsub.f64	d6, d0, d0
 8011ac0:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8011ac4:	d602      	bvs.n	8011acc <__math_invalid+0x1c>
 8011ac6:	2021      	movs	r0, #33	; 0x21
 8011ac8:	f7ff bfae 	b.w	8011a28 <with_errno>
 8011acc:	4770      	bx	lr

08011ace <__math_check_uflow>:
 8011ace:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8011ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ad6:	d102      	bne.n	8011ade <__math_check_uflow+0x10>
 8011ad8:	2022      	movs	r0, #34	; 0x22
 8011ada:	f7ff bfa5 	b.w	8011a28 <with_errno>
 8011ade:	4770      	bx	lr

08011ae0 <__math_check_oflow>:
 8011ae0:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8011b00 <__math_check_oflow+0x20>
 8011ae4:	eeb0 7bc0 	vabs.f64	d7, d0
 8011ae8:	eeb4 7b46 	vcmp.f64	d7, d6
 8011aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011af0:	dd02      	ble.n	8011af8 <__math_check_oflow+0x18>
 8011af2:	2022      	movs	r0, #34	; 0x22
 8011af4:	f7ff bf98 	b.w	8011a28 <with_errno>
 8011af8:	4770      	bx	lr
 8011afa:	bf00      	nop
 8011afc:	f3af 8000 	nop.w
 8011b00:	ffffffff 	.word	0xffffffff
 8011b04:	7fefffff 	.word	0x7fefffff

08011b08 <fabs>:
 8011b08:	ec51 0b10 	vmov	r0, r1, d0
 8011b0c:	ee10 2a10 	vmov	r2, s0
 8011b10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011b14:	ec43 2b10 	vmov	d0, r2, r3
 8011b18:	4770      	bx	lr
 8011b1a:	0000      	movs	r0, r0
 8011b1c:	0000      	movs	r0, r0
	...

08011b20 <floor>:
 8011b20:	ee10 1a90 	vmov	r1, s1
 8011b24:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011b28:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8011b2c:	2b13      	cmp	r3, #19
 8011b2e:	b530      	push	{r4, r5, lr}
 8011b30:	ee10 0a10 	vmov	r0, s0
 8011b34:	ee10 5a10 	vmov	r5, s0
 8011b38:	dc31      	bgt.n	8011b9e <floor+0x7e>
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	da15      	bge.n	8011b6a <floor+0x4a>
 8011b3e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8011bf8 <floor+0xd8>
 8011b42:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011b46:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b4e:	dd07      	ble.n	8011b60 <floor+0x40>
 8011b50:	2900      	cmp	r1, #0
 8011b52:	da4e      	bge.n	8011bf2 <floor+0xd2>
 8011b54:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011b58:	4318      	orrs	r0, r3
 8011b5a:	d001      	beq.n	8011b60 <floor+0x40>
 8011b5c:	4928      	ldr	r1, [pc, #160]	; (8011c00 <floor+0xe0>)
 8011b5e:	2000      	movs	r0, #0
 8011b60:	460b      	mov	r3, r1
 8011b62:	4602      	mov	r2, r0
 8011b64:	ec43 2b10 	vmov	d0, r2, r3
 8011b68:	e020      	b.n	8011bac <floor+0x8c>
 8011b6a:	4a26      	ldr	r2, [pc, #152]	; (8011c04 <floor+0xe4>)
 8011b6c:	411a      	asrs	r2, r3
 8011b6e:	ea01 0402 	and.w	r4, r1, r2
 8011b72:	4304      	orrs	r4, r0
 8011b74:	d01a      	beq.n	8011bac <floor+0x8c>
 8011b76:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011bf8 <floor+0xd8>
 8011b7a:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011b7e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b86:	ddeb      	ble.n	8011b60 <floor+0x40>
 8011b88:	2900      	cmp	r1, #0
 8011b8a:	bfbe      	ittt	lt
 8011b8c:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8011b90:	fa40 f303 	asrlt.w	r3, r0, r3
 8011b94:	18c9      	addlt	r1, r1, r3
 8011b96:	ea21 0102 	bic.w	r1, r1, r2
 8011b9a:	2000      	movs	r0, #0
 8011b9c:	e7e0      	b.n	8011b60 <floor+0x40>
 8011b9e:	2b33      	cmp	r3, #51	; 0x33
 8011ba0:	dd05      	ble.n	8011bae <floor+0x8e>
 8011ba2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011ba6:	d101      	bne.n	8011bac <floor+0x8c>
 8011ba8:	ee30 0b00 	vadd.f64	d0, d0, d0
 8011bac:	bd30      	pop	{r4, r5, pc}
 8011bae:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8011bb2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011bb6:	40e2      	lsrs	r2, r4
 8011bb8:	4202      	tst	r2, r0
 8011bba:	d0f7      	beq.n	8011bac <floor+0x8c>
 8011bbc:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011bf8 <floor+0xd8>
 8011bc0:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011bc4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bcc:	ddc8      	ble.n	8011b60 <floor+0x40>
 8011bce:	2900      	cmp	r1, #0
 8011bd0:	da02      	bge.n	8011bd8 <floor+0xb8>
 8011bd2:	2b14      	cmp	r3, #20
 8011bd4:	d103      	bne.n	8011bde <floor+0xbe>
 8011bd6:	3101      	adds	r1, #1
 8011bd8:	ea20 0002 	bic.w	r0, r0, r2
 8011bdc:	e7c0      	b.n	8011b60 <floor+0x40>
 8011bde:	2401      	movs	r4, #1
 8011be0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011be4:	fa04 f303 	lsl.w	r3, r4, r3
 8011be8:	4418      	add	r0, r3
 8011bea:	42a8      	cmp	r0, r5
 8011bec:	bf38      	it	cc
 8011bee:	1909      	addcc	r1, r1, r4
 8011bf0:	e7f2      	b.n	8011bd8 <floor+0xb8>
 8011bf2:	2000      	movs	r0, #0
 8011bf4:	4601      	mov	r1, r0
 8011bf6:	e7b3      	b.n	8011b60 <floor+0x40>
 8011bf8:	8800759c 	.word	0x8800759c
 8011bfc:	7e37e43c 	.word	0x7e37e43c
 8011c00:	bff00000 	.word	0xbff00000
 8011c04:	000fffff 	.word	0x000fffff

08011c08 <nan>:
 8011c08:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011c10 <nan+0x8>
 8011c0c:	4770      	bx	lr
 8011c0e:	bf00      	nop
 8011c10:	00000000 	.word	0x00000000
 8011c14:	7ff80000 	.word	0x7ff80000

08011c18 <scalbn>:
 8011c18:	ee10 1a90 	vmov	r1, s1
 8011c1c:	b510      	push	{r4, lr}
 8011c1e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8011c22:	b98c      	cbnz	r4, 8011c48 <scalbn+0x30>
 8011c24:	ee10 3a10 	vmov	r3, s0
 8011c28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011c2c:	430b      	orrs	r3, r1
 8011c2e:	d011      	beq.n	8011c54 <scalbn+0x3c>
 8011c30:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8011cf8 <scalbn+0xe0>
 8011c34:	4b3c      	ldr	r3, [pc, #240]	; (8011d28 <scalbn+0x110>)
 8011c36:	ee20 0b07 	vmul.f64	d0, d0, d7
 8011c3a:	4298      	cmp	r0, r3
 8011c3c:	da0b      	bge.n	8011c56 <scalbn+0x3e>
 8011c3e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8011d00 <scalbn+0xe8>
 8011c42:	ee20 0b07 	vmul.f64	d0, d0, d7
 8011c46:	e005      	b.n	8011c54 <scalbn+0x3c>
 8011c48:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8011c4c:	429c      	cmp	r4, r3
 8011c4e:	d107      	bne.n	8011c60 <scalbn+0x48>
 8011c50:	ee30 0b00 	vadd.f64	d0, d0, d0
 8011c54:	bd10      	pop	{r4, pc}
 8011c56:	ee10 1a90 	vmov	r1, s1
 8011c5a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8011c5e:	3c36      	subs	r4, #54	; 0x36
 8011c60:	4404      	add	r4, r0
 8011c62:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8011c66:	429c      	cmp	r4, r3
 8011c68:	dd0d      	ble.n	8011c86 <scalbn+0x6e>
 8011c6a:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8011d08 <scalbn+0xf0>
 8011c6e:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8011d10 <scalbn+0xf8>
 8011c72:	eeb0 6b47 	vmov.f64	d6, d7
 8011c76:	ee10 3a90 	vmov	r3, s1
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	fe27 7b05 	vselge.f64	d7, d7, d5
 8011c80:	ee27 0b06 	vmul.f64	d0, d7, d6
 8011c84:	e7e6      	b.n	8011c54 <scalbn+0x3c>
 8011c86:	2c00      	cmp	r4, #0
 8011c88:	dd0a      	ble.n	8011ca0 <scalbn+0x88>
 8011c8a:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8011c8e:	ec53 2b10 	vmov	r2, r3, d0
 8011c92:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8011c96:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8011c9a:	ec43 2b10 	vmov	d0, r2, r3
 8011c9e:	e7d9      	b.n	8011c54 <scalbn+0x3c>
 8011ca0:	f114 0f35 	cmn.w	r4, #53	; 0x35
 8011ca4:	da19      	bge.n	8011cda <scalbn+0xc2>
 8011ca6:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011caa:	4298      	cmp	r0, r3
 8011cac:	ee10 3a90 	vmov	r3, s1
 8011cb0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8011cb4:	dd09      	ble.n	8011cca <scalbn+0xb2>
 8011cb6:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8011d08 <scalbn+0xf0>
 8011cba:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8011d10 <scalbn+0xf8>
 8011cbe:	eeb0 7b40 	vmov.f64	d7, d0
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	fe00 0b06 	vseleq.f64	d0, d0, d6
 8011cc8:	e7bb      	b.n	8011c42 <scalbn+0x2a>
 8011cca:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8011d00 <scalbn+0xe8>
 8011cce:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8011d18 <scalbn+0x100>
 8011cd2:	eeb0 7b40 	vmov.f64	d7, d0
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	e7f4      	b.n	8011cc4 <scalbn+0xac>
 8011cda:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8011cde:	ec53 2b10 	vmov	r2, r3, d0
 8011ce2:	3436      	adds	r4, #54	; 0x36
 8011ce4:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8011ce8:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8011cec:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8011d20 <scalbn+0x108>
 8011cf0:	ec43 2b10 	vmov	d0, r2, r3
 8011cf4:	e7a5      	b.n	8011c42 <scalbn+0x2a>
 8011cf6:	bf00      	nop
 8011cf8:	00000000 	.word	0x00000000
 8011cfc:	43500000 	.word	0x43500000
 8011d00:	c2f8f359 	.word	0xc2f8f359
 8011d04:	01a56e1f 	.word	0x01a56e1f
 8011d08:	8800759c 	.word	0x8800759c
 8011d0c:	7e37e43c 	.word	0x7e37e43c
 8011d10:	8800759c 	.word	0x8800759c
 8011d14:	fe37e43c 	.word	0xfe37e43c
 8011d18:	c2f8f359 	.word	0xc2f8f359
 8011d1c:	81a56e1f 	.word	0x81a56e1f
 8011d20:	00000000 	.word	0x00000000
 8011d24:	3c900000 	.word	0x3c900000
 8011d28:	ffff3cb0 	.word	0xffff3cb0

08011d2c <_init>:
 8011d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d2e:	bf00      	nop
 8011d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d32:	bc08      	pop	{r3}
 8011d34:	469e      	mov	lr, r3
 8011d36:	4770      	bx	lr

08011d38 <_fini>:
 8011d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d3a:	bf00      	nop
 8011d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d3e:	bc08      	pop	{r3}
 8011d40:	469e      	mov	lr, r3
 8011d42:	4770      	bx	lr
