{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570520569088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570520569108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 15:42:48 2019 " "Processing started: Tue Oct 08 15:42:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570520569108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520569108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off correlation_signal -c correlation_signal " "Command: quartus_map --read_settings_files=on --write_settings_files=off correlation_signal -c correlation_signal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520569108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570520572954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570520572954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data_collection.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data_collection.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_collection " "Found entity 1: data_collection" {  } { { "RTL/data_collection.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/data_collection.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520598960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520598960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/write_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/write_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_fifo " "Found entity 1: write_fifo" {  } { { "RTL/write_fifo.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/write_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520598975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520598975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/read_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/read_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo " "Found entity 1: read_fifo" {  } { { "RTL/read_fifo.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/read_fifo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520598994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520598994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/volt_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/volt_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_cal " "Found entity 1: volt_cal" {  } { { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/single_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/single_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_channel " "Found entity 1: single_channel" {  } { { "RTL/single_channel.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/single_channel.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_ctrl " "Found entity 1: AD_ctrl" {  } { { "RTL/AD_ctrl.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/AD_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "RTL/system_ctrl_pll.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "RTL/system_init_delay.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "G:/intelFPGA/correlation_signal/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/arm_write_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/arm_write_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_write_ram " "Found entity 1: arm_write_ram" {  } { { "RTL/arm_write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file write_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_ram " "Found entity 1: write_ram" {  } { { "write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/write_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/arm_read_ram_return3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/arm_read_ram_return3.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_read_ram_return3 " "Found entity 1: arm_read_ram_return3" {  } { { "RTL/arm_read_ram_return3.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_read_ram_return3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file read_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_ram " "Found entity 1: read_ram" {  } { { "read_ram.v" "" { Text "G:/intelFPGA/correlation_signal/read_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/para_analysis.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/para_analysis.v" { { "Info" "ISGN_ENTITY_NAME" "1 para_analysis " "Found entity 1: para_analysis" {  } { { "RTL/para_analysis.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/para_analysis.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ccd_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ccd_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_drive " "Found entity 1: ccd_drive" {  } { { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file correlation_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 correlation_signal " "Found entity 1: correlation_signal" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_for_peak_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_for_peak_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_for_peak_data " "Found entity 1: fifo_for_peak_data" {  } { { "fifo_for_peak_data.v" "" { Text "G:/intelFPGA/correlation_signal/fifo_for_peak_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fifo_for_peak_data.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fifo_for_peak_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_gather " "Found entity 1: channel_gather" {  } { { "RTL/fifo_for_peak_data.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/fifo_for_peak_data.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/signal_peak.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/signal_peak.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_peak " "Found entity 1: signal_peak" {  } { { "RTL/signal_peak.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/signal_peak.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contin_mode_openclose.v 1 1 " "Found 1 design units, including 1 entities, in source file contin_mode_openclose.v" { { "Info" "ISGN_ENTITY_NAME" "1 contin_mode_openclose " "Found entity 1: contin_mode_openclose" {  } { { "contin_mode_openclose.v" "" { Text "G:/intelFPGA/correlation_signal/contin_mode_openclose.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_polling.v 1 1 " "Found 1 design units, including 1 entities, in source file channel_polling.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_polling " "Found entity 1: channel_polling" {  } { { "channel_polling.v" "" { Text "G:/intelFPGA/correlation_signal/channel_polling.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_deal.v 1 1 " "Found 1 design units, including 1 entities, in source file data_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_deal " "Found entity 1: data_deal" {  } { { "data_deal.v" "" { Text "G:/intelFPGA/correlation_signal/data_deal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "G:/intelFPGA/correlation_signal/ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "G:/intelFPGA/correlation_signal/ram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_read_pingpang_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_read_pingpang_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_read_pingpang_ram " "Found entity 1: arm_read_pingpang_ram" {  } { { "arm_read_pingpang_ram.v" "" { Text "G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_select.v 1 1 " "Found 1 design units, including 1 entities, in source file output_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_select " "Found entity 1: output_select" {  } { { "output_select.v" "" { Text "G:/intelFPGA/correlation_signal/output_select.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520599514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520599514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "para_cofi_flag correlation_signal.v(100) " "Verilog HDL Implicit Net warning at correlation_signal.v(100): created implicit net for \"para_cofi_flag\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520599515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cycle_value correlation_signal.v(115) " "Verilog HDL Implicit Net warning at correlation_signal.v(115): created implicit net for \"cycle_value\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520599515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "contin_mode_open correlation_signal.v(116) " "Verilog HDL Implicit Net warning at correlation_signal.v(116): created implicit net for \"contin_mode_open\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520599516 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_full1_out correlation_signal.v(146) " "Verilog HDL Implicit Net warning at correlation_signal.v(146): created implicit net for \"fifo_full1_out\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520599516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "correlation_signal " "Elaborating entity \"correlation_signal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570520601048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl_pll system_ctrl_pll:U1 " "Elaborating entity \"system_ctrl_pll\" for hierarchy \"system_ctrl_pll:U1\"" {  } { { "correlation_signal.v" "U1" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520601086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_init_delay system_ctrl_pll:U1\|system_init_delay:u_system_init_delay " "Elaborating entity \"system_init_delay\" for hierarchy \"system_ctrl_pll:U1\|system_init_delay:u_system_init_delay\"" {  } { { "RTL/system_ctrl_pll.v" "u_system_init_delay" { Text "G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520601091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL system_ctrl_pll:U1\|PLL:u_sys_pll " "Elaborating entity \"PLL\" for hierarchy \"system_ctrl_pll:U1\|PLL:u_sys_pll\"" {  } { { "RTL/system_ctrl_pll.v" "u_sys_pll" { Text "G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520601108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "G:/intelFPGA/correlation_signal/PLL.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520601397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "G:/intelFPGA/correlation_signal/PLL.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520601402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520601402 ""}  } { { "PLL.v" "" { Text "G:/intelFPGA/correlation_signal/PLL.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570520601402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "G:/intelFPGA/correlation_signal/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520601587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520601587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520601594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_write_ram arm_write_ram:U2 " "Elaborating entity \"arm_write_ram\" for hierarchy \"arm_write_ram:U2\"" {  } { { "correlation_signal.v" "U2" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520601643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_ram arm_write_ram:U2\|write_ram:U1 " "Elaborating entity \"write_ram\" for hierarchy \"arm_write_ram:U2\|write_ram:U1\"" {  } { { "RTL/arm_write_ram.v" "U1" { Text "G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520601665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm_write_ram:U2\|write_ram:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"arm_write_ram:U2\|write_ram:U1\|altsyncram:altsyncram_component\"" {  } { { "write_ram.v" "altsyncram_component" { Text "G:/intelFPGA/correlation_signal/write_ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_write_ram:U2\|write_ram:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"arm_write_ram:U2\|write_ram:U1\|altsyncram:altsyncram_component\"" {  } { { "write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/write_ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_write_ram:U2\|write_ram:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"arm_write_ram:U2\|write_ram:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602126 ""}  } { { "write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/write_ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570520602126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mej1 " "Found entity 1: altsyncram_mej1" {  } { { "db/altsyncram_mej1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_mej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520602330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520602330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mej1 arm_write_ram:U2\|write_ram:U1\|altsyncram:altsyncram_component\|altsyncram_mej1:auto_generated " "Elaborating entity \"altsyncram_mej1\" for hierarchy \"arm_write_ram:U2\|write_ram:U1\|altsyncram:altsyncram_component\|altsyncram_mej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_read_ram_return3 arm_read_ram_return3:U3 " "Elaborating entity \"arm_read_ram_return3\" for hierarchy \"arm_read_ram_return3:U3\"" {  } { { "correlation_signal.v" "U3" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_ram arm_read_ram_return3:U3\|read_ram:U1 " "Elaborating entity \"read_ram\" for hierarchy \"arm_read_ram_return3:U3\|read_ram:U1\"" {  } { { "RTL/arm_read_ram_return3.v" "U1" { Text "G:/intelFPGA/correlation_signal/RTL/arm_read_ram_return3.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm_read_ram_return3:U3\|read_ram:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"arm_read_ram_return3:U3\|read_ram:U1\|altsyncram:altsyncram_component\"" {  } { { "read_ram.v" "altsyncram_component" { Text "G:/intelFPGA/correlation_signal/read_ram.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_read_ram_return3:U3\|read_ram:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"arm_read_ram_return3:U3\|read_ram:U1\|altsyncram:altsyncram_component\"" {  } { { "read_ram.v" "" { Text "G:/intelFPGA/correlation_signal/read_ram.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_read_ram_return3:U3\|read_ram:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"arm_read_ram_return3:U3\|read_ram:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520602497 ""}  } { { "read_ram.v" "" { Text "G:/intelFPGA/correlation_signal/read_ram.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570520602497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbm1 " "Found entity 1: altsyncram_jbm1" {  } { { "db/altsyncram_jbm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_jbm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520602689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520602689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jbm1 arm_read_ram_return3:U3\|read_ram:U1\|altsyncram:altsyncram_component\|altsyncram_jbm1:auto_generated " "Elaborating entity \"altsyncram_jbm1\" for hierarchy \"arm_read_ram_return3:U3\|read_ram:U1\|altsyncram:altsyncram_component\|altsyncram_jbm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_collection data_collection:U4 " "Elaborating entity \"data_collection\" for hierarchy \"data_collection:U4\"" {  } { { "correlation_signal.v" "U4" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_channel data_collection:U4\|single_channel:signal_ch1 " "Elaborating entity \"single_channel\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\"" {  } { { "RTL/data_collection.v" "signal_ch1" { Text "G:/intelFPGA/correlation_signal/RTL/data_collection.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_ctrl data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2 " "Elaborating entity \"AD_ctrl\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\"" {  } { { "RTL/single_channel.v" "u2" { Text "G:/intelFPGA/correlation_signal/RTL/single_channel.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_cal data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2 " "Elaborating entity \"volt_cal\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\"" {  } { { "RTL/AD_ctrl.v" "u2" { Text "G:/intelFPGA/correlation_signal/RTL/AD_ctrl.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_peak data_collection:U4\|single_channel:signal_ch1\|signal_peak:u3 " "Elaborating entity \"signal_peak\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|signal_peak:u3\"" {  } { { "RTL/single_channel.v" "u3" { Text "G:/intelFPGA/correlation_signal/RTL/single_channel.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neg_edge signal_peak.v(37) " "Verilog HDL or VHDL warning at signal_peak.v(37): object \"neg_edge\" assigned a value but never read" {  } { { "RTL/signal_peak.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/signal_peak.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570520602809 "|correlation_signal|data_collection:U4|single_channel:signal_ch1|signal_peak:u3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "signal_peak.v(82) " "Verilog HDL Case Statement information at signal_peak.v(82): all case item expressions in this case statement are onehot" {  } { { "RTL/signal_peak.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/signal_peak.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1570520602809 "|correlation_signal|data_collection:U4|single_channel:signal_ch1|signal_peak:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_fifo data_collection:U4\|single_channel:signal_ch1\|write_fifo:write_fifo " "Elaborating entity \"write_fifo\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|write_fifo:write_fifo\"" {  } { { "RTL/single_channel.v" "write_fifo" { Text "G:/intelFPGA/correlation_signal/RTL/single_channel.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_for_peak_data data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1 " "Elaborating entity \"fifo_for_peak_data\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\"" {  } { { "RTL/single_channel.v" "fifo_1" { Text "G:/intelFPGA/correlation_signal/RTL/single_channel.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520602833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\"" {  } { { "fifo_for_peak_data.v" "dcfifo_component" { Text "G:/intelFPGA/correlation_signal/fifo_for_peak_data.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520603694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\"" {  } { { "fifo_for_peak_data.v" "" { Text "G:/intelFPGA/correlation_signal/fifo_for_peak_data.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520603697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component " "Instantiated megafunction \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520603697 ""}  } { { "fifo_for_peak_data.v" "" { Text "G:/intelFPGA/correlation_signal/fifo_for_peak_data.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570520603697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v5h1 " "Found entity 1: dcfifo_v5h1" {  } { { "db/dcfifo_v5h1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520603913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520603913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v5h1 data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated " "Elaborating entity \"dcfifo_v5h1\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520603921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6p6 " "Found entity 1: a_graycounter_6p6" {  } { { "db/a_graycounter_6p6.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/a_graycounter_6p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520604090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520604090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6p6 data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|a_graycounter_6p6:rdptr_g1p " "Elaborating entity \"a_graycounter_6p6\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|a_graycounter_6p6:rdptr_g1p\"" {  } { { "db/dcfifo_v5h1.tdf" "rdptr_g1p" { Text "G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520604104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_27c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_27c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_27c " "Found entity 1: a_graycounter_27c" {  } { { "db/a_graycounter_27c.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/a_graycounter_27c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520604263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520604263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_27c data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|a_graycounter_27c:wrptr_g1p " "Elaborating entity \"a_graycounter_27c\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|a_graycounter_27c:wrptr_g1p\"" {  } { { "db/dcfifo_v5h1.tdf" "wrptr_g1p" { Text "G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520604278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f721.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f721.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f721 " "Found entity 1: altsyncram_f721" {  } { { "db/altsyncram_f721.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_f721.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520604443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520604443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f721 data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|altsyncram_f721:fifo_ram " "Elaborating entity \"altsyncram_f721\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|altsyncram_f721:fifo_ram\"" {  } { { "db/dcfifo_v5h1.tdf" "fifo_ram" { Text "G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520604456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/alt_synch_pipe_sal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520604561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520604561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|alt_synch_pipe_sal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\"" {  } { { "db/dcfifo_v5h1.tdf" "rs_dgwp" { Text "G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520604576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520604687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520604687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe12" { Text "G:/intelFPGA/correlation_signal/db/alt_synch_pipe_sal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520604707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/alt_synch_pipe_tal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520604819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520604819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|alt_synch_pipe_tal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\"" {  } { { "db/dcfifo_v5h1.tdf" "ws_dgrp" { Text "G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520604832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520604937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520604937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe15" { Text "G:/intelFPGA/correlation_signal/db/alt_synch_pipe_tal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520604959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/cmpr_q76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520605122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520605122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|cmpr_q76:rdempty_eq_comp " "Elaborating entity \"cmpr_q76\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|fifo_for_peak_data:fifo_1\|dcfifo:dcfifo_component\|dcfifo_v5h1:auto_generated\|cmpr_q76:rdempty_eq_comp\"" {  } { { "db/dcfifo_v5h1.tdf" "rdempty_eq_comp" { Text "G:/intelFPGA/correlation_signal/db/dcfifo_v5h1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520605136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo data_collection:U4\|single_channel:signal_ch1\|read_fifo:read_fifo " "Elaborating entity \"read_fifo\" for hierarchy \"data_collection:U4\|single_channel:signal_ch1\|read_fifo:read_fifo\"" {  } { { "RTL/single_channel.v" "read_fifo" { Text "G:/intelFPGA/correlation_signal/RTL/single_channel.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_gather data_collection:U4\|channel_gather:channel_gather " "Elaborating entity \"channel_gather\" for hierarchy \"data_collection:U4\|channel_gather:channel_gather\"" {  } { { "RTL/data_collection.v" "channel_gather" { Text "G:/intelFPGA/correlation_signal/RTL/data_collection.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "para_analysis para_analysis:U5 " "Elaborating entity \"para_analysis\" for hierarchy \"para_analysis:U5\"" {  } { { "correlation_signal.v" "U5" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_drive ccd_drive:U6 " "Elaborating entity \"ccd_drive\" for hierarchy \"ccd_drive:U6\"" {  } { { "correlation_signal.v" "U6" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contin_mode_openclose contin_mode_openclose:U7 " "Elaborating entity \"contin_mode_openclose\" for hierarchy \"contin_mode_openclose:U7\"" {  } { { "correlation_signal.v" "U7" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_polling channel_polling:U8 " "Elaborating entity \"channel_polling\" for hierarchy \"channel_polling:U8\"" {  } { { "correlation_signal.v" "U8" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_deal data_deal:U9 " "Elaborating entity \"data_deal\" for hierarchy \"data_deal:U9\"" {  } { { "correlation_signal.v" "U9" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_read_pingpang_ram arm_read_pingpang_ram:U10 " "Elaborating entity \"arm_read_pingpang_ram\" for hierarchy \"arm_read_pingpang_ram:U10\"" {  } { { "correlation_signal.v" "U10" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arm_read_pingpang_ram.v(242) " "Verilog HDL assignment warning at arm_read_pingpang_ram.v(242): truncated value with size 32 to match size of target (1)" {  } { { "arm_read_pingpang_ram.v" "" { Text "G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570520606152 "|correlation_signal|arm_read_pingpang_ram:U10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 arm_read_pingpang_ram:U10\|ram1:ram1 " "Elaborating entity \"ram1\" for hierarchy \"arm_read_pingpang_ram:U10\|ram1:ram1\"" {  } { { "arm_read_pingpang_ram.v" "ram1" { Text "G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "altsyncram_component" { Text "G:/intelFPGA/correlation_signal/ram1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "" { Text "G:/intelFPGA/correlation_signal/ram1.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520606235 ""}  } { { "ram1.v" "" { Text "G:/intelFPGA/correlation_signal/ram1.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570520606235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fm1 " "Found entity 1: altsyncram_1fm1" {  } { { "db/altsyncram_1fm1.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/altsyncram_1fm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520606437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520606437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fm1 arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated " "Elaborating entity \"altsyncram_1fm1\" for hierarchy \"arm_read_pingpang_ram:U10\|ram1:ram1\|altsyncram:altsyncram_component\|altsyncram_1fm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2 arm_read_pingpang_ram:U10\|ram2:ram2 " "Elaborating entity \"ram2\" for hierarchy \"arm_read_pingpang_ram:U10\|ram2:ram2\"" {  } { { "arm_read_pingpang_ram.v" "ram2" { Text "G:/intelFPGA/correlation_signal/arm_read_pingpang_ram.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_select output_select:U11 " "Elaborating entity \"output_select\" for hierarchy \"output_select:U11\"" {  } { { "correlation_signal.v" "U11" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520606660 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "output_select.v(15) " "Verilog HDL Case Statement information at output_select.v(15): all case item expressions in this case statement are onehot" {  } { { "output_select.v" "" { Text "G:/intelFPGA/correlation_signal/output_select.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1570520606662 "|correlation_signal|output_select:U11"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|Mult0\"" {  } { { "RTL/volt_cal.v" "Mult0" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520608581 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1570520608581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520609008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520609008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520609008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520609008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520609008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520609008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520609008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520609008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520609008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570520609008 ""}  } { { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570520609008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520609617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520610000 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520610482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520610702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520610702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520610964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520611060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "G:/intelFPGA/correlation_signal/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570520611262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520611262 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"data_collection:U4\|single_channel:signal_ch1\|AD_ctrl:u2\|volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "RTL/volt_cal.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/volt_cal.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520611496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570520612627 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RTL/arm_write_ram.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/arm_write_ram.v" 22 -1 0 } } { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 8 -1 0 } } { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 27 -1 0 } } { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 48 -1 0 } } { "RTL/ccd_drive.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/ccd_drive.v" 115 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1570520612687 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1570520612687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570520613683 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570520615166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570520616375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570520616375 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"system_ctrl_pll:U1\|PLL:u_sys_pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "G:/intelFPGA/correlation_signal/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "G:/intelFPGA/correlation_signal/PLL.v" 115 0 0 } } { "RTL/system_ctrl_pll.v" "" { Text "G:/intelFPGA/correlation_signal/RTL/system_ctrl_pll.v" 97 0 0 } } { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 44 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1570520616515 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[9\] " "No output dependent on input pin \"fsmc_addr\[9\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[10\] " "No output dependent on input pin \"fsmc_addr\[10\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[11\] " "No output dependent on input pin \"fsmc_addr\[11\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[12\] " "No output dependent on input pin \"fsmc_addr\[12\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[13\] " "No output dependent on input pin \"fsmc_addr\[13\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[14\] " "No output dependent on input pin \"fsmc_addr\[14\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[15\] " "No output dependent on input pin \"fsmc_addr\[15\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[16\] " "No output dependent on input pin \"fsmc_addr\[16\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[17\] " "No output dependent on input pin \"fsmc_addr\[17\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[18\] " "No output dependent on input pin \"fsmc_addr\[18\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[19\] " "No output dependent on input pin \"fsmc_addr\[19\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[20\] " "No output dependent on input pin \"fsmc_addr\[20\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[21\] " "No output dependent on input pin \"fsmc_addr\[21\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[22\] " "No output dependent on input pin \"fsmc_addr\[22\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[23\] " "No output dependent on input pin \"fsmc_addr\[23\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[24\] " "No output dependent on input pin \"fsmc_addr\[24\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_addr\[25\] " "No output dependent on input pin \"fsmc_addr\[25\]\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_clk " "No output dependent on input pin \"fsmc_clk\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_nadv " "No output dependent on input pin \"fsmc_nadv\"" {  } { { "correlation_signal.v" "" { Text "G:/intelFPGA/correlation_signal/correlation_signal.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570520617125 "|correlation_signal|fsmc_nadv"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570520617125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1591 " "Implemented 1591 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570520617127 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570520617127 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570520617127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1422 " "Implemented 1422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570520617127 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1570520617127 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1570520617127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570520617127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570520617177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 15:43:37 2019 " "Processing ended: Tue Oct 08 15:43:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570520617177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570520617177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570520617177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570520617177 ""}
