/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az75-36
+ date
Fri Oct  8 12:19:13 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1633695553
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Oct 08 2021 (11:47:52)
Run date:          Oct 08 2021 (12:19:14+0000)
Run host:          fv-az75-36.ozjq2hgvjyiebjvorarhoiqszb.bx.internal.cloudapp.net (pid=108296)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az75-36
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=483d53be-143a-184f-b078-739b89cddc61, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1042-azure, OSVersion="#45~20.04.1-Ubuntu SMP Wed Sep 15 14:24:15 UTC 2021", HostName=fv-az75-36, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00303448 sec
      iterations=10000000... time=0.0318467 sec
      iterations=100000000... time=0.30127 sec
      iterations=400000000... time=1.21781 sec
      iterations=400000000... time=0.898056 sec
      result: 2.50188 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00341548 sec
      iterations=10000000... time=0.0325297 sec
      iterations=100000000... time=0.319847 sec
      iterations=300000000... time=0.945392 sec
      iterations=600000000... time=1.94327 sec
      result: 9.88025 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00217009 sec
      iterations=10000000... time=0.0227004 sec
      iterations=100000000... time=0.212332 sec
      iterations=500000000... time=1.02475 sec
      result: 7.80676 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000134599 sec
      iterations=10000... time=0.00133749 sec
      iterations=100000... time=0.0146512 sec
      iterations=1000000... time=0.149563 sec
      iterations=7000000... time=1.06611 sec
      result: 1.52301 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000514097 sec
      iterations=10000... time=0.00479787 sec
      iterations=100000... time=0.0504612 sec
      iterations=1000000... time=0.503973 sec
      iterations=2000000... time=1.06095 sec
      result: 5.30477 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9.99999e-07 sec
      iterations=10... time=3.5e-06 sec
      iterations=100... time=2.82e-05 sec
      iterations=1000... time=0.0120558 sec
      iterations=10000... time=0.00284808 sec
      iterations=100000... time=0.0373307 sec
      iterations=1000000... time=0.320826 sec
      iterations=3000000... time=0.906726 sec
      iterations=6000000... time=1.94759 sec
      result: 75.7119 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=2.58e-05 sec
      iterations=10... time=5.0499e-05 sec
      iterations=100... time=0.000463797 sec
      iterations=1000... time=0.00525557 sec
      iterations=10000... time=0.0763193 sec
      iterations=100000... time=0.603307 sec
      iterations=200000... time=1.48122 sec
      result: 26.5468 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=2.66e-05 sec
      iterations=100000... time=0.000259399 sec
      iterations=1000000... time=0.00292948 sec
      iterations=10000000... time=0.0300611 sec
      iterations=100000000... time=0.35954 sec
      iterations=300000000... time=1.14443 sec
      result: 0.476846 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.28e-05 sec
      iterations=10000... time=0.000252798 sec
      iterations=100000... time=0.00224709 sec
      iterations=1000000... time=0.0200464 sec
      iterations=10000000... time=0.29071 sec
      iterations=40000000... time=1.02844 sec
      result: 3.21388 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=6.2e-06 sec
      iterations=100... time=5.6699e-05 sec
      iterations=1000... time=0.000567197 sec
      iterations=10000... time=0.00641436 sec
      iterations=100000... time=0.0613252 sec
      iterations=1000000... time=0.773909 sec
      iterations=2000000... time=1.56653 sec
      result: 31.3765 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.7e-06 sec
      iterations=10... time=8.33e-05 sec
      iterations=100... time=0.000861995 sec
      iterations=1000... time=0.00932665 sec
      iterations=10000... time=0.155353 sec
      iterations=70000... time=0.879268 sec
      iterations=140000... time=1.72842 sec
      result: 15.9251 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.82e-05 sec
      iterations=10... time=0.000225299 sec
      iterations=100... time=0.00233729 sec
      iterations=1000... time=0.0227798 sec
      iterations=10000... time=0.360329 sec
      iterations=30000... time=1.00964 sec
      result: 0.0513451 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000115299 sec
      iterations=10... time=0.000800395 sec
      iterations=100... time=0.00862045 sec
      iterations=1000... time=0.0822513 sec
      iterations=10000... time=1.13592 sec
      result: 0.107112 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00600687 sec
      iterations=10... time=0.103142 sec
      iterations=100... time=0.779715 sec
      iterations=200... time=1.6409 sec
      result: 0.29988 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00310493 sec
      iterations=10000000... time=0.0390692 sec
      iterations=100000000... time=0.38389 sec
      iterations=300000000... time=1.20884 sec
      iterations=300000000... time=0.93988 sec
      result: 2.23082 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00729286 sec
      iterations=10000000... time=0.0409227 sec
      iterations=100000000... time=0.429756 sec
      iterations=300000000... time=1.25571 sec
      result: 7.64511 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00194669 sec
      iterations=10000000... time=0.0303638 sec
      iterations=100000000... time=0.277893 sec
      iterations=400000000... time=1.08925 sec
      result: 5.87558 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00014945 sec
      iterations=10000... time=0.00158599 sec
      iterations=100000... time=0.0186809 sec
      iterations=1000000... time=0.196675 sec
      iterations=6000000... time=1.17635 sec
      result: 1.96059 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000781595 sec
      iterations=10000... time=0.00550437 sec
      iterations=100000... time=0.0732484 sec
      iterations=1000000... time=0.659704 sec
      iterations=2000000... time=1.35184 sec
      result: 6.7592 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.55e-06 sec
      iterations=100... time=2.9999e-05 sec
      iterations=1000... time=0.000340448 sec
      iterations=10000... time=0.00693306 sec
      iterations=100000... time=0.0478032 sec
      iterations=1000000... time=0.404239 sec
      iterations=3000000... time=1.27277 sec
      result: 57.927 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.55e-06 sec
      iterations=10... time=5.405e-05 sec
      iterations=100... time=0.000526597 sec
      iterations=1000... time=0.009187 sec
      iterations=10000... time=0.076394 sec
      iterations=100000... time=0.696198 sec
      iterations=200000... time=1.38483 sec
      result: 28.3945 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.05e-06 sec
      iterations=10000... time=2.85e-05 sec
      iterations=100000... time=0.000344348 sec
      iterations=1000000... time=0.00706726 sec
      iterations=10000000... time=0.0406071 sec
      iterations=100000000... time=0.407117 sec
      iterations=300000000... time=1.26264 sec
      result: 0.5261 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.1199e-05 sec
      iterations=10000... time=0.000185249 sec
      iterations=100000... time=0.00169509 sec
      iterations=1000000... time=0.0203758 sec
      iterations=10000000... time=0.260974 sec
      iterations=40000000... time=1.07987 sec
      result: 3.37461 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=4.7e-06 sec
      iterations=100... time=4.185e-05 sec
      iterations=1000... time=0.000460997 sec
      iterations=10000... time=0.00469572 sec
      iterations=100000... time=0.0536376 sec
      iterations=1000000... time=0.612312 sec
      iterations=2000000... time=0.93882 sec
      iterations=4000000... time=1.95179 sec
      result: 50.3661 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.9e-06 sec
      iterations=10... time=8.605e-05 sec
      iterations=100... time=0.000859046 sec
      iterations=1000... time=0.00934475 sec
      iterations=10000... time=0.0903529 sec
      iterations=100000... time=0.953706 sec
      iterations=200000... time=1.89857 sec
      result: 20.7112 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=7.83e-05 sec
      iterations=100... time=0.0010067 sec
      iterations=1000... time=0.0083969 sec
      iterations=10000... time=0.0857117 sec
      iterations=100000... time=0.850622 sec
      iterations=200000... time=1.73772 sec
      result: 0.0839031 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.535e-05 sec
      iterations=10... time=0.000463347 sec
      iterations=100... time=0.00507112 sec
      iterations=1000... time=0.0506291 sec
      iterations=10000... time=0.501591 sec
      iterations=20000... time=1.00346 sec
      result: 0.116237 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 2050 nsec
    MPI bandwidth: 3.94386 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Oct  8 12:20:12 UTC 2021
+ echo Done.
Done.
  Elapsed time: 58.6 s
