=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\gemma3_12b_0shot_temp0.0\Prob094_gatesv/Prob094_gatesv_sample01 results\gemma3_12b_0shot_temp0.0\Prob094_gatesv/Prob094_gatesv_sample01.sv dataset_code-complete-iccad2023/Prob094_gatesv_test.sv dataset_code-complete-iccad2023/Prob094_gatesv_ref.sv
Return code: 1

--- stdout ---


--- stderr ---
results\gemma3_12b_0shot_temp0.0\Prob094_gatesv/Prob094_gatesv_sample01.sv:14: sorry: part selects straddling the start of signal (out_any['sd0]) are not currently supported.
1 error(s) during elaboration.
