;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @-124, 2
	ADD 4, <-521
	SUB @121, 103
	ADD -10, 3
	SPL 100, 90
	SUB 0, 20
	SUB 0, 20
	SUB @127, 100
	JMZ -1, @-20
	ADD 10, 9
	ADD -400, 5
	SPL @12, 200
	JMZ 200, 90
	JMZ 200, 90
	SPL @12, 200
	SUB #0, 6
	SUB #0, 6
	JMP 0, 902
	JMP 0, 902
	SUB #0, 6
	ADD -10, 3
	SUB @127, <166
	SPL <121, 106
	SUB @120, 120
	SPL 100, 90
	SUB 0, 20
	SPL 0, 6
	SUB @127, 100
	ADD -10, 3
	SUB @121, 106
	SLT 10, 9
	SPL 0, #1
	SUB @121, 106
	ADD 10, 0
	ADD -14, @-73
	JMZ -91, @-20
	SPL 100, 90
	DJN @374, #502
	ADD -10, 3
	SPL 0, #2
	JMZ 0, #0
	ADD 270, 1
	SLT @-124, 2
	SPL 0, #2
	JMN 1, 20
	MOV -1, <-20
