#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1712020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17121b0 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x1710190 .functor NOT 1, L_0x1740d20, C4<0>, C4<0>, C4<0>;
L_0x171d7f0 .functor XOR 32, L_0x17409b0, L_0x1740a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1710a50 .functor XOR 32, L_0x171d7f0, L_0x1740bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x173f720_0 .net *"_ivl_10", 31 0, L_0x1740bb0;  1 drivers
v0x173f820_0 .net *"_ivl_12", 31 0, L_0x1710a50;  1 drivers
v0x173f900_0 .net *"_ivl_2", 31 0, L_0x1740910;  1 drivers
v0x173f9c0_0 .net *"_ivl_4", 31 0, L_0x17409b0;  1 drivers
v0x173faa0_0 .net *"_ivl_6", 31 0, L_0x1740a70;  1 drivers
v0x173fbd0_0 .net *"_ivl_8", 31 0, L_0x171d7f0;  1 drivers
v0x173fcb0_0 .var "clk", 0 0;
v0x173fd50_0 .net "in", 7 0, v0x173ef60_0;  1 drivers
v0x173fdf0_0 .net "out_dut", 31 0, v0x173f3e0_0;  1 drivers
v0x173feb0_0 .net "out_ref", 31 0, L_0x1740870;  1 drivers
v0x173ff50_0 .var/2u "stats1", 159 0;
v0x1740010_0 .var/2u "strobe", 0 0;
v0x17400d0_0 .net "tb_match", 0 0, L_0x1740d20;  1 drivers
v0x1740190_0 .net "tb_mismatch", 0 0, L_0x1710190;  1 drivers
L_0x1740910 .concat [ 32 0 0 0], L_0x1740870;
L_0x17409b0 .concat [ 32 0 0 0], L_0x1740870;
L_0x1740a70 .concat [ 32 0 0 0], v0x173f3e0_0;
L_0x1740bb0 .concat [ 32 0 0 0], L_0x1740870;
L_0x1740d20 .cmp/eeq 32, L_0x1740910, L_0x1710a50;
S_0x171cd10 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x17121b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x1710400_0 .net *"_ivl_1", 0 0, L_0x17402d0;  1 drivers
v0x17104a0_0 .net *"_ivl_2", 23 0, L_0x1740430;  1 drivers
v0x173ea10_0 .net "in", 7 0, v0x173ef60_0;  alias, 1 drivers
v0x173ead0_0 .net "out", 31 0, L_0x1740870;  alias, 1 drivers
L_0x17402d0 .part v0x173ef60_0, 7, 1;
LS_0x1740430_0_0 .concat [ 1 1 1 1], L_0x17402d0, L_0x17402d0, L_0x17402d0, L_0x17402d0;
LS_0x1740430_0_4 .concat [ 1 1 1 1], L_0x17402d0, L_0x17402d0, L_0x17402d0, L_0x17402d0;
LS_0x1740430_0_8 .concat [ 1 1 1 1], L_0x17402d0, L_0x17402d0, L_0x17402d0, L_0x17402d0;
LS_0x1740430_0_12 .concat [ 1 1 1 1], L_0x17402d0, L_0x17402d0, L_0x17402d0, L_0x17402d0;
LS_0x1740430_0_16 .concat [ 1 1 1 1], L_0x17402d0, L_0x17402d0, L_0x17402d0, L_0x17402d0;
LS_0x1740430_0_20 .concat [ 1 1 1 1], L_0x17402d0, L_0x17402d0, L_0x17402d0, L_0x17402d0;
LS_0x1740430_1_0 .concat [ 4 4 4 4], LS_0x1740430_0_0, LS_0x1740430_0_4, LS_0x1740430_0_8, LS_0x1740430_0_12;
LS_0x1740430_1_4 .concat [ 4 4 0 0], LS_0x1740430_0_16, LS_0x1740430_0_20;
L_0x1740430 .concat [ 16 8 0 0], LS_0x1740430_1_0, LS_0x1740430_1_4;
L_0x1740870 .concat [ 8 24 0 0], v0x173ef60_0, L_0x1740430;
S_0x173ec10 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x17121b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x173ee80_0 .net "clk", 0 0, v0x173fcb0_0;  1 drivers
v0x173ef60_0 .var "in", 7 0;
E_0x171b240/0 .event negedge, v0x173ee80_0;
E_0x171b240/1 .event posedge, v0x173ee80_0;
E_0x171b240 .event/or E_0x171b240/0, E_0x171b240/1;
S_0x173f060 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x17121b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x173f2b0_0 .net "in", 7 0, v0x173ef60_0;  alias, 1 drivers
v0x173f3e0_0 .var "out", 31 0;
E_0x171aeb0 .event anyedge, v0x173ea10_0;
S_0x173f520 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x17121b0;
 .timescale -12 -12;
E_0x171b280 .event anyedge, v0x1740010_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1740010_0;
    %nor/r;
    %assign/vec4 v0x1740010_0, 0;
    %wait E_0x171b280;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x173ec10;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x171b240;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x173ef60_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x173f060;
T_2 ;
    %wait E_0x171aeb0;
    %load/vec4 v0x173f2b0_0;
    %load/vec4 v0x173f2b0_0;
    %replicate 24;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x173f3e0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x17121b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1740010_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17121b0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x173fcb0_0;
    %inv;
    %store/vec4 v0x173fcb0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x17121b0;
T_5 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x173ee80_0, v0x1740190_0, v0x173fd50_0, v0x173feb0_0, v0x173fdf0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17121b0;
T_6 ;
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.1 ;
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x17121b0;
T_7 ;
    %wait E_0x171b240;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173ff50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173ff50_0, 4, 32;
    %load/vec4 v0x17400d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173ff50_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173ff50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173ff50_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x173feb0_0;
    %load/vec4 v0x173feb0_0;
    %load/vec4 v0x173fdf0_0;
    %xor;
    %load/vec4 v0x173feb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173ff50_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x173ff50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173ff50_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector4/vector4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/vector4/iter2/response3/top_module.sv";
