#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov  5 18:48:03 2025
# Process ID: 29564
# Current directory: E:/fpga_class/vivado/logic_analyzer/logic_analyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16276 E:\fpga_class\vivado\logic_analyzer\logic_analyzer\logic_analyzer.xpr
# Log file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/vivado.log
# Journal file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_fpga_top_config [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_fpga_top_config [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
close_hw_manager
source E:/fpga_class/vivado/logic_analyzer/scripts/update_ila_probes.tcl
reset_run synth_1
reset_run ila_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/fpga_class/vivado/logic_analyzer/src/impl_1/fpga_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {tx_data} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_la"}]]
save_wave_config {E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
set_property -dict [list CONFIG.C_DATA_DEPTH {131072}] [get_ips ila]
generate_target all [get_files  E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci]
catch { config_ip_cache -export [get_ips -all ila] }
export_ip_user_files -of_objects [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci] -no_script -sync -force -quiet
reset_run ila_synth_1
launch_runs ila_synth_1 -jobs 10
wait_on_run ila_synth_1
export_simulation -of_objects [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci] -directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files/sim_scripts -ip_user_files_dir E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files -ipstatic_source_dir E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ModelSim/modelsim_ase/win32aloem} {questa=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/questa} {riviera=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/riviera} {activehdl=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run ila_synth_1
refresh_design
set_property -dict [list CONFIG.C_DATA_DEPTH {4096}] [get_ips ila]
generate_target all [get_files  E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci]
catch { config_ip_cache -export [get_ips -all ila] }
export_ip_user_files -of_objects [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci] -no_script -sync -force -quiet
reset_run ila_synth_1
launch_runs ila_synth_1 -jobs 10
wait_on_run ila_synth_1
export_simulation -of_objects [get_files E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.srcs/sources_1/ip/ila/ila.xci] -directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files/sim_scripts -ip_user_files_dir E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files -ipstatic_source_dir E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ModelSim/modelsim_ase/win32aloem} {questa=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/questa} {riviera=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/riviera} {activehdl=E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
