// Seed: 1688491683
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5
);
  logic id_6;
  assign id_5[1] = id_2;
  logic id_7 = 1;
  logic id_8;
endmodule
