INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kyle/Desktop/simple_rtl/simple_rtl.srcs/sim/new/main_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kyle/Desktop/simple_rtl/simple_rtl.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module branch
