
---------- Begin Simulation Statistics ----------
final_tick                               9780759293864                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110017                       # Simulator instruction rate (inst/s)
host_mem_usage                               16961980                       # Number of bytes of host memory used
host_op_rate                                   201609                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    90.90                       # Real time elapsed on the host
host_tick_rate                               44563469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000017                       # Number of instructions simulated
sim_ops                                      18325238                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004051                       # Number of seconds simulated
sim_ticks                                  4050597364                       # Number of ticks simulated
system.cpu.Branches                                 5                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            31                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          21                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               36                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         36                       # Number of busy cycles
system.cpu.num_cc_register_reads                   27                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            5                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    31                       # Number of integer alu accesses
system.cpu.num_int_insts                           31                       # number of integer instructions
system.cpu.num_int_register_reads                  52                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 26                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        26     83.87%     83.87% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     83.87% # Class of executed instruction
system.cpu.op_class::MemRead                        5     16.13%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         31                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33259                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3174827                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       230630                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4307721                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1866283                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3174827                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1308544                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4607201                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          109008                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       104962                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15536890                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9051259                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       230727                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2547187                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1025040                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     10363635                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18325207                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13061740                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.402968                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.498397                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8600780     65.85%     65.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1215403      9.31%     75.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       269328      2.06%     77.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       777772      5.95%     83.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       373937      2.86%     86.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       448946      3.44%     89.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       156704      1.20%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       193830      1.48%     92.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1025040      7.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13061740                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                284                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        55167                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18310935                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2723694                       # Number of loads committed
system.switch_cpus.commit.membars                 680                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch       199206                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass        12957      0.07%      0.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14829930     80.93%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           65      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           14      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           32      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            6      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           69      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            5      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           10      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2723648     14.86%     95.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       758401      4.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           46      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           24      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18325207                       # Class of committed instruction
system.switch_cpus.commit.refs                3482119                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18325207                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.457046                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.457046                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7498879                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       31845923                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2092179                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           3858870                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         231028                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        842004                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3787269                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 36162                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1068521                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    89                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4607201                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2824238                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11313897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         58163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               18898591                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          219                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          592                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          462056                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.316202                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2977105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1975291                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.297049                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14522963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.354353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.255205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8794922     60.56%     60.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           209365      1.44%     62.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           295119      2.03%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           616449      4.24%     68.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           824888      5.68%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           265244      1.83%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           406266      2.80%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           405817      2.79%     81.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2704893     18.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14522963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              1005                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2462                       # number of floating regfile writes
system.switch_cpus.idleCycles                   47495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts       293630                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3141991                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.723636                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4856257                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1068521                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 2678187.504000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles         3716748                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4493481                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          921                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1333692                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     28688673                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3787736                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       555878                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      25114159                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          58741                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         10476                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         231028                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        107340                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          336                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       532223                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         5727                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          384                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5        35551                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          162                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1769785                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       575267                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          384                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       226365                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        67265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          26688867                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24737481                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.694691                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          18540505                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.697783                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24872107                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32006745                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20563204                       # number of integer regfile writes
system.switch_cpus.ipc                       0.686320                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.686320                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        69216      0.27%      0.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      20580806     80.17%     80.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     80.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     80.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2683      0.01%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          185      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           53      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           10      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          112      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           10      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           16      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3904052     15.21%     95.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1111360      4.33%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         1278      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          262      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       25670043                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            4725                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         9565                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2598                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        15452                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              451881                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017603                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          416022     92.06%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          25564      5.66%     97.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10199      2.26%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           52      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           44      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       26047983                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     66379074                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     24734883                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     39037019                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           28685954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          25670043                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2719                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10363432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        73715                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1699                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13440256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14522963                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.767549                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.299047                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7139630     49.16%     49.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1657597     11.41%     60.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1419030      9.77%     70.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1093200      7.53%     77.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       871899      6.00%     83.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       738087      5.08%     88.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       803277      5.53%     94.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       504851      3.48%     97.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       295392      2.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14522963                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.761787                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2824338                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   128                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       192227                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       201391                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4493481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1333692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        11710744                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14570458                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4929425                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22103648                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1586866                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2450912                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         17957                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      76989857                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       30748603                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     36414889                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           4267474                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         901125                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         231028                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2644121                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         14311179                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         9994                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     41802327                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3698711                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             40725542                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            58850898                       # The number of ROB writes
system.switch_cpus.timesIdled                     252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       225790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          581                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       452531                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            581                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13960                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5357                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9018                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4924                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13960                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1551424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1551424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1551424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18884                       # Request fanout histogram
system.membus.reqLayer2.occupancy            68664296                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97766650                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   4050597364                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            215493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       164048                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           36                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           76650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11248                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           475                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       215018                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       678286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                679272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24637248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24669952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14944                       # Total snoops (count)
system.tol2bus.snoopTraffic                    342848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           241685                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 241103     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    582      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             241685                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          214054162                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         188702508                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            394482                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            8                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       207849                       # number of demand (read+write) hits
system.l2.demand_hits::total                   207857                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            8                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       207849                       # number of overall hits
system.l2.overall_hits::total                  207857                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          465                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        18413                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18884                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          465                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        18413                       # number of overall misses
system.l2.overall_misses::total                 18884                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     32919370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1199812972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1232732342                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     32919370                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1199812972                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1232732342                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          473                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       226262                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               226741                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          473                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       226262                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              226741                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.983087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.081379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083284                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.983087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.081379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083284                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 70794.344086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 65161.188943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 65279.196251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 70794.344086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 65161.188943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 65279.196251                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5357                       # number of writebacks
system.l2.writebacks::total                      5357                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        18413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18878                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        18413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     30267224                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1094720784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1124988008                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     30267224                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1094720784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1124988008                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.983087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.081379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.983087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.081379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083258                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 65090.804301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 59453.689459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59592.542007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 65090.804301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 59453.689459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59592.542007                       # average overall mshr miss latency
system.l2.replacements                          14944                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks       158691                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           158691                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       158691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       158691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           36                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               36                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           36                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           36                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6324                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4924                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    314941752                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     314941752                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        11248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.437767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.437767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 63960.550772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63960.550772                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    286866886                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    286866886                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.437767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 58258.912673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58258.912673                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     32919370                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32919370                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.983087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.983158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 70794.344086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70491.156317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     30267224                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30267224                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.983087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 65090.804301                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65090.804301                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       201525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            201525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        13489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    884871220                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    884871220                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       215014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        215018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.062735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 65599.467714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 65580.020752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        13489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13489                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    807853898                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    807853898                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.062735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 59889.828601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 59889.828601                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3965.597045                       # Cycle average of tags in use
system.l2.tags.total_refs                      452518                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19040                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.766702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9776708696810                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.530574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.090933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.085502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    43.708471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3891.181565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.949995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968163                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          969                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3639280                       # Number of tag accesses
system.l2.tags.data_accesses                  3639280                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        29760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1178432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1208576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        29760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       342848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          342848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        18413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5357                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5357                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             31600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             63201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      7347064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    290927953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             298369818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        31600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      7347064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7378665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84641343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84641343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84641343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            31600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            63201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      7347064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    290927953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            383011161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     18180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001537424420                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          323                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          323                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43299                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5357                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5357                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              286                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    121946528                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69956040                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               435965618                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6540.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23382.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5357                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.191862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.107538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.489201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1124     27.72%     27.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          940     23.18%     50.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          471     11.62%     62.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          298      7.35%     69.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          198      4.88%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          170      4.19%     78.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          111      2.74%     81.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           91      2.24%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          652     16.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4055                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.699690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.663441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    332.440962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           317     98.14%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      1.24%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           323                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.461300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.438217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.899044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              251     77.71%     77.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.24%     78.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62     19.20%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.24%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.31%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           323                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1193280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  340288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1208192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               342848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       294.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    298.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4023645788                       # Total gap between requests
system.mem_ctrls.avgGap                     166026.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        29760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1163520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       340288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 7347064.476092915051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 287246520.807245552540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84009337.245991453528                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        18413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5357                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13162442                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    422803176                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  86536986878                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28306.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     22962.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16154001.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         20544451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         10140530.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        57078185.472000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       13172086.368000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     335196476.160000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1108421137.824000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     866359630.919997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2410912498.343994                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        595.199246                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1939048566                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    135200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1976338758                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         22177471.680000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         10946572.560000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        66324269.088000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       13879278.336000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     335196476.160000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1201100880.672001                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     788343597.047997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2437968545.543995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.878767                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1763037584                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    135200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2152349740                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 9776708696500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10040                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     4050587324                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           19                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2823398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2823417                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           19                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2823398                       # number of overall hits
system.cpu.icache.overall_hits::total         2823417                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          839                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            841                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          839                       # number of overall misses
system.cpu.icache.overall_misses::total           841                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     53325682                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53325682                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     53325682                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53325682                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           21                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2824237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2824258                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           21                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2824237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2824258                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.095238                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000297                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.095238                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000297                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 63558.619785                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63407.469679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 63558.619785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63407.469679                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           36                       # number of writebacks
system.cpu.icache.writebacks::total                36                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          366                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          366                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          366                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          366                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          473                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          473                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     33361946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33361946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     33361946                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33361946                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000167                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000167                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000167                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000167                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70532.655391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70532.655391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70532.655391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70532.655391                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           19                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2823398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2823417                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          839                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           841                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     53325682                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53325682                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2824237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2824258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.095238                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000297                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 63558.619785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63407.469679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     33361946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33361946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 70532.655391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70532.655391                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.140760                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2823892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5945.035789                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      9776708696810                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.139932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000275                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22594539                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22594539                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3426663                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3426664                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3426663                       # number of overall hits
system.cpu.dcache.overall_hits::total         3426664                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       550960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         550964                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       550960                       # number of overall misses
system.cpu.dcache.overall_misses::total        550964                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7995438460                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7995438460                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7995438460                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7995438460                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3977623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3977628                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3977623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3977628                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.138515                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.138516                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.138515                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.138516                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14511.831095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14511.725739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14511.831095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14511.725739                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9904                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               545                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.172477                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       158691                       # number of writebacks
system.cpu.dcache.writebacks::total            158691                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       324698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       324698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       324698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       324698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       226262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       226262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       226262                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       226262                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2617673854                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2617673854                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2617673854                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2617673854                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056884                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056884                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056884                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056884                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 11569.215573                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11569.215573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 11569.215573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11569.215573                       # average overall mshr miss latency
system.cpu.dcache.replacements                 225754                       # number of replacements
system.cpu.dcache.csize                      16446882                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2679495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2679496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       539703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        539707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   7627431234                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7627431234                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3219198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3219203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.167651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.167652                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14132.645611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14132.540868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       324689                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       324689                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       215014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       215014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2256182670                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2256182670                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.066791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10493.189606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10493.189606                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       747168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         747168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    368007226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    368007226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       758425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32691.412099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32691.412099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        11248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    361491184                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    361491184                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32138.263158                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32138.263158                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9780759293864                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.211318                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3652930                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            226266                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.144405                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      9776708697644                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.211304                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          32047290                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         32047290                       # Number of data accesses

---------- End Simulation Statistics   ----------
