<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L67'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- PPCMCCodeEmitter.cpp - Convert PPC code to machine code -----------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements the PPCMCCodeEmitter class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCMCCodeEmitter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/PPCFixupKinds.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCExpr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCFixup.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Casting.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Endian.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/EndianStream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/Triple.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;mccodeemitter&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(MCNumEmitted, &quot;Number of MC instructions emitted&quot;);</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCCodeEmitter *llvm::createPPCMCCodeEmitter(const MCInstrInfo &amp;MCII,</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>                                            MCContext &amp;Ctx) {</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>  return new PPCMCCodeEmitter(MCII, Ctx);</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned PPCMCCodeEmitter::</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getDirectBrEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>                    const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  if (MO.isReg() || MO.isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L49' href='#L49'><span>49:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>219</span>]
  Branch (<span class='line-number'><a name='L49' href='#L49'><span>49:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>217</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L49'><span>49:7</span></a></span>) to (<span class='line-number'><a href='#L49'><span>49:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (49:7)
     Condition C2 --> (49:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return getMachineOpValue(MI, MO, Fixups, STI);</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a fixup for the branch target.</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(0, MO.getExpr(),</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>                                   (isNoTOCCallInstr(MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>209</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>                                        ? <div class='tooltip'>(MCFixupKind)PPC::fixup_ppc_br24_notoc<span class='tooltip-content'>8</span></div></pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>                                        : <div class='tooltip'>(MCFixupKind)PPC::fixup_ppc_br24<span class='tooltip-content'>209</span></div>)));</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check if Opcode corresponds to a call instruction that should be marked</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// with the NOTOC relocation.</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>bool PPCMCCodeEmitter::isNoTOCCallInstr(const MCInst &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>  unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>  if (!MCII.get(Opcode).isCall())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#ifndef NDEBUG</span></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown call opcode&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case PPC::BL8_NOTOC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case PPC::BL8_NOTOC_TLS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L74' href='#L74'><span>74:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case PPC::BL8_NOTOC_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case PPC::BL8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case PPC::BL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case PPC::BL8_TLS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case PPC::BL_TLS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case PPC::BLA8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case PPC::BLA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case PPC::BCCL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L84' href='#L84'><span>84:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case PPC::BCCLA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case PPC::BCL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case PPC::BCLn:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  case PPC::BL8_NOP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>131</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  case PPC::BL_NOP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>125</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BL8_NOP_TLS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BLA8_NOP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L91' href='#L91'><span>91:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCTRL8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCTRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCCCTRL8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCCCTRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCCTRL8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCCTRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCCTRL8n:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCCTRLn:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BL8_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L100' href='#L100'><span>100:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BLA8_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BL8_NOP_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BLA8_NOP_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L103' href='#L103'><span>103:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCTRL8_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCTRL8_LDinto_toc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>  case PPC::BCTRL8_LDinto_toc_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  case PPC::BL8_TLS_:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>117</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  case PPC::TCRETURNdi8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  case PPC::TCRETURNai8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  case PPC::TCRETURNri8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  case PPC::TAILBCTR8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::TAILB8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::TAILBA8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BCLalways:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BLRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BCCLRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BCLRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BCLRLn:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDZL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDNZL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDZLA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDNZLA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDZLp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDNZLp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDZLAp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDNZLAp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDZLm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L127' href='#L127'><span>127:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDNZLm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L128' href='#L128'><span>128:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDZLAm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDNZLAm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDZLRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDNZLRL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDZLRLp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDNZLRLp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L134' href='#L134'><span>134:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDZLRLm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L135' href='#L135'><span>135:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BDNZLRLm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BL_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L137' href='#L137'><span>137:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BLA_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L138' href='#L138'><span>138:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BL_NOP_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BCTRL_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::TCRETURNdi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::TCRETURNai:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::TCRETURNri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BCTRL_LWZinto_toc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::BCTRL_LWZinto_toc_RM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::TAILBCTR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::TAILB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case PPC::TAILBA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned PPCMCCodeEmitter::getCondBrEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  if (MO.isReg() || MO.isImm()) <div class='tooltip'>return getMachineOpValue(MI, MO, Fixups, STI)<span class='tooltip-content'>4</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>419</span>]
  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>415</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L158'><span>158:7</span></a></span>) to (<span class='line-number'><a href='#L158'><span>158:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (158:7)
     Condition C2 --> (158:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a fixup for the branch target.</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(0, MO.getExpr(),</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>                                   (MCFixupKind)PPC::fixup_ppc_brcond14));</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned PPCMCCodeEmitter::</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getAbsDirectBrEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>                       const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  if (MO.isReg() || MO.isImm()) <div class='tooltip'>return getMachineOpValue(MI, MO, Fixups, STI)<span class='tooltip-content'>5</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L171'><span>171:7</span></a></span>) to (<span class='line-number'><a href='#L171'><span>171:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (171:7)
     Condition C2 --> (171:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a fixup for the branch target.</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(0, MO.getExpr(),</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>                                   (MCFixupKind)PPC::fixup_ppc_br24abs));</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned PPCMCCodeEmitter::</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getAbsCondBrEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>                     const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>  if (MO.isReg() || MO.isImm()) <div class='tooltip'>return getMachineOpValue(MI, MO, Fixups, STI)<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>374</span>]
  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>372</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L184'><span>184:7</span></a></span>) to (<span class='line-number'><a href='#L184'><span>184:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (184:7)
     Condition C2 --> (184:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a fixup for the branch target.</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(0, MO.getExpr(),</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>                                   (MCFixupKind)PPC::fixup_ppc_brcond14abs));</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getVSRpEvenEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  assert(MI.getOperand(OpNo).isReg() &amp;&amp; &quot;Operand should be a register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  unsigned RegBits = getMachineOpValue(MI, MI.getOperand(OpNo), Fixups, STI)</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                     &lt;&lt; 1;</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  return RegBits;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned PPCMCCodeEmitter::getImm16Encoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>                                       const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>  if (MO.isReg() || MO.isImm()) <div class='tooltip'>return getMachineOpValue(MI, MO, Fixups, STI)<span class='tooltip-content'>704</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17.7k</span>]
  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>704</span>, <span class='None'>False</span>: <span class='covered-line'>17.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L206'><span>206:7</span></a></span>) to (<span class='line-number'><a href='#L206'><span>206:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (206:7)
     Condition C2 --> (206:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a fixup for the immediate field.</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(IsLittleEndian? <div class='tooltip'>0<span class='tooltip-content'>274</span></div> : <div class='tooltip'>2<span class='tooltip-content'>16.7k</span></div>, MO.getExpr(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>274</span>, <span class='None'>False</span>: <span class='covered-line'>16.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>                                   (MCFixupKind)PPC::fixup_ppc_half16));</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>uint64_t PPCMCCodeEmitter::getImm34Encoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>                                            MCFixupKind Fixup) const {</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  assert(!MO.isReg() &amp;&amp; &quot;Not expecting a register for this operand.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  if (MO.isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L220' href='#L220'><span>220:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>    return getMachineOpValue(MI, MO, Fixups, STI);</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a fixup for the immediate field.</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(0, MO.getExpr(), Fixup));</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>uint64_t</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getImm34EncodingNoPCRel(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>                                          const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>  return getImm34Encoding(MI, OpNo, Fixups, STI,</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>                          (MCFixupKind)PPC::fixup_ppc_imm34);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>uint64_t</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getImm34EncodingPCRel(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  return getImm34Encoding(MI, OpNo, Fixups, STI,</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>                          (MCFixupKind)PPC::fixup_ppc_pcrel34);</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned PPCMCCodeEmitter::getDispRIEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>                                             const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>  if (MO.isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.2k</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>29.2k</pre></td><td class='code'><pre>    return getMachineOpValue(MI, MO, Fixups, STI) &amp; 0xFFFF;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a fixup for the displacement field.</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(IsLittleEndian? <div class='tooltip'>0<span class='tooltip-content'>13</span></div> : <div class='tooltip'>2<span class='tooltip-content'>12.4k</span></div>, MO.getExpr(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>                                   (MCFixupKind)PPC::fixup_ppc_half16));</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getDispRIXEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>                                     const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>  if (MO.isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>399</span>, <span class='None'>False</span>: <span class='covered-line'>219</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    return ((getMachineOpValue(MI, MO, Fixups, STI) &gt;&gt; 2) &amp; 0x3FFF);</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a fixup for the displacement field.</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(IsLittleEndian? <div class='tooltip'>0<span class='tooltip-content'>60</span></div> : <div class='tooltip'>2<span class='tooltip-content'>159</span></div>, MO.getExpr(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>159</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>                                   (MCFixupKind)PPC::fixup_ppc_half16ds));</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>618</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getDispRIX16Encoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>                                       const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  if (MO.isImm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    assert(!(MO.getImm() % 16) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>           &quot;Expecting an immediate that is a multiple of 16&quot;);</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    return ((getMachineOpValue(MI, MO, Fixups, STI) &gt;&gt; 4) &amp; 0xFFF);</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise add a fixup for the displacement field.</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(IsLittleEndian ? <div class='tooltip'>0<span class='tooltip-content'>3</span></div> : <div class='tooltip'>2<span class='tooltip-content'>1</span></div>, MO.getExpr(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                   (MCFixupKind)PPC::fixup_ppc_half16dq));</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getDispRIHashEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                                        const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Encode imm for the hash load/store to stack for the ROP Protection</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions.</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  assert(MO.isImm() &amp;&amp; &quot;Expecting an immediate operand.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  assert(!(MO.getImm() % 8) &amp;&amp; &quot;Expecting offset to be 8 byte aligned.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  unsigned DX = (MO.getImm() &gt;&gt; 3) &amp; 0x3F;</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  return DX;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>uint64_t</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getDispRI34PCRelEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>                                           const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Encode the displacement part of pc-relative memri34, which is an imm34.</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The 34 bit immediate can fall into one of three cases:</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1) It is a relocation to be filled in by the linker represented as:</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    (MCExpr::SymbolRef)</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2) It is a relocation + SignedOffset represented as:</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    (MCExpr::Binary(MCExpr::SymbolRef + MCExpr::Constant))</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3) It is a known value at compile time.</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is not a MCExpr then we are in case 3) and we are dealing with</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // a value known at compile time, not a relocation.</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>  if (!MO.isExpr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return (getMachineOpValue(MI, MO, Fixups, STI)) &amp; 0x3FFFFFFFFUL;</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // At this point in the function it is known that MO is of type MCExpr.</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Therefore we are dealing with either case 1) a symbol ref or</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // case 2) a symbol ref plus a constant.</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  const MCExpr *Expr = MO.getExpr();</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  switch (Expr-&gt;getKind()) {</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unsupported MCExpr for getMemRI34PCRelEncoding.&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre><span class='red'>  </span>case MCExpr::SymbolRef: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Relocation alone.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    const MCSymbolRefExpr *SRE = cast&lt;MCSymbolRefExpr&gt;(Expr);</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    (void)SRE;</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Currently these are the only valid PCRelative Relocations.</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    assert((SRE-&gt;getKind() == MCSymbolRefExpr::VK_PCREL ||</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_PCREL ||</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_TLSGD_PCREL ||</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_TLSLD_PCREL ||</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_TPREL_PCREL) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>           &quot;VariantKind must be VK_PCREL or VK_PPC_GOT_PCREL or &quot;</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>           &quot;VK_PPC_GOT_TLSGD_PCREL or VK_PPC_GOT_TLSLD_PCREL or &quot;</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>           &quot;VK_PPC_GOT_TPREL_PCREL.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Generate the fixup for the relocation.</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    Fixups.push_back(</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>        MCFixup::create(0, Expr,</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                        static_cast&lt;MCFixupKind&gt;(PPC::fixup_ppc_pcrel34)));</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Put zero in the location of the immediate. The linker will fill in the</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // correct value based on the relocation.</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case MCExpr::Binary: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Relocation plus some offset.</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    const MCBinaryExpr *BE = cast&lt;MCBinaryExpr&gt;(Expr);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    assert(BE-&gt;getOpcode() == MCBinaryExpr::Add &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>           &quot;Binary expression opcode must be an add.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    const MCExpr *LHS = BE-&gt;getLHS();</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    const MCExpr *RHS = BE-&gt;getRHS();</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Need to check in both directions. Reloc+Offset and Offset+Reloc.</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (LHS-&gt;getKind() != MCExpr::SymbolRef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>std::swap(LHS, RHS)</span>;</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (LHS-&gt;getKind() != MCExpr::SymbolRef ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        RHS-&gt;getKind() != MCExpr::Constant)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>363:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (363:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>llvm_unreachable</span>(&quot;Expecting to have one constant and one relocation.&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    const MCSymbolRefExpr *SRE = cast&lt;MCSymbolRefExpr&gt;(LHS);</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    (void)SRE;</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    assert(isInt&lt;34&gt;(cast&lt;MCConstantExpr&gt;(RHS)-&gt;getValue()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>           &quot;Value must fit in 34 bits.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Currently these are the only valid PCRelative Relocations.</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    assert((SRE-&gt;getKind() == MCSymbolRefExpr::VK_PCREL ||</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_PCREL) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>           &quot;VariantKind must be VK_PCREL or VK_PPC_GOT_PCREL&quot;);</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Generate the fixup for the relocation.</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Fixups.push_back(</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        MCFixup::create(0, Expr,</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                        static_cast&lt;MCFixupKind&gt;(PPC::fixup_ppc_pcrel34)));</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Put zero in the location of the immediate. The linker will fill in the</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // correct value based on the relocation.</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>uint64_t</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getDispRI34Encoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Encode the displacement part of a memri34.</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  return (getMachineOpValue(MI, MO, Fixups, STI)) &amp; 0x3FFFFFFFFUL;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getDispSPE8Encoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Encode imm as a dispSPE8, which has the low 5-bits of (imm / 8).</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  assert(MO.isImm());</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  return getMachineOpValue(MI, MO, Fixups, STI) &gt;&gt; 3;</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getDispSPE4Encoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Encode imm as a dispSPE8, which has the low 5-bits of (imm / 4).</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  assert(MO.isImm());</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  return getMachineOpValue(MI, MO, Fixups, STI) &gt;&gt; 2;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PPCMCCodeEmitter::getDispSPE2Encoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                      const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Encode imm as a dispSPE8, which has the low 5-bits of (imm / 2).</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  assert(MO.isImm());</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  return getMachineOpValue(MI, MO, Fixups, STI) &gt;&gt; 1;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned PPCMCCodeEmitter::getTLSRegEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                                       const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  if (MO.isReg()) <div class='tooltip'>return getMachineOpValue(MI, MO, Fixups, STI)<span class='tooltip-content'>29</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L429' href='#L429'><span>429:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a fixup for the TLS register, which simply provides a relocation</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // hint to the linker that this statement is part of a relocation sequence.</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return the thread-pointer register&apos;s encoding. Add a one byte displacement</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if using PC relative memops.</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  const MCExpr *Expr = MO.getExpr();</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  const MCSymbolRefExpr *SRE = cast&lt;MCSymbolRefExpr&gt;(Expr);</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  bool IsPCRel = SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_TLS_PCREL;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(IsPCRel ? <div class='tooltip'>1<span class='tooltip-content'>6</span></div> : <div class='tooltip'>0<span class='tooltip-content'>19</span></div>, Expr,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                                   (MCFixupKind)PPC::fixup_ppc_nofixup));</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  const Triple &amp;TT = STI.getTargetTriple();</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  bool isPPC64 = TT.isPPC64();</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  return CTX.getRegisterInfo()-&gt;getEncodingValue(isPPC64 ? PPC::X13 : <div class='tooltip'><span class='red'>PPC::R2</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned PPCMCCodeEmitter::getTLSCallEncoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>                                       const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For special TLS calls, we need two fixups; one for the branch target</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (__tls_get_addr), which we create via getDirectBrEncoding as usual,</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and one for the TLSGD or TLSLD symbol, which is emitted here.</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo+1);</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  Fixups.push_back(MCFixup::create(0, MO.getExpr(),</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>                                   (MCFixupKind)PPC::fixup_ppc_nofixup));</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  return getDirectBrEncoding(MI, OpNo, Fixups, STI);</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned PPCMCCodeEmitter::</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>get_crbitm_encoding(const MCInst &amp;MI, unsigned OpNo,</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                    const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  const MCOperand &amp;MO = MI.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  assert((MI.getOpcode() == PPC::MTOCRF || MI.getOpcode() == PPC::MTOCRF8 ||</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>          MI.getOpcode() == PPC::MFOCRF || MI.getOpcode() == PPC::MFOCRF8) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>         (MO.getReg() &gt;= PPC::CR0 &amp;&amp; MO.getReg() &lt;= PPC::CR7));</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  return 0x80 &gt;&gt; CTX.getRegisterInfo()-&gt;getEncodingValue(MO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Get the index for this operand in this instruction. This is needed for</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// computing the register number in PPC::getRegNumForOperand() for</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// any instructions that use a different numbering scheme for registers in</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// different operands.</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>static unsigned getOpIdxForMO(const MCInst &amp;MI, const MCOperand &amp;MO) {</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>246k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; MI.getNumOperands(); <div class='tooltip'>i++<span class='tooltip-content'>113k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>246k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>246k</pre></td><td class='code'><pre>    const MCOperand &amp;Op = MI.getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>246k</pre></td><td class='code'><pre>    if (&amp;Op == &amp;MO)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132k</span>, <span class='None'>False</span>: <span class='covered-line'>113k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>      return i;</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>246k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;This operand is not part of this instruction&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return ~0U</span>; // Silence any warnings about no return.</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>uint64_t PPCMCCodeEmitter::</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getMachineOpValue(const MCInst &amp;MI, const MCOperand &amp;MO,</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>                  const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>  if (MO.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L486' href='#L486'><span>486:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132k</span>, <span class='None'>False</span>: <span class='covered-line'>34.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // MTOCRF/MFOCRF should go through get_crbitm_encoding for the CR operand.</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The GPR operand should come through here though.</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>    assert((MI.getOpcode() != PPC::MTOCRF &amp;&amp; MI.getOpcode() != PPC::MTOCRF8 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>            MI.getOpcode() != PPC::MFOCRF &amp;&amp; MI.getOpcode() != PPC::MFOCRF8) ||</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>           MO.getReg() &lt; PPC::CR0 || MO.getReg() &gt; PPC::CR7);</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>    unsigned OpNo = getOpIdxForMO(MI, MO);</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>    unsigned Reg =</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>        PPC::getRegNumForOperand(MCII.get(MI.getOpcode()), MO.getReg(), OpNo);</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>    return CTX.getRegisterInfo()-&gt;getEncodingValue(Reg);</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>34.3k</pre></td><td class='code'><pre>  assert(MO.isImm() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>34.3k</pre></td><td class='code'><pre>         &quot;Relocation required in an instruction that we cannot encode!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>34.3k</pre></td><td class='code'><pre>  return MO.getImm();</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>34.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void PPCMCCodeEmitter::encodeInstruction(const MCInst &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         SmallVectorImpl&lt;char&gt; &amp;CB,</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         SmallVectorImpl&lt;MCFixup&gt; &amp;Fixups,</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>                                         const MCSubtargetInfo &amp;STI) const {</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>  uint64_t Bits = getBinaryCodeForInstr(MI, Fixups, STI);</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Output the constant in big/little endian byte order.</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>  unsigned Size = getInstSizeInBytes(MI);</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>  llvm::endianness E =</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>      IsLittleEndian ? <div class='tooltip'>llvm::endianness::little<span class='tooltip-content'>4.23k</span></div> : <div class='tooltip'>llvm::endianness::big<span class='tooltip-content'>63.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.23k</span>, <span class='None'>False</span>: <span class='covered-line'>63.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>  switch (Size) {</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case 0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>67.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>66.8k</pre></td><td class='code'><pre>  case 4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.8k</span>, <span class='None'>False</span>: <span class='covered-line'>548</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>66.8k</pre></td><td class='code'><pre>    support::endian::write&lt;uint32_t&gt;(CB, Bits, E);</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>66.8k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>547</pre></td><td class='code'><pre>  case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L519' href='#L519'><span>519:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>547</span>, <span class='None'>False</span>: <span class='covered-line'>66.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we emit a pair of instructions, the first one is</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // always in the top 32 bits, even on little-endian.</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>547</pre></td><td class='code'><pre>    support::endian::write&lt;uint32_t&gt;(CB, Bits &gt;&gt; 32, E);</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>547</pre></td><td class='code'><pre>    support::endian::write&lt;uint32_t&gt;(CB, Bits, E);</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>547</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L525' href='#L525'><span>525:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>67.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;Invalid instruction size&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>  ++MCNumEmitted; // Keep track of the # of mi&apos;s emitted.</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Get the number of bytes used to encode the given MCInst.</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>unsigned PPCMCCodeEmitter::getInstSizeInBytes(const MCInst &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>  unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = MCII.get(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>  return Desc.getSize();</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>67.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>61.0k</pre></td><td class='code'><pre>bool PPCMCCodeEmitter::isPrefixedInstruction(const MCInst &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>61.0k</pre></td><td class='code'><pre>  return MCII.get(MI.getOpcode()).TSFlags &amp; PPCII::Prefixed;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>61.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCGenMCCodeEmitter.inc&quot;</pre></td></tr></table></div></body></html>